
---------- Begin Simulation Statistics ----------
final_tick                               2542212136500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 222559                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   222558                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.86                       # Real time elapsed on the host
host_tick_rate                              646887161                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198121                       # Number of instructions simulated
sim_ops                                       4198121                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012202                       # Number of seconds simulated
sim_ticks                                 12202291500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.810157                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  380553                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               812971                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2725                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122010                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            891920                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              39925                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279168                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           239243                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1104398                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72604                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        32486                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198121                       # Number of instructions committed
system.cpu.committedOps                       4198121                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.810004                       # CPI: cycles per instruction
system.cpu.discardedOps                        314514                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   622800                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1481757                       # DTB hits
system.cpu.dtb.data_misses                       8867                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   420327                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       877043                       # DTB read hits
system.cpu.dtb.read_misses                       7877                       # DTB read misses
system.cpu.dtb.write_accesses                  202473                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604714                       # DTB write hits
system.cpu.dtb.write_misses                       990                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18203                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3704304                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1175189                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           693062                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17094782                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172117                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1012382                       # ITB accesses
system.cpu.itb.fetch_acv                          569                       # ITB acv
system.cpu.itb.fetch_hits                     1005294                       # ITB hits
system.cpu.itb.fetch_misses                      7088                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4233     69.40%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.05% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.11% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.16% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.71%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6099                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14443                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2435     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5148                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2422     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2422     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4862                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11253118500     92.19%     92.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9468500      0.08%     92.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19817500      0.16%     92.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               923770500      7.57%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12206175000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898701                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944444                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8187930500     67.08%     67.08% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4018244500     32.92%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24391099                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85433      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542624     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839851     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592938     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198121                       # Class of committed instruction
system.cpu.quiesceCycles                        13484                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7296317                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158531                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318671                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22856458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22856458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22856458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22856458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117212.605128                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117212.605128                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117212.605128                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117212.605128                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13094491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13094491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13094491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13094491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67151.235897                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67151.235897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67151.235897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67151.235897                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22506961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22506961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117223.755208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117223.755208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12894994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12894994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67161.427083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67161.427083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.271681                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539715933000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.271681                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204480                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204480                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131074                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34899                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89059                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34554                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28984                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28984                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89649                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41319                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11433024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11433024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721785                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18166073                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               70                       # Total snoops (count)
system.membus.snoopTraffic                       4480                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160367                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002756                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052427                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159925     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160367                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837536536                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378216750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475397000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5733248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10232320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5733248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5733248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34899                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34899                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469850110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368707140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             838557250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469850110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469850110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183042341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183042341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183042341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469850110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368707140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1021599591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000160914750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7483                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7483                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414605                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114298                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159880                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123735                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159880                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123735                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10576                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2053                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5826                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2044347750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4843797750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13692.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32442.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105670                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82252                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159880                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123735                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.820241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.404106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.188048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35097     42.27%     42.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24632     29.66%     71.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10268     12.37%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4734      5.70%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2429      2.93%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1491      1.80%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          942      1.13%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          605      0.73%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2841      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83039                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.952158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.329550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.840356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1348     18.01%     18.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5649     75.49%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           301      4.02%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.14%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.49%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.25%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           13      0.17%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7483                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.258452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.764607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6626     88.55%     88.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.26%     89.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              522      6.98%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              174      2.33%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.82%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7483                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9555456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  676864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7786368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10232320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7919040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    838.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12202286500                       # Total gap between requests
system.mem_ctrls.avgGap                      43024.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5090752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4464704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7786368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417196392.988972604275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365890619.806943655014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638107030.962176203728                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70298                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123735                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2583735000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2260062750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299590639250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28842.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32149.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2421227.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318722460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169397415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569629200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314875620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     963140880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5336499600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191785920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7864051095                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.473302                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    447037250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11347834250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274211700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145735590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496401360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320200020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     963140880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5264318790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        252569760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7716578100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.387622                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    602038250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11192833250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12195091500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1726560                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1726560                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1726560                       # number of overall hits
system.cpu.icache.overall_hits::total         1726560                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89650                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89650                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89650                       # number of overall misses
system.cpu.icache.overall_misses::total         89650                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5515764000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5515764000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5515764000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5515764000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1816210                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1816210                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1816210                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1816210                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049361                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049361                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049361                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049361                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61525.532627                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61525.532627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61525.532627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61525.532627                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89059                       # number of writebacks
system.cpu.icache.writebacks::total             89059                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89650                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89650                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89650                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89650                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5426115000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5426115000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5426115000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5426115000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049361                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049361                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049361                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049361                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60525.543781                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60525.543781                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60525.543781                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60525.543781                       # average overall mshr miss latency
system.cpu.icache.replacements                  89059                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1726560                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1726560                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89650                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89650                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5515764000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5515764000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1816210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1816210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61525.532627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61525.532627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89650                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89650                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5426115000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5426115000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049361                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049361                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60525.543781                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60525.543781                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.855008                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1777467                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89137                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.940844                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.855008                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995811                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995811                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3722069                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3722069                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1338413                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1338413                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1338413                       # number of overall hits
system.cpu.dcache.overall_hits::total         1338413                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105986                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105986                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105986                       # number of overall misses
system.cpu.dcache.overall_misses::total        105986                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6794336000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6794336000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6794336000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6794336000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1444399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1444399                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1444399                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1444399                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073377                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073377                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073377                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073377                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64105.976261                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64105.976261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64105.976261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64105.976261                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34723                       # number of writebacks
system.cpu.dcache.writebacks::total             34723                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36551                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36551                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36551                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36551                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69435                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69435                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69435                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69435                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4422844500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4422844500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4422844500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4422844500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048072                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048072                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048072                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048072                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63697.623677                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63697.623677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63697.623677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63697.623677                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69274                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       807148                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          807148                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49549                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49549                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3315877000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3315877000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       856697                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       856697                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66921.168944                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66921.168944                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2699007500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2699007500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66744.337010                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66744.337010                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531265                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531265                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56437                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478459000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478459000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587702                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587702                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61634.371069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61634.371069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723837000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723837000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59448.805049                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59448.805049                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          880                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          880                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62046000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62046000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078670                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078670                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70506.818182                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70506.818182                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          880                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          880                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61166000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61166000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078670                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078670                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69506.818182                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69506.818182                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542212136500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.369074                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1400017                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69274                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.209848                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.369074                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3003708                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3003708                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2960207266500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 330527                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   330527                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1546.69                       # Real time elapsed on the host
host_tick_rate                              268759821                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511224599                       # Number of instructions simulated
sim_ops                                     511224599                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.415689                       # Number of seconds simulated
sim_ticks                                415689120000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.209917                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                26608072                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             40187442                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5744                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3196863                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          39119651                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             149140                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1025403                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           876263                       # Number of indirect misses.
system.cpu.branchPred.lookups                48122763                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  938244                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        79249                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506287242                       # Number of instructions committed
system.cpu.committedOps                     506287242                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.641020                       # CPI: cycles per instruction
system.cpu.discardedOps                       8165268                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                110198488                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    113147130                       # DTB hits
system.cpu.dtb.data_misses                       8615                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 94686333                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     96327325                       # DTB read hits
system.cpu.dtb.read_misses                       6231                       # DTB read misses
system.cpu.dtb.write_accesses                15512155                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16819805                       # DTB write hits
system.cpu.dtb.write_misses                      2384                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           173152743                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          240664710                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         116577477                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23386598                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       114092267                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.609377                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               103764801                       # ITB accesses
system.cpu.itb.fetch_acv                          576                       # ITB acv
system.cpu.itb.fetch_hits                   102528476                       # ITB hits
system.cpu.itb.fetch_misses                   1236325                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   333      0.89%      0.89% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.91% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21632     57.64%     58.55% # number of callpals executed
system.cpu.kern.callpal::rdps                    1544      4.11%     62.67% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.67% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.67% # number of callpals executed
system.cpu.kern.callpal::rti                     2198      5.86%     68.53% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.37%     70.90% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.91% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.09%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37530                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44956                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      367                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8292     33.99%     33.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.56%     34.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     426      1.75%     36.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15538     63.70%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24393                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8275     48.36%     48.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.80%     49.16% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      426      2.49%     51.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8275     48.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17113                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             403992886000     97.19%     97.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               252052000      0.06%     97.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               388737500      0.09%     97.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             11057920000      2.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         415691595500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997950                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.532565                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.701554                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2016                      
system.cpu.kern.mode_good::user                  2014                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2527                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2014                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.797784                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887129                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32660625000      7.86%      7.86% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         382953060500     92.12%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77910000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      333                       # number of times the context was actually changed
system.cpu.numCycles                        830827318                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       367                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154342      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220626813     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712964      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608384     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.59%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::MemRead               62915429     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12748769      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429198      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045771      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               193944      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506287242                       # Class of committed instruction
system.cpu.quiesceCycles                       550922                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       716735051                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          307                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1101288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2202208                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8443925837                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8443925837                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8443925837                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8443925837                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117996.196769                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117996.196769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117996.196769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117996.196769                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           430                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   13                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    33.076923                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4861817796                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4861817796                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4861817796                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4861817796                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67939.489331                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67939.489331                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67939.489331                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67939.489331                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23233878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23233878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115591.432836                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115591.432836                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13183878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13183878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65591.432836                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65591.432836                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8420691959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8420691959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118002.970277                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118002.970277                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4848633918                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4848633918                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67946.103111                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67946.103111                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             817026                       # Transaction distribution
system.membus.trans_dist::WriteReq               2879                       # Transaction distribution
system.membus.trans_dist::WriteResp              2879                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311370                       # Transaction distribution
system.membus.trans_dist::WritebackClean       586187                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203364                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               55                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214605                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214605                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         586188                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        228771                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1758562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1758562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1329574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1339474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3241158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     75031936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     75031936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43723712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43735536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               123334512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1105927                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000275                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016577                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1105623     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     304      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1105927                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9150500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5922682330                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2380991250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3100917500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37515968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28363072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65879040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37515968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37515968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19927680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19927680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          586187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          443173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1029360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311370                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311370                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          90250060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          68231451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             158481511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     90250060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90250060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       47938902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             47938902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       47938902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         90250060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         68231451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            206420413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    894801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    539689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    438220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001848356500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54450                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54450                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2832821                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             843032                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1029360                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     897505                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1029360                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   897505                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  51451                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2704                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            108819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             53668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            105509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            108161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39306                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12035970000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4889545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30371763750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12307.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31057.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       308                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   719350                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  688030                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1029360                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               897505                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  933436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  50095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  54058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  54088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       465321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.572764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.215654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.070418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       172935     37.16%     37.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       144323     31.02%     68.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49554     10.65%     78.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25419      5.46%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15217      3.27%     87.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8508      1.83%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7113      1.53%     90.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4862      1.04%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37390      8.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       465321                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.959633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.190080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.662129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50491     92.73%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3341      6.14%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           433      0.80%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           77      0.14%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           53      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           15      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            9      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54450                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.433352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.408284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.948108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43444     79.79%     79.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1312      2.41%     82.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8070     14.82%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              887      1.63%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              441      0.81%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              171      0.31%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               80      0.15%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54450                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62586176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3292864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                57266944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65879040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57440320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       150.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       137.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    158.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    138.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  415689120000                       # Total gap between requests
system.mem_ctrls.avgGap                     215733.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34540096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28046080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     57266944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 83091171.594772547483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 67468881.552637219429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 137763875.080492824316                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       586187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       443173                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       897505                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16661337500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13710426250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9913190928000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28423.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30936.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11045276.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1708987560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            908321865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3500749140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2276175780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32813785680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     107193713790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      69357093600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       217758827415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        523.850197                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 179167153250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13880620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 222643590750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1613597160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            857620665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3481749600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2394826380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32813785680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     113346050400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      64176178560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       218683808445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.075372                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 165660972000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13880620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 236149772000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74239                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74239                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1614                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9896                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  153018                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1751000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7017000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372752837                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5660000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1435500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              115000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 734                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797821.525886                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285576.229667                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          367    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       126000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    417702329500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    105062791                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        105062791                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    105062791                       # number of overall hits
system.cpu.icache.overall_hits::total       105062791                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       586188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         586188                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       586188                       # number of overall misses
system.cpu.icache.overall_misses::total        586188                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  36174447000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  36174447000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  36174447000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  36174447000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    105648979                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    105648979                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    105648979                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    105648979                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005548                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005548                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005548                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005548                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61711.340048                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61711.340048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61711.340048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61711.340048                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       586187                       # number of writebacks
system.cpu.icache.writebacks::total            586187                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       586188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       586188                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       586188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       586188                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35588259000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35588259000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35588259000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35588259000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005548                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005548                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005548                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005548                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60711.340048                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60711.340048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60711.340048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60711.340048                       # average overall mshr miss latency
system.cpu.icache.replacements                 586187                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    105062791                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       105062791                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       586188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        586188                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  36174447000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  36174447000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    105648979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    105648979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005548                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005548                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61711.340048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61711.340048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       586188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       586188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35588259000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35588259000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005548                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005548                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60711.340048                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60711.340048                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999973                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           105699638                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            586187                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            180.317267                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999973                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         211884146                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        211884146                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    112073982                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        112073982                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    112073982                       # number of overall hits
system.cpu.dcache.overall_hits::total       112073982                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       642265                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         642265                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       642265                       # number of overall misses
system.cpu.dcache.overall_misses::total        642265                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39360143000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39360143000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39360143000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39360143000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    112716247                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    112716247                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    112716247                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    112716247                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005698                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005698                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005698                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005698                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61283.337875                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61283.337875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61283.337875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61283.337875                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       240010                       # number of writebacks
system.cpu.dcache.writebacks::total            240010                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       200940                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       200940                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       200940                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       200940                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       441325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       441325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       441325                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       441325                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4948                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4948                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27560352500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27560352500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27560352500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27560352500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373346000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373346000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003915                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003915                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003915                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003915                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62449.107800                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62449.107800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62449.107800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62449.107800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75453.920776                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75453.920776                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 443173                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     95730792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        95730792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       252459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        252459                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16392843000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16392843000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     95983251                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     95983251                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64932.694022                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64932.694022                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25787                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25787                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       226672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       226672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14690416000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14690416000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373346000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373346000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64809.133903                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64809.133903                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180447.559207                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180447.559207                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16343190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16343190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       389806                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       389806                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22967300000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22967300000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16732996                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16732996                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023296                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023296                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58919.821655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58919.821655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       175153                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       175153                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214653                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214653                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2879                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2879                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12869936500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12869936500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012828                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012828                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59956.937476                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59956.937476                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49714                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49714                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1909                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1909                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    143256500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    143256500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.036980                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.036980                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75042.692509                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75042.692509                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1905                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1905                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    141095000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    141095000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.036902                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036902                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74065.616798                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74065.616798                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51154                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51154                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51154                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51154                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 417995130000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           107050912                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            443173                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            241.555582                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          695                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          118                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         226081221                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        226081221                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2972272486500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               15981264                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                 15981207                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    32.59                       # Real time elapsed on the host
host_tick_rate                              370204415                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520838351                       # Number of instructions simulated
sim_ops                                     520838351                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012065                       # Number of seconds simulated
sim_ticks                                 12065220000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.744447                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  844873                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1033554                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                558                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             37320                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1046481                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              17393                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          136638                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           119245                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1124944                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29269                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         9572                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9613752                       # Number of instructions committed
system.cpu.committedOps                       9613752                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.509992                       # CPI: cycles per instruction
system.cpu.discardedOps                         97567                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1629502                       # DTB accesses
system.cpu.dtb.data_acv                            32                       # DTB access violations
system.cpu.dtb.data_hits                      1975707                       # DTB hits
system.cpu.dtb.data_misses                       2032                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   843241                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      1023624                       # DTB read hits
system.cpu.dtb.read_misses                       1455                       # DTB read misses
system.cpu.dtb.write_accesses                  786261                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      952083                       # DTB write hits
system.cpu.dtb.write_misses                       577                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             3025384                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4954156                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1110572                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           980445                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8273658                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.398408                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2477527                       # ITB accesses
system.cpu.itb.fetch_acv                          109                       # ITB acv
system.cpu.itb.fetch_hits                     2476244                       # ITB hits
system.cpu.itb.fetch_misses                      1283                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.24%      3.24% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3198     87.88%     91.29% # number of callpals executed
system.cpu.kern.callpal::rdps                      31      0.85%     92.14% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.17% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.20% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.16%     98.35% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.10%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3639                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5609                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1602     46.57%     46.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.35%     47.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1820     52.91%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3440                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1600     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.37%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1600     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3218                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11487940500     95.23%     95.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9194500      0.08%     95.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15588500      0.13%     95.44% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               550468000      4.56%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12063191500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998752                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.879121                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935465                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 215                      
system.cpu.kern.mode_good::user                   215                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 215                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.628655                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.771993                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2688768000     22.29%     22.29% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9374423500     77.71%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         24130440                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33261      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4584369     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9387      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265235      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941375      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33997      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9613752                       # Class of committed instruction
system.cpu.tickCycles                        15856782                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           90                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87639                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        175274                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32544                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57032                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21426                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9173                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55261                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55261                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21436                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10945                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        64290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       199130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 263420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2742656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2742656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7887168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7887592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10630248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                7                       # Total snoops (count)
system.membus.snoopTraffic                        448                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87899                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001024                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031982                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87809     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                      90      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87899                       # Request fanout histogram
system.membus.reqLayer0.occupancy              388500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           516219000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350819500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          113712750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1371392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4237120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5608512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1371392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1371392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3650048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3650048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57032                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57032                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         113664898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         351184645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             464849543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    113664898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        113664898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      302526435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            302526435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      302526435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        113664898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        351184645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            767375978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     78024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     19070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000479852500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4552                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4552                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              248013                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73558                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87634                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78405                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87634                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78405                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2453                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   381                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4547                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    832906500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  425905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2430050250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9778.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28528.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70613                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63074                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87634                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78405                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.718775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.140881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.706885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9549     32.34%     32.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7223     24.46%     56.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3207     10.86%     67.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1557      5.27%     72.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          856      2.90%     75.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1198      4.06%     79.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          445      1.51%     81.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          395      1.34%     82.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5098     17.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29528                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.714411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.105234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.305355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              12      0.26%      0.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            372      8.17%      8.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3896     85.59%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           150      3.30%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            44      0.97%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            32      0.70%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            18      0.40%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             9      0.20%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      0.07%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             6      0.13%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4552                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.141916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.111285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.021664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1986     43.63%     43.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      0.57%     44.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2466     54.17%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               58      1.27%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.31%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4552                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5451584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  156992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4993920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5608576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5017920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       451.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       413.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    464.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    415.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12065223000                       # Total gap between requests
system.mem_ctrls.avgGap                      72664.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1220480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4231104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4993920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 101156879.029143273830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 350686021.473292648792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 413910396.992346584797                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21429                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66205                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78405                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    629237000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1800813250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290410552500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29363.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27200.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3703980.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            116967480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             62177280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           322906500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208904400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     952692000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4588269720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        769238400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7021155780                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.933506                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1939158750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    403000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9723061250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             93833880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49881480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           285285840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          198412200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     952692000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4501329330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        842451360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6923886090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.871516                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2132139500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    403000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9530080500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              306500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12065220000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2785742                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2785742                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2785742                       # number of overall hits
system.cpu.icache.overall_hits::total         2785742                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21435                       # number of overall misses
system.cpu.icache.overall_misses::total         21435                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1331950500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1331950500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1331950500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1331950500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2807177                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2807177                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2807177                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2807177                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007636                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007636                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007636                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007636                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62139.048286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62139.048286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62139.048286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62139.048286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21426                       # number of writebacks
system.cpu.icache.writebacks::total             21426                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21435                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21435                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21435                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21435                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1310515500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1310515500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1310515500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1310515500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007636                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007636                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007636                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007636                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61139.048286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61139.048286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61139.048286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61139.048286                       # average overall mshr miss latency
system.cpu.icache.replacements                  21426                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2785742                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2785742                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21435                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1331950500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1331950500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2807177                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2807177                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007636                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007636                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62139.048286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62139.048286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1310515500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1310515500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007636                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007636                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61139.048286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61139.048286                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.991002                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2813989                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21947                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            128.217478                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.991002                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5635789                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5635789                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1837789                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1837789                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1837789                       # number of overall hits
system.cpu.dcache.overall_hits::total         1837789                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122633                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122633                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122633                       # number of overall misses
system.cpu.dcache.overall_misses::total        122633                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7073952000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7073952000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7073952000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7073952000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1960422                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1960422                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1960422                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1960422                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062554                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062554                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062554                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062554                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57683.918684                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57683.918684                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57683.918684                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57683.918684                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57032                       # number of writebacks
system.cpu.dcache.writebacks::total             57032                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56752                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56752                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56752                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56752                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65881                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65881                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3877360000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3877360000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3877360000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3877360000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35881500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35881500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033606                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033606                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033606                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033606                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58853.994323                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58853.994323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58853.994323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58853.994323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140162.109375                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140162.109375                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66205                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1001669                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1001669                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12811                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12811                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    855568000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    855568000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1014480                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1014480                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66783.857622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66783.857622                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10619                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10619                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    710243500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    710243500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35881500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35881500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010467                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010467                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66884.216970                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66884.216970                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217463.636364                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217463.636364                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836120                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6218384000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6218384000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56622.388957                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56622.388957                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54560                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54560                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55262                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55262                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3167116500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3167116500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058420                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57310.927943                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57310.927943                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4495                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4495                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          326                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          326                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23464000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23464000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.067621                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.067621                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71975.460123                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71975.460123                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          326                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          326                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23138000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23138000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.067621                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.067621                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70975.460123                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70975.460123                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4770                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4770                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4770                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4770                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12065220000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7512920                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67229                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            111.751179                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          867                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4006231                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4006231                       # Number of data accesses

---------- End Simulation Statistics   ----------
