{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521653270253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521653270262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 13:27:50 2018 " "Processing started: Wed Mar 21 13:27:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521653270262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521653270262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_09 -c Lab_09 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_09 -c Lab_09" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521653270262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521653270981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521653270981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_09.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_09.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_09-vender " "Found design unit 1: Lab_09-vender" {  } { { "Lab_09.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_09/Lab_09.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521653285240 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab_09 " "Found entity 1: Lab_09" {  } { { "Lab_09.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_09/Lab_09.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521653285240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521653285240 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_09 " "Elaborating entity \"Lab_09\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521653285296 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PIESW Lab_09.vhd(103) " "VHDL Process Statement warning at Lab_09.vhd(103): signal \"PIESW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_09.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_09/Lab_09.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521653285297 "|Lab_09"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PIESW Lab_09.vhd(113) " "VHDL Process Statement warning at Lab_09.vhd(113): signal \"PIESW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_09.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_09/Lab_09.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521653285298 "|Lab_09"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PIESW Lab_09.vhd(123) " "VHDL Process Statement warning at Lab_09.vhd(123): signal \"PIESW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_09.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_09/Lab_09.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521653285298 "|Lab_09"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PIESW Lab_09.vhd(133) " "VHDL Process Statement warning at Lab_09.vhd(133): signal \"PIESW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_09.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_09/Lab_09.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521653285298 "|Lab_09"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PIESW Lab_09.vhd(143) " "VHDL Process Statement warning at Lab_09.vhd(143): signal \"PIESW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab_09.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_09/Lab_09.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521653285298 "|Lab_09"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vend\[0\] GND " "Pin \"vend\[0\]\" is stuck at GND" {  } { { "Lab_09.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_09/Lab_09.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521653285994 "|Lab_09|vend[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vend\[5\] GND " "Pin \"vend\[5\]\" is stuck at GND" {  } { { "Lab_09.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_09/Lab_09.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521653285994 "|Lab_09|vend[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vend\[16\] VCC " "Pin \"vend\[16\]\" is stuck at VCC" {  } { { "Lab_09.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_09/Lab_09.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521653285994 "|Lab_09|vend[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vend\[17\] VCC " "Pin \"vend\[17\]\" is stuck at VCC" {  } { { "Lab_09.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_09/Lab_09.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521653285994 "|Lab_09|vend[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[4\] GND " "Pin \"sel\[4\]\" is stuck at GND" {  } { { "Lab_09.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_09/Lab_09.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521653285994 "|Lab_09|sel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[5\] GND " "Pin \"sel\[5\]\" is stuck at GND" {  } { { "Lab_09.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_09/Lab_09.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521653285994 "|Lab_09|sel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[14\] GND " "Pin \"sel\[14\]\" is stuck at GND" {  } { { "Lab_09.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_09/Lab_09.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521653285994 "|Lab_09|sel[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[19\] GND " "Pin \"sel\[19\]\" is stuck at GND" {  } { { "Lab_09.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_09/Lab_09.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521653285994 "|Lab_09|sel[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[20\] GND " "Pin \"sel\[20\]\" is stuck at GND" {  } { { "Lab_09.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI/Spring 2018/ECET 155/Labs/Lab_09/Lab_09.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521653285994 "|Lab_09|sel[20]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521653285994 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521653286084 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521653286620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521653286620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521653286748 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521653286748 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521653286748 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521653286748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "989 " "Peak virtual memory: 989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521653286896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 21 13:28:06 2018 " "Processing ended: Wed Mar 21 13:28:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521653286896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521653286896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521653286896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521653286896 ""}
