

================================================================
== Vitis HLS Report for 'xFImageClip_600_800_1_2_4_0_3_0_800_s'
================================================================
* Date:           Tue Jun 24 19:15:24 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   484201|   484201|  4.842 ms|  4.842 ms|  484201|  484201|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                           Module                           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74  |xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip  |      805|      805|  8.050 us|  8.050 us|  805|  805|       no|
        +----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_row_clip  |   484200|   484200|       807|          -|          -|   600|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     84|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     167|    400|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|     139|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     306|    567|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+------------------------------------------------------------+---------+----+-----+-----+-----+
    |                               Instance                               |                           Module                           | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------+------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74  |xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip  |        0|   0|  167|  400|    0|
    +----------------------------------------------------------------------+------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                 |                                                            |        0|   0|  167|  400|    0|
    +----------------------------------------------------------------------+------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln623_fu_116_p2   |         +|   0|  0|  20|          15|           1|
    |sub25_i_fu_88_p2      |         -|   0|  0|  39|           1|          32|
    |icmp_ln623_fu_111_p2  |      icmp|   0|  0|  23|          16|          16|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  84|          33|          50|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done                      |   9|          2|    1|          2|
    |height_blk_n                 |   9|          2|    1|          2|
    |i_fu_52                      |   9|          2|   15|         30|
    |in_sobel_x_data_1_read       |   9|          2|    1|          2|
    |right_clipped_write          |   9|          2|    1|          2|
    |sbmstate_preFilterCap_blk_n  |   9|          2|    1|          2|
    |width_blk_n                  |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  83|         18|   22|         46|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |   3|   0|    3|          0|
    |ap_done_reg                                                                        |   1|   0|    1|          0|
    |empty_reg_155                                                                      |   8|   0|    8|          0|
    |grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74_ap_start_reg  |   1|   0|    1|          0|
    |height_read_reg_139                                                                |  16|   0|   16|          0|
    |i_12_reg_160                                                                       |  15|   0|   15|          0|
    |i_fu_52                                                                            |  15|   0|   15|          0|
    |sbmstate_preFilterCap_read_reg_145                                                 |  32|   0|   32|          0|
    |sub25_i_reg_150                                                                    |  32|   0|   32|          0|
    |width_read_reg_134                                                                 |  16|   0|   16|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 139|   0|  139|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+--------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|  xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>|  return value|
|in_sobel_x_data_1_dout                |   in|   16|     ap_fifo|                             in_sobel_x_data_1|       pointer|
|in_sobel_x_data_1_num_data_valid      |   in|    2|     ap_fifo|                             in_sobel_x_data_1|       pointer|
|in_sobel_x_data_1_fifo_cap            |   in|    2|     ap_fifo|                             in_sobel_x_data_1|       pointer|
|in_sobel_x_data_1_empty_n             |   in|    1|     ap_fifo|                             in_sobel_x_data_1|       pointer|
|in_sobel_x_data_1_read                |  out|    1|     ap_fifo|                             in_sobel_x_data_1|       pointer|
|right_clipped_din                     |  out|    8|     ap_fifo|                                 right_clipped|       pointer|
|right_clipped_num_data_valid          |   in|    2|     ap_fifo|                                 right_clipped|       pointer|
|right_clipped_fifo_cap                |   in|    2|     ap_fifo|                                 right_clipped|       pointer|
|right_clipped_full_n                  |   in|    1|     ap_fifo|                                 right_clipped|       pointer|
|right_clipped_write                   |  out|    1|     ap_fifo|                                 right_clipped|       pointer|
|sbmstate_preFilterCap_dout            |   in|   32|     ap_fifo|                         sbmstate_preFilterCap|       pointer|
|sbmstate_preFilterCap_num_data_valid  |   in|    3|     ap_fifo|                         sbmstate_preFilterCap|       pointer|
|sbmstate_preFilterCap_fifo_cap        |   in|    3|     ap_fifo|                         sbmstate_preFilterCap|       pointer|
|sbmstate_preFilterCap_empty_n         |   in|    1|     ap_fifo|                         sbmstate_preFilterCap|       pointer|
|sbmstate_preFilterCap_read            |  out|    1|     ap_fifo|                         sbmstate_preFilterCap|       pointer|
|height_dout                           |   in|   16|     ap_fifo|                                        height|       pointer|
|height_num_data_valid                 |   in|    3|     ap_fifo|                                        height|       pointer|
|height_fifo_cap                       |   in|    3|     ap_fifo|                                        height|       pointer|
|height_empty_n                        |   in|    1|     ap_fifo|                                        height|       pointer|
|height_read                           |  out|    1|     ap_fifo|                                        height|       pointer|
|width_dout                            |   in|   16|     ap_fifo|                                         width|       pointer|
|width_num_data_valid                  |   in|    3|     ap_fifo|                                         width|       pointer|
|width_fifo_cap                        |   in|    3|     ap_fifo|                                         width|       pointer|
|width_empty_n                         |   in|    1|     ap_fifo|                                         width|       pointer|
|width_read                            |  out|    1|     ap_fifo|                                         width|       pointer|
+--------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %width"   --->   Operation 6 'read' 'width_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %height"   --->   Operation 8 'read' 'height_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sbmstate_preFilterCap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%sbmstate_preFilterCap_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %sbmstate_preFilterCap"   --->   Operation 10 'read' 'sbmstate_preFilterCap_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %right_clipped, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_sobel_x_data_1, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.55ns)   --->   "%sub25_i = sub i32 0, i32 %sbmstate_preFilterCap_read"   --->   Operation 13 'sub' 'sub25_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = trunc i32 %sbmstate_preFilterCap_read"   --->   Operation 14 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln623 = store i15 0, i15 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 15 'store' 'store_ln623' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln623 = br void %loop_col_clip.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 16 'br' 'br_ln623' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_12 = load i15 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 17 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln623 = zext i15 %i_12" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 18 'zext' 'zext_ln623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.07ns)   --->   "%icmp_ln623 = icmp_slt  i16 %zext_ln623, i16 %height_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 19 'icmp' 'icmp_ln623' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.94ns)   --->   "%add_ln623 = add i15 %i_12, i15 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 20 'add' 'add_ln623' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln623 = br i1 %icmp_ln623, void %xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>.exit, void %loop_col_clip.split.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 21 'br' 'br_ln623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_158 = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty_158' <Predicate = (icmp_ln623)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.66ns)   --->   "%call_ln623 = call void @xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip, i16 %width_read, i16 %in_sobel_x_data_1, i15 %i_12, i16 %height_read, i32 %sub25_i, i32 %sbmstate_preFilterCap_read, i8 %empty, i8 %right_clipped" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 23 'call' 'call_ln623' <Predicate = (icmp_ln623)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln623 = store i15 %add_ln623, i15 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 24 'store' 'store_ln623' <Predicate = (icmp_ln623)> <Delay = 1.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln701 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 25 'ret' 'ret_ln701' <Predicate = (!icmp_ln623)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln625 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:625->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln625' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln623 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 27 'specloopname' 'specloopname_ln623' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln623 = call void @xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip, i16 %width_read, i16 %in_sobel_x_data_1, i15 %i_12, i16 %height_read, i32 %sub25_i, i32 %sbmstate_preFilterCap_read, i8 %empty, i8 %right_clipped" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 28 'call' 'call_ln623' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln623 = br void %loop_col_clip.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:623->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:701->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:808]   --->   Operation 29 'br' 'br_ln623' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_sobel_x_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ right_clipped]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sbmstate_preFilterCap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca           ) [ 0111]
specinterface_ln0          (specinterface    ) [ 0000]
width_read                 (read             ) [ 0011]
specinterface_ln0          (specinterface    ) [ 0000]
height_read                (read             ) [ 0011]
specinterface_ln0          (specinterface    ) [ 0000]
sbmstate_preFilterCap_read (read             ) [ 0011]
specinterface_ln0          (specinterface    ) [ 0000]
specinterface_ln0          (specinterface    ) [ 0000]
sub25_i                    (sub              ) [ 0011]
empty                      (trunc            ) [ 0011]
store_ln623                (store            ) [ 0000]
br_ln623                   (br               ) [ 0000]
i_12                       (load             ) [ 0001]
zext_ln623                 (zext             ) [ 0000]
icmp_ln623                 (icmp             ) [ 0011]
add_ln623                  (add              ) [ 0000]
br_ln623                   (br               ) [ 0000]
empty_158                  (wait             ) [ 0000]
store_ln623                (store            ) [ 0000]
ret_ln701                  (ret              ) [ 0000]
speclooptripcount_ln625    (speclooptripcount) [ 0000]
specloopname_ln623         (specloopname     ) [ 0000]
call_ln623                 (call             ) [ 0000]
br_ln623                   (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_sobel_x_data_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sobel_x_data_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="right_clipped">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_clipped"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbmstate_preFilterCap">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbmstate_preFilterCap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800>_Pipeline_loop_col_clip"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="width_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="height_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sbmstate_preFilterCap_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sbmstate_preFilterCap_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="1"/>
<pin id="77" dir="0" index="2" bw="16" slack="0"/>
<pin id="78" dir="0" index="3" bw="15" slack="0"/>
<pin id="79" dir="0" index="4" bw="16" slack="1"/>
<pin id="80" dir="0" index="5" bw="32" slack="1"/>
<pin id="81" dir="0" index="6" bw="32" slack="1"/>
<pin id="82" dir="0" index="7" bw="8" slack="1"/>
<pin id="83" dir="0" index="8" bw="8" slack="0"/>
<pin id="84" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln623/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sub25_i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub25_i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="empty_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln623_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="15" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln623/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_12_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="15" slack="1"/>
<pin id="105" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_12/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln623_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="15" slack="0"/>
<pin id="109" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln623/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln623_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="1"/>
<pin id="114" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln623/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln623_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="15" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln623/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln623_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="15" slack="0"/>
<pin id="124" dir="0" index="1" bw="15" slack="1"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln623/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="15" slack="0"/>
<pin id="129" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="134" class="1005" name="width_read_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="1"/>
<pin id="136" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="139" class="1005" name="height_read_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="1"/>
<pin id="141" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="145" class="1005" name="sbmstate_preFilterCap_read_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sbmstate_preFilterCap_read "/>
</bind>
</comp>

<comp id="150" class="1005" name="sub25_i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub25_i "/>
</bind>
</comp>

<comp id="155" class="1005" name="empty_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="1"/>
<pin id="157" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_12_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="15" slack="1"/>
<pin id="162" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="28" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="85"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="74" pin=8"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="68" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="68" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="103" pin="1"/><net_sink comp="74" pin=3"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="103" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="52" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="132"><net_src comp="127" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="133"><net_src comp="127" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="137"><net_src comp="56" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="142"><net_src comp="62" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="74" pin=4"/></net>

<net id="148"><net_src comp="68" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="74" pin=6"/></net>

<net id="153"><net_src comp="88" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="74" pin=5"/></net>

<net id="158"><net_src comp="94" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="74" pin=7"/></net>

<net id="163"><net_src comp="103" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="74" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: right_clipped | {2 3 }
 - Input state : 
	Port: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> : in_sobel_x_data_1 | {2 3 }
	Port: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> : sbmstate_preFilterCap | {1 }
	Port: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> : height | {1 }
	Port: xFImageClip<600, 800, 1, 2, 4, 0, 3, 0, 800> : width | {1 }
  - Chain level:
	State 1
		store_ln623 : 1
	State 2
		zext_ln623 : 1
		icmp_ln623 : 2
		add_ln623 : 1
		br_ln623 : 3
		call_ln623 : 1
		store_ln623 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|
| Operation|                            Functional Unit                           |    FF   |   LUT   |
|----------|----------------------------------------------------------------------|---------|---------|
|   call   | grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74 |   198   |   308   |
|----------|----------------------------------------------------------------------|---------|---------|
|    sub   |                             sub25_i_fu_88                            |    0    |    39   |
|----------|----------------------------------------------------------------------|---------|---------|
|   icmp   |                           icmp_ln623_fu_111                          |    0    |    23   |
|----------|----------------------------------------------------------------------|---------|---------|
|    add   |                           add_ln623_fu_116                           |    0    |    20   |
|----------|----------------------------------------------------------------------|---------|---------|
|          |                         width_read_read_fu_56                        |    0    |    0    |
|   read   |                        height_read_read_fu_62                        |    0    |    0    |
|          |                 sbmstate_preFilterCap_read_read_fu_68                |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|   trunc  |                              empty_fu_94                             |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|   zext   |                           zext_ln623_fu_107                          |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|
|   Total  |                                                                      |   198   |   390   |
|----------|----------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|           empty_reg_155          |    8   |
|        height_read_reg_139       |   16   |
|           i_12_reg_160           |   15   |
|             i_reg_127            |   15   |
|sbmstate_preFilterCap_read_reg_145|   32   |
|          sub25_i_reg_150         |   32   |
|        width_read_reg_134        |   16   |
+----------------------------------+--------+
|               Total              |   134  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                 Comp                                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74 |  p3  |   2  |  15  |   30   ||    9    |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                 Total                                |      |      |      |   30   ||  1.588  ||    9    |
|----------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   198  |   390  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   134  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   332  |   399  |
+-----------+--------+--------+--------+
