// Seed: 1519078216
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_11 = 1;
  assign id_9 = id_10 | 1'd0;
  id_17 :
  assert property (@(posedge id_15 or negedge id_2) id_10) if (1) $display;
  assign id_8 = id_11;
  wire id_18, id_19, id_20 = id_13, id_21;
  wire id_22;
  id_23(
      1
  );
  integer id_24;
  wire id_25;
  wor id_26 = 1'b0;
  wire id_27, id_28;
  assign id_1 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = id_4;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4, id_3, id_5, id_4, id_5, id_5, id_5, id_4, id_4, id_4, id_5
  );
  wire id_6, id_7;
endmodule
