{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671617847383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671617847394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 17:17:27 2022 " "Processing started: Wed Dec 21 17:17:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671617847394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617847394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trigs -c trigs " "Command: quartus_map --read_settings_files=on --write_settings_files=off trigs -c trigs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617847394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671617850630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671617850630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/firmware.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/firmware.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 firmware-rtl " "Found design unit 1: firmware-rtl" {  } { { "../soft/synthesis/firmware.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/firmware.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617863959 ""} { "Info" "ISGN_ENTITY_NAME" "1 firmware " "Found entity 1: firmware" {  } { { "../soft/synthesis/firmware.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/firmware.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617863959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617863959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../soft/synthesis/submodules/altera_reset_controller.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617864015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../soft/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617864065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_irq_mapper " "Found entity 1: firmware_irq_mapper" {  } { { "../soft/synthesis/submodules/firmware_irq_mapper.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617864113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0 " "Found entity 1: firmware_mm_interconnect_0" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617864205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_avalon_st_adapter " "Found entity 1: firmware_mm_interconnect_0_avalon_st_adapter" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617864260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617864306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_rsp_mux_001 " "Found entity 1: firmware_mm_interconnect_0_rsp_mux_001" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux_001.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617864361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../soft/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864419 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../soft/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617864419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_rsp_mux " "Found entity 1: firmware_mm_interconnect_0_rsp_mux" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617864476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_rsp_demux_004 " "Found entity 1: firmware_mm_interconnect_0_rsp_demux_004" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux_004.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617864525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_rsp_demux " "Found entity 1: firmware_mm_interconnect_0_rsp_demux" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617864576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_cmd_mux_004 " "Found entity 1: firmware_mm_interconnect_0_cmd_mux_004" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux_004.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617864634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_cmd_mux " "Found entity 1: firmware_mm_interconnect_0_cmd_mux" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617864687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_cmd_demux_001 " "Found entity 1: firmware_mm_interconnect_0_cmd_demux_001" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux_001.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617864746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_cmd_demux " "Found entity 1: firmware_mm_interconnect_0_cmd_demux" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617864809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../soft/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617864873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../soft/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864941 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../soft/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617864941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617864941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../soft/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617865005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../soft/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617865057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel firmware_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671617865095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel firmware_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671617865100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_router_006_default_decode " "Found entity 1: firmware_mm_interconnect_0_router_006_default_decode" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865122 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_mm_interconnect_0_router_006 " "Found entity 2: firmware_mm_interconnect_0_router_006" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617865122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel firmware_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671617865159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel firmware_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671617865165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_router_002_default_decode " "Found entity 1: firmware_mm_interconnect_0_router_002_default_decode" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865184 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_mm_interconnect_0_router_002 " "Found entity 2: firmware_mm_interconnect_0_router_002" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617865184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel firmware_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671617865222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel firmware_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671617865226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_router_001_default_decode " "Found entity 1: firmware_mm_interconnect_0_router_001_default_decode" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865246 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_mm_interconnect_0_router_001 " "Found entity 2: firmware_mm_interconnect_0_router_001" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617865246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel firmware_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671617865291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel firmware_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671617865295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_router_default_decode " "Found entity 1: firmware_mm_interconnect_0_router_default_decode" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865316 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_mm_interconnect_0_router " "Found entity 2: firmware_mm_interconnect_0_router" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617865316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../soft/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617865374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../soft/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617865436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../soft/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617865505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../soft/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617865577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../soft/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617865646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_jtag_uart_0_sim_scfifo_w " "Found entity 1: firmware_jtag_uart_0_sim_scfifo_w" {  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865760 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_jtag_uart_0_scfifo_w " "Found entity 2: firmware_jtag_uart_0_scfifo_w" {  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865760 ""} { "Info" "ISGN_ENTITY_NAME" "3 firmware_jtag_uart_0_sim_scfifo_r " "Found entity 3: firmware_jtag_uart_0_sim_scfifo_r" {  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865760 ""} { "Info" "ISGN_ENTITY_NAME" "4 firmware_jtag_uart_0_scfifo_r " "Found entity 4: firmware_jtag_uart_0_scfifo_r" {  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865760 ""} { "Info" "ISGN_ENTITY_NAME" "5 firmware_jtag_uart_0 " "Found entity 5: firmware_jtag_uart_0" {  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617865760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/hwtan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/hwtan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hwtan-bdf_type " "Found design unit 1: hwtan-bdf_type" {  } { { "../soft/synthesis/submodules/hwtan.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/hwtan.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865815 ""} { "Info" "ISGN_ENTITY_NAME" "1 hwtan " "Found entity 1: hwtan" {  } { { "../soft/synthesis/submodules/hwtan.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/hwtan.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617865815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/hwsin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/hwsin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hwsin-bdf_type " "Found design unit 1: hwsin-bdf_type" {  } { { "../soft/synthesis/submodules/hwsin.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/hwsin.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865868 ""} { "Info" "ISGN_ENTITY_NAME" "1 hwsin " "Found entity 1: hwsin" {  } { { "../soft/synthesis/submodules/hwsin.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/hwsin.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617865868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_PIO " "Found entity 1: firmware_PIO" {  } { { "../soft/synthesis/submodules/firmware_PIO.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_PIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617865951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617865951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_MEMORY " "Found entity 1: firmware_MEMORY" {  } { { "../soft/synthesis/submodules/firmware_MEMORY.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_MEMORY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617866020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617866020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU " "Found entity 1: firmware_CPU" {  } { { "../soft/synthesis/submodules/firmware_CPU.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617866082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617866082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_ic_data_module " "Found entity 1: firmware_CPU_cpu_ic_data_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_CPU_cpu_ic_tag_module " "Found entity 2: firmware_CPU_cpu_ic_tag_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "3 firmware_CPU_cpu_bht_module " "Found entity 3: firmware_CPU_cpu_bht_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "4 firmware_CPU_cpu_register_bank_a_module " "Found entity 4: firmware_CPU_cpu_register_bank_a_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "5 firmware_CPU_cpu_register_bank_b_module " "Found entity 5: firmware_CPU_cpu_register_bank_b_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "6 firmware_CPU_cpu_dc_tag_module " "Found entity 6: firmware_CPU_cpu_dc_tag_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "7 firmware_CPU_cpu_dc_data_module " "Found entity 7: firmware_CPU_cpu_dc_data_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "8 firmware_CPU_cpu_dc_victim_module " "Found entity 8: firmware_CPU_cpu_dc_victim_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "9 firmware_CPU_cpu_nios2_oci_debug " "Found entity 9: firmware_CPU_cpu_nios2_oci_debug" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "10 firmware_CPU_cpu_nios2_oci_break " "Found entity 10: firmware_CPU_cpu_nios2_oci_break" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "11 firmware_CPU_cpu_nios2_oci_xbrk " "Found entity 11: firmware_CPU_cpu_nios2_oci_xbrk" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "12 firmware_CPU_cpu_nios2_oci_dbrk " "Found entity 12: firmware_CPU_cpu_nios2_oci_dbrk" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "13 firmware_CPU_cpu_nios2_oci_itrace " "Found entity 13: firmware_CPU_cpu_nios2_oci_itrace" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "14 firmware_CPU_cpu_nios2_oci_td_mode " "Found entity 14: firmware_CPU_cpu_nios2_oci_td_mode" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "15 firmware_CPU_cpu_nios2_oci_dtrace " "Found entity 15: firmware_CPU_cpu_nios2_oci_dtrace" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "16 firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "17 firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "18 firmware_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: firmware_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "19 firmware_CPU_cpu_nios2_oci_fifo " "Found entity 19: firmware_CPU_cpu_nios2_oci_fifo" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "20 firmware_CPU_cpu_nios2_oci_pib " "Found entity 20: firmware_CPU_cpu_nios2_oci_pib" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "21 firmware_CPU_cpu_nios2_oci_im " "Found entity 21: firmware_CPU_cpu_nios2_oci_im" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "22 firmware_CPU_cpu_nios2_performance_monitors " "Found entity 22: firmware_CPU_cpu_nios2_performance_monitors" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "23 firmware_CPU_cpu_nios2_avalon_reg " "Found entity 23: firmware_CPU_cpu_nios2_avalon_reg" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "24 firmware_CPU_cpu_ociram_sp_ram_module " "Found entity 24: firmware_CPU_cpu_ociram_sp_ram_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "25 firmware_CPU_cpu_nios2_ocimem " "Found entity 25: firmware_CPU_cpu_nios2_ocimem" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "26 firmware_CPU_cpu_nios2_oci " "Found entity 26: firmware_CPU_cpu_nios2_oci" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""} { "Info" "ISGN_ENTITY_NAME" "27 firmware_CPU_cpu " "Found entity 27: firmware_CPU_cpu" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617867261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_debug_slave_sysclk " "Found entity 1: firmware_CPU_cpu_debug_slave_sysclk" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_sysclk.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617867332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_debug_slave_tck " "Found entity 1: firmware_CPU_cpu_debug_slave_tck" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_tck.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617867404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_debug_slave_wrapper " "Found entity 1: firmware_CPU_cpu_debug_slave_wrapper" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617867481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_mult_cell " "Found entity 1: firmware_CPU_cpu_mult_cell" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu_mult_cell.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617867552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_test_bench " "Found entity 1: firmware_CPU_cpu_test_bench" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu_test_bench.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617867633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/hwcos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/hwcos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hwcos-bdf_type " "Found design unit 1: hwcos-bdf_type" {  } { { "../soft/synthesis/submodules/hwcos.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/hwcos.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867688 ""} { "Info" "ISGN_ENTITY_NAME" "1 hwcos " "Found entity 1: hwcos" {  } { { "../soft/synthesis/submodules/hwcos.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/hwcos.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617867688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tanhw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tanhw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tanhw-bdf_type " "Found design unit 1: tanhw-bdf_type" {  } { { "tanhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/tanhw.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867740 ""} { "Info" "ISGN_ENTITY_NAME" "1 tanhw " "Found entity 1: tanhw" {  } { { "tanhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/tanhw.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617867740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617867740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinhw.vhd 64 32 " "Found 64 design units, including 32 entities, in source file sinhw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sinhw_altfp_sincos_cordic_atan_45b-RTL " "Found design unit 1: sinhw_altfp_sincos_cordic_atan_45b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sinhw_altfp_sincos_cordic_atan_l6b-RTL " "Found design unit 2: sinhw_altfp_sincos_cordic_atan_l6b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sinhw_altfp_sincos_cordic_atan_m6b-RTL " "Found design unit 3: sinhw_altfp_sincos_cordic_atan_m6b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sinhw_altfp_sincos_cordic_atan_n6b-RTL " "Found design unit 4: sinhw_altfp_sincos_cordic_atan_n6b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 185 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sinhw_altfp_sincos_cordic_atan_o6b-RTL " "Found design unit 5: sinhw_altfp_sincos_cordic_atan_o6b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 227 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sinhw_altfp_sincos_cordic_atan_55b-RTL " "Found design unit 6: sinhw_altfp_sincos_cordic_atan_55b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 269 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 sinhw_altfp_sincos_cordic_atan_65b-RTL " "Found design unit 7: sinhw_altfp_sincos_cordic_atan_65b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 311 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 sinhw_altfp_sincos_cordic_atan_75b-RTL " "Found design unit 8: sinhw_altfp_sincos_cordic_atan_75b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 sinhw_altfp_sincos_cordic_atan_85b-RTL " "Found design unit 9: sinhw_altfp_sincos_cordic_atan_85b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 395 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 sinhw_altfp_sincos_cordic_atan_95b-RTL " "Found design unit 10: sinhw_altfp_sincos_cordic_atan_95b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 sinhw_altfp_sincos_cordic_atan_a5b-RTL " "Found design unit 11: sinhw_altfp_sincos_cordic_atan_a5b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 479 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 sinhw_altfp_sincos_cordic_atan_b5b-RTL " "Found design unit 12: sinhw_altfp_sincos_cordic_atan_b5b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 521 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 sinhw_altfp_sincos_cordic_atan_c5b-RTL " "Found design unit 13: sinhw_altfp_sincos_cordic_atan_c5b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 563 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 sinhw_altfp_sincos_cordic_atan_d5b-RTL " "Found design unit 14: sinhw_altfp_sincos_cordic_atan_d5b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 605 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 sinhw_altfp_sincos_cordic_start_709-RTL " "Found design unit 15: sinhw_altfp_sincos_cordic_start_709-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 650 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 sinhw_altfp_sincos_cordic_m_e5e-RTL " "Found design unit 16: sinhw_altfp_sincos_cordic_m_e5e-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 730 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 sinhw_altfp_sincos_srrt_koa-RTL " "Found design unit 17: sinhw_altfp_sincos_srrt_koa-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18895 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 sinhw_altpriority_encoder_3e8-RTL " "Found design unit 18: sinhw_altpriority_encoder_3e8-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 sinhw_altpriority_encoder_3v7-RTL " "Found design unit 19: sinhw_altpriority_encoder_3v7-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18996 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 sinhw_altpriority_encoder_6v7-RTL " "Found design unit 20: sinhw_altpriority_encoder_6v7-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19016 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 sinhw_altpriority_encoder_6e8-RTL " "Found design unit 21: sinhw_altpriority_encoder_6e8-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19078 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 sinhw_altpriority_encoder_bv7-RTL " "Found design unit 22: sinhw_altpriority_encoder_bv7-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 sinhw_altpriority_encoder_be8-RTL " "Found design unit 23: sinhw_altpriority_encoder_be8-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19199 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 sinhw_altpriority_encoder_r08-RTL " "Found design unit 24: sinhw_altpriority_encoder_r08-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19258 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 sinhw_altpriority_encoder_rf8-RTL " "Found design unit 25: sinhw_altpriority_encoder_rf8-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19326 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 sinhw_altpriority_encoder_qb6-RTL " "Found design unit 26: sinhw_altpriority_encoder_qb6-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19385 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 sinhw_altfp_sincos_range_b6c-RTL " "Found design unit 27: sinhw_altfp_sincos_range_b6c-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19455 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 sinhw_altpriority_encoder_q08-RTL " "Found design unit 28: sinhw_altpriority_encoder_q08-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 20960 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 sinhw_altpriority_encoder_qf8-RTL " "Found design unit 29: sinhw_altpriority_encoder_qf8-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 21028 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 sinhw_altpriority_encoder_0c6-RTL " "Found design unit 30: sinhw_altpriority_encoder_0c6-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 21087 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 sinhw_altfp_sincos_47e-RTL " "Found design unit 31: sinhw_altfp_sincos_47e-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 21154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "32 sinhw-RTL " "Found design unit 32: sinhw-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 22385 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "1 sinhw_altfp_sincos_cordic_atan_45b " "Found entity 1: sinhw_altfp_sincos_cordic_atan_45b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "2 sinhw_altfp_sincos_cordic_atan_l6b " "Found entity 2: sinhw_altfp_sincos_cordic_atan_l6b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "3 sinhw_altfp_sincos_cordic_atan_m6b " "Found entity 3: sinhw_altfp_sincos_cordic_atan_m6b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "4 sinhw_altfp_sincos_cordic_atan_n6b " "Found entity 4: sinhw_altfp_sincos_cordic_atan_n6b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "5 sinhw_altfp_sincos_cordic_atan_o6b " "Found entity 5: sinhw_altfp_sincos_cordic_atan_o6b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "6 sinhw_altfp_sincos_cordic_atan_55b " "Found entity 6: sinhw_altfp_sincos_cordic_atan_55b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "7 sinhw_altfp_sincos_cordic_atan_65b " "Found entity 7: sinhw_altfp_sincos_cordic_atan_65b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "8 sinhw_altfp_sincos_cordic_atan_75b " "Found entity 8: sinhw_altfp_sincos_cordic_atan_75b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "9 sinhw_altfp_sincos_cordic_atan_85b " "Found entity 9: sinhw_altfp_sincos_cordic_atan_85b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "10 sinhw_altfp_sincos_cordic_atan_95b " "Found entity 10: sinhw_altfp_sincos_cordic_atan_95b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "11 sinhw_altfp_sincos_cordic_atan_a5b " "Found entity 11: sinhw_altfp_sincos_cordic_atan_a5b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 471 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "12 sinhw_altfp_sincos_cordic_atan_b5b " "Found entity 12: sinhw_altfp_sincos_cordic_atan_b5b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 513 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "13 sinhw_altfp_sincos_cordic_atan_c5b " "Found entity 13: sinhw_altfp_sincos_cordic_atan_c5b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "14 sinhw_altfp_sincos_cordic_atan_d5b " "Found entity 14: sinhw_altfp_sincos_cordic_atan_d5b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "15 sinhw_altfp_sincos_cordic_start_709 " "Found entity 15: sinhw_altfp_sincos_cordic_start_709" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "16 sinhw_altfp_sincos_cordic_m_e5e " "Found entity 16: sinhw_altfp_sincos_cordic_m_e5e" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "17 sinhw_altfp_sincos_srrt_koa " "Found entity 17: sinhw_altfp_sincos_srrt_koa" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18885 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "18 sinhw_altpriority_encoder_3e8 " "Found entity 18: sinhw_altpriority_encoder_3e8" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18962 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "19 sinhw_altpriority_encoder_3v7 " "Found entity 19: sinhw_altpriority_encoder_3v7" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18988 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "20 sinhw_altpriority_encoder_6v7 " "Found entity 20: sinhw_altpriority_encoder_6v7" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19008 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "21 sinhw_altpriority_encoder_6e8 " "Found entity 21: sinhw_altpriority_encoder_6e8" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19069 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "22 sinhw_altpriority_encoder_bv7 " "Found entity 22: sinhw_altpriority_encoder_bv7" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "23 sinhw_altpriority_encoder_be8 " "Found entity 23: sinhw_altpriority_encoder_be8" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "24 sinhw_altpriority_encoder_r08 " "Found entity 24: sinhw_altpriority_encoder_r08" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "25 sinhw_altpriority_encoder_rf8 " "Found entity 25: sinhw_altpriority_encoder_rf8" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19317 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "26 sinhw_altpriority_encoder_qb6 " "Found entity 26: sinhw_altpriority_encoder_qb6" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "27 sinhw_altfp_sincos_range_b6c " "Found entity 27: sinhw_altfp_sincos_range_b6c" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "28 sinhw_altpriority_encoder_q08 " "Found entity 28: sinhw_altpriority_encoder_q08" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 20952 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "29 sinhw_altpriority_encoder_qf8 " "Found entity 29: sinhw_altpriority_encoder_qf8" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 21019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "30 sinhw_altpriority_encoder_0c6 " "Found entity 30: sinhw_altpriority_encoder_0c6" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 21079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "31 sinhw_altfp_sincos_47e " "Found entity 31: sinhw_altfp_sincos_47e" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 21145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""} { "Info" "ISGN_ENTITY_NAME" "32 sinhw " "Found entity 32: sinhw" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 22375 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617868104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_avamap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32_avamap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32_avamap-Structure " "Found design unit 1: reg32_avamap-Structure" {  } { { "reg32_avamap.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/reg32_avamap.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868157 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32_avamap " "Found entity 1: reg32_avamap" {  } { { "reg32_avamap.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/reg32_avamap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617868157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-Behavior " "Found design unit 1: reg32-Behavior" {  } { { "reg32.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/reg32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868214 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/reg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617868214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpdiv.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fpdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpdiv_altfp_div_pst_3ke-RTL " "Found design unit 1: fpdiv_altfp_div_pst_3ke-RTL" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868328 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fpdiv_altfp_div_b6h-RTL " "Found design unit 2: fpdiv_altfp_div_b6h-RTL" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2804 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868328 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fpdiv-RTL " "Found design unit 3: fpdiv-RTL" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2853 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868328 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpdiv_altfp_div_pst_3ke " "Found entity 1: fpdiv_altfp_div_pst_3ke" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868328 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpdiv_altfp_div_b6h " "Found entity 2: fpdiv_altfp_div_b6h" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868328 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpdiv " "Found entity 3: fpdiv" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617868328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coshw.vhd 64 32 " "Found 64 design units, including 32 entities, in source file coshw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coshw_altfp_sincos_cordic_atan_35b-RTL " "Found design unit 1: coshw_altfp_sincos_cordic_atan_35b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 coshw_altfp_sincos_cordic_atan_k6b-RTL " "Found design unit 2: coshw_altfp_sincos_cordic_atan_k6b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 coshw_altfp_sincos_cordic_atan_l6b-RTL " "Found design unit 3: coshw_altfp_sincos_cordic_atan_l6b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 coshw_altfp_sincos_cordic_atan_m6b-RTL " "Found design unit 4: coshw_altfp_sincos_cordic_atan_m6b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 185 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 coshw_altfp_sincos_cordic_atan_n6b-RTL " "Found design unit 5: coshw_altfp_sincos_cordic_atan_n6b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 227 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 coshw_altfp_sincos_cordic_atan_45b-RTL " "Found design unit 6: coshw_altfp_sincos_cordic_atan_45b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 269 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 coshw_altfp_sincos_cordic_atan_55b-RTL " "Found design unit 7: coshw_altfp_sincos_cordic_atan_55b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 311 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 coshw_altfp_sincos_cordic_atan_65b-RTL " "Found design unit 8: coshw_altfp_sincos_cordic_atan_65b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 coshw_altfp_sincos_cordic_atan_75b-RTL " "Found design unit 9: coshw_altfp_sincos_cordic_atan_75b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 395 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 coshw_altfp_sincos_cordic_atan_85b-RTL " "Found design unit 10: coshw_altfp_sincos_cordic_atan_85b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 coshw_altfp_sincos_cordic_atan_95b-RTL " "Found design unit 11: coshw_altfp_sincos_cordic_atan_95b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 479 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 coshw_altfp_sincos_cordic_atan_a5b-RTL " "Found design unit 12: coshw_altfp_sincos_cordic_atan_a5b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 521 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 coshw_altfp_sincos_cordic_atan_b5b-RTL " "Found design unit 13: coshw_altfp_sincos_cordic_atan_b5b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 563 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 coshw_altfp_sincos_cordic_atan_c5b-RTL " "Found design unit 14: coshw_altfp_sincos_cordic_atan_c5b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 605 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 coshw_altfp_sincos_cordic_start_509-RTL " "Found design unit 15: coshw_altfp_sincos_cordic_start_509-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 650 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 coshw_altfp_sincos_cordic_m_d5e-RTL " "Found design unit 16: coshw_altfp_sincos_cordic_m_d5e-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 730 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 coshw_altfp_sincos_srrt_koa-RTL " "Found design unit 17: coshw_altfp_sincos_srrt_koa-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17909 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 coshw_altpriority_encoder_3e8-RTL " "Found design unit 18: coshw_altpriority_encoder_3e8-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17985 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 coshw_altpriority_encoder_3v7-RTL " "Found design unit 19: coshw_altpriority_encoder_3v7-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18010 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 coshw_altpriority_encoder_6v7-RTL " "Found design unit 20: coshw_altpriority_encoder_6v7-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18030 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 coshw_altpriority_encoder_6e8-RTL " "Found design unit 21: coshw_altpriority_encoder_6e8-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18092 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 coshw_altpriority_encoder_bv7-RTL " "Found design unit 22: coshw_altpriority_encoder_bv7-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 coshw_altpriority_encoder_be8-RTL " "Found design unit 23: coshw_altpriority_encoder_be8-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18213 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 coshw_altpriority_encoder_r08-RTL " "Found design unit 24: coshw_altpriority_encoder_r08-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18272 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 coshw_altpriority_encoder_rf8-RTL " "Found design unit 25: coshw_altpriority_encoder_rf8-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18340 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 coshw_altpriority_encoder_qb6-RTL " "Found design unit 26: coshw_altpriority_encoder_qb6-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18399 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 coshw_altfp_sincos_range_b6c-RTL " "Found design unit 27: coshw_altfp_sincos_range_b6c-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18469 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 coshw_altpriority_encoder_q08-RTL " "Found design unit 28: coshw_altpriority_encoder_q08-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19974 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 coshw_altpriority_encoder_qf8-RTL " "Found design unit 29: coshw_altpriority_encoder_qf8-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20042 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 coshw_altpriority_encoder_0c6-RTL " "Found design unit 30: coshw_altpriority_encoder_0c6-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 coshw_altfp_sincos_u6e-RTL " "Found design unit 31: coshw_altfp_sincos_u6e-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20168 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "32 coshw-RTL " "Found design unit 32: coshw-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20819 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "1 coshw_altfp_sincos_cordic_atan_35b " "Found entity 1: coshw_altfp_sincos_cordic_atan_35b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "2 coshw_altfp_sincos_cordic_atan_k6b " "Found entity 2: coshw_altfp_sincos_cordic_atan_k6b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "3 coshw_altfp_sincos_cordic_atan_l6b " "Found entity 3: coshw_altfp_sincos_cordic_atan_l6b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "4 coshw_altfp_sincos_cordic_atan_m6b " "Found entity 4: coshw_altfp_sincos_cordic_atan_m6b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "5 coshw_altfp_sincos_cordic_atan_n6b " "Found entity 5: coshw_altfp_sincos_cordic_atan_n6b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "6 coshw_altfp_sincos_cordic_atan_45b " "Found entity 6: coshw_altfp_sincos_cordic_atan_45b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "7 coshw_altfp_sincos_cordic_atan_55b " "Found entity 7: coshw_altfp_sincos_cordic_atan_55b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "8 coshw_altfp_sincos_cordic_atan_65b " "Found entity 8: coshw_altfp_sincos_cordic_atan_65b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "9 coshw_altfp_sincos_cordic_atan_75b " "Found entity 9: coshw_altfp_sincos_cordic_atan_75b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "10 coshw_altfp_sincos_cordic_atan_85b " "Found entity 10: coshw_altfp_sincos_cordic_atan_85b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "11 coshw_altfp_sincos_cordic_atan_95b " "Found entity 11: coshw_altfp_sincos_cordic_atan_95b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 471 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "12 coshw_altfp_sincos_cordic_atan_a5b " "Found entity 12: coshw_altfp_sincos_cordic_atan_a5b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 513 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "13 coshw_altfp_sincos_cordic_atan_b5b " "Found entity 13: coshw_altfp_sincos_cordic_atan_b5b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "14 coshw_altfp_sincos_cordic_atan_c5b " "Found entity 14: coshw_altfp_sincos_cordic_atan_c5b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "15 coshw_altfp_sincos_cordic_start_509 " "Found entity 15: coshw_altfp_sincos_cordic_start_509" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "16 coshw_altfp_sincos_cordic_m_d5e " "Found entity 16: coshw_altfp_sincos_cordic_m_d5e" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "17 coshw_altfp_sincos_srrt_koa " "Found entity 17: coshw_altfp_sincos_srrt_koa" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "18 coshw_altpriority_encoder_3e8 " "Found entity 18: coshw_altpriority_encoder_3e8" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "19 coshw_altpriority_encoder_3v7 " "Found entity 19: coshw_altpriority_encoder_3v7" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18002 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "20 coshw_altpriority_encoder_6v7 " "Found entity 20: coshw_altpriority_encoder_6v7" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "21 coshw_altpriority_encoder_6e8 " "Found entity 21: coshw_altpriority_encoder_6e8" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18083 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "22 coshw_altpriority_encoder_bv7 " "Found entity 22: coshw_altpriority_encoder_bv7" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "23 coshw_altpriority_encoder_be8 " "Found entity 23: coshw_altpriority_encoder_be8" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "24 coshw_altpriority_encoder_r08 " "Found entity 24: coshw_altpriority_encoder_r08" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "25 coshw_altpriority_encoder_rf8 " "Found entity 25: coshw_altpriority_encoder_rf8" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "26 coshw_altpriority_encoder_qb6 " "Found entity 26: coshw_altpriority_encoder_qb6" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18391 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "27 coshw_altfp_sincos_range_b6c " "Found entity 27: coshw_altfp_sincos_range_b6c" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "28 coshw_altpriority_encoder_q08 " "Found entity 28: coshw_altpriority_encoder_q08" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19966 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "29 coshw_altpriority_encoder_qf8 " "Found entity 29: coshw_altpriority_encoder_qf8" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20033 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "30 coshw_altpriority_encoder_0c6 " "Found entity 30: coshw_altpriority_encoder_0c6" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20093 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "31 coshw_altfp_sincos_u6e " "Found entity 31: coshw_altfp_sincos_u6e" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""} { "Info" "ISGN_ENTITY_NAME" "32 coshw " "Found entity 32: coshw" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20809 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617868636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigs.v 1 1 " "Found 1 design units, including 1 entities, in source file trigs.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigs " "Found entity 1: trigs" {  } { { "trigs.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/trigs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617868719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617868719 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trigs.v(8) " "Verilog HDL Instantiation warning at trigs.v(8): instance has no name" {  } { { "trigs.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/trigs.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1671617891272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trigs " "Elaborating entity \"trigs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671617891842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware firmware:comb_3 " "Elaborating entity \"firmware\" for hierarchy \"firmware:comb_3\"" {  } { { "trigs.v" "comb_3" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/trigs.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617891994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hwcos firmware:comb_3\|hwcos:cos_hw " "Elaborating entity \"hwcos\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\"" {  } { { "../soft/synthesis/firmware.vhd" "cos_hw" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/firmware.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617892136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst " "Elaborating entity \"coshw\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\"" {  } { { "../soft/synthesis/submodules/hwcos.vhd" "b2v_inst" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/hwcos.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617892232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_u6e firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component " "Elaborating entity \"coshw_altfp_sincos_u6e\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\"" {  } { { "coshw.vhd" "coshw_altfp_sincos_u6e_component" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617892333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_cordic_m_d5e firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m " "Elaborating entity \"coshw_altfp_sincos_cordic_m_d5e\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\"" {  } { { "coshw.vhd" "ccc_cordic_m" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617892459 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_cata_13_cordic_atan_arctan coshw.vhd(736) " "Verilog HDL or VHDL warning at coshw.vhd(736): object \"wire_cata_13_cordic_atan_arctan\" assigned a value but never read" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 736 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671617892487 "|trigs|firmware:comb_3|hwcos:cos_hw|coshw:b2v_inst|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_cordic_atan_35b firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_35b:cata_0_cordic_atan " "Elaborating entity \"coshw_altfp_sincos_cordic_atan_35b\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_35b:cata_0_cordic_atan\"" {  } { { "coshw.vhd" "cata_0_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 15901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617893082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_cordic_atan_k6b firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_k6b:cata_10_cordic_atan " "Elaborating entity \"coshw_altfp_sincos_cordic_atan_k6b\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_k6b:cata_10_cordic_atan\"" {  } { { "coshw.vhd" "cata_10_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 15906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617893172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_cordic_atan_l6b firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_l6b:cata_11_cordic_atan " "Elaborating entity \"coshw_altfp_sincos_cordic_atan_l6b\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_l6b:cata_11_cordic_atan\"" {  } { { "coshw.vhd" "cata_11_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 15911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617893255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_cordic_atan_m6b firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_m6b:cata_12_cordic_atan " "Elaborating entity \"coshw_altfp_sincos_cordic_atan_m6b\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_m6b:cata_12_cordic_atan\"" {  } { { "coshw.vhd" "cata_12_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 15916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617893338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_cordic_atan_n6b firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_n6b:cata_13_cordic_atan " "Elaborating entity \"coshw_altfp_sincos_cordic_atan_n6b\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_n6b:cata_13_cordic_atan\"" {  } { { "coshw.vhd" "cata_13_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 15921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617893422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_cordic_atan_45b firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_45b:cata_1_cordic_atan " "Elaborating entity \"coshw_altfp_sincos_cordic_atan_45b\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_45b:cata_1_cordic_atan\"" {  } { { "coshw.vhd" "cata_1_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 15926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617893518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_cordic_atan_55b firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_55b:cata_2_cordic_atan " "Elaborating entity \"coshw_altfp_sincos_cordic_atan_55b\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_55b:cata_2_cordic_atan\"" {  } { { "coshw.vhd" "cata_2_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 15931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617893607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_cordic_atan_65b firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_65b:cata_3_cordic_atan " "Elaborating entity \"coshw_altfp_sincos_cordic_atan_65b\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_65b:cata_3_cordic_atan\"" {  } { { "coshw.vhd" "cata_3_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 15936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617893706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_cordic_atan_75b firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_75b:cata_4_cordic_atan " "Elaborating entity \"coshw_altfp_sincos_cordic_atan_75b\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_75b:cata_4_cordic_atan\"" {  } { { "coshw.vhd" "cata_4_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 15941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617893810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_cordic_atan_85b firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_85b:cata_5_cordic_atan " "Elaborating entity \"coshw_altfp_sincos_cordic_atan_85b\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_85b:cata_5_cordic_atan\"" {  } { { "coshw.vhd" "cata_5_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 15946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617893910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_cordic_atan_95b firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_95b:cata_6_cordic_atan " "Elaborating entity \"coshw_altfp_sincos_cordic_atan_95b\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_95b:cata_6_cordic_atan\"" {  } { { "coshw.vhd" "cata_6_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 15951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617894006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_cordic_atan_a5b firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_a5b:cata_7_cordic_atan " "Elaborating entity \"coshw_altfp_sincos_cordic_atan_a5b\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_a5b:cata_7_cordic_atan\"" {  } { { "coshw.vhd" "cata_7_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 15956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617894131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_cordic_atan_b5b firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_b5b:cata_8_cordic_atan " "Elaborating entity \"coshw_altfp_sincos_cordic_atan_b5b\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_b5b:cata_8_cordic_atan\"" {  } { { "coshw.vhd" "cata_8_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 15961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617894241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_cordic_atan_c5b firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_c5b:cata_9_cordic_atan " "Elaborating entity \"coshw_altfp_sincos_cordic_atan_c5b\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_atan_c5b:cata_9_cordic_atan\"" {  } { { "coshw.vhd" "cata_9_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 15966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617894335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_cordic_start_509 firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_start_509:cxs " "Elaborating entity \"coshw_altfp_sincos_cordic_start_509\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_start_509:cxs\"" {  } { { "coshw.vhd" "cxs" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 15971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617894423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_start_509:cxs\|LPM_MUX:mux1 " "Elaborating entity \"LPM_MUX\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_start_509:cxs\|LPM_MUX:mux1\"" {  } { { "coshw.vhd" "mux1" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617895109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_start_509:cxs\|LPM_MUX:mux1 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_start_509:cxs\|LPM_MUX:mux1\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617895164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_start_509:cxs\|LPM_MUX:mux1 " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_start_509:cxs\|LPM_MUX:mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617895165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617895165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617895165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617895165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617895165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617895165 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617895165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_g3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g3e " "Found entity 1: mux_g3e" {  } { { "db/mux_g3e.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/mux_g3e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617895371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617895371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_g3e firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_start_509:cxs\|LPM_MUX:mux1\|mux_g3e:auto_generated " "Elaborating entity \"mux_g3e\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|coshw_altfp_sincos_cordic_start_509:cxs\|LPM_MUX:mux1\|mux_g3e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617895412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:sincos_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:sincos_add\"" {  } { { "coshw.vhd" "sincos_add" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617895997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:sincos_add " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:sincos_add\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17399 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617896061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:sincos_add " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:sincos_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617896061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617896061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617896061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617896061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617896061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617896061 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17399 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617896061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fng " "Found entity 1: add_sub_fng" {  } { { "db/add_sub_fng.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_fng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617896288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617896288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fng firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:sincos_add\|add_sub_fng:auto_generated " "Elaborating entity \"add_sub_fng\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:sincos_add\|add_sub_fng:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617896331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\"" {  } { { "coshw.vhd" "y_pipeff1_add" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617898668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17555 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617898714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617898715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617898715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617898715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617898715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617898715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617898715 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17555 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617898715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lcg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lcg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lcg " "Found entity 1: add_sub_lcg" {  } { { "db/add_sub_lcg.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_lcg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617898934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617898934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lcg firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\|add_sub_lcg:auto_generated " "Elaborating entity \"add_sub_lcg\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\|add_sub_lcg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617898974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\"" {  } { { "coshw.vhd" "z_pipeff1_sub" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617901308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17710 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617901355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617901356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617901356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617901356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617901356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617901356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617901356 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17710 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617901356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mdg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mdg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mdg " "Found entity 1: add_sub_mdg" {  } { { "db/add_sub_mdg.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_mdg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617901590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617901590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mdg firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\|add_sub_mdg:auto_generated " "Elaborating entity \"add_sub_mdg\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\|add_sub_mdg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617901633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_mult:cmx " "Elaborating entity \"lpm_mult\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_mult:cmx\"" {  } { { "coshw.vhd" "cmx" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617904356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_mult:cmx " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_mult:cmx\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17865 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617904404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_mult:cmx " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_mult:cmx\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 3 " "Parameter \"LPM_PIPELINE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617904405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617904405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617904405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617904405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617904405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617904405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617904405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617904405 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17865 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617904405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_khp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_khp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_khp " "Found entity 1: mult_khp" {  } { { "db/mult_khp.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/mult_khp.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617904682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617904682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_khp firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_mult:cmx\|mult_khp:auto_generated " "Elaborating entity \"mult_khp\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_cordic_m_d5e:ccc_cordic_m\|lpm_mult:cmx\|mult_khp:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617904811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_range_b6c firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1 " "Elaborating entity \"coshw_altfp_sincos_range_b6c\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\"" {  } { { "coshw.vhd" "crr_fp_range1" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617905046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altfp_sincos_srrt_koa firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altfp_sincos_srrt_koa:fp_range_table1 " "Elaborating entity \"coshw_altfp_sincos_srrt_koa\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altfp_sincos_srrt_koa:fp_range_table1\"" {  } { { "coshw.vhd" "fp_range_table1" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617905248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altfp_sincos_srrt_koa:fp_range_table1\|LPM_MUX:mux2 " "Elaborating entity \"LPM_MUX\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altfp_sincos_srrt_koa:fp_range_table1\|LPM_MUX:mux2\"" {  } { { "coshw.vhd" "mux2" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617949006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altfp_sincos_srrt_koa:fp_range_table1\|LPM_MUX:mux2 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altfp_sincos_srrt_koa:fp_range_table1\|LPM_MUX:mux2\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17938 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617949243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altfp_sincos_srrt_koa:fp_range_table1\|LPM_MUX:mux2 " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altfp_sincos_srrt_koa:fp_range_table1\|LPM_MUX:mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 100 " "Parameter \"LPM_WIDTH\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617949243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617949243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617949243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617949243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617949243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617949243 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17938 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617949243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m6e " "Found entity 1: mux_m6e" {  } { { "db/mux_m6e.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/mux_m6e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617950364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617950364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m6e firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altfp_sincos_srrt_koa:fp_range_table1\|LPM_MUX:mux2\|mux_m6e:auto_generated " "Elaborating entity \"mux_m6e\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altfp_sincos_srrt_koa:fp_range_table1\|LPM_MUX:mux2\|mux_m6e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617950414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altpriority_encoder_qb6 firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23 " "Elaborating entity \"coshw_altpriority_encoder_qb6\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23\"" {  } { { "coshw.vhd" "clz23" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617951937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altpriority_encoder_r08 firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23\|coshw_altpriority_encoder_r08:altpriority_encoder3 " "Elaborating entity \"coshw_altpriority_encoder_r08\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23\|coshw_altpriority_encoder_r08:altpriority_encoder3\"" {  } { { "coshw.vhd" "altpriority_encoder3" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617952014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altpriority_encoder_bv7 firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23\|coshw_altpriority_encoder_r08:altpriority_encoder3\|coshw_altpriority_encoder_bv7:altpriority_encoder5 " "Elaborating entity \"coshw_altpriority_encoder_bv7\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23\|coshw_altpriority_encoder_r08:altpriority_encoder3\|coshw_altpriority_encoder_bv7:altpriority_encoder5\"" {  } { { "coshw.vhd" "altpriority_encoder5" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617952089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altpriority_encoder_6v7 firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23\|coshw_altpriority_encoder_r08:altpriority_encoder3\|coshw_altpriority_encoder_bv7:altpriority_encoder5\|coshw_altpriority_encoder_6v7:altpriority_encoder7 " "Elaborating entity \"coshw_altpriority_encoder_6v7\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23\|coshw_altpriority_encoder_r08:altpriority_encoder3\|coshw_altpriority_encoder_bv7:altpriority_encoder5\|coshw_altpriority_encoder_6v7:altpriority_encoder7\"" {  } { { "coshw.vhd" "altpriority_encoder7" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617952166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altpriority_encoder_3e8 firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23\|coshw_altpriority_encoder_r08:altpriority_encoder3\|coshw_altpriority_encoder_bv7:altpriority_encoder5\|coshw_altpriority_encoder_6v7:altpriority_encoder7\|coshw_altpriority_encoder_3e8:altpriority_encoder10 " "Elaborating entity \"coshw_altpriority_encoder_3e8\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23\|coshw_altpriority_encoder_r08:altpriority_encoder3\|coshw_altpriority_encoder_bv7:altpriority_encoder5\|coshw_altpriority_encoder_6v7:altpriority_encoder7\|coshw_altpriority_encoder_3e8:altpriority_encoder10\"" {  } { { "coshw.vhd" "altpriority_encoder10" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617952249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altpriority_encoder_3v7 firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23\|coshw_altpriority_encoder_r08:altpriority_encoder3\|coshw_altpriority_encoder_bv7:altpriority_encoder5\|coshw_altpriority_encoder_6v7:altpriority_encoder7\|coshw_altpriority_encoder_3v7:altpriority_encoder9 " "Elaborating entity \"coshw_altpriority_encoder_3v7\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23\|coshw_altpriority_encoder_r08:altpriority_encoder3\|coshw_altpriority_encoder_bv7:altpriority_encoder5\|coshw_altpriority_encoder_6v7:altpriority_encoder7\|coshw_altpriority_encoder_3v7:altpriority_encoder9\"" {  } { { "coshw.vhd" "altpriority_encoder9" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617952346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altpriority_encoder_6e8 firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23\|coshw_altpriority_encoder_r08:altpriority_encoder3\|coshw_altpriority_encoder_bv7:altpriority_encoder5\|coshw_altpriority_encoder_6e8:altpriority_encoder8 " "Elaborating entity \"coshw_altpriority_encoder_6e8\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23\|coshw_altpriority_encoder_r08:altpriority_encoder3\|coshw_altpriority_encoder_bv7:altpriority_encoder5\|coshw_altpriority_encoder_6e8:altpriority_encoder8\"" {  } { { "coshw.vhd" "altpriority_encoder8" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617952429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altpriority_encoder_be8 firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23\|coshw_altpriority_encoder_r08:altpriority_encoder3\|coshw_altpriority_encoder_be8:altpriority_encoder6 " "Elaborating entity \"coshw_altpriority_encoder_be8\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23\|coshw_altpriority_encoder_r08:altpriority_encoder3\|coshw_altpriority_encoder_be8:altpriority_encoder6\"" {  } { { "coshw.vhd" "altpriority_encoder6" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617952589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altpriority_encoder_rf8 firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23\|coshw_altpriority_encoder_rf8:altpriority_encoder4 " "Elaborating entity \"coshw_altpriority_encoder_rf8\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|coshw_altpriority_encoder_qb6:clz23\|coshw_altpriority_encoder_rf8:altpriority_encoder4\"" {  } { { "coshw.vhd" "altpriority_encoder4" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617952909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:circle_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:circle_add\"" {  } { { "coshw.vhd" "circle_add" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617953550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:circle_add " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:circle_add\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19808 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617953602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:circle_add " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:circle_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617953602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617953602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617953602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 37 " "Parameter \"LPM_WIDTH\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617953602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617953602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617953602 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19808 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617953602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qcg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qcg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qcg " "Found entity 1: add_sub_qcg" {  } { { "db/add_sub_qcg.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_qcg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617953858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617953858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qcg firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:circle_add\|add_sub_qcg:auto_generated " "Elaborating entity \"add_sub_qcg\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:circle_add\|add_sub_qcg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617953917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub\"" {  } { { "coshw.vhd" "exponent_adjust_sub" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617954135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19820 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617954183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617954183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617954183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617954183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617954183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617954183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617954183 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19820 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617954183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_acg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_acg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_acg " "Found entity 1: add_sub_acg" {  } { { "db/add_sub_acg.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_acg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617954418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617954418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_acg firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub\|add_sub_acg:auto_generated " "Elaborating entity \"add_sub_acg\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:exponent_adjust_sub\|add_sub_acg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617954462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub\"" {  } { { "coshw.vhd" "negbasedractiondel_sub" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617954672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19832 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617954716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617954716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617954716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617954716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 36 " "Parameter \"LPM_WIDTH\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617954716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617954716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617954716 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19832 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617954716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4qg " "Found entity 1: add_sub_4qg" {  } { { "db/add_sub_4qg.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_4qg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617954942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617954942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4qg firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub\|add_sub_4qg:auto_generated " "Elaborating entity \"add_sub_4qg\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negbasedractiondel_sub\|add_sub_4qg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617954985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negcircle_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negcircle_add\"" {  } { { "coshw.vhd" "negcircle_add" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617955214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negcircle_add " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negcircle_add\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19845 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617955260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negcircle_add " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negcircle_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617955260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617955260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617955260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 37 " "Parameter \"LPM_WIDTH\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617955260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617955260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617955260 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19845 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617955260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kng " "Found entity 1: add_sub_kng" {  } { { "db/add_sub_kng.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_kng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617955494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617955494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kng firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negcircle_add\|add_sub_kng:auto_generated " "Elaborating entity \"add_sub_kng\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negcircle_add\|add_sub_kng:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617955541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub4\"" {  } { { "coshw.vhd" "negrangeexponent_sub4" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617955739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub4 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub4\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19858 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617955780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub4 " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617955780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617955780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617955780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617955780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617955780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617955780 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19858 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617955780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5\"" {  } { { "coshw.vhd" "negrangeexponent_sub5" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617956051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19870 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617956141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5 " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956141 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19870 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617956141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9bg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9bg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9bg " "Found entity 1: add_sub_9bg" {  } { { "db/add_sub_9bg.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_9bg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617956389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617956389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9bg firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5\|add_sub_9bg:auto_generated " "Elaborating entity \"add_sub_9bg\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:negrangeexponent_sub5\|add_sub_9bg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617956437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:rangeexponent_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:rangeexponent_sub1\"" {  } { { "coshw.vhd" "rangeexponent_sub1" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617956628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:rangeexponent_sub1 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:rangeexponent_sub1\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19882 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617956672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:rangeexponent_sub1 " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:rangeexponent_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956672 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19882 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617956672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:rangeexponent_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:rangeexponent_sub5\"" {  } { { "coshw.vhd" "rangeexponent_sub5" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617956919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:rangeexponent_sub5 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:rangeexponent_sub5\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19894 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617956960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:rangeexponent_sub5 " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_add_sub:rangeexponent_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617956960 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19894 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617956960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_clshift:csftin " "Elaborating entity \"lpm_clshift\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_clshift:csftin\"" {  } { { "coshw.vhd" "csftin" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617957310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_clshift:csftin " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_clshift:csftin\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19905 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617957359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_clshift:csftin " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_clshift:csftin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617957359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE LOGICAL " "Parameter \"LPM_SHIFTTYPE\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617957359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617957359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 5 " "Parameter \"LPM_WIDTHDIST\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617957359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_clshift " "Parameter \"lpm_type\" = \"lpm_clshift\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617957359 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19905 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617957359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_91d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_91d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_91d " "Found entity 1: lpm_clshift_91d" {  } { { "db/lpm_clshift_91d.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/lpm_clshift_91d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617957520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617957520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_91d firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_clshift:csftin\|lpm_clshift_91d:auto_generated " "Elaborating entity \"lpm_clshift_91d\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_clshift:csftin\|lpm_clshift_91d:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617957567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78 " "Elaborating entity \"lpm_clshift\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78\"" {  } { { "coshw.vhd" "fp_lsft_rsft78" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617957747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19920 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617957789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78 " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617957789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE LOGICAL " "Parameter \"LPM_SHIFTTYPE\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617957789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 78 " "Parameter \"LPM_WIDTH\" = \"78\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617957789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 7 " "Parameter \"LPM_WIDTHDIST\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617957789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_clshift " "Parameter \"lpm_type\" = \"lpm_clshift\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617957789 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19920 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617957789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ihf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ihf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ihf " "Found entity 1: lpm_clshift_ihf" {  } { { "db/lpm_clshift_ihf.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/lpm_clshift_ihf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617957937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617957937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ihf firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78\|lpm_clshift_ihf:auto_generated " "Elaborating entity \"lpm_clshift_ihf\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_clshift:fp_lsft_rsft78\|lpm_clshift_ihf:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617957983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_mult:mult23x56 " "Elaborating entity \"lpm_mult\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_mult:mult23x56\"" {  } { { "coshw.vhd" "mult23x56" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617958202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_mult:mult23x56 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_mult:mult23x56\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19935 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617958262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_mult:mult23x56 " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_mult:mult23x56\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 4 " "Parameter \"LPM_PIPELINE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617958263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617958263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 23 " "Parameter \"LPM_WIDTHA\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617958263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 56 " "Parameter \"LPM_WIDTHB\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617958263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 79 " "Parameter \"LPM_WIDTHP\" = \"79\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617958263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617958263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617958263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617958263 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19935 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617958263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4pp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4pp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4pp " "Found entity 1: mult_4pp" {  } { { "db/mult_4pp.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/mult_4pp.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617958553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617958553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4pp firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_mult:mult23x56\|mult_4pp:auto_generated " "Elaborating entity \"mult_4pp\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|lpm_mult:mult23x56\|mult_4pp:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617958697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altpriority_encoder_0c6 firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altpriority_encoder_0c6:clz " "Elaborating entity \"coshw_altpriority_encoder_0c6\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altpriority_encoder_0c6:clz\"" {  } { { "coshw.vhd" "clz" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617958940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altpriority_encoder_q08 firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altpriority_encoder_0c6:clz\|coshw_altpriority_encoder_q08:altpriority_encoder17 " "Elaborating entity \"coshw_altpriority_encoder_q08\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altpriority_encoder_0c6:clz\|coshw_altpriority_encoder_q08:altpriority_encoder17\"" {  } { { "coshw.vhd" "altpriority_encoder17" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617959023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw_altpriority_encoder_qf8 firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altpriority_encoder_0c6:clz\|coshw_altpriority_encoder_qf8:altpriority_encoder18 " "Elaborating entity \"coshw_altpriority_encoder_qf8\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altpriority_encoder_0c6:clz\|coshw_altpriority_encoder_qf8:altpriority_encoder18\"" {  } { { "coshw.vhd" "altpriority_encoder18" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617960186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:exponentnorm_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:exponentnorm_add\"" {  } { { "coshw.vhd" "exponentnorm_add" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617961379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:exponentnorm_add " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:exponentnorm_add\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20727 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617961424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:exponentnorm_add " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:exponentnorm_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617961424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617961424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617961424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617961424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617961424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617961424 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20727 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617961424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8bg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8bg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8bg " "Found entity 1: add_sub_8bg" {  } { { "db/add_sub_8bg.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_8bg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617961659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617961659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8bg firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:exponentnorm_add\|add_sub_8bg:auto_generated " "Elaborating entity \"add_sub_8bg\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:exponentnorm_add\|add_sub_8bg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617961705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:exponentnormmode_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:exponentnormmode_sub\"" {  } { { "coshw.vhd" "exponentnormmode_sub" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617961906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:exponentnormmode_sub " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:exponentnormmode_sub\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20739 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617961952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:exponentnormmode_sub " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:exponentnormmode_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617961952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617961952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617961952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617961952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617961952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617961952 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20739 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617961952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9cg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9cg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9cg " "Found entity 1: add_sub_9cg" {  } { { "db/add_sub_9cg.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_9cg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617962207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617962207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9cg firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:exponentnormmode_sub\|add_sub_9cg:auto_generated " "Elaborating entity \"add_sub_9cg\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:exponentnormmode_sub\|add_sub_9cg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617962255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:mantissanorm_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:mantissanorm_add\"" {  } { { "coshw.vhd" "mantissanorm_add" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617962468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:mantissanorm_add " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:mantissanorm_add\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20751 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617962620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:mantissanorm_add " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:mantissanorm_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617962620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617962620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617962620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617962620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617962620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617962620 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20751 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617962620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mcg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mcg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mcg " "Found entity 1: add_sub_mcg" {  } { { "db/add_sub_mcg.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_mcg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617962853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617962853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mcg firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:mantissanorm_add\|add_sub_mcg:auto_generated " "Elaborating entity \"add_sub_mcg\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:mantissanorm_add\|add_sub_mcg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617962900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:quadrantsum_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:quadrantsum_add\"" {  } { { "coshw.vhd" "quadrantsum_add" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617963108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:quadrantsum_add " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:quadrantsum_add\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20762 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617963162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:quadrantsum_add " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:quadrantsum_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617963162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617963162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617963162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 36 " "Parameter \"LPM_WIDTH\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617963162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617963162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617963162 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20762 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617963162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jng " "Found entity 1: add_sub_jng" {  } { { "db/add_sub_jng.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_jng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617963428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617963428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jng firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:quadrantsum_add\|add_sub_jng:auto_generated " "Elaborating entity \"add_sub_jng\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_add_sub:quadrantsum_add\|add_sub_jng:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617963475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_clshift:sft " "Elaborating entity \"lpm_clshift\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_clshift:sft\"" {  } { { "coshw.vhd" "sft" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617963684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_clshift:sft " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_clshift:sft\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20774 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617963724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_clshift:sft " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_clshift:sft\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617963724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE LOGICAL " "Parameter \"LPM_SHIFTTYPE\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617963724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 36 " "Parameter \"LPM_WIDTH\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617963724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 6 " "Parameter \"LPM_WIDTHDIST\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617963724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_clshift " "Parameter \"lpm_type\" = \"lpm_clshift\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617963724 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20774 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617963724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_e1d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_e1d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_e1d " "Found entity 1: lpm_clshift_e1d" {  } { { "db/lpm_clshift_e1d.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/lpm_clshift_e1d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617963877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617963877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_e1d firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_clshift:sft\|lpm_clshift_e1d:auto_generated " "Elaborating entity \"lpm_clshift_e1d\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_clshift:sft\|lpm_clshift_e1d:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617963926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_mult:cmul " "Elaborating entity \"lpm_mult\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_mult:cmul\"" {  } { { "coshw.vhd" "cmul" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617964113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_mult:cmul " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_mult:cmul\"" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20785 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617964163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_mult:cmul " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_mult:cmul\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 3 " "Parameter \"LPM_PIPELINE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617964163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617964163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 36 " "Parameter \"LPM_WIDTHA\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617964163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 36 " "Parameter \"LPM_WIDTHB\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617964163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617964163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617964163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617964163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671617964163 ""}  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20785 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671617964163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bpo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bpo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bpo " "Found entity 1: mult_bpo" {  } { { "db/mult_bpo.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/mult_bpo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617964503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617964503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_bpo firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_mult:cmul\|mult_bpo:auto_generated " "Elaborating entity \"mult_bpo\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|lpm_mult:cmul\|mult_bpo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617964660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_avamap firmware:comb_3\|hwcos:cos_hw\|reg32_avamap:b2v_inst1 " "Elaborating entity \"reg32_avamap\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|reg32_avamap:b2v_inst1\"" {  } { { "../soft/synthesis/submodules/hwcos.vhd" "b2v_inst1" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/hwcos.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617964915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 firmware:comb_3\|hwcos:cos_hw\|reg32_avamap:b2v_inst1\|reg32:reg_instance " "Elaborating entity \"reg32\" for hierarchy \"firmware:comb_3\|hwcos:cos_hw\|reg32_avamap:b2v_inst1\|reg32:reg_instance\"" {  } { { "reg32_avamap.vhd" "reg_instance" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/reg32_avamap.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617965004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU firmware:comb_3\|firmware_CPU:cpu " "Elaborating entity \"firmware_CPU\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\"" {  } { { "../soft/synthesis/firmware.vhd" "cpu" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/firmware.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617965122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu " "Elaborating entity \"firmware_CPU_cpu\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\"" {  } { { "../soft/synthesis/submodules/firmware_CPU.v" "cpu" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617965279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_test_bench firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_test_bench:the_firmware_CPU_cpu_test_bench " "Elaborating entity \"firmware_CPU_cpu_test_bench\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_test_bench:the_firmware_CPU_cpu_test_bench\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_test_bench" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617965929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_ic_data_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_data_module:firmware_CPU_cpu_ic_data " "Elaborating entity \"firmware_CPU_cpu_ic_data_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_data_module:firmware_CPU_cpu_ic_data\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_ic_data" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617966096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_data_module:firmware_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_data_module:firmware_CPU_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_altsyncram" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617966831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617967182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617967182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_data_module:firmware_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_data_module:firmware_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617967229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_ic_tag_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_tag_module:firmware_CPU_cpu_ic_tag " "Elaborating entity \"firmware_CPU_cpu_ic_tag_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_tag_module:firmware_CPU_cpu_ic_tag\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_ic_tag" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617967525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_tag_module:firmware_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_tag_module:firmware_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_altsyncram" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617967682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgj1 " "Found entity 1: altsyncram_tgj1" {  } { { "db/altsyncram_tgj1.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_tgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617968055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617968055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgj1 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_tag_module:firmware_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated " "Elaborating entity \"altsyncram_tgj1\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_ic_tag_module:firmware_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617968103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_bht_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_bht_module:firmware_CPU_cpu_bht " "Elaborating entity \"firmware_CPU_cpu_bht_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_bht_module:firmware_CPU_cpu_bht\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_bht" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617968400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_bht_module:firmware_CPU_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_bht_module:firmware_CPU_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_altsyncram" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617968637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617968999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617968999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_bht_module:firmware_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_bht_module:firmware_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617969045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_register_bank_a_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_register_bank_a_module:firmware_CPU_cpu_register_bank_a " "Elaborating entity \"firmware_CPU_cpu_register_bank_a_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_register_bank_a_module:firmware_CPU_cpu_register_bank_a\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_register_bank_a" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617969324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_register_bank_a_module:firmware_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_register_bank_a_module:firmware_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_altsyncram" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617969487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617969849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617969849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_register_bank_a_module:firmware_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_register_bank_a_module:firmware_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617969899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_register_bank_b_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_register_bank_b_module:firmware_CPU_cpu_register_bank_b " "Elaborating entity \"firmware_CPU_cpu_register_bank_b_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_register_bank_b_module:firmware_CPU_cpu_register_bank_b\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_register_bank_b" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617970231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_mult_cell firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell " "Elaborating entity \"firmware_CPU_cpu_mult_cell\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_mult_cell" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617970589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu_mult_cell.v" "the_altmult_add_p1" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617970862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617971177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617971177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617971345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617972104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617972325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617972640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617972816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617973387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617975062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617975259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617975854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617976460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617976656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617976840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617977493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617981926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617983062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617983275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617983760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617983930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617984515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_mult_cell:the_firmware_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671617985098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_dc_tag_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_tag_module:firmware_CPU_cpu_dc_tag " "Elaborating entity \"firmware_CPU_cpu_dc_tag_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_tag_module:firmware_CPU_cpu_dc_tag\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_dc_tag" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618010886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_tag_module:firmware_CPU_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_tag_module:firmware_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_altsyncram" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618011087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pi1 " "Found entity 1: altsyncram_5pi1" {  } { { "db/altsyncram_5pi1.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_5pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618011493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618011493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pi1 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_tag_module:firmware_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated " "Elaborating entity \"altsyncram_5pi1\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_tag_module:firmware_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618011548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_dc_data_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_data_module:firmware_CPU_cpu_dc_data " "Elaborating entity \"firmware_CPU_cpu_dc_data_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_data_module:firmware_CPU_cpu_dc_data\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_dc_data" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618011863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_data_module:firmware_CPU_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_data_module:firmware_CPU_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_altsyncram" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618012041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618012482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618012482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_data_module:firmware_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_data_module:firmware_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618012535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_dc_victim_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_victim_module:firmware_CPU_cpu_dc_victim " "Elaborating entity \"firmware_CPU_cpu_dc_victim_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_victim_module:firmware_CPU_cpu_dc_victim\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_dc_victim" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618012865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_victim_module:firmware_CPU_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_victim_module:firmware_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_altsyncram" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618013039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618013512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618013512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_victim_module:firmware_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_dc_victim_module:firmware_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618013571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci " "Elaborating entity \"firmware_CPU_cpu_nios2_oci\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618013922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_debug firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_debug:the_firmware_CPU_cpu_nios2_oci_debug " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_debug\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_debug:the_firmware_CPU_cpu_nios2_oci_debug\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_debug" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618014105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_debug:the_firmware_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_debug:the_firmware_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_altera_std_synchronizer" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618014465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_break firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_break:the_firmware_CPU_cpu_nios2_oci_break " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_break\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_break:the_firmware_CPU_cpu_nios2_oci_break\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_break" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618014707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_xbrk firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_xbrk:the_firmware_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_xbrk:the_firmware_CPU_cpu_nios2_oci_xbrk\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_xbrk" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618014908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_dbrk firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_dbrk:the_firmware_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_dbrk:the_firmware_CPU_cpu_nios2_oci_dbrk\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_dbrk" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618015057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_itrace firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_itrace:the_firmware_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_itrace\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_itrace:the_firmware_CPU_cpu_nios2_oci_itrace\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_itrace" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618015212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_dtrace firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_dtrace:the_firmware_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_dtrace:the_firmware_CPU_cpu_nios2_oci_dtrace\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_dtrace" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618015366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_td_mode firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_dtrace:the_firmware_CPU_cpu_nios2_oci_dtrace\|firmware_CPU_cpu_nios2_oci_td_mode:firmware_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_dtrace:the_firmware_CPU_cpu_nios2_oci_dtrace\|firmware_CPU_cpu_nios2_oci_td_mode:firmware_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618015584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_fifo firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_fifo:the_firmware_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_fifo\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_fifo:the_firmware_CPU_cpu_nios2_oci_fifo\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_fifo" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618015756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_fifo:the_firmware_CPU_cpu_nios2_oci_fifo\|firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_fifo:the_firmware_CPU_cpu_nios2_oci_fifo\|firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618015957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_fifo:the_firmware_CPU_cpu_nios2_oci_fifo\|firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_fifo:the_firmware_CPU_cpu_nios2_oci_fifo\|firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618016098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_fifo_cnt_inc firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_fifo:the_firmware_CPU_cpu_nios2_oci_fifo\|firmware_CPU_cpu_nios2_oci_fifo_cnt_inc:the_firmware_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_fifo:the_firmware_CPU_cpu_nios2_oci_fifo\|firmware_CPU_cpu_nios2_oci_fifo_cnt_inc:the_firmware_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618016252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_pib firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_pib:the_firmware_CPU_cpu_nios2_oci_pib " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_pib\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_pib:the_firmware_CPU_cpu_nios2_oci_pib\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_pib" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618016409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_oci_im firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_im:the_firmware_CPU_cpu_nios2_oci_im " "Elaborating entity \"firmware_CPU_cpu_nios2_oci_im\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_oci_im:the_firmware_CPU_cpu_nios2_oci_im\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_im" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618016593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_avalon_reg firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_avalon_reg:the_firmware_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"firmware_CPU_cpu_nios2_avalon_reg\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_avalon_reg:the_firmware_CPU_cpu_nios2_avalon_reg\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_avalon_reg" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618016742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_nios2_ocimem firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_ocimem:the_firmware_CPU_cpu_nios2_ocimem " "Elaborating entity \"firmware_CPU_cpu_nios2_ocimem\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_ocimem:the_firmware_CPU_cpu_nios2_ocimem\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_ocimem" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618016897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_ociram_sp_ram_module firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_ocimem:the_firmware_CPU_cpu_nios2_ocimem\|firmware_CPU_cpu_ociram_sp_ram_module:firmware_CPU_cpu_ociram_sp_ram " "Elaborating entity \"firmware_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_ocimem:the_firmware_CPU_cpu_nios2_ocimem\|firmware_CPU_cpu_ociram_sp_ram_module:firmware_CPU_cpu_ociram_sp_ram\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "firmware_CPU_cpu_ociram_sp_ram" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618017129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_ocimem:the_firmware_CPU_cpu_nios2_ocimem\|firmware_CPU_cpu_ociram_sp_ram_module:firmware_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_ocimem:the_firmware_CPU_cpu_nios2_ocimem\|firmware_CPU_cpu_ociram_sp_ram_module:firmware_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_altsyncram" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618017296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618017700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618017700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_ocimem:the_firmware_CPU_cpu_nios2_ocimem\|firmware_CPU_cpu_ociram_sp_ram_module:firmware_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_nios2_ocimem:the_firmware_CPU_cpu_nios2_ocimem\|firmware_CPU_cpu_ociram_sp_ram_module:firmware_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618017755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_debug_slave_wrapper firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"firmware_CPU_cpu_debug_slave_wrapper\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_debug_slave_wrapper" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618018063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_debug_slave_tck firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|firmware_CPU_cpu_debug_slave_tck:the_firmware_CPU_cpu_debug_slave_tck " "Elaborating entity \"firmware_CPU_cpu_debug_slave_tck\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|firmware_CPU_cpu_debug_slave_tck:the_firmware_CPU_cpu_debug_slave_tck\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" "the_firmware_CPU_cpu_debug_slave_tck" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618018212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_CPU_cpu_debug_slave_sysclk firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|firmware_CPU_cpu_debug_slave_sysclk:the_firmware_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"firmware_CPU_cpu_debug_slave_sysclk\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|firmware_CPU_cpu_debug_slave_sysclk:the_firmware_CPU_cpu_debug_slave_sysclk\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" "the_firmware_CPU_cpu_debug_slave_sysclk" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618018533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:firmware_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:firmware_CPU_cpu_debug_slave_phy\"" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" "firmware_CPU_cpu_debug_slave_phy" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618019075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:firmware_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:firmware_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618019190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:firmware_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:firmware_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618019547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:firmware_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"firmware:comb_3\|firmware_CPU:cpu\|firmware_CPU_cpu:cpu\|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci\|firmware_CPU_cpu_debug_slave_wrapper:the_firmware_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:firmware_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618019966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_MEMORY firmware:comb_3\|firmware_MEMORY:memory " "Elaborating entity \"firmware_MEMORY\" for hierarchy \"firmware:comb_3\|firmware_MEMORY:memory\"" {  } { { "../soft/synthesis/firmware.vhd" "memory" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/firmware.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618020258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\"" {  } { { "../soft/synthesis/submodules/firmware_MEMORY.v" "the_altsyncram" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_MEMORY.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618020733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\"" {  } { { "../soft/synthesis/submodules/firmware_MEMORY.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_MEMORY.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618020783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618020783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file firmware_MEMORY.hex " "Parameter \"init_file\" = \"firmware_MEMORY.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618020783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618020783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618020783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618020783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618020783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618020783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618020783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618020783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618020783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618020783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618020783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618020783 ""}  } { { "../soft/synthesis/submodules/firmware_MEMORY.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_MEMORY.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618020783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qkm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qkm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qkm1 " "Found entity 1: altsyncram_qkm1" {  } { { "db/altsyncram_qkm1.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_qkm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618021142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618021142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qkm1 firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_qkm1:auto_generated " "Elaborating entity \"altsyncram_qkm1\" for hierarchy \"firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_qkm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618021192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/decode_cla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618026769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618026769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_qkm1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_qkm1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_qkm1.tdf" "decode3" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_qkm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618026832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/mux_9hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618027142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618027142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_qkm1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"firmware:comb_3\|firmware_MEMORY:memory\|altsyncram:the_altsyncram\|altsyncram_qkm1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_qkm1.tdf" "mux2" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_qkm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618027205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_PIO firmware:comb_3\|firmware_PIO:pio " "Elaborating entity \"firmware_PIO\" for hierarchy \"firmware:comb_3\|firmware_PIO:pio\"" {  } { { "../soft/synthesis/firmware.vhd" "pio" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/firmware.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618033478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hwsin firmware:comb_3\|hwsin:sin_hw " "Elaborating entity \"hwsin\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\"" {  } { { "../soft/synthesis/firmware.vhd" "sin_hw" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/firmware.vhd" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618033612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst " "Elaborating entity \"sinhw\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\"" {  } { { "../soft/synthesis/submodules/hwsin.vhd" "b2v_inst" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/hwsin.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618033709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_47e firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component " "Elaborating entity \"sinhw_altfp_sincos_47e\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\"" {  } { { "sinhw.vhd" "sinhw_altfp_sincos_47e_component" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 22402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618033814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_cordic_m_e5e firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m " "Elaborating entity \"sinhw_altfp_sincos_cordic_m_e5e\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\"" {  } { { "sinhw.vhd" "ccc_cordic_m" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 21852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618034047 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_cata_13_cordic_atan_arctan sinhw.vhd(736) " "Verilog HDL or VHDL warning at sinhw.vhd(736): object \"wire_cata_13_cordic_atan_arctan\" assigned a value but never read" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 736 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671618034078 "|trigs|firmware:comb_3|hwsin:sin_hw|sinhw:b2v_inst|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_cordic_atan_45b firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_45b:cata_0_cordic_atan " "Elaborating entity \"sinhw_altfp_sincos_cordic_atan_45b\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_45b:cata_0_cordic_atan\"" {  } { { "sinhw.vhd" "cata_0_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 16813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618034898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_cordic_atan_l6b firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_l6b:cata_10_cordic_atan " "Elaborating entity \"sinhw_altfp_sincos_cordic_atan_l6b\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_l6b:cata_10_cordic_atan\"" {  } { { "sinhw.vhd" "cata_10_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 16818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618035000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_cordic_atan_m6b firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_m6b:cata_11_cordic_atan " "Elaborating entity \"sinhw_altfp_sincos_cordic_atan_m6b\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_m6b:cata_11_cordic_atan\"" {  } { { "sinhw.vhd" "cata_11_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 16823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618035103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_cordic_atan_n6b firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_n6b:cata_12_cordic_atan " "Elaborating entity \"sinhw_altfp_sincos_cordic_atan_n6b\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_n6b:cata_12_cordic_atan\"" {  } { { "sinhw.vhd" "cata_12_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 16828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618035206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_cordic_atan_o6b firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_o6b:cata_13_cordic_atan " "Elaborating entity \"sinhw_altfp_sincos_cordic_atan_o6b\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_o6b:cata_13_cordic_atan\"" {  } { { "sinhw.vhd" "cata_13_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 16833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618035343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_cordic_atan_55b firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_55b:cata_1_cordic_atan " "Elaborating entity \"sinhw_altfp_sincos_cordic_atan_55b\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_55b:cata_1_cordic_atan\"" {  } { { "sinhw.vhd" "cata_1_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 16838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618035448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_cordic_atan_65b firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_65b:cata_2_cordic_atan " "Elaborating entity \"sinhw_altfp_sincos_cordic_atan_65b\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_65b:cata_2_cordic_atan\"" {  } { { "sinhw.vhd" "cata_2_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 16843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618035583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_cordic_atan_75b firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_75b:cata_3_cordic_atan " "Elaborating entity \"sinhw_altfp_sincos_cordic_atan_75b\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_75b:cata_3_cordic_atan\"" {  } { { "sinhw.vhd" "cata_3_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 16848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618035675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_cordic_atan_85b firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_85b:cata_4_cordic_atan " "Elaborating entity \"sinhw_altfp_sincos_cordic_atan_85b\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_85b:cata_4_cordic_atan\"" {  } { { "sinhw.vhd" "cata_4_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 16853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618035768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_cordic_atan_95b firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_95b:cata_5_cordic_atan " "Elaborating entity \"sinhw_altfp_sincos_cordic_atan_95b\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_95b:cata_5_cordic_atan\"" {  } { { "sinhw.vhd" "cata_5_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 16858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618035859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_cordic_atan_a5b firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_a5b:cata_6_cordic_atan " "Elaborating entity \"sinhw_altfp_sincos_cordic_atan_a5b\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_a5b:cata_6_cordic_atan\"" {  } { { "sinhw.vhd" "cata_6_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 16863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618035958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_cordic_atan_b5b firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_b5b:cata_7_cordic_atan " "Elaborating entity \"sinhw_altfp_sincos_cordic_atan_b5b\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_b5b:cata_7_cordic_atan\"" {  } { { "sinhw.vhd" "cata_7_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 16868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618036049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_cordic_atan_c5b firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_c5b:cata_8_cordic_atan " "Elaborating entity \"sinhw_altfp_sincos_cordic_atan_c5b\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_c5b:cata_8_cordic_atan\"" {  } { { "sinhw.vhd" "cata_8_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 16873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618036138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_cordic_atan_d5b firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_d5b:cata_9_cordic_atan " "Elaborating entity \"sinhw_altfp_sincos_cordic_atan_d5b\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_atan_d5b:cata_9_cordic_atan\"" {  } { { "sinhw.vhd" "cata_9_cordic_atan" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 16878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618036225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_cordic_start_709 firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_start_709:cxs " "Elaborating entity \"sinhw_altfp_sincos_cordic_start_709\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_start_709:cxs\"" {  } { { "sinhw.vhd" "cxs" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 16883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618036308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_start_709:cxs\|LPM_MUX:mux1 " "Elaborating entity \"LPM_MUX\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_start_709:cxs\|LPM_MUX:mux1\"" {  } { { "sinhw.vhd" "mux1" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618036819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_start_709:cxs\|LPM_MUX:mux1 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_start_709:cxs\|LPM_MUX:mux1\"" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618036906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_start_709:cxs\|LPM_MUX:mux1 " "Instantiated megafunction \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_start_709:cxs\|LPM_MUX:mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 34 " "Parameter \"LPM_WIDTH\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618036907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618036907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618036907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618036907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618036907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618036907 ""}  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618036907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i3e " "Found entity 1: mux_i3e" {  } { { "db/mux_i3e.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/mux_i3e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618037213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618037213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i3e firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_start_709:cxs\|LPM_MUX:mux1\|mux_i3e:auto_generated " "Elaborating entity \"mux_i3e\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|sinhw_altfp_sincos_cordic_start_709:cxs\|LPM_MUX:mux1\|mux_i3e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618037270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:sincos_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:sincos_add\"" {  } { { "sinhw.vhd" "sincos_add" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618037579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:sincos_add " "Elaborated megafunction instantiation \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:sincos_add\"" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18385 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618037641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:sincos_add " "Instantiated megafunction \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:sincos_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618037641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618037641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618037641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 34 " "Parameter \"LPM_WIDTH\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618037641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618037641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618037641 ""}  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18385 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618037641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hng " "Found entity 1: add_sub_hng" {  } { { "db/add_sub_hng.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_hng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618037977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618037977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hng firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:sincos_add\|add_sub_hng:auto_generated " "Elaborating entity \"add_sub_hng\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:sincos_add\|add_sub_hng:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618038037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\"" {  } { { "sinhw.vhd" "y_pipeff1_add" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618041729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add " "Elaborated megafunction instantiation \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\"" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18541 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618041823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add " "Instantiated megafunction \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618041823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618041823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618041823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 34 " "Parameter \"LPM_WIDTH\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618041823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618041823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618041823 ""}  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18541 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618041823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ncg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ncg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ncg " "Found entity 1: add_sub_ncg" {  } { { "db/add_sub_ncg.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_ncg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618042213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618042213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ncg firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\|add_sub_ncg:auto_generated " "Elaborating entity \"add_sub_ncg\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:y_pipeff1_add\|add_sub_ncg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618042280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\"" {  } { { "sinhw.vhd" "z_pipeff1_sub" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618045490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub " "Elaborated megafunction instantiation \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\"" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618045550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub " "Instantiated megafunction \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618045551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618045551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618045551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 34 " "Parameter \"LPM_WIDTH\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618045551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618045551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618045551 ""}  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618045551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_odg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_odg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_odg " "Found entity 1: add_sub_odg" {  } { { "db/add_sub_odg.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_odg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618045866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618045866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_odg firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\|add_sub_odg:auto_generated " "Elaborating entity \"add_sub_odg\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_add_sub:z_pipeff1_sub\|add_sub_odg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618045929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_mult:cmx " "Elaborating entity \"lpm_mult\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_mult:cmx\"" {  } { { "sinhw.vhd" "cmx" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618048995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_mult:cmx " "Elaborated megafunction instantiation \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_mult:cmx\"" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18851 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618049048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_mult:cmx " "Instantiated megafunction \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_mult:cmx\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 3 " "Parameter \"LPM_PIPELINE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618049048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618049048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618049048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 34 " "Parameter \"LPM_WIDTHB\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618049048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 68 " "Parameter \"LPM_WIDTHP\" = \"68\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618049048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618049048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618049048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618049048 ""}  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18851 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618049048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_shp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_shp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_shp " "Found entity 1: mult_shp" {  } { { "db/mult_shp.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/mult_shp.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618049416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618049416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_shp firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_mult:cmx\|mult_shp:auto_generated " "Elaborating entity \"mult_shp\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_cordic_m_e5e:ccc_cordic_m\|lpm_mult:cmx\|mult_shp:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618049583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_range_b6c firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1 " "Elaborating entity \"sinhw_altfp_sincos_range_b6c\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\"" {  } { { "sinhw.vhd" "crr_fp_range1" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 21862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618049905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altfp_sincos_srrt_koa firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altfp_sincos_srrt_koa:fp_range_table1 " "Elaborating entity \"sinhw_altfp_sincos_srrt_koa\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altfp_sincos_srrt_koa:fp_range_table1\"" {  } { { "sinhw.vhd" "fp_range_table1" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 20465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618050110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altpriority_encoder_qb6 firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23 " "Elaborating entity \"sinhw_altpriority_encoder_qb6\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23\"" {  } { { "sinhw.vhd" "clz23" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 20473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618051639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altpriority_encoder_r08 firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23\|sinhw_altpriority_encoder_r08:altpriority_encoder3 " "Elaborating entity \"sinhw_altpriority_encoder_r08\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23\|sinhw_altpriority_encoder_r08:altpriority_encoder3\"" {  } { { "sinhw.vhd" "altpriority_encoder3" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618051743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altpriority_encoder_bv7 firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23\|sinhw_altpriority_encoder_r08:altpriority_encoder3\|sinhw_altpriority_encoder_bv7:altpriority_encoder5 " "Elaborating entity \"sinhw_altpriority_encoder_bv7\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23\|sinhw_altpriority_encoder_r08:altpriority_encoder3\|sinhw_altpriority_encoder_bv7:altpriority_encoder5\"" {  } { { "sinhw.vhd" "altpriority_encoder5" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618051844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altpriority_encoder_6v7 firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23\|sinhw_altpriority_encoder_r08:altpriority_encoder3\|sinhw_altpriority_encoder_bv7:altpriority_encoder5\|sinhw_altpriority_encoder_6v7:altpriority_encoder7 " "Elaborating entity \"sinhw_altpriority_encoder_6v7\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23\|sinhw_altpriority_encoder_r08:altpriority_encoder3\|sinhw_altpriority_encoder_bv7:altpriority_encoder5\|sinhw_altpriority_encoder_6v7:altpriority_encoder7\"" {  } { { "sinhw.vhd" "altpriority_encoder7" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618051979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altpriority_encoder_3e8 firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23\|sinhw_altpriority_encoder_r08:altpriority_encoder3\|sinhw_altpriority_encoder_bv7:altpriority_encoder5\|sinhw_altpriority_encoder_6v7:altpriority_encoder7\|sinhw_altpriority_encoder_3e8:altpriority_encoder10 " "Elaborating entity \"sinhw_altpriority_encoder_3e8\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23\|sinhw_altpriority_encoder_r08:altpriority_encoder3\|sinhw_altpriority_encoder_bv7:altpriority_encoder5\|sinhw_altpriority_encoder_6v7:altpriority_encoder7\|sinhw_altpriority_encoder_3e8:altpriority_encoder10\"" {  } { { "sinhw.vhd" "altpriority_encoder10" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618052143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altpriority_encoder_3v7 firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23\|sinhw_altpriority_encoder_r08:altpriority_encoder3\|sinhw_altpriority_encoder_bv7:altpriority_encoder5\|sinhw_altpriority_encoder_6v7:altpriority_encoder7\|sinhw_altpriority_encoder_3v7:altpriority_encoder9 " "Elaborating entity \"sinhw_altpriority_encoder_3v7\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23\|sinhw_altpriority_encoder_r08:altpriority_encoder3\|sinhw_altpriority_encoder_bv7:altpriority_encoder5\|sinhw_altpriority_encoder_6v7:altpriority_encoder7\|sinhw_altpriority_encoder_3v7:altpriority_encoder9\"" {  } { { "sinhw.vhd" "altpriority_encoder9" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618052283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altpriority_encoder_6e8 firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23\|sinhw_altpriority_encoder_r08:altpriority_encoder3\|sinhw_altpriority_encoder_bv7:altpriority_encoder5\|sinhw_altpriority_encoder_6e8:altpriority_encoder8 " "Elaborating entity \"sinhw_altpriority_encoder_6e8\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23\|sinhw_altpriority_encoder_r08:altpriority_encoder3\|sinhw_altpriority_encoder_bv7:altpriority_encoder5\|sinhw_altpriority_encoder_6e8:altpriority_encoder8\"" {  } { { "sinhw.vhd" "altpriority_encoder8" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618052424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altpriority_encoder_be8 firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23\|sinhw_altpriority_encoder_r08:altpriority_encoder3\|sinhw_altpriority_encoder_be8:altpriority_encoder6 " "Elaborating entity \"sinhw_altpriority_encoder_be8\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23\|sinhw_altpriority_encoder_r08:altpriority_encoder3\|sinhw_altpriority_encoder_be8:altpriority_encoder6\"" {  } { { "sinhw.vhd" "altpriority_encoder6" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618052747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altpriority_encoder_rf8 firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23\|sinhw_altpriority_encoder_rf8:altpriority_encoder4 " "Elaborating entity \"sinhw_altpriority_encoder_rf8\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altfp_sincos_range_b6c:crr_fp_range1\|sinhw_altpriority_encoder_qb6:clz23\|sinhw_altpriority_encoder_rf8:altpriority_encoder4\"" {  } { { "sinhw.vhd" "altpriority_encoder4" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618053367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altpriority_encoder_0c6 firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altpriority_encoder_0c6:clz " "Elaborating entity \"sinhw_altpriority_encoder_0c6\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altpriority_encoder_0c6:clz\"" {  } { { "sinhw.vhd" "clz" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 21872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618057243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altpriority_encoder_q08 firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altpriority_encoder_0c6:clz\|sinhw_altpriority_encoder_q08:altpriority_encoder17 " "Elaborating entity \"sinhw_altpriority_encoder_q08\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altpriority_encoder_0c6:clz\|sinhw_altpriority_encoder_q08:altpriority_encoder17\"" {  } { { "sinhw.vhd" "altpriority_encoder17" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 21114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618057374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw_altpriority_encoder_qf8 firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altpriority_encoder_0c6:clz\|sinhw_altpriority_encoder_qf8:altpriority_encoder18 " "Elaborating entity \"sinhw_altpriority_encoder_qf8\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|sinhw_altpriority_encoder_0c6:clz\|sinhw_altpriority_encoder_qf8:altpriority_encoder18\"" {  } { { "sinhw.vhd" "altpriority_encoder18" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 21129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618058644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|lpm_add_sub:exponentcheck_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|lpm_add_sub:exponentcheck_sub\"" {  } { { "sinhw.vhd" "exponentcheck_sub" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 22280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618059921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|lpm_add_sub:exponentcheck_sub " "Elaborated megafunction instantiation \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|lpm_add_sub:exponentcheck_sub\"" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 22280 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618059969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|lpm_add_sub:exponentcheck_sub " "Instantiated megafunction \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|lpm_add_sub:exponentcheck_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618059969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618059969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618059969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618059969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618059969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618059969 ""}  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 22280 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618059969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|lpm_mult:cmul " "Elaborating entity \"lpm_mult\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|lpm_mult:cmul\"" {  } { { "sinhw.vhd" "cmul" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 22351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618061829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|lpm_mult:cmul " "Elaborated megafunction instantiation \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|lpm_mult:cmul\"" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 22351 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618061929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|lpm_mult:cmul " "Instantiated megafunction \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|lpm_mult:cmul\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 3 " "Parameter \"LPM_PIPELINE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618061929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618061929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 36 " "Parameter \"LPM_WIDTHA\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618061929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 36 " "Parameter \"LPM_WIDTHB\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618061929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618061929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618061929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618061929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618061929 ""}  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 22351 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618061929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dpo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dpo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dpo " "Found entity 1: mult_dpo" {  } { { "db/mult_dpo.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/mult_dpo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618062480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618062480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_dpo firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|lpm_mult:cmul\|mult_dpo:auto_generated " "Elaborating entity \"mult_dpo\" for hierarchy \"firmware:comb_3\|hwsin:sin_hw\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|lpm_mult:cmul\|mult_dpo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618062741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hwtan firmware:comb_3\|hwtan:tan_hw " "Elaborating entity \"hwtan\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\"" {  } { { "../soft/synthesis/firmware.vhd" "tan_hw" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/firmware.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618063290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tanhw firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst " "Elaborating entity \"tanhw\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\"" {  } { { "../soft/synthesis/submodules/hwtan.vhd" "b2v_inst" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/hwtan.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618063538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinhw firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|sinhw:b2v_inst " "Elaborating entity \"sinhw\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|sinhw:b2v_inst\"" {  } { { "tanhw.vhd" "b2v_inst" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/tanhw.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618063896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coshw firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|coshw:b2v_inst1 " "Elaborating entity \"coshw\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|coshw:b2v_inst1\"" {  } { { "tanhw.vhd" "b2v_inst1" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/tanhw.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618084890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpdiv firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2 " "Elaborating entity \"fpdiv\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\"" {  } { { "tanhw.vhd" "b2v_inst2" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/tanhw.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618104409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpdiv_altfp_div_b6h firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component " "Elaborating entity \"fpdiv_altfp_div_b6h\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\"" {  } { { "fpdiv.vhd" "fpdiv_altfp_div_b6h_component" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618104527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpdiv_altfp_div_pst_3ke firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1 " "Elaborating entity \"fpdiv_altfp_div_pst_3ke\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\"" {  } { { "fpdiv.vhd" "altfp_div_pst1" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618104615 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_quotient_process_w_result_range425w fpdiv.vhd(728) " "Verilog HDL or VHDL warning at fpdiv.vhd(728): object \"wire_quotient_process_w_result_range425w\" assigned a value but never read" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671618104619 "|trigs|firmware:comb_3|hwtan:tan_hw|tanhw:b2v_inst|fpdiv:b2v_inst2|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component|fpdiv_altfp_div_pst_3ke:altfp_div_pst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "fpdiv.vhd" "altsyncram3" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618104895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 1563 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618104949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A UNUSED " "Parameter \"ADDRESS_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A UNUSED " "Parameter \"BYTEENA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK1 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECC_PIPELINE_STAGE_ENABLED FALSE " "Parameter \"ECC_PIPELINE_STAGE_ENABLED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES OFF " "Parameter \"IMPLEMENT_IN_LES\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A UNUSED " "Parameter \"INDATA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE fpdiv.hex " "Parameter \"INIT_FILE\" = \"fpdiv.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 0 " "Parameter \"MAXIMUM_DEPTH\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 0 " "Parameter \"NUMWORDS_A\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 0 " "Parameter \"NUMWORDS_B\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_ECCSTATUS 3 " "Parameter \"WIDTH_ECCSTATUS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A UNUSED " "Parameter \"WRCONTROL_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone V " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618104949 ""}  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 1563 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618104949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gqq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gqq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gqq3 " "Found entity 1: altsyncram_gqq3" {  } { { "db/altsyncram_gqq3.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_gqq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618105400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618105400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gqq3 firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_gqq3:auto_generated " "Elaborating entity \"altsyncram_gqq3\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_gqq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618105463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "fpdiv.vhd" "bias_addition" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618107537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2615 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618107594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618107595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618107595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618107595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618107595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618107595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618107595 ""}  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2615 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618107595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mhi " "Found entity 1: add_sub_mhi" {  } { { "db/add_sub_mhi.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_mhi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618108000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618108000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mhi firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_mhi:auto_generated " "Elaborating entity \"add_sub_mhi\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_mhi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618108071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "fpdiv.vhd" "exp_sub" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618108347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2631 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618108399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618108400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618108400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618108400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618108400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618108400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618108400 ""}  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2631 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618108400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3mh " "Found entity 1: add_sub_3mh" {  } { { "db/add_sub_3mh.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_3mh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618108713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618108713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3mh firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_3mh:auto_generated " "Elaborating entity \"add_sub_3mh\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_3mh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618108790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "fpdiv.vhd" "quotient_process" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618109080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2649 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618109144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618109144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618109144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618109144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618109144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618109144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618109144 ""}  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2649 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618109144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a8i " "Found entity 1: add_sub_a8i" {  } { { "db/add_sub_a8i.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_a8i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618109538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618109538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a8i firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_a8i:auto_generated " "Elaborating entity \"add_sub_a8i\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_a8i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618109603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "fpdiv.vhd" "remainder_sub_0" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618109864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2666 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618109930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618109930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618109930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618109930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 50 " "Parameter \"LPM_WIDTH\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618109930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618109930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618109930 ""}  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2666 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618109930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iuh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iuh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iuh " "Found entity 1: add_sub_iuh" {  } { { "db/add_sub_iuh.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/add_sub_iuh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618110273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618110273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iuh firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_iuh:auto_generated " "Elaborating entity \"add_sub_iuh\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_iuh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618110348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "fpdiv.vhd" "cmpr2" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618110904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2681 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618110970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618110971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618110971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618110971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618110971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618110971 ""}  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2681 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618110971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gsh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gsh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gsh " "Found entity 1: cmpr_gsh" {  } { { "db/cmpr_gsh.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/cmpr_gsh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618111303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618111303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gsh firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_gsh:auto_generated " "Elaborating entity \"cmpr_gsh\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_gsh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618111378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "fpdiv.vhd" "a1_prod" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618111630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2692 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618111679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 3 " "Parameter \"LPM_PIPELINE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618111679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618111679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618111679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618111679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618111679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618111679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618111679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618111679 ""}  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2692 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618111679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vbt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vbt.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vbt " "Found entity 1: mult_vbt" {  } { { "db/mult_vbt.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/mult_vbt.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618112052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618112052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_vbt firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:a1_prod\|mult_vbt:auto_generated " "Elaborating entity \"mult_vbt\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:a1_prod\|mult_vbt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618112248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "fpdiv.vhd" "b1_prod" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618112576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2714 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618112624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 3 " "Parameter \"LPM_PIPELINE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618112624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618112624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618112624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618112624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618112624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618112624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618112624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618112624 ""}  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2714 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618112624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tbt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tbt.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tbt " "Found entity 1: mult_tbt" {  } { { "db/mult_tbt.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/mult_tbt.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618113007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618113007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_tbt firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:b1_prod\|mult_tbt:auto_generated " "Elaborating entity \"mult_tbt\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:b1_prod\|mult_tbt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618113195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "fpdiv.vhd" "q_partial_0" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618113532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2731 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618113580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618113580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618113580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618113580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618113580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618113580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618113580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618113580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618113580 ""}  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2731 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618113580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4ct " "Found entity 1: mult_4ct" {  } { { "db/mult_4ct.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/mult_4ct.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618113964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618113964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4ct firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated " "Elaborating entity \"mult_4ct\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618114154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "fpdiv.vhd" "remainder_mult_0" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618114742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2765 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618114806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 3 " "Parameter \"LPM_PIPELINE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618114807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618114807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618114807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618114807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618114807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618114807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618114807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618114807 ""}  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2765 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618114807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5ct " "Found entity 1: mult_5ct" {  } { { "db/mult_5ct.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/mult_5ct.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618115263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618115263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5ct firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_5ct:auto_generated " "Elaborating entity \"mult_5ct\" for hierarchy \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_5ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618115478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_jtag_uart_0 firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"firmware_jtag_uart_0\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\"" {  } { { "../soft/synthesis/firmware.vhd" "jtag_uart_0" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/firmware.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618116086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_jtag_uart_0_scfifo_w firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w " "Elaborating entity \"firmware_jtag_uart_0_scfifo_w\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\"" {  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "the_firmware_jtag_uart_0_scfifo_w" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618116289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "wfifo" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618118396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618118487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618118488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618118488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618118488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618118488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618118488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618118488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618118488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618118488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618118488 ""}  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618118488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618119132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618119132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618119241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618119727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618119727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618119837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618120324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618120324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618120530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618121130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618121130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618121414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618121946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618121946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618122082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618122488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618122488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_w:the_firmware_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618122610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_jtag_uart_0_scfifo_r firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_r:the_firmware_jtag_uart_0_scfifo_r " "Elaborating entity \"firmware_jtag_uart_0_scfifo_r\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|firmware_jtag_uart_0_scfifo_r:the_firmware_jtag_uart_0_scfifo_r\"" {  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "the_firmware_jtag_uart_0_scfifo_r" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618123130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "firmware_jtag_uart_0_alt_jtag_atlantic" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618125478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618125576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618125576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618125576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618125576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618125576 ""}  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618125576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618125690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"firmware:comb_3\|firmware_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:firmware_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618125809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"firmware_mm_interconnect_0\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../soft/synthesis/firmware.vhd" "mm_interconnect_0" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/firmware.vhd" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618126024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "cpu_data_master_translator" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618126475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618126616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618126738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sin_hw_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sin_hw_avalon_slave_0_translator\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "sin_hw_avalon_slave_0_translator" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618126878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cos_hw_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cos_hw_avalon_slave_0_translator\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "cos_hw_avalon_slave_0_translator" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618126991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tan_hw_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tan_hw_avalon_slave_0_translator\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "tan_hw_avalon_slave_0_translator" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618127098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 1015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618127210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_s1_translator\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "memory_s1_translator" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618127327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_s1_translator\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "pio_s1_translator" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618127465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "cpu_data_master_agent" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618127603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618127747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618127847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../soft/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618127984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618128108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_router firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router:router " "Elaborating entity \"firmware_mm_interconnect_0_router\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router:router\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "router" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618129329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_router_default_decode firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router:router\|firmware_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"firmware_mm_interconnect_0_router_default_decode\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router:router\|firmware_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" "the_default_decode" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618129483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_router_001 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"firmware_mm_interconnect_0_router_001\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_001:router_001\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "router_001" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 2212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618129595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_router_001_default_decode firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_001:router_001\|firmware_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"firmware_mm_interconnect_0_router_001_default_decode\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_001:router_001\|firmware_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618129764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_router_002 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"firmware_mm_interconnect_0_router_002\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_002:router_002\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "router_002" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618129871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_router_002_default_decode firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_002:router_002\|firmware_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"firmware_mm_interconnect_0_router_002_default_decode\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_002:router_002\|firmware_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618130007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_router_006 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"firmware_mm_interconnect_0_router_006\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_006:router_006\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "router_006" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 2292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618130417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_router_006_default_decode firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_006:router_006\|firmware_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"firmware_mm_interconnect_0_router_006_default_decode\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_router_006:router_006\|firmware_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618130565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 2374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618130877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_cmd_demux firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"firmware_mm_interconnect_0_cmd_demux\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "cmd_demux" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 2477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618131054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_cmd_demux_001 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"firmware_mm_interconnect_0_cmd_demux_001\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "cmd_demux_001" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 2500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618131192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_cmd_mux firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"firmware_mm_interconnect_0_cmd_mux\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "cmd_mux" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 2517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618131306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_cmd_mux_004 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"firmware_mm_interconnect_0_cmd_mux_004\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "cmd_mux_004" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 2591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618131542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618131671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../soft/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618131797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_rsp_demux firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"firmware_mm_interconnect_0_rsp_demux\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "rsp_demux" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618132108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_rsp_demux_004 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"firmware_mm_interconnect_0_rsp_demux_004\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "rsp_demux_004" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 2722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618132405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_rsp_mux firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"firmware_mm_interconnect_0_rsp_mux\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "rsp_mux" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 2815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618132618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux.sv" "arb" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618132772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../soft/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618132867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_rsp_mux_001 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"firmware_mm_interconnect_0_rsp_mux_001\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "rsp_mux_001" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618132981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618133108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_avalon_st_adapter firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"firmware_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "avalon_st_adapter" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 2867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618133260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0 firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"firmware:comb_3\|firmware_mm_interconnect_0:mm_interconnect_0\|firmware_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618133401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firmware_irq_mapper firmware:comb_3\|firmware_irq_mapper:irq_mapper " "Elaborating entity \"firmware_irq_mapper\" for hierarchy \"firmware:comb_3\|firmware_irq_mapper:irq_mapper\"" {  } { { "../soft/synthesis/firmware.vhd" "irq_mapper" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/firmware.vhd" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618134107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller firmware:comb_3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"firmware:comb_3\|altera_reset_controller:rst_controller\"" {  } { { "../soft/synthesis/firmware.vhd" "rst_controller" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/firmware.vhd" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618134222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer firmware:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"firmware:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../soft/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618134386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer firmware:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"firmware:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../soft/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618134530 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_firmware_CPU_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_firmware_CPU_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "the_firmware_CPU_cpu_nios2_oci_itrace" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1671618146119 "|trigs|firmware:comb_3|firmware_CPU:cpu|firmware_CPU_cpu:cpu|firmware_CPU_cpu_nios2_oci:the_firmware_CPU_cpu_nios2_oci|firmware_CPU_cpu_nios2_oci_itrace:the_firmware_CPU_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1671618150024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.21.17:22:37 Progress: Loading sld04d43b17/alt_sld_fab_wrapper_hw.tcl " "2022.12.21.17:22:37 Progress: Loading sld04d43b17/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618157094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618162046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618162299 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618167098 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618167220 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618167352 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618167521 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618167543 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618167548 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1671618168271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld04d43b17/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld04d43b17/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld04d43b17/alt_sld_fab.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/ip/sld04d43b17/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618169096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618169096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618169456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618169456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618169685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618169685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618169994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618169994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618170318 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618170318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618170318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/ip/sld04d43b17/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618170642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618170642 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618190579 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|input_delay_ff_2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|input_delay_ff_2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 33 " "Parameter TAP_DISTANCE set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|coshw:b2v_inst1\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|signcalcff_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|coshw:b2v_inst1\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|signcalcff_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 24 " "Parameter TAP_DISTANCE set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 5 " "Parameter WIDTH set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|coshw:b2v_inst1\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|select_sincosff_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|coshw:b2v_inst1\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|select_sincosff_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 17 " "Parameter TAP_DISTANCE set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|exp_result_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|exp_result_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|basefractionff_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|basefractionff_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 34 " "Parameter WIDTH set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:a1_prod\|mult_vbt:auto_generated\|result_output_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:a1_prod\|mult_vbt:auto_generated\|result_output_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|quotient_k_dffe_perf_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|quotient_k_dffe_perf_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:b1_prod\|mult_tbt:auto_generated\|result_output_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:b1_prod\|mult_tbt:auto_generated\|result_output_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 149 " "Parameter WIDTH set to 149" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671618201869 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671618201869 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1671618201869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|coshw:b2v_inst1\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|altshift_taps:signcalcff_rtl_0 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|coshw:b2v_inst1\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|altshift_taps:signcalcff_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618202720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|coshw:b2v_inst1\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|altshift_taps:signcalcff_rtl_0 " "Instantiated megafunction \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|coshw:b2v_inst1\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|altshift_taps:signcalcff_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618202720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 24 " "Parameter \"TAP_DISTANCE\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618202720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618202720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618202720 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618202720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_uuu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_uuu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_uuu " "Found entity 1: shift_taps_uuu" {  } { { "db/shift_taps_uuu.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/shift_taps_uuu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618203150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618203150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rr91 " "Found entity 1: altsyncram_rr91" {  } { { "db/altsyncram_rr91.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_rr91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618203613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618203613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejf " "Found entity 1: cntr_ejf" {  } { { "db/cntr_ejf.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/cntr_ejf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618204108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618204108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618204584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618204584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|coshw:b2v_inst1\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|altshift_taps:select_sincosff_rtl_0 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|coshw:b2v_inst1\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|altshift_taps:select_sincosff_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618205141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|coshw:b2v_inst1\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|altshift_taps:select_sincosff_rtl_0 " "Instantiated megafunction \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|coshw:b2v_inst1\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|altshift_taps:select_sincosff_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618205141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 17 " "Parameter \"TAP_DISTANCE\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618205141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618205141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618205141 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618205141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vuu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vuu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vuu " "Found entity 1: shift_taps_vuu" {  } { { "db/shift_taps_vuu.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/shift_taps_vuu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618205524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618205524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tr91 " "Found entity 1: altsyncram_tr91" {  } { { "db/altsyncram_tr91.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_tr91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618206004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618206004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gjf " "Found entity 1: cntr_gjf" {  } { { "db/cntr_gjf.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/cntr_gjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618206510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618206510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618207456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Instantiated megafunction \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618207456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618207456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618207456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618207456 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618207456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0vu " "Found entity 1: shift_taps_0vu" {  } { { "db/shift_taps_0vu.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/shift_taps_0vu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618207959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618207959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr91 " "Found entity 1: altsyncram_pr91" {  } { { "db/altsyncram_pr91.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_pr91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618208602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618208602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ajf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ajf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ajf " "Found entity 1: cntr_ajf" {  } { { "db/cntr_ajf.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/cntr_ajf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618209219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618209219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618209738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618209738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:a1_prod\|mult_vbt:auto_generated\|altshift_taps:result_output_reg_rtl_0 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:a1_prod\|mult_vbt:auto_generated\|altshift_taps:result_output_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618210646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:a1_prod\|mult_vbt:auto_generated\|altshift_taps:result_output_reg_rtl_0 " "Instantiated megafunction \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:a1_prod\|mult_vbt:auto_generated\|altshift_taps:result_output_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618210646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618210646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618210646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618210646 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618210646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6f31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6f31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6f31 " "Found entity 1: shift_taps_6f31" {  } { { "db/shift_taps_6f31.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/shift_taps_6f31.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618211336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618211336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vr91 " "Found entity 1: altsyncram_vr91" {  } { { "db/altsyncram_vr91.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_vr91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618212123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618212123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/cntr_shf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618212946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618212946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/cmpr_b9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618213876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618213876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|altshift_taps:quotient_k_dffe_perf_0_rtl_0 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|altshift_taps:quotient_k_dffe_perf_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618214896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|altshift_taps:quotient_k_dffe_perf_0_rtl_0 " "Instantiated megafunction \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|altshift_taps:quotient_k_dffe_perf_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618214896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618214896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618214896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618214896 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618214896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1vu " "Found entity 1: shift_taps_1vu" {  } { { "db/shift_taps_1vu.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/shift_taps_1vu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618215337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618215337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ur91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ur91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ur91 " "Found entity 1: altsyncram_ur91" {  } { { "db/altsyncram_ur91.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_ur91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618215845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618215845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rhf " "Found entity 1: cntr_rhf" {  } { { "db/cntr_rhf.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/cntr_rhf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618216384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618216384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:b1_prod\|mult_tbt:auto_generated\|altshift_taps:result_output_reg_rtl_0 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:b1_prod\|mult_tbt:auto_generated\|altshift_taps:result_output_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618217281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:b1_prod\|mult_tbt:auto_generated\|altshift_taps:result_output_reg_rtl_0 " "Instantiated megafunction \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|fpdiv:b2v_inst2\|fpdiv_altfp_div_b6h:fpdiv_altfp_div_b6h_component\|fpdiv_altfp_div_pst_3ke:altfp_div_pst1\|lpm_mult:b1_prod\|mult_tbt:auto_generated\|altshift_taps:result_output_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618217281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618217281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 149 " "Parameter \"WIDTH\" = \"149\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618217281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618217281 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618217281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_og31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_og31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_og31 " "Found entity 1: shift_taps_og31" {  } { { "db/shift_taps_og31.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/shift_taps_og31.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618217711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618217711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1v91 " "Found entity 1: altsyncram_1v91" {  } { { "db/altsyncram_1v91.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_1v91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618218243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618218243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/cntr_ohf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618218808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618218808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/cmpr_a9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618219296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618219296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|altshift_taps:input_delay_ff_2_rtl_0 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|altshift_taps:input_delay_ff_2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618219987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|altshift_taps:input_delay_ff_2_rtl_0 " "Instantiated megafunction \"firmware:comb_3\|hwtan:tan_hw\|tanhw:b2v_inst\|sinhw:b2v_inst\|sinhw_altfp_sincos_47e:sinhw_altfp_sincos_47e_component\|altshift_taps:input_delay_ff_2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618219987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 33 " "Parameter \"TAP_DISTANCE\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618219987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618219987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618219987 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618219987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e0v " "Found entity 1: shift_taps_e0v" {  } { { "db/shift_taps_e0v.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/shift_taps_e0v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618220387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618220387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tu91 " "Found entity 1: altsyncram_tu91" {  } { { "db/altsyncram_tu91.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_tu91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618220913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618220913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjf " "Found entity 1: cntr_fjf" {  } { { "db/cntr_fjf.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/cntr_fjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618221451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618221451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618221961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618221961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|altshift_taps:basefractionff_rtl_0 " "Elaborated megafunction instantiation \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|altshift_taps:basefractionff_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618222751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|altshift_taps:basefractionff_rtl_0 " "Instantiated megafunction \"firmware:comb_3\|hwcos:cos_hw\|coshw:b2v_inst\|coshw_altfp_sincos_u6e:coshw_altfp_sincos_u6e_component\|coshw_altfp_sincos_range_b6c:crr_fp_range1\|altshift_taps:basefractionff_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618222751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618222751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 34 " "Parameter \"WIDTH\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618222751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671618222751 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671618222751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2vu " "Found entity 1: shift_taps_2vu" {  } { { "db/shift_taps_2vu.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/shift_taps_2vu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618223139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618223139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0s91 " "Found entity 1: altsyncram_0s91" {  } { { "db/altsyncram_0s91.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/altsyncram_0s91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618223645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618223645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_thf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_thf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_thf " "Found entity 1: cntr_thf" {  } { { "db/cntr_thf.tdf" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/db/cntr_thf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671618224175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618224175 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1671618228821 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1671618228821 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1671618229236 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1671618229236 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1671618229236 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1671618229236 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1671618229236 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1671618229302 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1969 " "1969 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671618247419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618248494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618249148 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/FPGAs/GET_OVER_HERE/hard/trigs.map.smsg " "Generated suppressed messages file G:/My Drive/FPGAs/GET_OVER_HERE/hard/trigs.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618252855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671618282895 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671618282895 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18523 " "Implemented 18523 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671618285892 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671618285892 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17730 " "Implemented 17730 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671618285892 ""} { "Info" "ICUT_CUT_TM_RAMS" "738 " "Implemented 738 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1671618285892 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "49 " "Implemented 49 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1671618285892 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671618285892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5653 " "Peak virtual memory: 5653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671618286308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 21 17:24:46 2022 " "Processing ended: Wed Dec 21 17:24:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671618286308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:19 " "Elapsed time: 00:07:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671618286308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:27 " "Total CPU time (on all processors): 00:02:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671618286308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671618286308 ""}
