{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616028468373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616028468379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 17 18:47:48 2021 " "Processing started: Wed Mar 17 18:47:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616028468379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616028468379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off topsmma -c topsmma " "Command: quartus_map --read_settings_files=on --write_settings_files=off topsmma -c topsmma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616028468379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616028468915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616028468915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/msm_0/desktop/quartus/sum/sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/msm_0/desktop/quartus/sum/sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum-arqsum " "Found design unit 1: sum-arqsum" {  } { { "../sum/sum.vhd" "" { Text "C:/Users/msm_0/Desktop/quartus/sum/sum.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616028485625 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "../sum/sum.vhd" "" { Text "C:/Users/msm_0/Desktop/quartus/sum/sum.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616028485625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616028485625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/msm_0/desktop/quartus/mux4x1/mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/msm_0/desktop/quartus/mux4x1/mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-arqmux4x1 " "Found design unit 1: mux4x1-arqmux4x1" {  } { { "../mux4x1/mux4x1.vhd" "" { Text "C:/Users/msm_0/Desktop/quartus/mux4x1/mux4x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616028485628 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "../mux4x1/mux4x1.vhd" "" { Text "C:/Users/msm_0/Desktop/quartus/mux4x1/mux4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616028485628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616028485628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topsmma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topsmma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topsmma-arqtopsmma " "Found design unit 1: topsmma-arqtopsmma" {  } { { "topsmma.vhd" "" { Text "C:/Users/msm_0/Desktop/quartus/topsmma/topsmma.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616028485631 ""} { "Info" "ISGN_ENTITY_NAME" "1 topsmma " "Found entity 1: topsmma" {  } { { "topsmma.vhd" "" { Text "C:/Users/msm_0/Desktop/quartus/topsmma/topsmma.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616028485631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616028485631 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "cout std_logic_vector topsmma.vhd(28) " "VHDL error at topsmma.vhd(28): type of identifier \"cout\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "topsmma.vhd" "" { Text "C:/Users/msm_0/Desktop/quartus/topsmma/topsmma.vhd" 28 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1616028485632 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out salsum topsmma.vhd(28) " "VHDL error at topsmma.vhd(28): cannot associate formal port \"salsum\" of mode \"out\" with an expression" {  } { { "topsmma.vhd" "" { Text "C:/Users/msm_0/Desktop/quartus/topsmma/topsmma.vhd" 28 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1616028485632 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "salsum std_logic topsmma.vhd(28) " "VHDL error at topsmma.vhd(28): type of identifier \"salsum\" does not agree with its usage as \"std_logic\" type" {  } { { "topsmma.vhd" "" { Text "C:/Users/msm_0/Desktop/quartus/topsmma/topsmma.vhd" 28 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1616028485632 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out cout topsmma.vhd(28) " "VHDL error at topsmma.vhd(28): cannot associate formal port \"cout\" of mode \"out\" with an expression" {  } { { "topsmma.vhd" "" { Text "C:/Users/msm_0/Desktop/quartus/topsmma/topsmma.vhd" 28 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1616028485632 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616028485838 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 17 18:48:05 2021 " "Processing ended: Wed Mar 17 18:48:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616028485838 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616028485838 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616028485838 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616028485838 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616028486498 ""}
