// Seed: 1297510475
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4 = id_4;
  wire id_5 = id_1;
  localparam id_6 = 1'b0;
  parameter id_7 = id_6;
  reg id_8, id_9;
  initial begin : LABEL_0
    id_8 <= id_9;
    id_9 = #id_10(-1);
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd97
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  input wire id_4;
  inout wire _id_3;
  output wire id_2;
  input wire id_1;
  wire [id_3 : id_3] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  wire  id_6;
  logic \id_7 ;
  ;
  assign id_5 = id_1;
endmodule
