
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.45

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_out[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    16    0.06    0.57    0.90    1.10 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.57    0.00    1.10 ^ crc_out[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ crc_out[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.45    0.45   library removal time
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: crc_reg[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_out[2]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ crc_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.10    0.34    0.34 ^ crc_reg[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         crc_reflected[2] (net)
                  0.10    0.00    0.34 ^ crc_out[2]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.34   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ crc_out[2]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_out[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    16    0.06    0.57    0.90    1.10 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.57    0.00    1.10 ^ crc_out[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.10   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ crc_out[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.08    5.08   library recovery time
                                  5.08   data required time
-----------------------------------------------------------------------------
                                  5.08   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  3.98   slack (MET)


Startpoint: crc_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ crc_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.08    0.38    0.38 v crc_reg[6]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         crc_reflected[6] (net)
                  0.08    0.00    0.38 v _48_/B (sky130_fd_sc_hd__xnor2_2)
     4    0.02    0.30    0.27    0.65 ^ _48_/Y (sky130_fd_sc_hd__xnor2_2)
                                         _09_ (net)
                  0.30    0.00    0.65 ^ _59_/B (sky130_fd_sc_hd__xnor3_1)
     1    0.00    0.07    0.36    1.01 v _59_/X (sky130_fd_sc_hd__xnor3_1)
                                         _19_ (net)
                  0.07    0.00    1.01 v _60_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.09    0.10    1.11 ^ _60_/Y (sky130_fd_sc_hd__nor2_1)
                                         _20_ (net)
                  0.09    0.00    1.11 ^ _61_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.42 v _61_/X (sky130_fd_sc_hd__mux2_1)
                                         _01_ (net)
                  0.05    0.00    1.42 v crc_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.42   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ crc_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -1.42   data arrival time
-----------------------------------------------------------------------------
                                  3.45   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_out[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    16    0.06    0.57    0.90    1.10 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.57    0.00    1.10 ^ crc_out[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.10   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ crc_out[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.08    5.08   library recovery time
                                  5.08   data required time
-----------------------------------------------------------------------------
                                  5.08   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  3.98   slack (MET)


Startpoint: crc_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ crc_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.01    0.08    0.38    0.38 v crc_reg[6]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         crc_reflected[6] (net)
                  0.08    0.00    0.38 v _48_/B (sky130_fd_sc_hd__xnor2_2)
     4    0.02    0.30    0.27    0.65 ^ _48_/Y (sky130_fd_sc_hd__xnor2_2)
                                         _09_ (net)
                  0.30    0.00    0.65 ^ _59_/B (sky130_fd_sc_hd__xnor3_1)
     1    0.00    0.07    0.36    1.01 v _59_/X (sky130_fd_sc_hd__xnor3_1)
                                         _19_ (net)
                  0.07    0.00    1.01 v _60_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.09    0.10    1.11 ^ _60_/Y (sky130_fd_sc_hd__nor2_1)
                                         _20_ (net)
                  0.09    0.00    1.11 ^ _61_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.31    1.42 v _61_/X (sky130_fd_sc_hd__mux2_1)
                                         _01_ (net)
                  0.05    0.00    1.42 v crc_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.42   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ crc_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -1.42   data arrival time
-----------------------------------------------------------------------------
                                  3.45   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.77e-04   2.03e-05   2.10e-10   1.97e-04  51.0%
Combinational          1.26e-04   6.37e-05   1.77e-10   1.90e-04  49.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.03e-04   8.40e-05   3.87e-10   3.87e-04 100.0%
                          78.3%      21.7%       0.0%
