-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    data_10_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    data_11_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    data_12_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    data_13_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    data_14_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    data_15_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_FCC0 : STD_LOGIC_VECTOR (15 downto 0) := "1111110011000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_120 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100100000";
    constant ap_const_lv16_160 : STD_LOGIC_VECTOR (15 downto 0) := "0000000101100000";
    constant ap_const_lv16_FFC0 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv28_0 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln152_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal outidx_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal outidx_ce0 : STD_LOGIC;
    signal outidx_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal w16_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal w16_V_ce0 : STD_LOGIC;
    signal w16_V_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal do_init_reg_238 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_index30_reg_254 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_0_V_read31_rewind_reg_268 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_1_V_read32_rewind_reg_282 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_2_V_read33_rewind_reg_296 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_3_V_read34_rewind_reg_310 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_4_V_read35_rewind_reg_324 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_5_V_read36_rewind_reg_338 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_6_V_read37_rewind_reg_352 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_7_V_read38_rewind_reg_366 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_8_V_read39_rewind_reg_380 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_9_V_read40_rewind_reg_394 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_10_V_read41_rewind_reg_408 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_11_V_read42_rewind_reg_422 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_12_V_read43_rewind_reg_436 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_13_V_read44_rewind_reg_450 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_14_V_read45_rewind_reg_464 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_15_V_read46_rewind_reg_478 : STD_LOGIC_VECTOR (11 downto 0);
    signal in_index_0_i_i29_reg_492 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_0_V_read31_phi_reg_506 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_1_V_read32_phi_reg_518 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_2_V_read33_phi_reg_530 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_3_V_read34_phi_reg_542 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_4_V_read35_phi_reg_554 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_5_V_read36_phi_reg_566 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_6_V_read37_phi_reg_578 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_7_V_read38_phi_reg_590 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_8_V_read39_phi_reg_602 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_9_V_read40_phi_reg_614 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_10_V_read41_phi_reg_626 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_11_V_read42_phi_reg_638 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_12_V_read43_phi_reg_650 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_13_V_read44_phi_reg_662 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_14_V_read45_phi_reg_674 : STD_LOGIC_VECTOR (11 downto 0);
    signal data_15_V_read46_phi_reg_686 : STD_LOGIC_VECTOR (11 downto 0);
    signal res_5_V_write_assign28_reg_698 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_4_V_write_assign26_reg_712 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_3_V_write_assign24_reg_726 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_2_V_write_assign22_reg_740 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_1_V_write_assign20_reg_754 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_0_V_write_assign18_reg_768 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_do_init_phi_fu_242_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_index_fu_878_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_index_reg_1212 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln152_reg_1217 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln152_reg_1217_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_index_reg_1221 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln2_reg_1227 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_s_reg_1232 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln170_fu_1002_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln170_reg_1237 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_w_index30_phi_fu_258_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_0_V_read31_rewind_phi_fu_272_p6 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_1_V_read32_rewind_phi_fu_286_p6 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_2_V_read33_rewind_phi_fu_300_p6 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_3_V_read34_rewind_phi_fu_314_p6 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_4_V_read35_rewind_phi_fu_328_p6 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_5_V_read36_rewind_phi_fu_342_p6 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_6_V_read37_rewind_phi_fu_356_p6 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_7_V_read38_rewind_phi_fu_370_p6 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_8_V_read39_rewind_phi_fu_384_p6 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_9_V_read40_rewind_phi_fu_398_p6 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_10_V_read41_rewind_phi_fu_412_p6 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_11_V_read42_rewind_phi_fu_426_p6 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_12_V_read43_rewind_phi_fu_440_p6 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_13_V_read44_rewind_phi_fu_454_p6 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_14_V_read45_rewind_phi_fu_468_p6 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_15_V_read46_rewind_phi_fu_482_p6 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_in_index_0_i_i29_phi_fu_496_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_data_0_V_read31_phi_phi_fu_510_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_data_0_V_read31_phi_reg_506 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_data_0_V_read31_phi_reg_506 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_1_V_read32_phi_phi_fu_522_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_data_1_V_read32_phi_reg_518 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_data_1_V_read32_phi_reg_518 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_2_V_read33_phi_phi_fu_534_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_data_2_V_read33_phi_reg_530 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_data_2_V_read33_phi_reg_530 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_3_V_read34_phi_phi_fu_546_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_data_3_V_read34_phi_reg_542 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_data_3_V_read34_phi_reg_542 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_4_V_read35_phi_phi_fu_558_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_data_4_V_read35_phi_reg_554 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_data_4_V_read35_phi_reg_554 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_5_V_read36_phi_phi_fu_570_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_data_5_V_read36_phi_reg_566 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_data_5_V_read36_phi_reg_566 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_6_V_read37_phi_phi_fu_582_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_data_6_V_read37_phi_reg_578 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_data_6_V_read37_phi_reg_578 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_7_V_read38_phi_phi_fu_594_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_data_7_V_read38_phi_reg_590 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_data_7_V_read38_phi_reg_590 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_8_V_read39_phi_phi_fu_606_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_data_8_V_read39_phi_reg_602 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_data_8_V_read39_phi_reg_602 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_9_V_read40_phi_phi_fu_618_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_data_9_V_read40_phi_reg_614 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_data_9_V_read40_phi_reg_614 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_10_V_read41_phi_phi_fu_630_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_data_10_V_read41_phi_reg_626 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_data_10_V_read41_phi_reg_626 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_11_V_read42_phi_phi_fu_642_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_data_11_V_read42_phi_reg_638 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_data_11_V_read42_phi_reg_638 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_12_V_read43_phi_phi_fu_654_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_data_12_V_read43_phi_reg_650 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_data_12_V_read43_phi_reg_650 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_13_V_read44_phi_phi_fu_666_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_data_13_V_read44_phi_reg_662 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_data_13_V_read44_phi_reg_662 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_14_V_read45_phi_phi_fu_678_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_data_14_V_read45_phi_reg_674 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_data_14_V_read45_phi_reg_674 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_data_15_V_read46_phi_phi_fu_690_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_data_15_V_read46_phi_reg_686 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_data_15_V_read46_phi_reg_686 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_acc_V_5_1_phi_fu_861_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_V_4_1_phi_fu_846_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_V_3_1_phi_fu_831_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_V_2_1_phi_fu_816_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_V_1_1_phi_fu_801_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc_V_0_1_phi_fu_786_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_V_0_1_reg_782 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_0_V_fu_1026_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_V_1_1_reg_797 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_V_2_1_reg_812 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_V_3_1_reg_827 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_3_V_fu_1059_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_V_4_1_reg_842 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_V_5_1_reg_857 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln156_fu_872_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_894_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_894_p18 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln162_1_fu_932_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_fu_1108_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_32_fu_957_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_34_fu_1115_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal in_index_fu_980_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_986_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal icmp_ln170_fu_996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln_fu_1013_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_ln1265_1_fu_1037_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal phi_ln1265_1_fu_1037_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln708_fu_1034_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_fu_1108_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_34_fu_1115_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_5_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal mul_ln1118_34_fu_1115_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_fu_1108_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_condition_243 : BOOLEAN;
    signal ap_condition_40 : BOOLEAN;
    signal ap_condition_229 : BOOLEAN;

    component myproject_axi_mux_164_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        din3 : IN STD_LOGIC_VECTOR (11 downto 0);
        din4 : IN STD_LOGIC_VECTOR (11 downto 0);
        din5 : IN STD_LOGIC_VECTOR (11 downto 0);
        din6 : IN STD_LOGIC_VECTOR (11 downto 0);
        din7 : IN STD_LOGIC_VECTOR (11 downto 0);
        din8 : IN STD_LOGIC_VECTOR (11 downto 0);
        din9 : IN STD_LOGIC_VECTOR (11 downto 0);
        din10 : IN STD_LOGIC_VECTOR (11 downto 0);
        din11 : IN STD_LOGIC_VECTOR (11 downto 0);
        din12 : IN STD_LOGIC_VECTOR (11 downto 0);
        din13 : IN STD_LOGIC_VECTOR (11 downto 0);
        din14 : IN STD_LOGIC_VECTOR (11 downto 0);
        din15 : IN STD_LOGIC_VECTOR (11 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component myproject_axi_mux_42_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_axi_mux_83_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_axi_mul_mul_12s_12ns_20_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component myproject_axi_mul_mul_12ns_7s_19_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_oug8j IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_w1hbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;



begin
    outidx_U : component dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_oug8j
    generic map (
        DataWidth => 2,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => outidx_address0,
        ce0 => outidx_ce0,
        q0 => outidx_q0);

    w16_V_U : component dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_w1hbi
    generic map (
        DataWidth => 19,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w16_V_address0,
        ce0 => w16_V_ce0,
        q0 => w16_V_q0);

    myproject_axi_mux_164_12_1_1_U2691 : component myproject_axi_mux_164_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        din2_WIDTH => 12,
        din3_WIDTH => 12,
        din4_WIDTH => 12,
        din5_WIDTH => 12,
        din6_WIDTH => 12,
        din7_WIDTH => 12,
        din8_WIDTH => 12,
        din9_WIDTH => 12,
        din10_WIDTH => 12,
        din11_WIDTH => 12,
        din12_WIDTH => 12,
        din13_WIDTH => 12,
        din14_WIDTH => 12,
        din15_WIDTH => 12,
        din16_WIDTH => 4,
        dout_WIDTH => 12)
    port map (
        din0 => ap_phi_mux_data_0_V_read31_phi_phi_fu_510_p4,
        din1 => ap_phi_mux_data_1_V_read32_phi_phi_fu_522_p4,
        din2 => ap_phi_mux_data_2_V_read33_phi_phi_fu_534_p4,
        din3 => ap_phi_mux_data_3_V_read34_phi_phi_fu_546_p4,
        din4 => ap_phi_mux_data_4_V_read35_phi_phi_fu_558_p4,
        din5 => ap_phi_mux_data_5_V_read36_phi_phi_fu_570_p4,
        din6 => ap_phi_mux_data_6_V_read37_phi_phi_fu_582_p4,
        din7 => ap_phi_mux_data_7_V_read38_phi_phi_fu_594_p4,
        din8 => ap_phi_mux_data_8_V_read39_phi_phi_fu_606_p4,
        din9 => ap_phi_mux_data_9_V_read40_phi_phi_fu_618_p4,
        din10 => ap_phi_mux_data_10_V_read41_phi_phi_fu_630_p4,
        din11 => ap_phi_mux_data_11_V_read42_phi_phi_fu_642_p4,
        din12 => ap_phi_mux_data_12_V_read43_phi_phi_fu_654_p4,
        din13 => ap_phi_mux_data_13_V_read44_phi_phi_fu_666_p4,
        din14 => ap_phi_mux_data_14_V_read45_phi_phi_fu_678_p4,
        din15 => ap_phi_mux_data_15_V_read46_phi_phi_fu_690_p4,
        din16 => tmp_s_fu_894_p17,
        dout => tmp_s_fu_894_p18);

    myproject_axi_mux_42_16_1_1_U2692 : component myproject_axi_mux_42_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => res_0_V_write_assign18_reg_768,
        din1 => res_1_V_write_assign20_reg_754,
        din2 => res_2_V_write_assign22_reg_740,
        din3 => res_2_V_write_assign22_reg_740,
        din4 => out_index_reg_1221,
        dout => phi_ln_fu_1013_p6);

    myproject_axi_mux_83_16_1_1_U2693 : component myproject_axi_mux_83_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => res_3_V_write_assign24_reg_726,
        din1 => res_4_V_write_assign26_reg_712,
        din2 => res_5_V_write_assign28_reg_698,
        din3 => res_5_V_write_assign28_reg_698,
        din4 => res_5_V_write_assign28_reg_698,
        din5 => res_5_V_write_assign28_reg_698,
        din6 => res_5_V_write_assign28_reg_698,
        din7 => res_5_V_write_assign28_reg_698,
        din8 => phi_ln1265_1_fu_1037_p9,
        dout => phi_ln1265_1_fu_1037_p10);

    myproject_axi_mul_mul_12s_12ns_20_1_1_U2694 : component myproject_axi_mul_mul_12s_12ns_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 20)
    port map (
        din0 => trunc_ln162_1_fu_932_p1,
        din1 => mul_ln1118_fu_1108_p1,
        dout => mul_ln1118_fu_1108_p2);

    myproject_axi_mul_mul_12ns_7s_19_1_1_U2695 : component myproject_axi_mul_mul_12ns_7s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 7,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln1118_34_fu_1115_p0,
        din1 => tmp_32_fu_957_p4,
        dout => mul_ln1118_34_fu_1115_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_return_0_preg <= ap_phi_mux_acc_V_0_1_phi_fu_786_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_return_1_preg <= ap_phi_mux_acc_V_1_1_phi_fu_801_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_return_2_preg <= ap_phi_mux_acc_V_2_1_phi_fu_816_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_return_3_preg <= ap_phi_mux_acc_V_3_1_phi_fu_831_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_return_4_preg <= ap_phi_mux_acc_V_4_1_phi_fu_846_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_return_5_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_5_preg <= ap_const_lv16_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_return_5_preg <= ap_phi_mux_acc_V_5_1_phi_fu_861_p6;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_data_0_V_read31_phi_reg_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_40)) then
                if ((ap_phi_mux_do_init_phi_fu_242_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_0_V_read31_phi_reg_506 <= data_0_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_0_V_read31_phi_reg_506 <= ap_phi_reg_pp0_iter0_data_0_V_read31_phi_reg_506;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_10_V_read41_phi_reg_626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_40)) then
                if ((ap_phi_mux_do_init_phi_fu_242_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_10_V_read41_phi_reg_626 <= data_10_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_10_V_read41_phi_reg_626 <= ap_phi_reg_pp0_iter0_data_10_V_read41_phi_reg_626;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_11_V_read42_phi_reg_638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_40)) then
                if ((ap_phi_mux_do_init_phi_fu_242_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_11_V_read42_phi_reg_638 <= data_11_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_11_V_read42_phi_reg_638 <= ap_phi_reg_pp0_iter0_data_11_V_read42_phi_reg_638;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_12_V_read43_phi_reg_650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_40)) then
                if ((ap_phi_mux_do_init_phi_fu_242_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_12_V_read43_phi_reg_650 <= data_12_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_12_V_read43_phi_reg_650 <= ap_phi_reg_pp0_iter0_data_12_V_read43_phi_reg_650;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_13_V_read44_phi_reg_662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_40)) then
                if ((ap_phi_mux_do_init_phi_fu_242_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_13_V_read44_phi_reg_662 <= data_13_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_13_V_read44_phi_reg_662 <= ap_phi_reg_pp0_iter0_data_13_V_read44_phi_reg_662;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_14_V_read45_phi_reg_674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_40)) then
                if ((ap_phi_mux_do_init_phi_fu_242_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_14_V_read45_phi_reg_674 <= data_14_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_14_V_read45_phi_reg_674 <= ap_phi_reg_pp0_iter0_data_14_V_read45_phi_reg_674;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_15_V_read46_phi_reg_686_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_40)) then
                if ((ap_phi_mux_do_init_phi_fu_242_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_15_V_read46_phi_reg_686 <= data_15_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_15_V_read46_phi_reg_686 <= ap_phi_reg_pp0_iter0_data_15_V_read46_phi_reg_686;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_1_V_read32_phi_reg_518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_40)) then
                if ((ap_phi_mux_do_init_phi_fu_242_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_1_V_read32_phi_reg_518 <= data_1_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_1_V_read32_phi_reg_518 <= ap_phi_reg_pp0_iter0_data_1_V_read32_phi_reg_518;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_2_V_read33_phi_reg_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_40)) then
                if ((ap_phi_mux_do_init_phi_fu_242_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_2_V_read33_phi_reg_530 <= data_2_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_2_V_read33_phi_reg_530 <= ap_phi_reg_pp0_iter0_data_2_V_read33_phi_reg_530;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_3_V_read34_phi_reg_542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_40)) then
                if ((ap_phi_mux_do_init_phi_fu_242_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_3_V_read34_phi_reg_542 <= data_3_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_3_V_read34_phi_reg_542 <= ap_phi_reg_pp0_iter0_data_3_V_read34_phi_reg_542;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_4_V_read35_phi_reg_554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_40)) then
                if ((ap_phi_mux_do_init_phi_fu_242_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_4_V_read35_phi_reg_554 <= data_4_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_4_V_read35_phi_reg_554 <= ap_phi_reg_pp0_iter0_data_4_V_read35_phi_reg_554;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_5_V_read36_phi_reg_566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_40)) then
                if ((ap_phi_mux_do_init_phi_fu_242_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_5_V_read36_phi_reg_566 <= data_5_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_5_V_read36_phi_reg_566 <= ap_phi_reg_pp0_iter0_data_5_V_read36_phi_reg_566;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_6_V_read37_phi_reg_578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_40)) then
                if ((ap_phi_mux_do_init_phi_fu_242_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_6_V_read37_phi_reg_578 <= data_6_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_6_V_read37_phi_reg_578 <= ap_phi_reg_pp0_iter0_data_6_V_read37_phi_reg_578;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_7_V_read38_phi_reg_590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_40)) then
                if ((ap_phi_mux_do_init_phi_fu_242_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_7_V_read38_phi_reg_590 <= data_7_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_7_V_read38_phi_reg_590 <= ap_phi_reg_pp0_iter0_data_7_V_read38_phi_reg_590;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_8_V_read39_phi_reg_602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_40)) then
                if ((ap_phi_mux_do_init_phi_fu_242_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_8_V_read39_phi_reg_602 <= data_8_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_8_V_read39_phi_reg_602 <= ap_phi_reg_pp0_iter0_data_8_V_read39_phi_reg_602;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_9_V_read40_phi_reg_614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_40)) then
                if ((ap_phi_mux_do_init_phi_fu_242_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_9_V_read40_phi_reg_614 <= data_9_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_9_V_read40_phi_reg_614 <= ap_phi_reg_pp0_iter0_data_9_V_read40_phi_reg_614;
                end if;
            end if; 
        end if;
    end process;

    data_0_V_read31_phi_reg_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_229)) then
                if ((do_init_reg_238 = ap_const_lv1_0)) then 
                    data_0_V_read31_phi_reg_506 <= ap_phi_mux_data_0_V_read31_rewind_phi_fu_272_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_0_V_read31_phi_reg_506 <= ap_phi_reg_pp0_iter1_data_0_V_read31_phi_reg_506;
                end if;
            end if; 
        end if;
    end process;

    data_10_V_read41_phi_reg_626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_229)) then
                if ((do_init_reg_238 = ap_const_lv1_0)) then 
                    data_10_V_read41_phi_reg_626 <= ap_phi_mux_data_10_V_read41_rewind_phi_fu_412_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_10_V_read41_phi_reg_626 <= ap_phi_reg_pp0_iter1_data_10_V_read41_phi_reg_626;
                end if;
            end if; 
        end if;
    end process;

    data_11_V_read42_phi_reg_638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_229)) then
                if ((do_init_reg_238 = ap_const_lv1_0)) then 
                    data_11_V_read42_phi_reg_638 <= ap_phi_mux_data_11_V_read42_rewind_phi_fu_426_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_11_V_read42_phi_reg_638 <= ap_phi_reg_pp0_iter1_data_11_V_read42_phi_reg_638;
                end if;
            end if; 
        end if;
    end process;

    data_12_V_read43_phi_reg_650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_229)) then
                if ((do_init_reg_238 = ap_const_lv1_0)) then 
                    data_12_V_read43_phi_reg_650 <= ap_phi_mux_data_12_V_read43_rewind_phi_fu_440_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_12_V_read43_phi_reg_650 <= ap_phi_reg_pp0_iter1_data_12_V_read43_phi_reg_650;
                end if;
            end if; 
        end if;
    end process;

    data_13_V_read44_phi_reg_662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_229)) then
                if ((do_init_reg_238 = ap_const_lv1_0)) then 
                    data_13_V_read44_phi_reg_662 <= ap_phi_mux_data_13_V_read44_rewind_phi_fu_454_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_13_V_read44_phi_reg_662 <= ap_phi_reg_pp0_iter1_data_13_V_read44_phi_reg_662;
                end if;
            end if; 
        end if;
    end process;

    data_14_V_read45_phi_reg_674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_229)) then
                if ((do_init_reg_238 = ap_const_lv1_0)) then 
                    data_14_V_read45_phi_reg_674 <= ap_phi_mux_data_14_V_read45_rewind_phi_fu_468_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_14_V_read45_phi_reg_674 <= ap_phi_reg_pp0_iter1_data_14_V_read45_phi_reg_674;
                end if;
            end if; 
        end if;
    end process;

    data_15_V_read46_phi_reg_686_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_229)) then
                if ((do_init_reg_238 = ap_const_lv1_0)) then 
                    data_15_V_read46_phi_reg_686 <= ap_phi_mux_data_15_V_read46_rewind_phi_fu_482_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_15_V_read46_phi_reg_686 <= ap_phi_reg_pp0_iter1_data_15_V_read46_phi_reg_686;
                end if;
            end if; 
        end if;
    end process;

    data_1_V_read32_phi_reg_518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_229)) then
                if ((do_init_reg_238 = ap_const_lv1_0)) then 
                    data_1_V_read32_phi_reg_518 <= ap_phi_mux_data_1_V_read32_rewind_phi_fu_286_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_1_V_read32_phi_reg_518 <= ap_phi_reg_pp0_iter1_data_1_V_read32_phi_reg_518;
                end if;
            end if; 
        end if;
    end process;

    data_2_V_read33_phi_reg_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_229)) then
                if ((do_init_reg_238 = ap_const_lv1_0)) then 
                    data_2_V_read33_phi_reg_530 <= ap_phi_mux_data_2_V_read33_rewind_phi_fu_300_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_2_V_read33_phi_reg_530 <= ap_phi_reg_pp0_iter1_data_2_V_read33_phi_reg_530;
                end if;
            end if; 
        end if;
    end process;

    data_3_V_read34_phi_reg_542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_229)) then
                if ((do_init_reg_238 = ap_const_lv1_0)) then 
                    data_3_V_read34_phi_reg_542 <= ap_phi_mux_data_3_V_read34_rewind_phi_fu_314_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_3_V_read34_phi_reg_542 <= ap_phi_reg_pp0_iter1_data_3_V_read34_phi_reg_542;
                end if;
            end if; 
        end if;
    end process;

    data_4_V_read35_phi_reg_554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_229)) then
                if ((do_init_reg_238 = ap_const_lv1_0)) then 
                    data_4_V_read35_phi_reg_554 <= ap_phi_mux_data_4_V_read35_rewind_phi_fu_328_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_4_V_read35_phi_reg_554 <= ap_phi_reg_pp0_iter1_data_4_V_read35_phi_reg_554;
                end if;
            end if; 
        end if;
    end process;

    data_5_V_read36_phi_reg_566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_229)) then
                if ((do_init_reg_238 = ap_const_lv1_0)) then 
                    data_5_V_read36_phi_reg_566 <= ap_phi_mux_data_5_V_read36_rewind_phi_fu_342_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_5_V_read36_phi_reg_566 <= ap_phi_reg_pp0_iter1_data_5_V_read36_phi_reg_566;
                end if;
            end if; 
        end if;
    end process;

    data_6_V_read37_phi_reg_578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_229)) then
                if ((do_init_reg_238 = ap_const_lv1_0)) then 
                    data_6_V_read37_phi_reg_578 <= ap_phi_mux_data_6_V_read37_rewind_phi_fu_356_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_6_V_read37_phi_reg_578 <= ap_phi_reg_pp0_iter1_data_6_V_read37_phi_reg_578;
                end if;
            end if; 
        end if;
    end process;

    data_7_V_read38_phi_reg_590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_229)) then
                if ((do_init_reg_238 = ap_const_lv1_0)) then 
                    data_7_V_read38_phi_reg_590 <= ap_phi_mux_data_7_V_read38_rewind_phi_fu_370_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_7_V_read38_phi_reg_590 <= ap_phi_reg_pp0_iter1_data_7_V_read38_phi_reg_590;
                end if;
            end if; 
        end if;
    end process;

    data_8_V_read39_phi_reg_602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_229)) then
                if ((do_init_reg_238 = ap_const_lv1_0)) then 
                    data_8_V_read39_phi_reg_602 <= ap_phi_mux_data_8_V_read39_rewind_phi_fu_384_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_8_V_read39_phi_reg_602 <= ap_phi_reg_pp0_iter1_data_8_V_read39_phi_reg_602;
                end if;
            end if; 
        end if;
    end process;

    data_9_V_read40_phi_reg_614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_229)) then
                if ((do_init_reg_238 = ap_const_lv1_0)) then 
                    data_9_V_read40_phi_reg_614 <= ap_phi_mux_data_9_V_read40_rewind_phi_fu_398_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_9_V_read40_phi_reg_614 <= ap_phi_reg_pp0_iter1_data_9_V_read40_phi_reg_614;
                end if;
            end if; 
        end if;
    end process;

    do_init_reg_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                do_init_reg_238 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_238 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    in_index_0_i_i29_reg_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                in_index_0_i_i29_reg_492 <= select_ln170_reg_1237;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                in_index_0_i_i29_reg_492 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    res_0_V_write_assign18_reg_768_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                res_0_V_write_assign18_reg_768 <= ap_phi_mux_acc_V_0_1_phi_fu_786_p6;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_0_V_write_assign18_reg_768 <= ap_const_lv16_FFC0;
            end if; 
        end if;
    end process;

    res_1_V_write_assign20_reg_754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                res_1_V_write_assign20_reg_754 <= ap_phi_mux_acc_V_1_1_phi_fu_801_p6;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_1_V_write_assign20_reg_754 <= ap_const_lv16_160;
            end if; 
        end if;
    end process;

    res_2_V_write_assign22_reg_740_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                res_2_V_write_assign22_reg_740 <= ap_phi_mux_acc_V_2_1_phi_fu_816_p6;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_2_V_write_assign22_reg_740 <= ap_const_lv16_120;
            end if; 
        end if;
    end process;

    res_3_V_write_assign24_reg_726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                res_3_V_write_assign24_reg_726 <= ap_phi_mux_acc_V_3_1_phi_fu_831_p6;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_3_V_write_assign24_reg_726 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    res_4_V_write_assign26_reg_712_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                res_4_V_write_assign26_reg_712 <= ap_phi_mux_acc_V_4_1_phi_fu_846_p6;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_4_V_write_assign26_reg_712 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    res_5_V_write_assign28_reg_698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                res_5_V_write_assign28_reg_698 <= ap_phi_mux_acc_V_5_1_phi_fu_861_p6;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                res_5_V_write_assign28_reg_698 <= ap_const_lv16_FCC0;
            end if; 
        end if;
    end process;

    w_index30_reg_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                w_index30_reg_254 <= w_index_reg_1212;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                w_index30_reg_254 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                data_0_V_read31_rewind_reg_268 <= data_0_V_read31_phi_reg_506;
                data_10_V_read41_rewind_reg_408 <= data_10_V_read41_phi_reg_626;
                data_11_V_read42_rewind_reg_422 <= data_11_V_read42_phi_reg_638;
                data_12_V_read43_rewind_reg_436 <= data_12_V_read43_phi_reg_650;
                data_13_V_read44_rewind_reg_450 <= data_13_V_read44_phi_reg_662;
                data_14_V_read45_rewind_reg_464 <= data_14_V_read45_phi_reg_674;
                data_15_V_read46_rewind_reg_478 <= data_15_V_read46_phi_reg_686;
                data_1_V_read32_rewind_reg_282 <= data_1_V_read32_phi_reg_518;
                data_2_V_read33_rewind_reg_296 <= data_2_V_read33_phi_reg_530;
                data_3_V_read34_rewind_reg_310 <= data_3_V_read34_phi_reg_542;
                data_4_V_read35_rewind_reg_324 <= data_4_V_read35_phi_reg_554;
                data_5_V_read36_rewind_reg_338 <= data_5_V_read36_phi_reg_566;
                data_6_V_read37_rewind_reg_352 <= data_6_V_read37_phi_reg_578;
                data_7_V_read38_rewind_reg_366 <= data_7_V_read38_phi_reg_590;
                data_8_V_read39_rewind_reg_380 <= data_8_V_read39_phi_reg_602;
                data_9_V_read40_rewind_reg_394 <= data_9_V_read40_phi_reg_614;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln152_reg_1217 <= icmp_ln152_fu_884_p2;
                icmp_ln152_reg_1217_pp0_iter1_reg <= icmp_ln152_reg_1217;
                out_index_reg_1221 <= outidx_q0;
                trunc_ln2_reg_1227 <= mul_ln1118_fu_1108_p2(19 downto 4);
                trunc_ln708_s_reg_1232 <= mul_ln1118_34_fu_1115_p2(18 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                select_ln170_reg_1237 <= select_ln170_fu_1002_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                w_index_reg_1212 <= w_index_fu_878_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    acc_0_V_fu_1026_p2 <= std_logic_vector(unsigned(phi_ln_fu_1013_p6) + unsigned(trunc_ln2_reg_1227));
    acc_3_V_fu_1059_p2 <= std_logic_vector(unsigned(phi_ln1265_1_fu_1037_p10) + unsigned(sext_ln708_fu_1034_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_229_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_229 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_243_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_243 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_40_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_40 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_block_pp0_stage0_11001, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_acc_V_0_1_phi_fu_786_p6_assign_proc : process(res_0_V_write_assign18_reg_768, out_index_reg_1221, ap_phi_reg_pp0_iter2_acc_V_0_1_reg_782, acc_0_V_fu_1026_p2)
    begin
        if ((out_index_reg_1221 = ap_const_lv2_0)) then 
            ap_phi_mux_acc_V_0_1_phi_fu_786_p6 <= acc_0_V_fu_1026_p2;
        elsif (((out_index_reg_1221 = ap_const_lv2_1) or (not((out_index_reg_1221 = ap_const_lv2_1)) and not((out_index_reg_1221 = ap_const_lv2_0))))) then 
            ap_phi_mux_acc_V_0_1_phi_fu_786_p6 <= res_0_V_write_assign18_reg_768;
        else 
            ap_phi_mux_acc_V_0_1_phi_fu_786_p6 <= ap_phi_reg_pp0_iter2_acc_V_0_1_reg_782;
        end if; 
    end process;


    ap_phi_mux_acc_V_1_1_phi_fu_801_p6_assign_proc : process(res_1_V_write_assign20_reg_754, out_index_reg_1221, acc_0_V_fu_1026_p2, ap_phi_reg_pp0_iter2_acc_V_1_1_reg_797)
    begin
        if ((out_index_reg_1221 = ap_const_lv2_1)) then 
            ap_phi_mux_acc_V_1_1_phi_fu_801_p6 <= acc_0_V_fu_1026_p2;
        elsif (((out_index_reg_1221 = ap_const_lv2_0) or (not((out_index_reg_1221 = ap_const_lv2_1)) and not((out_index_reg_1221 = ap_const_lv2_0))))) then 
            ap_phi_mux_acc_V_1_1_phi_fu_801_p6 <= res_1_V_write_assign20_reg_754;
        else 
            ap_phi_mux_acc_V_1_1_phi_fu_801_p6 <= ap_phi_reg_pp0_iter2_acc_V_1_1_reg_797;
        end if; 
    end process;


    ap_phi_mux_acc_V_2_1_phi_fu_816_p6_assign_proc : process(res_2_V_write_assign22_reg_740, out_index_reg_1221, acc_0_V_fu_1026_p2, ap_phi_reg_pp0_iter2_acc_V_2_1_reg_812)
    begin
        if (((out_index_reg_1221 = ap_const_lv2_1) or (out_index_reg_1221 = ap_const_lv2_0))) then 
            ap_phi_mux_acc_V_2_1_phi_fu_816_p6 <= res_2_V_write_assign22_reg_740;
        elsif ((not((out_index_reg_1221 = ap_const_lv2_1)) and not((out_index_reg_1221 = ap_const_lv2_0)))) then 
            ap_phi_mux_acc_V_2_1_phi_fu_816_p6 <= acc_0_V_fu_1026_p2;
        else 
            ap_phi_mux_acc_V_2_1_phi_fu_816_p6 <= ap_phi_reg_pp0_iter2_acc_V_2_1_reg_812;
        end if; 
    end process;


    ap_phi_mux_acc_V_3_1_phi_fu_831_p6_assign_proc : process(res_3_V_write_assign24_reg_726, out_index_reg_1221, ap_phi_reg_pp0_iter2_acc_V_3_1_reg_827, acc_3_V_fu_1059_p2)
    begin
        if ((out_index_reg_1221 = ap_const_lv2_0)) then 
            ap_phi_mux_acc_V_3_1_phi_fu_831_p6 <= acc_3_V_fu_1059_p2;
        elsif (((out_index_reg_1221 = ap_const_lv2_1) or (not((out_index_reg_1221 = ap_const_lv2_1)) and not((out_index_reg_1221 = ap_const_lv2_0))))) then 
            ap_phi_mux_acc_V_3_1_phi_fu_831_p6 <= res_3_V_write_assign24_reg_726;
        else 
            ap_phi_mux_acc_V_3_1_phi_fu_831_p6 <= ap_phi_reg_pp0_iter2_acc_V_3_1_reg_827;
        end if; 
    end process;


    ap_phi_mux_acc_V_4_1_phi_fu_846_p6_assign_proc : process(res_4_V_write_assign26_reg_712, out_index_reg_1221, acc_3_V_fu_1059_p2, ap_phi_reg_pp0_iter2_acc_V_4_1_reg_842)
    begin
        if ((out_index_reg_1221 = ap_const_lv2_1)) then 
            ap_phi_mux_acc_V_4_1_phi_fu_846_p6 <= acc_3_V_fu_1059_p2;
        elsif (((out_index_reg_1221 = ap_const_lv2_0) or (not((out_index_reg_1221 = ap_const_lv2_1)) and not((out_index_reg_1221 = ap_const_lv2_0))))) then 
            ap_phi_mux_acc_V_4_1_phi_fu_846_p6 <= res_4_V_write_assign26_reg_712;
        else 
            ap_phi_mux_acc_V_4_1_phi_fu_846_p6 <= ap_phi_reg_pp0_iter2_acc_V_4_1_reg_842;
        end if; 
    end process;


    ap_phi_mux_acc_V_5_1_phi_fu_861_p6_assign_proc : process(res_5_V_write_assign28_reg_698, out_index_reg_1221, acc_3_V_fu_1059_p2, ap_phi_reg_pp0_iter2_acc_V_5_1_reg_857)
    begin
        if (((out_index_reg_1221 = ap_const_lv2_1) or (out_index_reg_1221 = ap_const_lv2_0))) then 
            ap_phi_mux_acc_V_5_1_phi_fu_861_p6 <= res_5_V_write_assign28_reg_698;
        elsif ((not((out_index_reg_1221 = ap_const_lv2_1)) and not((out_index_reg_1221 = ap_const_lv2_0)))) then 
            ap_phi_mux_acc_V_5_1_phi_fu_861_p6 <= acc_3_V_fu_1059_p2;
        else 
            ap_phi_mux_acc_V_5_1_phi_fu_861_p6 <= ap_phi_reg_pp0_iter2_acc_V_5_1_reg_857;
        end if; 
    end process;


    ap_phi_mux_data_0_V_read31_phi_phi_fu_510_p4_assign_proc : process(do_init_reg_238, ap_phi_mux_data_0_V_read31_rewind_phi_fu_272_p6, ap_phi_reg_pp0_iter1_data_0_V_read31_phi_reg_506)
    begin
        if ((do_init_reg_238 = ap_const_lv1_0)) then 
            ap_phi_mux_data_0_V_read31_phi_phi_fu_510_p4 <= ap_phi_mux_data_0_V_read31_rewind_phi_fu_272_p6;
        else 
            ap_phi_mux_data_0_V_read31_phi_phi_fu_510_p4 <= ap_phi_reg_pp0_iter1_data_0_V_read31_phi_reg_506;
        end if; 
    end process;


    ap_phi_mux_data_0_V_read31_rewind_phi_fu_272_p6_assign_proc : process(data_0_V_read31_rewind_reg_268, data_0_V_read31_phi_reg_506, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_data_0_V_read31_rewind_phi_fu_272_p6 <= data_0_V_read31_phi_reg_506;
        else 
            ap_phi_mux_data_0_V_read31_rewind_phi_fu_272_p6 <= data_0_V_read31_rewind_reg_268;
        end if; 
    end process;


    ap_phi_mux_data_10_V_read41_phi_phi_fu_630_p4_assign_proc : process(do_init_reg_238, ap_phi_mux_data_10_V_read41_rewind_phi_fu_412_p6, ap_phi_reg_pp0_iter1_data_10_V_read41_phi_reg_626)
    begin
        if ((do_init_reg_238 = ap_const_lv1_0)) then 
            ap_phi_mux_data_10_V_read41_phi_phi_fu_630_p4 <= ap_phi_mux_data_10_V_read41_rewind_phi_fu_412_p6;
        else 
            ap_phi_mux_data_10_V_read41_phi_phi_fu_630_p4 <= ap_phi_reg_pp0_iter1_data_10_V_read41_phi_reg_626;
        end if; 
    end process;


    ap_phi_mux_data_10_V_read41_rewind_phi_fu_412_p6_assign_proc : process(data_10_V_read41_rewind_reg_408, data_10_V_read41_phi_reg_626, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_data_10_V_read41_rewind_phi_fu_412_p6 <= data_10_V_read41_phi_reg_626;
        else 
            ap_phi_mux_data_10_V_read41_rewind_phi_fu_412_p6 <= data_10_V_read41_rewind_reg_408;
        end if; 
    end process;


    ap_phi_mux_data_11_V_read42_phi_phi_fu_642_p4_assign_proc : process(do_init_reg_238, ap_phi_mux_data_11_V_read42_rewind_phi_fu_426_p6, ap_phi_reg_pp0_iter1_data_11_V_read42_phi_reg_638)
    begin
        if ((do_init_reg_238 = ap_const_lv1_0)) then 
            ap_phi_mux_data_11_V_read42_phi_phi_fu_642_p4 <= ap_phi_mux_data_11_V_read42_rewind_phi_fu_426_p6;
        else 
            ap_phi_mux_data_11_V_read42_phi_phi_fu_642_p4 <= ap_phi_reg_pp0_iter1_data_11_V_read42_phi_reg_638;
        end if; 
    end process;


    ap_phi_mux_data_11_V_read42_rewind_phi_fu_426_p6_assign_proc : process(data_11_V_read42_rewind_reg_422, data_11_V_read42_phi_reg_638, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_data_11_V_read42_rewind_phi_fu_426_p6 <= data_11_V_read42_phi_reg_638;
        else 
            ap_phi_mux_data_11_V_read42_rewind_phi_fu_426_p6 <= data_11_V_read42_rewind_reg_422;
        end if; 
    end process;


    ap_phi_mux_data_12_V_read43_phi_phi_fu_654_p4_assign_proc : process(do_init_reg_238, ap_phi_mux_data_12_V_read43_rewind_phi_fu_440_p6, ap_phi_reg_pp0_iter1_data_12_V_read43_phi_reg_650)
    begin
        if ((do_init_reg_238 = ap_const_lv1_0)) then 
            ap_phi_mux_data_12_V_read43_phi_phi_fu_654_p4 <= ap_phi_mux_data_12_V_read43_rewind_phi_fu_440_p6;
        else 
            ap_phi_mux_data_12_V_read43_phi_phi_fu_654_p4 <= ap_phi_reg_pp0_iter1_data_12_V_read43_phi_reg_650;
        end if; 
    end process;


    ap_phi_mux_data_12_V_read43_rewind_phi_fu_440_p6_assign_proc : process(data_12_V_read43_rewind_reg_436, data_12_V_read43_phi_reg_650, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_data_12_V_read43_rewind_phi_fu_440_p6 <= data_12_V_read43_phi_reg_650;
        else 
            ap_phi_mux_data_12_V_read43_rewind_phi_fu_440_p6 <= data_12_V_read43_rewind_reg_436;
        end if; 
    end process;


    ap_phi_mux_data_13_V_read44_phi_phi_fu_666_p4_assign_proc : process(do_init_reg_238, ap_phi_mux_data_13_V_read44_rewind_phi_fu_454_p6, ap_phi_reg_pp0_iter1_data_13_V_read44_phi_reg_662)
    begin
        if ((do_init_reg_238 = ap_const_lv1_0)) then 
            ap_phi_mux_data_13_V_read44_phi_phi_fu_666_p4 <= ap_phi_mux_data_13_V_read44_rewind_phi_fu_454_p6;
        else 
            ap_phi_mux_data_13_V_read44_phi_phi_fu_666_p4 <= ap_phi_reg_pp0_iter1_data_13_V_read44_phi_reg_662;
        end if; 
    end process;


    ap_phi_mux_data_13_V_read44_rewind_phi_fu_454_p6_assign_proc : process(data_13_V_read44_rewind_reg_450, data_13_V_read44_phi_reg_662, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_data_13_V_read44_rewind_phi_fu_454_p6 <= data_13_V_read44_phi_reg_662;
        else 
            ap_phi_mux_data_13_V_read44_rewind_phi_fu_454_p6 <= data_13_V_read44_rewind_reg_450;
        end if; 
    end process;


    ap_phi_mux_data_14_V_read45_phi_phi_fu_678_p4_assign_proc : process(do_init_reg_238, ap_phi_mux_data_14_V_read45_rewind_phi_fu_468_p6, ap_phi_reg_pp0_iter1_data_14_V_read45_phi_reg_674)
    begin
        if ((do_init_reg_238 = ap_const_lv1_0)) then 
            ap_phi_mux_data_14_V_read45_phi_phi_fu_678_p4 <= ap_phi_mux_data_14_V_read45_rewind_phi_fu_468_p6;
        else 
            ap_phi_mux_data_14_V_read45_phi_phi_fu_678_p4 <= ap_phi_reg_pp0_iter1_data_14_V_read45_phi_reg_674;
        end if; 
    end process;


    ap_phi_mux_data_14_V_read45_rewind_phi_fu_468_p6_assign_proc : process(data_14_V_read45_rewind_reg_464, data_14_V_read45_phi_reg_674, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_data_14_V_read45_rewind_phi_fu_468_p6 <= data_14_V_read45_phi_reg_674;
        else 
            ap_phi_mux_data_14_V_read45_rewind_phi_fu_468_p6 <= data_14_V_read45_rewind_reg_464;
        end if; 
    end process;


    ap_phi_mux_data_15_V_read46_phi_phi_fu_690_p4_assign_proc : process(do_init_reg_238, ap_phi_mux_data_15_V_read46_rewind_phi_fu_482_p6, ap_phi_reg_pp0_iter1_data_15_V_read46_phi_reg_686)
    begin
        if ((do_init_reg_238 = ap_const_lv1_0)) then 
            ap_phi_mux_data_15_V_read46_phi_phi_fu_690_p4 <= ap_phi_mux_data_15_V_read46_rewind_phi_fu_482_p6;
        else 
            ap_phi_mux_data_15_V_read46_phi_phi_fu_690_p4 <= ap_phi_reg_pp0_iter1_data_15_V_read46_phi_reg_686;
        end if; 
    end process;


    ap_phi_mux_data_15_V_read46_rewind_phi_fu_482_p6_assign_proc : process(data_15_V_read46_rewind_reg_478, data_15_V_read46_phi_reg_686, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_data_15_V_read46_rewind_phi_fu_482_p6 <= data_15_V_read46_phi_reg_686;
        else 
            ap_phi_mux_data_15_V_read46_rewind_phi_fu_482_p6 <= data_15_V_read46_rewind_reg_478;
        end if; 
    end process;


    ap_phi_mux_data_1_V_read32_phi_phi_fu_522_p4_assign_proc : process(do_init_reg_238, ap_phi_mux_data_1_V_read32_rewind_phi_fu_286_p6, ap_phi_reg_pp0_iter1_data_1_V_read32_phi_reg_518)
    begin
        if ((do_init_reg_238 = ap_const_lv1_0)) then 
            ap_phi_mux_data_1_V_read32_phi_phi_fu_522_p4 <= ap_phi_mux_data_1_V_read32_rewind_phi_fu_286_p6;
        else 
            ap_phi_mux_data_1_V_read32_phi_phi_fu_522_p4 <= ap_phi_reg_pp0_iter1_data_1_V_read32_phi_reg_518;
        end if; 
    end process;


    ap_phi_mux_data_1_V_read32_rewind_phi_fu_286_p6_assign_proc : process(data_1_V_read32_rewind_reg_282, data_1_V_read32_phi_reg_518, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_data_1_V_read32_rewind_phi_fu_286_p6 <= data_1_V_read32_phi_reg_518;
        else 
            ap_phi_mux_data_1_V_read32_rewind_phi_fu_286_p6 <= data_1_V_read32_rewind_reg_282;
        end if; 
    end process;


    ap_phi_mux_data_2_V_read33_phi_phi_fu_534_p4_assign_proc : process(do_init_reg_238, ap_phi_mux_data_2_V_read33_rewind_phi_fu_300_p6, ap_phi_reg_pp0_iter1_data_2_V_read33_phi_reg_530)
    begin
        if ((do_init_reg_238 = ap_const_lv1_0)) then 
            ap_phi_mux_data_2_V_read33_phi_phi_fu_534_p4 <= ap_phi_mux_data_2_V_read33_rewind_phi_fu_300_p6;
        else 
            ap_phi_mux_data_2_V_read33_phi_phi_fu_534_p4 <= ap_phi_reg_pp0_iter1_data_2_V_read33_phi_reg_530;
        end if; 
    end process;


    ap_phi_mux_data_2_V_read33_rewind_phi_fu_300_p6_assign_proc : process(data_2_V_read33_rewind_reg_296, data_2_V_read33_phi_reg_530, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_data_2_V_read33_rewind_phi_fu_300_p6 <= data_2_V_read33_phi_reg_530;
        else 
            ap_phi_mux_data_2_V_read33_rewind_phi_fu_300_p6 <= data_2_V_read33_rewind_reg_296;
        end if; 
    end process;


    ap_phi_mux_data_3_V_read34_phi_phi_fu_546_p4_assign_proc : process(do_init_reg_238, ap_phi_mux_data_3_V_read34_rewind_phi_fu_314_p6, ap_phi_reg_pp0_iter1_data_3_V_read34_phi_reg_542)
    begin
        if ((do_init_reg_238 = ap_const_lv1_0)) then 
            ap_phi_mux_data_3_V_read34_phi_phi_fu_546_p4 <= ap_phi_mux_data_3_V_read34_rewind_phi_fu_314_p6;
        else 
            ap_phi_mux_data_3_V_read34_phi_phi_fu_546_p4 <= ap_phi_reg_pp0_iter1_data_3_V_read34_phi_reg_542;
        end if; 
    end process;


    ap_phi_mux_data_3_V_read34_rewind_phi_fu_314_p6_assign_proc : process(data_3_V_read34_rewind_reg_310, data_3_V_read34_phi_reg_542, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_data_3_V_read34_rewind_phi_fu_314_p6 <= data_3_V_read34_phi_reg_542;
        else 
            ap_phi_mux_data_3_V_read34_rewind_phi_fu_314_p6 <= data_3_V_read34_rewind_reg_310;
        end if; 
    end process;


    ap_phi_mux_data_4_V_read35_phi_phi_fu_558_p4_assign_proc : process(do_init_reg_238, ap_phi_mux_data_4_V_read35_rewind_phi_fu_328_p6, ap_phi_reg_pp0_iter1_data_4_V_read35_phi_reg_554)
    begin
        if ((do_init_reg_238 = ap_const_lv1_0)) then 
            ap_phi_mux_data_4_V_read35_phi_phi_fu_558_p4 <= ap_phi_mux_data_4_V_read35_rewind_phi_fu_328_p6;
        else 
            ap_phi_mux_data_4_V_read35_phi_phi_fu_558_p4 <= ap_phi_reg_pp0_iter1_data_4_V_read35_phi_reg_554;
        end if; 
    end process;


    ap_phi_mux_data_4_V_read35_rewind_phi_fu_328_p6_assign_proc : process(data_4_V_read35_rewind_reg_324, data_4_V_read35_phi_reg_554, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_data_4_V_read35_rewind_phi_fu_328_p6 <= data_4_V_read35_phi_reg_554;
        else 
            ap_phi_mux_data_4_V_read35_rewind_phi_fu_328_p6 <= data_4_V_read35_rewind_reg_324;
        end if; 
    end process;


    ap_phi_mux_data_5_V_read36_phi_phi_fu_570_p4_assign_proc : process(do_init_reg_238, ap_phi_mux_data_5_V_read36_rewind_phi_fu_342_p6, ap_phi_reg_pp0_iter1_data_5_V_read36_phi_reg_566)
    begin
        if ((do_init_reg_238 = ap_const_lv1_0)) then 
            ap_phi_mux_data_5_V_read36_phi_phi_fu_570_p4 <= ap_phi_mux_data_5_V_read36_rewind_phi_fu_342_p6;
        else 
            ap_phi_mux_data_5_V_read36_phi_phi_fu_570_p4 <= ap_phi_reg_pp0_iter1_data_5_V_read36_phi_reg_566;
        end if; 
    end process;


    ap_phi_mux_data_5_V_read36_rewind_phi_fu_342_p6_assign_proc : process(data_5_V_read36_rewind_reg_338, data_5_V_read36_phi_reg_566, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_data_5_V_read36_rewind_phi_fu_342_p6 <= data_5_V_read36_phi_reg_566;
        else 
            ap_phi_mux_data_5_V_read36_rewind_phi_fu_342_p6 <= data_5_V_read36_rewind_reg_338;
        end if; 
    end process;


    ap_phi_mux_data_6_V_read37_phi_phi_fu_582_p4_assign_proc : process(do_init_reg_238, ap_phi_mux_data_6_V_read37_rewind_phi_fu_356_p6, ap_phi_reg_pp0_iter1_data_6_V_read37_phi_reg_578)
    begin
        if ((do_init_reg_238 = ap_const_lv1_0)) then 
            ap_phi_mux_data_6_V_read37_phi_phi_fu_582_p4 <= ap_phi_mux_data_6_V_read37_rewind_phi_fu_356_p6;
        else 
            ap_phi_mux_data_6_V_read37_phi_phi_fu_582_p4 <= ap_phi_reg_pp0_iter1_data_6_V_read37_phi_reg_578;
        end if; 
    end process;


    ap_phi_mux_data_6_V_read37_rewind_phi_fu_356_p6_assign_proc : process(data_6_V_read37_rewind_reg_352, data_6_V_read37_phi_reg_578, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_data_6_V_read37_rewind_phi_fu_356_p6 <= data_6_V_read37_phi_reg_578;
        else 
            ap_phi_mux_data_6_V_read37_rewind_phi_fu_356_p6 <= data_6_V_read37_rewind_reg_352;
        end if; 
    end process;


    ap_phi_mux_data_7_V_read38_phi_phi_fu_594_p4_assign_proc : process(do_init_reg_238, ap_phi_mux_data_7_V_read38_rewind_phi_fu_370_p6, ap_phi_reg_pp0_iter1_data_7_V_read38_phi_reg_590)
    begin
        if ((do_init_reg_238 = ap_const_lv1_0)) then 
            ap_phi_mux_data_7_V_read38_phi_phi_fu_594_p4 <= ap_phi_mux_data_7_V_read38_rewind_phi_fu_370_p6;
        else 
            ap_phi_mux_data_7_V_read38_phi_phi_fu_594_p4 <= ap_phi_reg_pp0_iter1_data_7_V_read38_phi_reg_590;
        end if; 
    end process;


    ap_phi_mux_data_7_V_read38_rewind_phi_fu_370_p6_assign_proc : process(data_7_V_read38_rewind_reg_366, data_7_V_read38_phi_reg_590, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_data_7_V_read38_rewind_phi_fu_370_p6 <= data_7_V_read38_phi_reg_590;
        else 
            ap_phi_mux_data_7_V_read38_rewind_phi_fu_370_p6 <= data_7_V_read38_rewind_reg_366;
        end if; 
    end process;


    ap_phi_mux_data_8_V_read39_phi_phi_fu_606_p4_assign_proc : process(do_init_reg_238, ap_phi_mux_data_8_V_read39_rewind_phi_fu_384_p6, ap_phi_reg_pp0_iter1_data_8_V_read39_phi_reg_602)
    begin
        if ((do_init_reg_238 = ap_const_lv1_0)) then 
            ap_phi_mux_data_8_V_read39_phi_phi_fu_606_p4 <= ap_phi_mux_data_8_V_read39_rewind_phi_fu_384_p6;
        else 
            ap_phi_mux_data_8_V_read39_phi_phi_fu_606_p4 <= ap_phi_reg_pp0_iter1_data_8_V_read39_phi_reg_602;
        end if; 
    end process;


    ap_phi_mux_data_8_V_read39_rewind_phi_fu_384_p6_assign_proc : process(data_8_V_read39_rewind_reg_380, data_8_V_read39_phi_reg_602, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_data_8_V_read39_rewind_phi_fu_384_p6 <= data_8_V_read39_phi_reg_602;
        else 
            ap_phi_mux_data_8_V_read39_rewind_phi_fu_384_p6 <= data_8_V_read39_rewind_reg_380;
        end if; 
    end process;


    ap_phi_mux_data_9_V_read40_phi_phi_fu_618_p4_assign_proc : process(do_init_reg_238, ap_phi_mux_data_9_V_read40_rewind_phi_fu_398_p6, ap_phi_reg_pp0_iter1_data_9_V_read40_phi_reg_614)
    begin
        if ((do_init_reg_238 = ap_const_lv1_0)) then 
            ap_phi_mux_data_9_V_read40_phi_phi_fu_618_p4 <= ap_phi_mux_data_9_V_read40_rewind_phi_fu_398_p6;
        else 
            ap_phi_mux_data_9_V_read40_phi_phi_fu_618_p4 <= ap_phi_reg_pp0_iter1_data_9_V_read40_phi_reg_614;
        end if; 
    end process;


    ap_phi_mux_data_9_V_read40_rewind_phi_fu_398_p6_assign_proc : process(data_9_V_read40_rewind_reg_394, data_9_V_read40_phi_reg_614, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_data_9_V_read40_rewind_phi_fu_398_p6 <= data_9_V_read40_phi_reg_614;
        else 
            ap_phi_mux_data_9_V_read40_rewind_phi_fu_398_p6 <= data_9_V_read40_rewind_reg_394;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_242_p6_assign_proc : process(do_init_reg_238, icmp_ln152_reg_1217, ap_condition_243)
    begin
        if ((ap_const_boolean_1 = ap_condition_243)) then
            if ((icmp_ln152_reg_1217 = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_242_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln152_reg_1217 = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_242_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_242_p6 <= do_init_reg_238;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_242_p6 <= do_init_reg_238;
        end if; 
    end process;


    ap_phi_mux_in_index_0_i_i29_phi_fu_496_p6_assign_proc : process(in_index_0_i_i29_reg_492, icmp_ln152_reg_1217_pp0_iter1_reg, select_ln170_reg_1237, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_in_index_0_i_i29_phi_fu_496_p6 <= ap_const_lv32_0;
            elsif ((icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_in_index_0_i_i29_phi_fu_496_p6 <= select_ln170_reg_1237;
            else 
                ap_phi_mux_in_index_0_i_i29_phi_fu_496_p6 <= in_index_0_i_i29_reg_492;
            end if;
        else 
            ap_phi_mux_in_index_0_i_i29_phi_fu_496_p6 <= in_index_0_i_i29_reg_492;
        end if; 
    end process;


    ap_phi_mux_w_index30_phi_fu_258_p6_assign_proc : process(w_index30_reg_254, w_index_reg_1212, icmp_ln152_reg_1217, ap_condition_243)
    begin
        if ((ap_const_boolean_1 = ap_condition_243)) then
            if ((icmp_ln152_reg_1217 = ap_const_lv1_1)) then 
                ap_phi_mux_w_index30_phi_fu_258_p6 <= ap_const_lv6_0;
            elsif ((icmp_ln152_reg_1217 = ap_const_lv1_0)) then 
                ap_phi_mux_w_index30_phi_fu_258_p6 <= w_index_reg_1212;
            else 
                ap_phi_mux_w_index30_phi_fu_258_p6 <= w_index30_reg_254;
            end if;
        else 
            ap_phi_mux_w_index30_phi_fu_258_p6 <= w_index30_reg_254;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_data_0_V_read31_phi_reg_506 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_10_V_read41_phi_reg_626 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_11_V_read42_phi_reg_638 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_12_V_read43_phi_reg_650 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_13_V_read44_phi_reg_662 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_14_V_read45_phi_reg_674 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_15_V_read46_phi_reg_686 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_1_V_read32_phi_reg_518 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_2_V_read33_phi_reg_530 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_3_V_read34_phi_reg_542 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_4_V_read35_phi_reg_554 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_5_V_read36_phi_reg_566 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_6_V_read37_phi_reg_578 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_7_V_read38_phi_reg_590 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_8_V_read39_phi_reg_602 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_9_V_read40_phi_reg_614 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_V_0_1_reg_782 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_V_1_1_reg_797 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_V_2_1_reg_812 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_V_3_1_reg_827 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_V_4_1_reg_842 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_V_5_1_reg_857 <= "XXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(icmp_ln152_fu_884_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_fu_884_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_phi_mux_acc_V_0_1_phi_fu_786_p6, ap_return_0_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_return_0 <= ap_phi_mux_acc_V_0_1_phi_fu_786_p6;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_phi_mux_acc_V_1_1_phi_fu_801_p6, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_return_1 <= ap_phi_mux_acc_V_1_1_phi_fu_801_p6;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_phi_mux_acc_V_2_1_phi_fu_816_p6, ap_return_2_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_return_2 <= ap_phi_mux_acc_V_2_1_phi_fu_816_p6;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_phi_mux_acc_V_3_1_phi_fu_831_p6, ap_return_3_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_return_3 <= ap_phi_mux_acc_V_3_1_phi_fu_831_p6;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_phi_mux_acc_V_4_1_phi_fu_846_p6, ap_return_4_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_return_4 <= ap_phi_mux_acc_V_4_1_phi_fu_846_p6;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    ap_return_5_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln152_reg_1217_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_phi_mux_acc_V_5_1_phi_fu_861_p6, ap_return_5_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln152_reg_1217_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_return_5 <= ap_phi_mux_acc_V_5_1_phi_fu_861_p6;
        else 
            ap_return_5 <= ap_return_5_preg;
        end if; 
    end process;

    icmp_ln152_fu_884_p2 <= "1" when (ap_phi_mux_w_index30_phi_fu_258_p6 = ap_const_lv6_2F) else "0";
    icmp_ln170_fu_996_p2 <= "1" when (signed(tmp_2_fu_986_p4) > signed(ap_const_lv28_0)) else "0";
    in_index_fu_980_p2 <= std_logic_vector(unsigned(ap_phi_mux_in_index_0_i_i29_phi_fu_496_p6) + unsigned(ap_const_lv32_1));
    mul_ln1118_34_fu_1115_p0 <= mul_ln1118_34_fu_1115_p00(12 - 1 downto 0);
    mul_ln1118_34_fu_1115_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_894_p18),19));
    mul_ln1118_fu_1108_p1 <= mul_ln1118_fu_1108_p10(12 - 1 downto 0);
    mul_ln1118_fu_1108_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_894_p18),20));
    outidx_address0 <= zext_ln156_fu_872_p1(6 - 1 downto 0);

    outidx_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outidx_ce0 <= ap_const_logic_1;
        else 
            outidx_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    phi_ln1265_1_fu_1037_p9 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_index_reg_1221),3));
    select_ln170_fu_1002_p3 <= 
        ap_const_lv32_0 when (icmp_ln170_fu_996_p2(0) = '1') else 
        in_index_fu_980_p2;
        sext_ln708_fu_1034_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_s_reg_1232),16));

    tmp_2_fu_986_p4 <= in_index_fu_980_p2(31 downto 4);
    tmp_32_fu_957_p4 <= w16_V_q0(18 downto 12);
    tmp_s_fu_894_p17 <= ap_phi_mux_in_index_0_i_i29_phi_fu_496_p6(4 - 1 downto 0);
    trunc_ln162_1_fu_932_p1 <= w16_V_q0(12 - 1 downto 0);
    w16_V_address0 <= zext_ln156_fu_872_p1(6 - 1 downto 0);

    w16_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w16_V_ce0 <= ap_const_logic_1;
        else 
            w16_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    w_index_fu_878_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) + unsigned(ap_phi_mux_w_index30_phi_fu_258_p6));
    zext_ln156_fu_872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_w_index30_phi_fu_258_p6),64));
end behav;
