Info: Generated by version: 20.4 build 72
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Lily_Zhang\GBS20V1\FPGA\Cyclone10\10GX1280M_test-master\10GX1280M_test-master_bk20210609\src\serdesblock.ip --block-symbol-file --output-directory=C:\Lily_Zhang\GBS20V1\FPGA\Cyclone10\10GX1280M_test-master\10GX1280M_test-master_bk20210609\src\serdesblock --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Lily_Zhang\GBS20V1\FPGA\Cyclone10\10GX1280M_test-master\10GX1280M_test-master_bk20210609\src\serdesblock.ip --synthesis=VERILOG --output-directory=C:\Lily_Zhang\GBS20V1\FPGA\Cyclone10\10GX1280M_test-master\10GX1280M_test-master_bk20210609\src\serdesblock --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: serdesblock: "Transforming system: serdesblock"
Info: serdesblock: "Naming system components in system: serdesblock"
Info: serdesblock: "Processing generation queue"
Info: serdesblock: "Generating: serdesblock"
Info: serdesblock: "Generating: serdesblock_altera_lvds_1950_nml4nci"
Info: serdesblock: "Generating: serdesblock_altera_lvds_core20_191_qatys6a"
Info: serdesblock: Done "serdesblock" with 3 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in serdesblock. No files generated.
Info: Finished: Generate IP Core Documentation
