<stg><name>DCT_Loop_3_proc</name>


<trans_list>

<trans id="19" from="1" to="2">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="20" from="2" to="3">
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="22" from="3" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i32* %Y, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0  %p_01_rec = phi i7 [ %write_idx, %0 ], [ 0, %newFuncRoot ]

]]></node>
<StgValue><ssdm name="p_01_rec"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="64" op_0_bw="7">
<![CDATA[
.preheader:1  %p_01_rec_cast = zext i7 %p_01_rec to i64

]]></node>
<StgValue><ssdm name="p_01_rec_cast"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65, i64 65, i64 65) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %exitcond = icmp eq i7 %p_01_rec, -63

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %write_idx = add i7 %p_01_rec, 1

]]></node>
<StgValue><ssdm name="write_idx"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.exitStub, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %Ybuff_addr = getelementptr inbounds [65 x float]* %Ybuff, i64 0, i64 %p_01_rec_cast

]]></node>
<StgValue><ssdm name="Ybuff_addr"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="7">
<![CDATA[
:1  %Ybuff_load = load float* %Ybuff_addr, align 4

]]></node>
<StgValue><ssdm name="Ybuff_load"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="0">
<![CDATA[
.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="7">
<![CDATA[
:1  %Ybuff_load = load float* %Ybuff_addr, align 4

]]></node>
<StgValue><ssdm name="Ybuff_load"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32">
<![CDATA[
:2  %tempout = bitcast float %Ybuff_load to i32

]]></node>
<StgValue><ssdm name="tempout"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %Y, i32 %tempout) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="23" name="Y" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="Y"/></StgValue>
</port>
<port id="24" name="Ybuff" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Ybuff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="26" from="_ssdm_op_SpecInterface" to="stg_4" fromId="25" toId="4">
</dataflow>
<dataflow id="27" from="Y" to="stg_4" fromId="23" toId="4">
</dataflow>
<dataflow id="29" from="p_str19" to="stg_4" fromId="28" toId="4">
</dataflow>
<dataflow id="31" from="stg_30" to="stg_4" fromId="30" toId="4">
</dataflow>
<dataflow id="32" from="stg_30" to="stg_4" fromId="30" toId="4">
</dataflow>
<dataflow id="33" from="stg_30" to="stg_4" fromId="30" toId="4">
</dataflow>
<dataflow id="34" from="stg_30" to="stg_4" fromId="30" toId="4">
</dataflow>
<dataflow id="36" from="p_str8" to="stg_4" fromId="35" toId="4">
</dataflow>
<dataflow id="37" from="p_str8" to="stg_4" fromId="35" toId="4">
</dataflow>
<dataflow id="38" from="p_str8" to="stg_4" fromId="35" toId="4">
</dataflow>
<dataflow id="39" from="write_idx" to="p_01_rec" fromId="10" toId="6">
<BackEdge/>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="40" from="stg_18" to="p_01_rec" fromId="18" toId="6">
<BackEdge/>
</dataflow>
<dataflow id="42" from="stg_41" to="p_01_rec" fromId="41" toId="6">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="43" from="stg_5" to="p_01_rec" fromId="5" toId="6">
</dataflow>
<dataflow id="44" from="p_01_rec" to="p_01_rec_cast" fromId="6" toId="7">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="45" toId="8">
</dataflow>
<dataflow id="48" from="stg_47" to="empty" fromId="47" toId="8">
</dataflow>
<dataflow id="49" from="stg_47" to="empty" fromId="47" toId="8">
</dataflow>
<dataflow id="50" from="stg_47" to="empty" fromId="47" toId="8">
</dataflow>
<dataflow id="51" from="p_01_rec" to="exitcond" fromId="6" toId="9">
</dataflow>
<dataflow id="53" from="stg_52" to="exitcond" fromId="52" toId="9">
</dataflow>
<dataflow id="54" from="p_01_rec" to="write_idx" fromId="6" toId="10">
</dataflow>
<dataflow id="56" from="stg_55" to="write_idx" fromId="55" toId="10">
</dataflow>
<dataflow id="57" from="exitcond" to="stg_11" fromId="9" toId="11">
</dataflow>
<dataflow id="58" from="Ybuff" to="Ybuff_addr" fromId="24" toId="12">
</dataflow>
<dataflow id="60" from="stg_59" to="Ybuff_addr" fromId="59" toId="12">
</dataflow>
<dataflow id="61" from="p_01_rec_cast" to="Ybuff_addr" fromId="7" toId="12">
</dataflow>
<dataflow id="62" from="Ybuff_addr" to="Ybuff_load" fromId="12" toId="13">
</dataflow>
<dataflow id="63" from="Ybuff_addr" to="Ybuff_load" fromId="12" toId="15">
</dataflow>
<dataflow id="64" from="Ybuff_load" to="tempout" fromId="15" toId="16">
</dataflow>
<dataflow id="66" from="_ssdm_op_Write.ap_fifo.i32P" to="stg_17" fromId="65" toId="17">
</dataflow>
<dataflow id="67" from="Y" to="stg_17" fromId="23" toId="17">
</dataflow>
<dataflow id="68" from="tempout" to="stg_17" fromId="16" toId="17">
</dataflow>
<dataflow id="69" from="exitcond" to="stg_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
