#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Dec 13 15:46:05 2024
# Process ID: 23632
# Current directory: C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20828 C:\Users\marco\OneDrive\Documentos\GitHub\ProyectoVHDLCarRechDan\project\project_1.xpr
# Log file: C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/vivado.log
# Journal file: C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project\vivado.jou
# Running On        :PortatilMarcos
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency     :2803 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16948 MB
# Swap memory       :1073 MB
# Total Virtual     :18022 MB
# Available Virtual :6471 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 1572.992 ; gain = 498.258
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'TOP_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2338.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2365.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2365.559 ; gain = 432.395
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/synth/func/xsim/TOP_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/synth/func/xsim/TOP_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj TOP_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/synth/func/xsim/TOP_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CompSecuencia'
INFO: [VRFC 10-3107] analyzing entity 'Controlador_de_Sec'
INFO: [VRFC 10-3107] analyzing entity 'Decod_Leds_Sec'
INFO: [VRFC 10-3107] analyzing entity 'DivisorReloj'
INFO: [VRFC 10-3107] analyzing entity 'GenSecuencia'
INFO: [VRFC 10-3107] analyzing entity 'controlador_nivel'
INFO: [VRFC 10-3107] analyzing entity 'decod_display'
INFO: [VRFC 10-3107] analyzing entity 'sync'
INFO: [VRFC 10-3107] analyzing entity 'sync_0'
INFO: [VRFC 10-3107] analyzing entity 'sync_1'
INFO: [VRFC 10-3107] analyzing entity 'sync_2'
INFO: [VRFC 10-3107] analyzing entity 'sync_3'
INFO: [VRFC 10-3107] analyzing entity 'temporizador'
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/synth/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_func_synth xil_defaultlib.TOP_tb -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_tb_func_synth xil_defaultlib.TOP_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101111101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111110111111101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010110101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101111110110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000011111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001010000010100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101101010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101011010101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101001")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111101011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.CompSecuencia [compsecuencia_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001110110000110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101100111011001110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100010001000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011000000110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111110101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110100000101000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000010000...]
Compiling architecture structure of entity xil_defaultlib.Controlador_de_Sec [controlador_de_sec_default]
Compiling architecture structure of entity xil_defaultlib.Decod_Leds_Sec [decod_leds_sec_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101101010000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110110011001100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111011111...]
Compiling architecture structure of entity xil_defaultlib.DivisorReloj [divisorreloj_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111000011001100...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000101110110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111100100011001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000001100111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111000011001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00111110000011100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000111111001010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00111110001100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111111100111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111110000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010110011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001011000010111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010110000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111111111000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100011001000111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001010110011110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111111100001111...]
Compiling architecture structure of entity xil_defaultlib.GenSecuencia [gensecuencia_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01011000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000100010011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000100000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00110110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01100000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00110010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011011")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101101")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.controlador_nivel [controlador_nivel_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture structure of entity xil_defaultlib.decod_display [decod_display_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000101")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.sync [sync_default]
Compiling architecture structure of entity xil_defaultlib.sync_0 [sync_0_default]
Compiling architecture structure of entity xil_defaultlib.sync_1 [sync_1_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture structure of entity xil_defaultlib.sync_2 [sync_2_default]
Compiling architecture structure of entity xil_defaultlib.sync_3 [sync_3_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.temporizador [temporizador_default]
Compiling architecture structure of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot TOP_tb_func_synth
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2644.812 ; gain = 279.254
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_tb_func_synth -key {Post-Synthesis:sim_1:Functional:TOP_tb} -tclbatch {TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500 us
Failure: Sim terminada
Time: 98100 ns  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 98100 ns : File "C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 130
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500 us
launch_simulation: Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2684.348 ; gain = 751.184
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'TOP_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/synth/timing/xsim/TOP_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/synth/timing/xsim/TOP_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/synth/timing/xsim/TOP_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/synth/timing/xsim/TOP_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/synth/timing/xsim/TOP_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CompSecuencia
INFO: [VRFC 10-311] analyzing module Controlador_de_Sec
INFO: [VRFC 10-311] analyzing module Decod_Leds_Sec
INFO: [VRFC 10-311] analyzing module DivisorReloj
INFO: [VRFC 10-311] analyzing module GenSecuencia
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-311] analyzing module controlador_nivel
INFO: [VRFC 10-311] analyzing module decod_display
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-311] analyzing module sync_0
INFO: [VRFC 10-311] analyzing module sync_1
INFO: [VRFC 10-311] analyzing module sync_2
INFO: [VRFC 10-311] analyzing module sync_3
INFO: [VRFC 10-311] analyzing module temporizador
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TOP_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/controlador_nivel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controlador_nivel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2686.246 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot TOP_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot TOP_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "TOP_tb_time_synth.sdf", for root module "TOP_tb/uut".
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/boton_IBUF[1]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/boton_IBUF[2]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/boton_IBUF[3]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/boton_IBUF[4]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/display_OBUF[0]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/display_OBUF[1]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/display_OBUF[2]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/display_OBUF[3]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/display_OBUF[4]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/display_OBUF[5]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/display_OBUF[6]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/estado_actual[2]_i_2 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/estado_actual[2]_i_3 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i0_inferred__0/i__carry in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i0_inferred__0/i__carry__0 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i0_inferred__0/i__carry__1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[0] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[0]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[1] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[1]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[2] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[2]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[3] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[3]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[4] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[4]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[4]_i_2 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[4]_i_3 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_10 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_13 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_14 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_16 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_18 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_19 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_2 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_21 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_23 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_25 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_28 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_3 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_30 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_35 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_39 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_4 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_41 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_46 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_5 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_7 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/i_reg[5]_i_8 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[10] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[11] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[13] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[14] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[17] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[19] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[1] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[20] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[21] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[22] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[23] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[26] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[28] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[2] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[32] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[34] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[41] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[4] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[5] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[6] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_actual_reg[8] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_generada_s[1]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_CompSecuencia/sec_generada_s[1]_i_3 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/cur_state[0]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/cur_state[1]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/cur_state_reg[0] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/cur_state_reg[1] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/indice[0]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/indice[0]_i_3 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/indice[0]_i_4 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/indice[0]_i_5 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/indice_reg[0] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/indice_reg[0]_i_2 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/indice_reg[1] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/indice_reg[2] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/indice_reg[3] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/indice_reg[4] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/indice_reg[4]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/indice_reg[5] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/led_s[1]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/led_s[2]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/led_s[3]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/led_s[4]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/nxt_state[0]_C in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/nxt_state[0]_LDC in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/nxt_state[1]_LDC in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/nxt_state[1]_LDC_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/nxt_state[1]_LDC_i_2 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Controlador_de_Sec/nxt_state[1]_P in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Decod_Leds_Sec/led_s_reg[1] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Decod_Leds_Sec/led_s_reg[2] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Decod_Leds_Sec/led_s_reg[3] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_Decod_Leds_Sec/led_s_reg[4] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_DivisorReloj/contador[0]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_DivisorReloj/contador[1]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_DivisorReloj/contador[2]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_DivisorReloj/contador[3]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_DivisorReloj/contador[4]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_DivisorReloj/contador[5]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_DivisorReloj/contador[5]_i_2 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_DivisorReloj/contador_reg[0] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_DivisorReloj/contador_reg[1] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_DivisorReloj/contador_reg[2] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_DivisorReloj/contador_reg[3] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_DivisorReloj/contador_reg[4] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_DivisorReloj/contador_reg[5] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_12 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_15 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_17 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_20 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_22 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_24 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_26 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_27 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_29 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_31 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_32 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_33 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_34 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_36 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_37 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_38 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_40 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_42 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_43 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_44 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_45 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_47 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_48 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_49 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_50 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_51 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_52 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_53 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_54 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/i_reg[5]_i_55 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[10] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[11] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[13] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[14] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[17] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[19] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[1] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[20] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[21] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[22] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[23] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[26] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[28] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[2] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[32] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[34] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[41] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[4] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[5] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[6] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_GenSecuencia/sec_generada_s_reg[8] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/display_s[2]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/display_s[3]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/estado_actual[0]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/estado_actual[1]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/estado_actual[2]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/estado_actual_reg[0] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/estado_actual_reg[1] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/estado_actual_reg[2] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[10]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[11]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[13]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[14]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[17]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[19]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[1]_i_2 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[20]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[21]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[22]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[23]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[26]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[28]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[2]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[32]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[34]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[41]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[4]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[5]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[6]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_controlador_nivel/sec_generada_s[8]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_decod_display/display_s_reg[0] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_decod_display/display_s_reg[1] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_decod_display/display_s_reg[2] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_decod_display/display_s_reg[3] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_decod_display/display_s_reg[4] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_decod_display/display_s_reg[5] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_decod_display/display_s_reg[6] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_sync[1].botones_sync/SYNC_OUT_reg in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_sync[1].botones_sync/i_reg[5]_i_11 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_sync[1].botones_sync/i_reg[5]_i_6 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_sync[1].botones_sync/sreg_reg[0] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_sync[1].botones_sync/sreg_reg[1] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_sync[2].botones_sync/SYNC_OUT_reg in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_sync[2].botones_sync/sreg_reg[0] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_sync[2].botones_sync/sreg_reg[1] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_sync[3].botones_sync/SYNC_OUT_reg in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_sync[3].botones_sync/sreg_reg[0] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_sync[3].botones_sync/sreg_reg[1] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_sync[4].botones_sync/SYNC_OUT_reg in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_sync[4].botones_sync/i_reg[5]_i_9 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_sync[4].botones_sync/sreg_reg[0] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_sync[4].botones_sync/sreg_reg[1] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_sync_accion/sreg_reg[0] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_sync_accion/sreg_reg[1] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s[0]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s[0]_i_3 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[0] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[0]_i_2 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[10] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[11] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[12] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[12]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[13] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[14] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[15] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[16] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[16]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[17] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[18] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[19] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[1] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[20] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[20]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[21] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[22] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[23] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[24] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[24]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[25] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[26] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[27] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[28] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[28]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[29] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[2] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[30] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[31] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[3] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[4] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[4]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[5] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[6] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[7] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[8] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[8]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/inst_temporizador/contador_s_reg[9] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/led_OBUF[1]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/led_OBUF[2]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/led_OBUF[3]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /TOP_tb/uut/led_OBUF[4]_inst in the HDL hierarchy, annotation will be skipped.
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "TOP_tb_time_synth.sdf", for root module "TOP_tb/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.CompSecuencia
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.Controlador_de_Sec
Compiling module xil_defaultlib.Decod_Leds_Sec
Compiling module xil_defaultlib.DivisorReloj
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.GenSecuencia
Compiling module xil_defaultlib.controlador_nivel
Compiling module xil_defaultlib.decod_display
Compiling module xil_defaultlib.sync
Compiling module xil_defaultlib.sync_0
Compiling module xil_defaultlib.sync_1
Compiling module xil_defaultlib.sync_2
Compiling module xil_defaultlib.sync_3
Compiling module xil_defaultlib.temporizador
Compiling module xil_defaultlib.TOP
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot TOP_tb_time_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2686.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_tb_time_synth -key {Post-Synthesis:sim_1:Timing:TOP_tb} -tclbatch {TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500 us
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_sync_accion/SYNC_OUT_reg/TChk153_2882 at time 1595205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1595205 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 1594982 ps, Limit: -60 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_sync_accion/SYNC_OUT_reg/TChk153_2882 at time 1595205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1595205 ps, Ref Event Time Stamp: 1594982 ps, Data Event Time Stamp: 1595205 ps, Limit: 262 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /TOP_tb/uut/inst_sync_accion/SYNC_OUT_reg/TChk150_2879 at time 2595205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2595205 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 2594982 ps, Limit: -60 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /TOP_tb/uut/inst_sync_accion/SYNC_OUT_reg/TChk150_2879 at time 2595205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2595205 ps, Ref Event Time Stamp: 2594982 ps, Data Event Time Stamp: 2595205 ps, Limit: 262 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_controlador_nivel/error_prev_reg/TChk153_2882 at time 42595223 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 42595223 ps, Data Event Time Stamp: 42591643 ps, Ref Event Time Stamp: 42594982 ps, Limit: -60 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_controlador_nivel/error_prev_reg/TChk153_2882 at time 42595223 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 42595223 ps, Ref Event Time Stamp: 42594982 ps, Data Event Time Stamp: 42595223 ps, Limit: 262 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_controlador_nivel/error_prev_reg/TChk153_2882 at time 44595126 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 44595126 ps, Data Event Time Stamp: 44591546 ps, Ref Event Time Stamp: 44594982 ps, Limit: -60 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_controlador_nivel/error_prev_reg/TChk153_2882 at time 44595126 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 44595126 ps, Ref Event Time Stamp: 44594982 ps, Data Event Time Stamp: 44595126 ps, Limit: 262 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_controlador_nivel/error_prev_reg/TChk153_2882 at time 46595223 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 46595223 ps, Data Event Time Stamp: 46591643 ps, Ref Event Time Stamp: 46594982 ps, Limit: -60 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_controlador_nivel/error_prev_reg/TChk153_2882 at time 46595223 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 46595223 ps, Ref Event Time Stamp: 46594982 ps, Data Event Time Stamp: 46595223 ps, Limit: 262 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_sync_accion/SYNC_OUT_reg/TChk153_2882 at time 52595205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 52595205 ps, Data Event Time Stamp: 1595205 ps, Ref Event Time Stamp: 52594982 ps, Limit: -60 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_sync_accion/SYNC_OUT_reg/TChk153_2882 at time 52595205 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 52595205 ps, Ref Event Time Stamp: 52594982 ps, Data Event Time Stamp: 52595205 ps, Limit: 262 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /TOP_tb/uut/inst_sync_accion/SYNC_OUT_reg/TChk150_2879 at time 53595205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 53595205 ps, Data Event Time Stamp: 2595205 ps, Ref Event Time Stamp: 53594982 ps, Limit: -60 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /TOP_tb/uut/inst_sync_accion/SYNC_OUT_reg/TChk150_2879 at time 53595205 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 53595205 ps, Ref Event Time Stamp: 53594982 ps, Data Event Time Stamp: 53595205 ps, Limit: 262 ps
Failure: Sim terminada
Time: 98100 ns  Iteration: 0  Process: /TOP_tb/test  File: C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb.vhd
$finish called at time : 98100 ns : File "C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/TOP_tb.vhd" Line 130
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500 us
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 2799.922 ; gain = 115.574
set_property is_enabled true [get_files  C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/Controlador_de_Sec_tb.vhd]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 16:00:18 2024...
