<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW1NR-9C" package="QFN88P" speed="6" partNumber="GW1NR-LV9QN88PC6/I5"/>
    <FileList>
        <File path="C:/Gowin/Gowin_V1.9.12_x64/IDE/ipcore/SPIMASTER/data/spi_master_top.v" type="verilog"/>
        <File path="C:/Gowin/Gowin_V1.9.12_x64/IDE/ipcore/SPIMASTER/data/spi_master.vp" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="1"/>
        <Option type="include_path" value="C:/Gowin/Gowin_V1.9.12_x64/IDE/ipcore/SPIMASTER/data"/>
        <Option type="include_path" value="D:/Proyectos/gowin_workspace/6502_board_v2_1/src/spi_master/temp/SPI_MASTER"/>
        <Option type="output_file" value="spi_master.vg"/>
        <Option type="output_template" value="spi_master_tmp.vhd"/>
        <Option type="output_vhdl_file" value="spi_master.vhg"/>
        <Option type="ram_balance" value="1"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="vcc" value="1.2"/>
        <Option type="vccx" value="3.3"/>
        <Option type="verilog_language" value="sysv-2017"/>
    </OptionList>
</Project>
