Analysis & Synthesis report for pratica1_2
Fri May 16 12:42:58 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated
 15. Parameter Settings for User Entity Instance: hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "Display:D7"
 18. Port Connectivity Checks: "Display:D6"
 19. Port Connectivity Checks: "hierarquia_memoria:mem"
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 16 12:42:58 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; pratica1_2                                      ;
; Top-level Entity Name              ; pratica1_2                                      ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 2,140                                           ;
;     Total combinational functions  ; 2,112                                           ;
;     Dedicated logic registers      ; 110                                             ;
; Total registers                    ; 110                                             ;
; Total pins                         ; 100                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 8                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; pratica1_2         ; pratica1_2         ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------+---------+
; memoram.v                        ; yes             ; User Wizard-Generated File       ; C:/Users/talco/Desktop/LAOC2-REPO/pratica1.2_Giovanni_Thalles/memoram.v              ;         ;
; display.v                        ; yes             ; User Verilog HDL File            ; C:/Users/talco/Desktop/LAOC2-REPO/pratica1.2_Giovanni_Thalles/display.v              ;         ;
; pratica1_2.v                     ; yes             ; User Verilog HDL File            ; C:/Users/talco/Desktop/LAOC2-REPO/pratica1.2_Giovanni_Thalles/pratica1_2.v           ;         ;
; pratica1_2.mif                   ; yes             ; User Memory Initialization File  ; C:/Users/talco/Desktop/LAOC2-REPO/pratica1.2_Giovanni_Thalles/pratica1_2.mif         ;         ;
; hierarquia_memoria.v             ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/talco/Desktop/LAOC2-REPO/pratica1.2_Giovanni_Thalles/hierarquia_memoria.v   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                     ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; db/altsyncram_hbe1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/talco/Desktop/LAOC2-REPO/pratica1.2_Giovanni_Thalles/db/altsyncram_hbe1.tdf ;         ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,140 ;
;                                             ;       ;
; Total combinational functions               ; 2112  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1574  ;
;     -- 3 input functions                    ; 441   ;
;     -- <=2 input functions                  ; 97    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2068  ;
;     -- arithmetic mode                      ; 44    ;
;                                             ;       ;
; Total registers                             ; 110   ;
;     -- Dedicated logic registers            ; 110   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 100   ;
; Total memory bits                           ; 8     ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; SW[1] ;
; Maximum fan-out                             ; 232   ;
; Total fan-out                               ; 8185  ;
; Average fan-out                             ; 3.52  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |pratica1_2                                  ; 2112 (1)          ; 110 (0)      ; 8           ; 0            ; 0       ; 0         ; 100  ; 0            ; |pratica1_2                                                                                                           ; work         ;
;    |Display:D0|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pratica1_2|Display:D0                                                                                                ; work         ;
;    |Display:D1|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pratica1_2|Display:D1                                                                                                ; work         ;
;    |Display:D2|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pratica1_2|Display:D2                                                                                                ; work         ;
;    |hierarquia_memoria:mem|                  ; 2090 (2090)       ; 110 (110)    ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pratica1_2|hierarquia_memoria:mem                                                                                    ; work         ;
;       |memoram:main_memory|                  ; 0 (0)             ; 0 (0)        ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pratica1_2|hierarquia_memoria:mem|memoram:main_memory                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pratica1_2|hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_hbe1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pratica1_2|hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|ALTSYNCRAM ; M4K  ; Single Port ; 64           ; 16           ; --           ; --           ; 1024 ; pratica1_2.mif ;
+----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                        ; IP Include File                                                         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |pratica1_2|hierarquia_memoria:mem|memoram:main_memory ; C:/Users/talco/Desktop/LAOC2-REPO/pratica1.2_Giovanni_Thalles/memoram.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+----------------------------------------+----------------------------------------------------+
; Register name                          ; Reason for Removal                                 ;
+----------------------------------------+----------------------------------------------------+
; hierarquia_memoria:mem|L2_tag[7][2]    ; Merged with hierarquia_memoria:mem|L2_tag[7][4]    ;
; hierarquia_memoria:mem|L2_tag[7][1]    ; Merged with hierarquia_memoria:mem|L2_tag[7][4]    ;
; hierarquia_memoria:mem|L2_tag[7][3]    ; Merged with hierarquia_memoria:mem|L2_tag[7][4]    ;
; hierarquia_memoria:mem|L2_tag[6][3]    ; Merged with hierarquia_memoria:mem|L2_tag[6][4]    ;
; hierarquia_memoria:mem|L2_tag[6][2]    ; Merged with hierarquia_memoria:mem|L2_tag[6][4]    ;
; hierarquia_memoria:mem|L2_tag[6][1]    ; Merged with hierarquia_memoria:mem|L2_tag[6][4]    ;
; hierarquia_memoria:mem|L2_tag[5][3]    ; Merged with hierarquia_memoria:mem|L2_tag[5][4]    ;
; hierarquia_memoria:mem|L2_tag[5][2]    ; Merged with hierarquia_memoria:mem|L2_tag[5][4]    ;
; hierarquia_memoria:mem|L2_tag[5][1]    ; Merged with hierarquia_memoria:mem|L2_tag[5][4]    ;
; hierarquia_memoria:mem|L2_tag[4][2]    ; Merged with hierarquia_memoria:mem|L2_tag[4][4]    ;
; hierarquia_memoria:mem|L2_tag[4][3]    ; Merged with hierarquia_memoria:mem|L2_tag[4][4]    ;
; hierarquia_memoria:mem|L2_tag[4][1]    ; Merged with hierarquia_memoria:mem|L2_tag[4][4]    ;
; hierarquia_memoria:mem|L2_tag[3][3]    ; Merged with hierarquia_memoria:mem|L2_tag[3][4]    ;
; hierarquia_memoria:mem|L2_tag[3][2]    ; Merged with hierarquia_memoria:mem|L2_tag[3][4]    ;
; hierarquia_memoria:mem|L2_tag[3][1]    ; Merged with hierarquia_memoria:mem|L2_tag[3][4]    ;
; hierarquia_memoria:mem|L2_tag[2][1]    ; Merged with hierarquia_memoria:mem|L2_tag[2][4]    ;
; hierarquia_memoria:mem|L2_tag[2][3]    ; Merged with hierarquia_memoria:mem|L2_tag[2][4]    ;
; hierarquia_memoria:mem|L2_tag[2][2]    ; Merged with hierarquia_memoria:mem|L2_tag[2][4]    ;
; hierarquia_memoria:mem|L2_tag[1][2]    ; Merged with hierarquia_memoria:mem|L2_tag[1][4]    ;
; hierarquia_memoria:mem|L2_tag[1][3]    ; Merged with hierarquia_memoria:mem|L2_tag[1][4]    ;
; hierarquia_memoria:mem|L2_tag[1][1]    ; Merged with hierarquia_memoria:mem|L2_tag[1][4]    ;
; hierarquia_memoria:mem|L2_tag[0][3]    ; Merged with hierarquia_memoria:mem|L2_tag[0][4]    ;
; hierarquia_memoria:mem|L2_tag[0][1]    ; Merged with hierarquia_memoria:mem|L2_tag[0][4]    ;
; hierarquia_memoria:mem|L2_tag[0][2]    ; Merged with hierarquia_memoria:mem|L2_tag[0][4]    ;
; hierarquia_memoria:mem|L1_tag[0][0][1] ; Merged with hierarquia_memoria:mem|L1_tag[0][0][0] ;
; hierarquia_memoria:mem|L1_tag[0][0][2] ; Merged with hierarquia_memoria:mem|L1_tag[0][0][0] ;
; hierarquia_memoria:mem|L1_tag[0][0][3] ; Merged with hierarquia_memoria:mem|L1_tag[0][0][0] ;
; hierarquia_memoria:mem|L1_tag[0][0][4] ; Merged with hierarquia_memoria:mem|L1_tag[0][0][0] ;
; hierarquia_memoria:mem|L1_tag[1][0][1] ; Merged with hierarquia_memoria:mem|L1_tag[1][0][0] ;
; hierarquia_memoria:mem|L1_tag[1][0][2] ; Merged with hierarquia_memoria:mem|L1_tag[1][0][0] ;
; hierarquia_memoria:mem|L1_tag[1][0][3] ; Merged with hierarquia_memoria:mem|L1_tag[1][0][0] ;
; hierarquia_memoria:mem|L1_tag[1][0][4] ; Merged with hierarquia_memoria:mem|L1_tag[1][0][0] ;
; hierarquia_memoria:mem|L1_tag[0][1][4] ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L1_tag[1][1][4] ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L1_tag[0][1][3] ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L1_tag[1][1][3] ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L1_tag[0][1][2] ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L1_tag[1][1][2] ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L1_tag[0][1][1] ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L1_tag[1][1][1] ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L1_tag[0][1][0] ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L1_tag[1][1][0] ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|mem_clock       ; Stuck at VCC due to stuck port data_in             ;
; hierarquia_memoria:mem|wren            ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L2_tag[5][4]    ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L2_tag[4][4]    ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L2_tag[3][4]    ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L2_tag[2][4]    ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L2_tag[1][4]    ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L2_tag[0][4]    ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L2_tag[6][4]    ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L2_tag[7][4]    ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L1_tag[0][0][0] ; Stuck at GND due to stuck port data_in             ;
; hierarquia_memoria:mem|L1_tag[1][0][0] ; Stuck at GND due to stuck port data_in             ;
; Total Number of Removed Registers = 54 ;                                                    ;
+----------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+-------------------------------------+---------------------------+--------------------------------------------------------------------------------+
; Register name                       ; Reason for Removal        ; Registers Removed due to This Register                                         ;
+-------------------------------------+---------------------------+--------------------------------------------------------------------------------+
; hierarquia_memoria:mem|L2_tag[5][4] ; Stuck at GND              ; hierarquia_memoria:mem|L1_tag[0][0][0], hierarquia_memoria:mem|L1_tag[1][0][0] ;
;                                     ; due to stuck port data_in ;                                                                                ;
; hierarquia_memoria:mem|L2_tag[0][4] ; Stuck at GND              ; hierarquia_memoria:mem|L2_tag[6][4]                                            ;
;                                     ; due to stuck port data_in ;                                                                                ;
+-------------------------------------+---------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 110   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 50    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 77    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |pratica1_2|hierarquia_memoria:mem|mem_clock        ;
; 11:1               ; 4 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L2_data[0][1]    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L2_data[1][0]    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L2_data[2][1]    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L2_data[3][2]    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L2_data[4][2]    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L2_data[5][1]    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L2_data[6][3]    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L2_data[7][1]    ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|read_data[0]     ;
; 16:1               ; 5 bits    ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L1_tag[1][1][0]  ;
; 16:1               ; 5 bits    ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L1_tag[0][1][3]  ;
; 22:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L1_data[1][0][2] ;
; 22:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L1_data[0][0][3] ;
; 21:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L1_data[1][1][0] ;
; 21:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L1_data[0][1][0] ;
; 43:1               ; 3 bits    ; 84 LEs        ; 3 LEs                ; 81 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L2_lru[4][1]     ;
; 43:1               ; 3 bits    ; 84 LEs        ; 3 LEs                ; 81 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L2_lru[5][1]     ;
; 44:1               ; 3 bits    ; 87 LEs        ; 3 LEs                ; 84 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L2_lru[6][0]     ;
; 43:1               ; 3 bits    ; 84 LEs        ; 3 LEs                ; 81 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L2_lru[3][0]     ;
; 43:1               ; 3 bits    ; 84 LEs        ; 3 LEs                ; 81 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L2_lru[7][0]     ;
; 43:1               ; 3 bits    ; 84 LEs        ; 3 LEs                ; 81 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L2_lru[1][1]     ;
; 43:1               ; 3 bits    ; 84 LEs        ; 3 LEs                ; 81 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L2_lru[2][1]     ;
; 41:1               ; 3 bits    ; 81 LEs        ; 3 LEs                ; 78 LEs                 ; Yes        ; |pratica1_2|hierarquia_memoria:mem|L2_lru[0][2]     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pratica1_2|hierarquia_memoria:mem|Mux6             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pratica1_2|hierarquia_memoria:mem|Mux9             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pratica1_2|hierarquia_memoria:mem|valid_bits_on_l2 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pratica1_2|hierarquia_memoria:mem|valid_bits_on_l2 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |pratica1_2|hierarquia_memoria:mem|Mux10            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |pratica1_2|hierarquia_memoria:mem|Mux15            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |pratica1_2|hierarquia_memoria:mem|Mux17            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |pratica1_2|hierarquia_memoria:mem|Mux22            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                              ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; pratica1_2.mif       ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_hbe1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Name                                      ; Value                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                          ;
; Entity Instance                           ; hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                ;
;     -- WIDTH_A                            ; 16                                                                         ;
;     -- NUMWORDS_A                         ; 64                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                     ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:D7"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; result ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "result[3..1]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Display:D6"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; result ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "result[3..1]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hierarquia_memoria:mem"                                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; address            ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "address[5..1]" will be connected to GND. ;
; write_data[15..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; read_data[15..4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 16 12:42:37 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pratica1_2 -c pratica1_2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file tb_hierarquia_memoria_leitura.v
    Info (12023): Found entity 1: tb_hierarquia_memoria_leitura
Info (12021): Found 1 design units, including 1 entities, in source file tb_hierarquia_memoria_escrita.v
    Info (12023): Found entity 1: tb_hierarquia_memoria_escrita
Warning (12019): Can't analyze file -- file cache_l1_2way.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file tb.v
    Info (12023): Found entity 1: tb
Info (12021): Found 1 design units, including 1 entities, in source file memoria_pratica1.v
    Info (12023): Found entity 1: memoria_pratica1
Info (12021): Found 1 design units, including 1 entities, in source file memoram.v
    Info (12023): Found entity 1: memoram
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: Display
Info (12021): Found 1 design units, including 1 entities, in source file pratica1_2.v
    Info (12023): Found entity 1: pratica1_2
Warning (10236): Verilog HDL Implicit Net warning at memoria_pratica1.v(12): created implicit net for "clock"
Warning (10236): Verilog HDL Implicit Net warning at memoria_pratica1.v(18): created implicit net for "wren"
Warning (10236): Verilog HDL Implicit Net warning at pratica1_2.v(10): created implicit net for "clock"
Warning (10236): Verilog HDL Implicit Net warning at pratica1_2.v(12): created implicit net for "reset"
Warning (10236): Verilog HDL Implicit Net warning at pratica1_2.v(17): created implicit net for "wren"
Warning (10236): Verilog HDL Implicit Net warning at pratica1_2.v(57): created implicit net for "address_16bits"
Warning (10236): Verilog HDL Implicit Net warning at pratica1_2.v(120): created implicit net for "hit_l2"
Info (12127): Elaborating entity "pratica1_2" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at pratica1_2.v(40): inferring latch(es) for variable "reg_wren", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at pratica1_2.v(57): truncated value with size 16 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at pratica1_2.v(63): inferring latch(es) for variable "write", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at pratica1_2.v(63): inferring latch(es) for variable "read", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "HEX4" at pratica1_2.v(2) has no driver
Warning (10034): Output port "HEX5" at pratica1_2.v(2) has no driver
Warning (10034): Output port "LEDR[16..1]" at pratica1_2.v(3) has no driver
Warning (10034): Output port "LEDG[0]" at pratica1_2.v(6) has no driver
Warning (10034): Output port "LEDG[3..7]" at pratica1_2.v(6) has no driver
Info (10041): Inferred latch for "read" at pratica1_2.v(70)
Info (10041): Inferred latch for "write" at pratica1_2.v(70)
Info (10041): Inferred latch for "reg_wren[0]" at pratica1_2.v(40)
Info (10041): Inferred latch for "reg_wren[1]" at pratica1_2.v(40)
Info (10041): Inferred latch for "reg_wren[2]" at pratica1_2.v(40)
Info (10041): Inferred latch for "reg_wren[3]" at pratica1_2.v(40)
Info (10041): Inferred latch for "reg_wren[4]" at pratica1_2.v(40)
Info (10041): Inferred latch for "reg_wren[5]" at pratica1_2.v(40)
Info (10041): Inferred latch for "reg_wren[6]" at pratica1_2.v(40)
Warning (12125): Using design file hierarquia_memoria.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: hierarquia_memoria
Info (12128): Elaborating entity "hierarquia_memoria" for hierarchy "hierarquia_memoria:mem"
Warning (10036): Verilog HDL or VHDL warning at hierarquia_memoria.v(55): object "new_bit_valid" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at hierarquia_memoria.v(122): truncated value with size 6 to match size of target (5)
Warning (10027): Verilog HDL or VHDL warning at the hierarquia_memoria.v(763): index expression is not wide enough to address all of the elements in the array
Warning (10230): Verilog HDL assignment warning at hierarquia_memoria.v(741): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at hierarquia_memoria.v(746): truncated value with size 32 to match size of target (3)
Warning (10776): Verilog HDL warning at hierarquia_memoria.v(688): variable i_index in static task or function atualiza_lru_l2 may have unintended latch behavior
Warning (10230): Verilog HDL assignment warning at hierarquia_memoria.v(164): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at hierarquia_memoria.v(209): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at hierarquia_memoria.v(716): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at hierarquia_memoria.v(243): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at hierarquia_memoria.v(276): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at hierarquia_memoria.v(290): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at hierarquia_memoria.v(303): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at hierarquia_memoria.v(339): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at hierarquia_memoria.v(354): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at hierarquia_memoria.v(367): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at hierarquia_memoria.v(579): truncated value with size 6 to match size of target (5)
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "L1_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "L1_tag" into its bus
Info (12128): Elaborating entity "memoram" for hierarchy "hierarquia_memoria:mem|memoram:main_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "pratica1_2.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hbe1.tdf
    Info (12023): Found entity 1: altsyncram_hbe1
Info (12128): Elaborating entity "altsyncram_hbe1" for hierarchy "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated"
Info (12128): Elaborating entity "Display" for hierarchy "Display:D0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|q_a[15]"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
Info (17036): Removed 5 MSB VCC or GND address nodes from RAM block "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|ALTSYNCRAM"
Info (144001): Generated suppressed messages file C:/Users/talco/Desktop/LAOC2-REPO/pratica1.2_Giovanni_Thalles/pratica1_2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|ram_block1a0" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|ram_block1a1" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|ram_block1a2" has a port clk0 that is stuck at VCC
Warning (15400): WYSIWYG primitive "hierarquia_memoria:mem|memoram:main_memory|altsyncram:altsyncram_component|altsyncram_hbe1:auto_generated|ram_block1a3" has a port clk0 that is stuck at VCC
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
Info (21057): Implemented 2250 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 82 output pins
    Info (21061): Implemented 2146 logic cells
    Info (21064): Implemented 4 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 115 warnings
    Info: Peak virtual memory: 4652 megabytes
    Info: Processing ended: Fri May 16 12:42:58 2025
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/talco/Desktop/LAOC2-REPO/pratica1.2_Giovanni_Thalles/pratica1_2.map.smsg.


