# Synopsys Constraint Checker(syntax only), version mapact, Build 1346R, built Oct 10 2014
# Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

# Written on Wed Jan 25 18:02:05 2017


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
**************

Start                                      Requested     Requested     Clock        Clock              
Clock                                      Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------
main_clock|clock_out_inferred_clock        1.0 MHz       1000.000      inferred     Inferred_clkgroup_0
modulator|output_signal_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_1
pll_core|GLA_inferred_clock                1.0 MHz       1000.000      inferred     Inferred_clkgroup_2
=======================================================================================================
