Source Block: verilog-ethernet/rtl/eth_mac_10g_fifo.v@146:156@HdlIdDef
parameter KEEP_WIDTH = DATA_WIDTH/8;

localparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;
localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

Diff Content:
- 151 wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@148:158
localparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;
localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;

Clone Blocks 2:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@158:168
);

parameter KEEP_WIDTH = DATA_WIDTH/8;

localparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;
localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;

Clone Blocks 3:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@150:160

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;

Clone Blocks 4:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@160:170
parameter KEEP_WIDTH = DATA_WIDTH/8;

localparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;
localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

Clone Blocks 5:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@164:174

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;
wire                     tx_axis_tvalid_int;

Clone Blocks 6:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@162:172
localparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;
localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;

Clone Blocks 7:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@143:153
    input  wire [7:0]                 ifg_delay
);

parameter KEEP_WIDTH = DATA_WIDTH/8;

localparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;
localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;

Clone Blocks 8:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@161:171

localparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;
localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;


Clone Blocks 9:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@149:159
localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;

Clone Blocks 10:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@157:167
    input  wire                       rx_prbs31_enable
);

parameter KEEP_WIDTH = DATA_WIDTH/8;

localparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;
localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;

Clone Blocks 11:
verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@163:173
localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;

wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;
wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;

Clone Blocks 12:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@147:157

localparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;
localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;
wire                     tx_fifo_axis_tlast;
wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;


Clone Blocks 13:
verilog-ethernet/rtl/eth_mac_10g_fifo.v@144:154
);

parameter KEEP_WIDTH = DATA_WIDTH/8;

localparam TX_USER_WIDTH = (TX_PTP_TS_ENABLE && TX_PTP_TAG_ENABLE ? PTP_TAG_WIDTH : 0) + 1;
localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;

wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;
wire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;
wire                     tx_fifo_axis_tvalid;
wire                     tx_fifo_axis_tready;

