// Seed: 1231811985
module module_0 (
    input tri1 id_0,
    output wand id_1,
    output supply0 id_2,
    input tri0 id_3,
    input wire id_4,
    input wire id_5,
    output wire id_6,
    output wire id_7
);
  always @(posedge 1) begin
    wait ("");
  end
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input wire id_6,
    output uwire id_7,
    output uwire id_8,
    input tri id_9
    , id_11
);
  reg id_12;
  assign id_0 = 1;
  always @(posedge id_2 or posedge 1 | 1) begin
    id_12 <= id_5 == id_6;
  end
  wire id_13;
  module_0(
      id_2, id_7, id_8, id_5, id_2, id_9, id_7, id_7
  );
endmodule
