INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-72-generic) on Thu Apr 20 16:46:20 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/misc/matmul_float'
INFO: [HLS 200-10] Opening project '/home/patmos/github/bachelor_project_HLS/hls/misc/matmul_float/hls_matmul_float'.
INFO: [HLS 200-10] Adding design file 'matmul.cpp' to the project
INFO: [HLS 200-10] Adding design file 'matmul.h' to the project
INFO: [HLS 200-10] Adding test bench file 'matmul_test.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/patmos/github/bachelor_project_HLS/hls/misc/matmul_float/hls_matmul_float/matmul_3b'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file 'matmul.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 326.352 ; gain = 12.586 ; free physical = 10067 ; free virtual = 15459
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 326.352 ; gain = 12.586 ; free physical = 10069 ; free virtual = 15461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 326.352 ; gain = 12.586 ; free physical = 10063 ; free virtual = 15456
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 326.352 ; gain = 12.586 ; free physical = 10063 ; free virtual = 15456
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.cpp:20) in function 'matmul_hw' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Cache_Row' (matmul.cpp:27) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'Cache_Col' (matmul.cpp:32) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product' (matmul.cpp:37) in function 'matmul_hw' completely.
INFO: [XFORM 203-102] Partitioning array 'a_row' (matmul.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_copy' (matmul.cpp:14) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.0' (matmul.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.1' (matmul.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.2' (matmul.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b_copy.3' (matmul.cpp:14) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'a' (matmul.cpp:4) in dimension 1 with a block factor 3.
INFO: [XFORM 203-101] Partitioning array 'b_copy.0' (matmul.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_copy.1' (matmul.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_copy.2' (matmul.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b_copy.3' (matmul.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matmul.cpp:20:35) to (matmul.cpp:20:29) in function 'matmul_hw'... converting 25 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 454.348 ; gain = 140.582 ; free physical = 10047 ; free virtual = 15440
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (matmul.cpp:19:15) in function 'matmul_hw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 454.348 ; gain = 140.582 ; free physical = 10055 ; free virtual = 15448
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_col'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load_1', matmul.cpp:27) on array 'a_0' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 4, Depth: 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.89 seconds; current allocated memory: 58.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 58.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matmul_hw_fadd_32ns_32ns_32_5_full_dsp' to 'matmul_hw_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_hw_fmul_32ns_32ns_32_4_max_dsp' to 'matmul_hw_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_hw_mux_42_32_1' to 'matmul_hw_mux_42_dEe' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_mux_42_dEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 60.222 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 454.348 ; gain = 140.582 ; free physical = 10044 ; free virtual = 15439
INFO: [SYSC 207-301] Generating SystemC RTL for matmul_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_hw.
INFO: [HLS 200-112] Total elapsed time: 4.84 seconds; peak allocated memory: 60.222 MB.
