<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3598" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3598{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3598{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3598{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3598{left:69px;bottom:1083px;letter-spacing:0.14px;}
#t5_3598{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3598{left:237px;bottom:1039px;letter-spacing:0.13px;word-spacing:0.01px;}
#t7_3598{left:332px;bottom:1039px;letter-spacing:0.13px;word-spacing:0.01px;}
#t8_3598{left:73px;bottom:1019px;letter-spacing:-0.16px;}
#t9_3598{left:204px;bottom:1019px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#ta_3598{left:257px;bottom:1019px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tb_3598{left:419px;bottom:1019px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tc_3598{left:73px;bottom:996px;letter-spacing:-0.13px;word-spacing:0.01px;}
#td_3598{left:170px;bottom:1003px;}
#te_3598{left:70px;bottom:157px;letter-spacing:-0.14px;}
#tf_3598{left:69px;bottom:138px;letter-spacing:-0.11px;}
#tg_3598{left:204px;bottom:996px;letter-spacing:-0.14px;}
#th_3598{left:257px;bottom:996px;letter-spacing:-0.17px;}
#ti_3598{left:73px;bottom:973px;letter-spacing:-0.16px;}
#tj_3598{left:124px;bottom:980px;}
#tk_3598{left:69px;bottom:118px;letter-spacing:-0.11px;}
#tl_3598{left:204px;bottom:973px;letter-spacing:-0.14px;}
#tm_3598{left:257px;bottom:973px;letter-spacing:-0.11px;}
#tn_3598{left:419px;bottom:973px;letter-spacing:-0.12px;}
#to_3598{left:419px;bottom:952px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tp_3598{left:419px;bottom:930px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tq_3598{left:419px;bottom:909px;letter-spacing:-0.12px;}
#tr_3598{left:419px;bottom:888px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ts_3598{left:419px;bottom:871px;letter-spacing:-0.12px;}
#tt_3598{left:419px;bottom:854px;letter-spacing:-0.1px;}
#tu_3598{left:73px;bottom:831px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#tv_3598{left:204px;bottom:831px;letter-spacing:-0.15px;}
#tw_3598{left:257px;bottom:831px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_3598{left:257px;bottom:814px;letter-spacing:-0.13px;}
#ty_3598{left:419px;bottom:831px;letter-spacing:-0.12px;}
#tz_3598{left:419px;bottom:810px;letter-spacing:-0.11px;}
#t10_3598{left:204px;bottom:787px;letter-spacing:-0.15px;}
#t11_3598{left:257px;bottom:787px;letter-spacing:-0.13px;}
#t12_3598{left:419px;bottom:787px;letter-spacing:-0.12px;}
#t13_3598{left:204px;bottom:764px;letter-spacing:-0.15px;}
#t14_3598{left:257px;bottom:764px;letter-spacing:-0.12px;}
#t15_3598{left:257px;bottom:747px;letter-spacing:-0.13px;}
#t16_3598{left:419px;bottom:764px;letter-spacing:-0.12px;}
#t17_3598{left:419px;bottom:742px;letter-spacing:-0.15px;}
#t18_3598{left:419px;bottom:721px;letter-spacing:-0.14px;}
#t19_3598{left:419px;bottom:700px;letter-spacing:-0.14px;}
#t1a_3598{left:419px;bottom:678px;letter-spacing:-0.14px;}
#t1b_3598{left:419px;bottom:657px;letter-spacing:-0.15px;}
#t1c_3598{left:419px;bottom:635px;letter-spacing:-0.14px;}
#t1d_3598{left:419px;bottom:614px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1e_3598{left:419px;bottom:593px;letter-spacing:-0.15px;}
#t1f_3598{left:419px;bottom:571px;letter-spacing:-0.13px;}
#t1g_3598{left:419px;bottom:550px;letter-spacing:-0.14px;}
#t1h_3598{left:419px;bottom:529px;letter-spacing:-0.14px;}
#t1i_3598{left:419px;bottom:507px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1j_3598{left:419px;bottom:486px;letter-spacing:-0.15px;}
#t1k_3598{left:419px;bottom:464px;letter-spacing:-0.14px;}
#t1l_3598{left:419px;bottom:441px;letter-spacing:-0.14px;}
#t1m_3598{left:419px;bottom:420px;letter-spacing:-0.14px;}
#t1n_3598{left:419px;bottom:399px;letter-spacing:-0.14px;}
#t1o_3598{left:419px;bottom:377px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1p_3598{left:419px;bottom:356px;letter-spacing:-0.14px;}
#t1q_3598{left:419px;bottom:334px;letter-spacing:-0.14px;}
#t1r_3598{left:419px;bottom:313px;letter-spacing:-0.15px;}
#t1s_3598{left:419px;bottom:292px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1t_3598{left:419px;bottom:270px;letter-spacing:-0.15px;}
#t1u_3598{left:419px;bottom:249px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1v_3598{left:204px;bottom:226px;letter-spacing:-0.15px;}
#t1w_3598{left:257px;bottom:226px;letter-spacing:-0.13px;}
#t1x_3598{left:419px;bottom:226px;letter-spacing:-0.12px;}
#t1y_3598{left:73px;bottom:203px;letter-spacing:-0.11px;}
#t1z_3598{left:73px;bottom:186px;letter-spacing:-0.11px;}
#t20_3598{left:177px;bottom:193px;}
#t21_3598{left:204px;bottom:203px;letter-spacing:-0.14px;}

.s1_3598{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3598{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3598{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3598{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3598{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_3598{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3598{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3598{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3598" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3598Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3598" style="-webkit-user-select: none;"><object width="935" height="1210" data="3598/3598.svg" type="image/svg+xml" id="pdf3598" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3598" class="t s1_3598">17-16 </span><span id="t2_3598" class="t s1_3598">Vol. 3B </span>
<span id="t3_3598" class="t s2_3598">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3598" class="t s3_3598">17.6.1 </span><span id="t5_3598" class="t s3_3598">Internal Machine Check Errors </span>
<span id="t6_3598" class="t s4_3598">Table 17-20. </span><span id="t7_3598" class="t s4_3598">Machine Check Error Codes for IA32_MC4_STATUS </span>
<span id="t8_3598" class="t s5_3598">Type </span><span id="t9_3598" class="t s5_3598">Bit No. </span><span id="ta_3598" class="t s5_3598">Bit Function </span><span id="tb_3598" class="t s5_3598">Bit Description </span>
<span id="tc_3598" class="t s6_3598">MCA Error Codes </span>
<span id="td_3598" class="t s7_3598">1 </span>
<span id="te_3598" class="t s8_3598">NOTES: </span>
<span id="tf_3598" class="t s6_3598">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="tg_3598" class="t s6_3598">15:0 </span><span id="th_3598" class="t s6_3598">MCACOD </span>
<span id="ti_3598" class="t s6_3598">MCACOD </span>
<span id="tj_3598" class="t s7_3598">2 </span>
<span id="tk_3598" class="t s6_3598">2. The internal error codes may be model-specific. </span>
<span id="tl_3598" class="t s6_3598">15:0 </span><span id="tm_3598" class="t s6_3598">Internal Errors </span><span id="tn_3598" class="t s6_3598">0402H: PCU internal errors. </span>
<span id="to_3598" class="t s6_3598">0403H: PCU internal errors. </span>
<span id="tp_3598" class="t s6_3598">0406H: Intel TXT errors </span>
<span id="tq_3598" class="t s6_3598">0407H: Other UBOX internal errors. </span>
<span id="tr_3598" class="t s6_3598">An IERR caused by a core 3-strike the IA32_MC3_STATUS (MLC) is copied </span>
<span id="ts_3598" class="t s6_3598">to the IA32_MC4_STATUS. After a 3-strike, the core MCA banks will be </span>
<span id="tt_3598" class="t s6_3598">unavailable. </span>
<span id="tu_3598" class="t s6_3598">Model Specific Errors </span><span id="tv_3598" class="t s6_3598">19:16 </span><span id="tw_3598" class="t s6_3598">Reserved, except for the </span>
<span id="tx_3598" class="t s6_3598">following </span>
<span id="ty_3598" class="t s6_3598">0000b: No error. </span>
<span id="tz_3598" class="t s6_3598">00xxb: PCU internal error. </span>
<span id="t10_3598" class="t s6_3598">23:20 </span><span id="t11_3598" class="t s6_3598">Reserved </span><span id="t12_3598" class="t s6_3598">Reserved </span>
<span id="t13_3598" class="t s6_3598">31:24 </span><span id="t14_3598" class="t s6_3598">Reserved, except for the </span>
<span id="t15_3598" class="t s6_3598">following </span>
<span id="t16_3598" class="t s6_3598">00H: No Error </span>
<span id="t17_3598" class="t s6_3598">09H: MC_MESSAGE_CHANNEL_TIMEOUT </span>
<span id="t18_3598" class="t s6_3598">13H: MC_DMI_TRAINING_TIMEOUT </span>
<span id="t19_3598" class="t s6_3598">15H: MC_DMI_CPU_RESET_ACK_TIMEOUT </span>
<span id="t1a_3598" class="t s6_3598">1EH: MC_VR_ICC_MAX_LT_FUSED_ICC_MAX </span>
<span id="t1b_3598" class="t s6_3598">25H: MC_SVID_COMMAND_TIMEOUT </span>
<span id="t1c_3598" class="t s6_3598">29H: MC_VR_VOUT_MAC_LT_FUSED_SVID </span>
<span id="t1d_3598" class="t s6_3598">2BH: MC_PKGC_WATCHDOG_HANG_CBZ_DOWN </span>
<span id="t1e_3598" class="t s6_3598">2CH: MC_PKGC_WATCHDOG_HANG_CBZ_UP </span>
<span id="t1f_3598" class="t s6_3598">44H: MC_CRITICAL_VR_FAILED </span>
<span id="t1g_3598" class="t s6_3598">46H: MC_VID_RAMP_DOWN_FAILED </span>
<span id="t1h_3598" class="t s6_3598">49H: MC_SVID_WRITE_REG_VOUT_MAX_FAILED </span>
<span id="t1i_3598" class="t s6_3598">4BH: MC_BOOT_VID_TIMEOUT; timeout setting boot VID for DRAM 0. </span>
<span id="t1j_3598" class="t s6_3598">4FH: MC_SVID_COMMAND_ERROR </span>
<span id="t1k_3598" class="t s6_3598">52H: MC_FIVR_CATAS_OVERVOL_FAULT </span>
<span id="t1l_3598" class="t s6_3598">53H: MC_FIVR_CATAS_OVERCUR_FAULT </span>
<span id="t1m_3598" class="t s6_3598">57H: MC_SVID_PKGC_REQUEST_FAILED </span>
<span id="t1n_3598" class="t s6_3598">58H: MC_SVID_IMON_REQUEST_FAILED </span>
<span id="t1o_3598" class="t s6_3598">59H: MC_SVID_ALERT_REQUEST_FAILED </span>
<span id="t1p_3598" class="t s6_3598">62H: MC_INVALID_PKGS_RSP_QPI </span>
<span id="t1q_3598" class="t s6_3598">64H: MC_INVALID_PKG_STATE_CONFIG </span>
<span id="t1r_3598" class="t s6_3598">67H: MC_HA_IMC_RW_BLOCK_ACK_TIMEOUT </span>
<span id="t1s_3598" class="t s6_3598">6AH: MC_MSGCH_PMREQ_CMP_TIMEOUT </span>
<span id="t1t_3598" class="t s6_3598">72H: MC_WATCHDG_TIMEOUT_PKGS_MASTER </span>
<span id="t1u_3598" class="t s6_3598">81H: MC_RECOVERABLE_DIE_THERMAL_TOO_HOT </span>
<span id="t1v_3598" class="t s6_3598">56:32 </span><span id="t1w_3598" class="t s6_3598">Reserved </span><span id="t1x_3598" class="t s6_3598">Reserved </span>
<span id="t1y_3598" class="t s6_3598">Status Register </span>
<span id="t1z_3598" class="t s6_3598">Validity Indicators </span>
<span id="t20_3598" class="t s7_3598">1 </span>
<span id="t21_3598" class="t s6_3598">63:57 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
