// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689
// 
// 
`timescale 1 ns / 1 ps

module vram_add_add_64s_64ns_64_3_1(clk, reset, ce, din0, din1, dout);
parameter ID         = 1;              // core ID, unused in RTL
parameter NUM_STAGE  = 3;
parameter din0_WIDTH = 64;   // data bitwidth
parameter din1_WIDTH = 64;   // 
parameter dout_WIDTH = 64;   // output bitwidth

// ---- input/output ports list here ----
input   clk;
input   reset;
input   ce;
input  [din0_WIDTH - 1 : 0] din0;
input  [din1_WIDTH - 1 : 0] din1;

output [dout_WIDTH - 1 : 0] dout;
//   

// wire for the primary inputs
wire [64 - 1 : 0] ain_s0 = din0;
wire [64 - 1 : 0] bin_s0 = din1;

// This AddSub module have totally 3 stages. For each stage the adder's width are:
// [21,22,21]
//  
//   

// Stage 1 logic
wire [21 - 1 : 0]    fas_s1;
wire                 facout_s1;
// 
reg  [43 - 1 : 0]    ain_s1;
reg  [43 - 1 : 0]    bin_s1;
reg  [21 - 1 : 0]    sum_s1;
reg                  carry_s1;
// 
//  
//  
// 
vram_add_add_64s_64ns_64_3_1_comb_adder #(
    .N    ( 21 )
) u1 (
    .din0    ( ain_s0[21 - 1 : 0] ),
    .din1    ( bin_s0[21 - 1 : 0] ),
    .cin  ( 1'b0 ),
    .dout    ( fas_s1 ),
    .cout ( facout_s1 )
);

// 
always @ (posedge clk) begin
    if (ce) begin
        sum_s1   <= fas_s1;
        carry_s1 <= facout_s1;
    end
end

always @ (posedge clk) begin
    if (ce) begin
        ain_s1 <= ain_s0[64 - 1 : 21];
    end
end

always @ (posedge clk) begin
    if (ce) begin
        bin_s1 <= bin_s0[64 - 1 : 21];
    end
end
//  
//   

// Stage 2 logic
wire [22 - 1 : 0]    fas_s2;
wire                 facout_s2;
// 
reg  [21 - 1 : 0]    ain_s2;
reg  [21 - 1 : 0]    bin_s2;
reg  [43 - 1 : 0]    sum_s2;
reg                  carry_s2;
// 
// 
vram_add_add_64s_64ns_64_3_1_comb_adder #(
    .N    ( 22 )
) u2 (
    .din0    ( ain_s1[22 - 1 : 0] ),
    .din1    ( bin_s1[22 - 1 : 0] ),
    .cin  ( carry_s1 ),
    .dout    ( fas_s2 ),
    .cout ( facout_s2 )
);

// 
always @ (posedge clk) begin
    if (ce) begin
        sum_s2   <= {fas_s2, sum_s1 };
        carry_s2 <= facout_s2;
    end
end

always @ (posedge clk) begin
    if (ce) begin
        ain_s2 <= ain_s1[43 - 1 : 22];
    end
end

always @ (posedge clk) begin
    if (ce) begin
        bin_s2 <= bin_s1[43 - 1 : 22];
    end
end
//  
//   

// Stage 3 logic
wire [21 - 1 : 0]    fas_s3;
wire                 facout_s3;
// 
// 
vram_add_add_64s_64ns_64_3_1_comb_adder #(
    .N    ( 21 )
) u3 (
    .din0    ( ain_s2[21 - 1 : 0] ),
    .din1    ( bin_s2[21 - 1 : 0] ),
    .cin  ( carry_s2 ),
    .dout    ( fas_s3 ),
    .cout ( facout_s3 )
);

// 
assign dout = {fas_s3, sum_s2 };
//  
// 
endmodule

// small adder
module vram_add_add_64s_64ns_64_3_1_comb_adder 
#(parameter
    N = 32
)(
    input  [N-1 : 0]    din0,
    input  [N-1 : 0]    din1,
    input  wire         cin,
    output [N-1 : 0]    dout,
    output wire         cout
);
assign {cout, dout} = din0 + din1 + cin;
endmodule
// 
