CxlResult:D:\UVM_COURSE\vivado_adder\output_compiled_lib/unisims_ver/.cxl.verilog.unisim.unisim.nt64.rpt =
	ExecutionPlatform = nt64 ,
	SourceLibrary = unisim ,
	SourcePath = D:\Vivado\2022.2\data/verilog/src ,
	Simulator = questasim ,
	SimulatorVersion = 2021.1 ,
	CompiledLibrary = unisims_ver ,
	CompiledPath = D:\UVM_COURSE\vivado_adder\output_compiled_lib/unisims_ver ,
	Timestamp = Wed Nov 20 14:38:38 2024 ,
	Time = 1732088318 ,
	Language = verilog ,
	XilinxVersion = 2022.2 ,
	LogFile = D:\UVM_COURSE\vivado_adder\output_compiled_lib/unisims_ver/.cxl.verilog.unisim.unisims_ver.nt64.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 0 ,
