vendor_name = ModelSim
source_file = 1, D:/Code/Quartus/computer_arch/design/hadd.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/VWF/hadd.vwf
source_file = 1, D:/Code/Quartus/computer_arch/design/fadd.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/VWF/fadd.vwf
source_file = 1, D:/Code/Quartus/computer_arch/design/adder.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/VWF/adder.vwf
source_file = 1, D:/Code/Quartus/computer_arch/design/selector.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/VWF/selector.vwf
source_file = 1, D:/Code/Quartus/computer_arch/design/dec2_4.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/VWF/dec2_4.vwf
source_file = 1, D:/Code/Quartus/computer_arch/design/sel2g.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/sel4g.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/VWF/sel4g.vwf
source_file = 1, D:/Code/Quartus/computer_arch/design/dec3_8.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/VWF/dec3_8.vwf
source_file = 1, D:/Code/Quartus/computer_arch/design/shifter.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/VWF/shifter.vwf
source_file = 1, D:/Code/Quartus/computer_arch/design/reg.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/VWF/reg.vwf
source_file = 1, D:/Code/Quartus/computer_arch/design/hadd8.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/VWF/hadd8.vwf
source_file = 1, D:/Code/Quartus/computer_arch/design/cnt8.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/VWF/cnt8.vwf
source_file = 1, D:/Code/Quartus/computer_arch/design/ALU8_181.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/VWF/ALU8_181.vwf
source_file = 1, D:/Code/Quartus/computer_arch/design/sh1c.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/VWF/sh1c.vwf
source_file = 1, D:/Code/Quartus/computer_arch/design/add8.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/VWF/add8.vwf
source_file = 1, D:/Code/Quartus/computer_arch/design/addsub8.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/VWF/addsub8.vwf
source_file = 1, D:/Code/Quartus/computer_arch/design/alucomb.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/VWF/alucomb.vwf
source_file = 1, D:/Code/Quartus/computer_arch/design/regg.bdf
source_file = 1, D:/Code/Quartus/computer_arch/design/VWF/regg.vwf
source_file = 1, D:/Code/Quartus/computer_arch/design/db/arch.cbx.xml
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/aglobal130.inc
design_name = regg
instance = comp, \CLK~I , CLK, regg, 1
instance = comp, \CLK~clkctrl , CLK~clkctrl, regg, 1
instance = comp, \D[7]~I , D[7], regg, 1
instance = comp, \CLRN~I , CLRN, regg, 1
instance = comp, \CLRN~clkctrl , CLRN~clkctrl, regg, 1
instance = comp, \EN~I , EN, regg, 1
instance = comp, \inst|dffs[7] , inst|dffs[7], regg, 1
instance = comp, \D[6]~I , D[6], regg, 1
instance = comp, \inst|dffs[6]~feeder , inst|dffs[6]~feeder, regg, 1
instance = comp, \inst|dffs[6] , inst|dffs[6], regg, 1
instance = comp, \D[5]~I , D[5], regg, 1
instance = comp, \inst|dffs[5]~feeder , inst|dffs[5]~feeder, regg, 1
instance = comp, \inst|dffs[5] , inst|dffs[5], regg, 1
instance = comp, \D[4]~I , D[4], regg, 1
instance = comp, \inst|dffs[4] , inst|dffs[4], regg, 1
instance = comp, \D[3]~I , D[3], regg, 1
instance = comp, \inst|dffs[3] , inst|dffs[3], regg, 1
instance = comp, \D[2]~I , D[2], regg, 1
instance = comp, \inst|dffs[2] , inst|dffs[2], regg, 1
instance = comp, \D[1]~I , D[1], regg, 1
instance = comp, \inst|dffs[1]~feeder , inst|dffs[1]~feeder, regg, 1
instance = comp, \inst|dffs[1] , inst|dffs[1], regg, 1
instance = comp, \D[0]~I , D[0], regg, 1
instance = comp, \inst|dffs[0]~feeder , inst|dffs[0]~feeder, regg, 1
instance = comp, \inst|dffs[0] , inst|dffs[0], regg, 1
instance = comp, \Q[7]~I , Q[7], regg, 1
instance = comp, \Q[6]~I , Q[6], regg, 1
instance = comp, \Q[5]~I , Q[5], regg, 1
instance = comp, \Q[4]~I , Q[4], regg, 1
instance = comp, \Q[3]~I , Q[3], regg, 1
instance = comp, \Q[2]~I , Q[2], regg, 1
instance = comp, \Q[1]~I , Q[1], regg, 1
instance = comp, \Q[0]~I , Q[0], regg, 1
