INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/PPS/PPS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/PPS/PPS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/PPS/PPS.srcs/sources_1/new/PPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PPS_out_1hz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/PPS/PPS.srcs/sources_1/new/pps_adjust_phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pps_adjust_phase
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/PPS/PPS.srcs/sources_1/new/pps_out2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pps_out2
