#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000197f85f6550 .scope module, "clock_divider_tb" "clock_divider_tb" 2 4;
 .timescale -9 -12;
v00000197f85f6870_0 .var "clk", 0 0;
v00000197f85f6910_0 .net "clk_1Hz", 0 0, v00000197f85fc2f0_0;  1 drivers
v00000197f868a840_0 .var "rst_n", 0 0;
S_00000197f85f66e0 .scope module, "uut" "clock_divider" 2 10, 3 1 0, S_00000197f85f6550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_1Hz";
v00000197f85f6df0_0 .net "clk", 0 0, v00000197f85f6870_0;  1 drivers
v00000197f85fc2f0_0 .var "clk_1Hz", 0 0;
v00000197f85faad0_0 .var "counter", 23 0;
v00000197f85fab70_0 .net "rst_n", 0 0, v00000197f868a840_0;  1 drivers
E_00000197f85fcfb0/0 .event negedge, v00000197f85fab70_0;
E_00000197f85fcfb0/1 .event posedge, v00000197f85f6df0_0;
E_00000197f85fcfb0 .event/or E_00000197f85fcfb0/0, E_00000197f85fcfb0/1;
    .scope S_00000197f85f66e0;
T_0 ;
    %wait E_00000197f85fcfb0;
    %load/vec4 v00000197f85fab70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000197f85faad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000197f85fc2f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000197f85faad0_0;
    %cmpi/e 4999999, 0, 24;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000197f85faad0_0, 0;
    %load/vec4 v00000197f85fc2f0_0;
    %inv;
    %assign/vec4 v00000197f85fc2f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000197f85faad0_0;
    %addi 1, 0, 24;
    %assign/vec4 v00000197f85faad0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000197f85f6550;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197f85f6870_0, 0, 1;
T_1.0 ;
    %delay 50000, 0;
    %load/vec4 v00000197f85f6870_0;
    %inv;
    %store/vec4 v00000197f85f6870_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_00000197f85f6550;
T_2 ;
    %vpi_call 2 24 "$dumpfile", "clock_divider_tb.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000197f85f6550 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000197f868a840_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000197f868a840_0, 0, 1;
    %delay 2840207360, 465;
    %vpi_call 2 33 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clock_divider_tb.v";
    "./clock_divider.v";
