<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\impl\gwsynthesis\Tang20kcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\src\Tang20kcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Oct 31 21:05:13 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8501</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4279</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk27m_ibuf/I </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.396</td>
<td>87.750
<td>0.000</td>
<td>5.698</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.396</td>
<td>87.750
<td>5.698</td>
<td>0.000</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>22.792</td>
<td>43.875
<td>0.000</td>
<td>11.396</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.188</td>
<td>29.250
<td>0.000</td>
<td>17.094</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>87.750(MHz)</td>
<td>88.056(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27m!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.040</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>11.321</td>
</tr>
<tr>
<td>2</td>
<td>0.184</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>11.177</td>
</tr>
<tr>
<td>3</td>
<td>0.313</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>11.048</td>
</tr>
<tr>
<td>4</td>
<td>0.471</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.890</td>
</tr>
<tr>
<td>5</td>
<td>0.504</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_10_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.857</td>
</tr>
<tr>
<td>6</td>
<td>0.538</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.823</td>
</tr>
<tr>
<td>7</td>
<td>0.684</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.677</td>
</tr>
<tr>
<td>8</td>
<td>0.721</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.640</td>
</tr>
<tr>
<td>9</td>
<td>0.851</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.510</td>
</tr>
<tr>
<td>10</td>
<td>0.851</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.510</td>
</tr>
<tr>
<td>11</td>
<td>0.851</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.510</td>
</tr>
<tr>
<td>12</td>
<td>1.041</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.320</td>
</tr>
<tr>
<td>13</td>
<td>1.053</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.308</td>
</tr>
<tr>
<td>14</td>
<td>1.075</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.286</td>
</tr>
<tr>
<td>15</td>
<td>1.075</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.286</td>
</tr>
<tr>
<td>16</td>
<td>1.187</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.174</td>
</tr>
<tr>
<td>17</td>
<td>1.221</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.140</td>
</tr>
<tr>
<td>18</td>
<td>1.246</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.115</td>
</tr>
<tr>
<td>19</td>
<td>1.262</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.099</td>
</tr>
<tr>
<td>20</td>
<td>1.308</td>
<td>u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.053</td>
</tr>
<tr>
<td>21</td>
<td>1.358</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.003</td>
</tr>
<tr>
<td>22</td>
<td>1.395</td>
<td>u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.966</td>
</tr>
<tr>
<td>23</td>
<td>1.428</td>
<td>u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.933</td>
</tr>
<tr>
<td>24</td>
<td>1.677</td>
<td>u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.684</td>
</tr>
<tr>
<td>25</td>
<td>1.699</td>
<td>u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_g5_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.662</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.192</td>
<td>u_v9958/U_SSG/u_hvcounter/ff_v_cnt_in_frame_1_s0/Q</td>
<td>u_v9958/U_VDP_LCD/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CEA</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>2</td>
<td>0.192</td>
<td>u_v9958/U_SSG/u_hvcounter/ff_v_cnt_in_frame_1_s0/Q</td>
<td>u_v9958/U_VDP_LCD/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CEA</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>3</td>
<td>0.205</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_3_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[10]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>4</td>
<td>0.205</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_2_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[9]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>5</td>
<td>0.225</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_4_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>6</td>
<td>0.313</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>7</td>
<td>0.313</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>8</td>
<td>0.313</td>
<td>u_v9958/U_SPRITE/SPINFORAMIC_IN_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_0_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>9</td>
<td>0.324</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_5_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>10</td>
<td>0.324</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_0_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>11</td>
<td>0.325</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_5_s0/Q</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_6_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.335</td>
</tr>
<tr>
<td>12</td>
<td>0.335</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_2_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>13</td>
<td>0.335</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_1_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>14</td>
<td>0.344</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_1_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>15</td>
<td>0.344</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_0_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>16</td>
<td>0.363</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_2_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>17</td>
<td>0.363</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_1_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>18</td>
<td>0.363</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_0_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>19</td>
<td>0.363</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_6_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>20</td>
<td>0.368</td>
<td>u_debugger/ff_rom_address_13_s0/Q</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s/AD[13]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.486</td>
</tr>
<tr>
<td>21</td>
<td>0.368</td>
<td>u_debugger/ff_rom_address_13_s0/Q</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s/AD[13]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.486</td>
</tr>
<tr>
<td>22</td>
<td>0.371</td>
<td>u_debugger/ff_rom_address_12_s0/Q</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s/AD[12]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.489</td>
</tr>
<tr>
<td>23</td>
<td>0.371</td>
<td>u_debugger/ff_rom_address_12_s0/Q</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s/AD[12]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.489</td>
</tr>
<tr>
<td>24</td>
<td>0.371</td>
<td>u_debugger/ff_rom_address_7_s0/Q</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s/AD[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.489</td>
</tr>
<tr>
<td>25</td>
<td>0.417</td>
<td>u_v9958/U_SPRITE/SPLINEBUFDISPWE_s0/Q</td>
<td>u_v9958/U_SPRITE/U_EVEN_LINE_BUF/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_25_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_17_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_debugger/ff_next_state_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_sdr_address_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/VDPCMDVRAMWRACK_s2</td>
</tr>
<tr>
<td>9</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/U_VDP_TEXT12/ff_tx_char_counter_start_of_line_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/U_VDP_REGISTER/reg_r2_pt_nam_addr_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>14.747</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>15.407</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s30/I3</td>
</tr>
<tr>
<td>15.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s30/F</td>
</tr>
<tr>
<td>16.687</td>
<td>0.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s28/I2</td>
</tr>
<tr>
<td>17.236</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s28/F</td>
</tr>
<tr>
<td>17.237</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s27/I3</td>
</tr>
<tr>
<td>17.786</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s27/F</td>
</tr>
<tr>
<td>17.788</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s24/I3</td>
</tr>
<tr>
<td>18.250</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s24/F</td>
</tr>
<tr>
<td>18.250</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.005, 44.212%; route: 6.084, 53.739%; tC2Q: 0.232, 2.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>14.747</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>15.407</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s30/I3</td>
</tr>
<tr>
<td>15.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s30/F</td>
</tr>
<tr>
<td>16.568</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1516_s29/I2</td>
</tr>
<tr>
<td>17.021</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1516_s29/F</td>
</tr>
<tr>
<td>17.268</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1516_s26/I2</td>
</tr>
<tr>
<td>17.639</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1516_s26/F</td>
</tr>
<tr>
<td>17.644</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1516_s24/I3</td>
</tr>
<tr>
<td>18.106</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1516_s24/F</td>
</tr>
<tr>
<td>18.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.731, 42.330%; route: 6.214, 55.594%; tC2Q: 0.232, 2.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>14.747</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>15.407</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s30/I3</td>
</tr>
<tr>
<td>15.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s30/F</td>
</tr>
<tr>
<td>16.393</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s32/I2</td>
</tr>
<tr>
<td>16.942</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s32/F</td>
</tr>
<tr>
<td>16.943</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s35/I3</td>
</tr>
<tr>
<td>17.513</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C18[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s35/F</td>
</tr>
<tr>
<td>17.515</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s24/I3</td>
</tr>
<tr>
<td>17.977</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s24/F</td>
</tr>
<tr>
<td>17.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.026, 45.494%; route: 5.790, 52.406%; tC2Q: 0.232, 2.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>14.747</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>15.407</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s30/I3</td>
</tr>
<tr>
<td>15.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s30/F</td>
</tr>
<tr>
<td>16.506</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1524_s26/I2</td>
</tr>
<tr>
<td>17.076</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1524_s26/F</td>
</tr>
<tr>
<td>17.249</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1524_s24/I2</td>
</tr>
<tr>
<td>17.819</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1524_s24/F</td>
</tr>
<tr>
<td>17.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.585, 42.105%; route: 6.073, 55.765%; tC2Q: 0.232, 2.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>14.747</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>15.407</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s30/I3</td>
</tr>
<tr>
<td>15.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s30/F</td>
</tr>
<tr>
<td>16.393</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I2</td>
</tr>
<tr>
<td>16.910</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>17.323</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s18/I2</td>
</tr>
<tr>
<td>17.785</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s18/F</td>
</tr>
<tr>
<td>17.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_10_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.424, 40.752%; route: 6.201, 57.111%; tC2Q: 0.232, 2.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>14.747</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>15.407</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s30/I3</td>
</tr>
<tr>
<td>15.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s30/F</td>
</tr>
<tr>
<td>16.568</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C17[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s29/I2</td>
</tr>
<tr>
<td>17.117</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s29/F</td>
</tr>
<tr>
<td>17.290</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1514_s30/I3</td>
</tr>
<tr>
<td>17.752</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1514_s30/F</td>
</tr>
<tr>
<td>17.752</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.456, 41.174%; route: 6.135, 56.683%; tC2Q: 0.232, 2.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>14.747</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>15.407</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s30/I3</td>
</tr>
<tr>
<td>15.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s30/F</td>
</tr>
<tr>
<td>16.506</td>
<td>0.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1522_s26/I2</td>
</tr>
<tr>
<td>17.055</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C14[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1522_s26/F</td>
</tr>
<tr>
<td>17.057</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1522_s24/I2</td>
</tr>
<tr>
<td>17.606</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1522_s24/F</td>
</tr>
<tr>
<td>17.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.543, 42.552%; route: 5.902, 55.275%; tC2Q: 0.232, 2.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>14.747</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>15.407</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s30/I3</td>
</tr>
<tr>
<td>15.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s30/F</td>
</tr>
<tr>
<td>16.644</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1528_s26/I2</td>
</tr>
<tr>
<td>17.015</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C15[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1528_s26/F</td>
</tr>
<tr>
<td>17.019</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1528_s24/I2</td>
</tr>
<tr>
<td>17.568</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1528_s24/F</td>
</tr>
<tr>
<td>17.568</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.365, 41.027%; route: 6.043, 56.792%; tC2Q: 0.232, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s11/I2</td>
</tr>
<tr>
<td>14.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s11/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I2</td>
</tr>
<tr>
<td>15.216</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.197</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.524</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.438</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.685, 35.066%; route: 6.593, 62.727%; tC2Q: 0.232, 2.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s11/I2</td>
</tr>
<tr>
<td>14.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s11/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I2</td>
</tr>
<tr>
<td>15.216</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.197</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.524</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.438</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.685, 35.066%; route: 6.593, 62.727%; tC2Q: 0.232, 2.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s11/I2</td>
</tr>
<tr>
<td>14.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s11/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I2</td>
</tr>
<tr>
<td>15.216</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.197</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.524</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.438</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.685, 35.066%; route: 6.593, 62.727%; tC2Q: 0.232, 2.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s11/I2</td>
</tr>
<tr>
<td>14.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s11/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I2</td>
</tr>
<tr>
<td>15.216</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.197</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.524</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.249</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C15[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.685, 35.710%; route: 6.403, 62.042%; tC2Q: 0.232, 2.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>14.747</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>15.407</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s30/I3</td>
</tr>
<tr>
<td>15.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s30/F</td>
</tr>
<tr>
<td>16.687</td>
<td>0.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1526_s24/I0</td>
</tr>
<tr>
<td>17.236</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1526_s24/F</td>
</tr>
<tr>
<td>17.236</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C15[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.994, 38.751%; route: 6.081, 58.998%; tC2Q: 0.232, 2.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s11/I2</td>
</tr>
<tr>
<td>14.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s11/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I2</td>
</tr>
<tr>
<td>15.216</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.197</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.524</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.214</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.685, 35.831%; route: 6.368, 61.914%; tC2Q: 0.232, 2.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s11/I2</td>
</tr>
<tr>
<td>14.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s11/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I2</td>
</tr>
<tr>
<td>15.216</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.197</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.524</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.214</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.685, 35.831%; route: 6.368, 61.914%; tC2Q: 0.232, 2.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s11/I2</td>
</tr>
<tr>
<td>14.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s11/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I2</td>
</tr>
<tr>
<td>15.216</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.197</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.524</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.103</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.685, 36.222%; route: 6.257, 61.497%; tC2Q: 0.232, 2.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s11/I2</td>
</tr>
<tr>
<td>14.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s11/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I2</td>
</tr>
<tr>
<td>15.216</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.197</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.524</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.068</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.685, 36.347%; route: 6.222, 61.365%; tC2Q: 0.232, 2.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1947_s4/I2</td>
</tr>
<tr>
<td>14.747</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1947_s4/F</td>
</tr>
<tr>
<td>15.407</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s30/I3</td>
</tr>
<tr>
<td>15.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s30/F</td>
</tr>
<tr>
<td>16.672</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1530_s24/I0</td>
</tr>
<tr>
<td>17.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1530_s24/F</td>
</tr>
<tr>
<td>17.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.816, 37.730%; route: 6.067, 59.976%; tC2Q: 0.232, 2.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s11/I2</td>
</tr>
<tr>
<td>14.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s11/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I2</td>
</tr>
<tr>
<td>15.216</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.197</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.524</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.027</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.685, 36.494%; route: 6.181, 61.209%; tC2Q: 0.232, 2.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>7.874</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>u_v9958/U_VDP_TEXT12/n74_s2/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n74_s2/F</td>
</tr>
<tr>
<td>8.854</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>u_v9958/U_VDP_TEXT12/n74_s1/I3</td>
</tr>
<tr>
<td>9.371</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n74_s1/F</td>
</tr>
<tr>
<td>9.804</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][B]</td>
<td>u_v9958/U_VDP_TEXT12/n74_s0/I2</td>
</tr>
<tr>
<td>10.175</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n74_s0/F</td>
</tr>
<tr>
<td>10.606</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][B]</td>
<td>u_v9958/U_VDP_TEXT12/n967_s0/I2</td>
</tr>
<tr>
<td>11.161</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n967_s0/F</td>
</tr>
<tr>
<td>11.594</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>u_v9958/U_VDP_TEXT12/COLORCODET12_2_s0/I2</td>
</tr>
<tr>
<td>12.164</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/COLORCODET12_2_s0/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>u_v9958/U_VDP_TEXT12/COLORCODET12_2_s/I0</td>
</tr>
<tr>
<td>12.269</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/COLORCODET12_2_s/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_v9958/U_VDP_COLORDEC/n179_s8/I0</td>
</tr>
<tr>
<td>13.002</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n179_s8/F</td>
</tr>
<tr>
<td>13.686</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>u_v9958/U_VDP_COLORDEC/n179_s1/I3</td>
</tr>
<tr>
<td>14.256</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C39[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n179_s1/F</td>
</tr>
<tr>
<td>14.431</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[3][B]</td>
<td>u_v9958/U_VDP_COLORDEC/n178_s5/I1</td>
</tr>
<tr>
<td>14.948</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n178_s5/F</td>
</tr>
<tr>
<td>15.345</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_v9958/U_VDP_COLORDEC/n178_s2/I2</td>
</tr>
<tr>
<td>15.900</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n178_s2/F</td>
</tr>
<tr>
<td>16.432</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>u_v9958/U_VDP_COLORDEC/n180_s0/I2</td>
</tr>
<tr>
<td>16.981</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n180_s0/F</td>
</tr>
<tr>
<td>16.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COLORDEC/ff_palette_addr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.317, 52.892%; route: 4.504, 44.800%; tC2Q: 0.232, 2.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R17C37[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r0_disp_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.643</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I2</td>
</tr>
<tr>
<td>9.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s2/I0</td>
</tr>
<tr>
<td>9.731</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R26C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s2/F</td>
</tr>
<tr>
<td>10.418</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n305_s0/I2</td>
</tr>
<tr>
<td>10.871</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n305_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n706_s0/I0</td>
</tr>
<tr>
<td>12.543</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C26[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n706_s0/COUT</td>
</tr>
<tr>
<td>12.543</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C26[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n707_s0/CIN</td>
</tr>
<tr>
<td>12.578</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C26[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n707_s0/COUT</td>
</tr>
<tr>
<td>12.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/CIN</td>
</tr>
<tr>
<td>12.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C26[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>14.192</td>
<td>1.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s11/I2</td>
</tr>
<tr>
<td>14.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s11/F</td>
</tr>
<tr>
<td>14.763</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s8/I2</td>
</tr>
<tr>
<td>15.216</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s8/F</td>
</tr>
<tr>
<td>16.197</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I3</td>
</tr>
<tr>
<td>16.524</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R21C20[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>16.931</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C14[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.685, 36.842%; route: 6.086, 60.839%; tC2Q: 0.232, 2.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>7.874</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>u_v9958/U_VDP_TEXT12/n74_s2/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n74_s2/F</td>
</tr>
<tr>
<td>8.854</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>u_v9958/U_VDP_TEXT12/n74_s1/I3</td>
</tr>
<tr>
<td>9.371</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n74_s1/F</td>
</tr>
<tr>
<td>9.804</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][B]</td>
<td>u_v9958/U_VDP_TEXT12/n74_s0/I2</td>
</tr>
<tr>
<td>10.175</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n74_s0/F</td>
</tr>
<tr>
<td>10.606</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][B]</td>
<td>u_v9958/U_VDP_TEXT12/n967_s0/I2</td>
</tr>
<tr>
<td>11.161</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n967_s0/F</td>
</tr>
<tr>
<td>11.594</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>u_v9958/U_VDP_TEXT12/COLORCODET12_2_s0/I2</td>
</tr>
<tr>
<td>12.164</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/COLORCODET12_2_s0/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>u_v9958/U_VDP_TEXT12/COLORCODET12_2_s/I0</td>
</tr>
<tr>
<td>12.269</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/COLORCODET12_2_s/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_v9958/U_VDP_COLORDEC/n179_s8/I0</td>
</tr>
<tr>
<td>13.002</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n179_s8/F</td>
</tr>
<tr>
<td>13.686</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>u_v9958/U_VDP_COLORDEC/n179_s1/I3</td>
</tr>
<tr>
<td>14.256</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C39[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n179_s1/F</td>
</tr>
<tr>
<td>14.431</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[3][B]</td>
<td>u_v9958/U_VDP_COLORDEC/n178_s5/I1</td>
</tr>
<tr>
<td>14.948</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n178_s5/F</td>
</tr>
<tr>
<td>15.345</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_v9958/U_VDP_COLORDEC/n178_s2/I2</td>
</tr>
<tr>
<td>15.900</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n178_s2/F</td>
</tr>
<tr>
<td>16.432</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>u_v9958/U_VDP_COLORDEC/n179_s0/I2</td>
</tr>
<tr>
<td>16.894</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n179_s0/F</td>
</tr>
<tr>
<td>16.894</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COLORDEC/ff_palette_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.230, 52.481%; route: 4.504, 45.191%; tC2Q: 0.232, 2.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>7.874</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>u_v9958/U_VDP_TEXT12/n74_s2/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n74_s2/F</td>
</tr>
<tr>
<td>8.854</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>u_v9958/U_VDP_TEXT12/n74_s1/I3</td>
</tr>
<tr>
<td>9.371</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n74_s1/F</td>
</tr>
<tr>
<td>9.804</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][B]</td>
<td>u_v9958/U_VDP_TEXT12/n74_s0/I2</td>
</tr>
<tr>
<td>10.175</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n74_s0/F</td>
</tr>
<tr>
<td>10.606</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][B]</td>
<td>u_v9958/U_VDP_TEXT12/n967_s0/I2</td>
</tr>
<tr>
<td>11.161</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n967_s0/F</td>
</tr>
<tr>
<td>11.594</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>u_v9958/U_VDP_TEXT12/COLORCODET12_2_s0/I2</td>
</tr>
<tr>
<td>12.164</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/COLORCODET12_2_s0/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>u_v9958/U_VDP_TEXT12/COLORCODET12_2_s/I0</td>
</tr>
<tr>
<td>12.269</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/COLORCODET12_2_s/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_v9958/U_VDP_COLORDEC/n179_s8/I0</td>
</tr>
<tr>
<td>13.002</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n179_s8/F</td>
</tr>
<tr>
<td>13.686</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>u_v9958/U_VDP_COLORDEC/n179_s1/I3</td>
</tr>
<tr>
<td>14.256</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C39[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n179_s1/F</td>
</tr>
<tr>
<td>14.431</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[3][B]</td>
<td>u_v9958/U_VDP_COLORDEC/n178_s5/I1</td>
</tr>
<tr>
<td>14.948</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n178_s5/F</td>
</tr>
<tr>
<td>15.345</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_v9958/U_VDP_COLORDEC/n178_s2/I2</td>
</tr>
<tr>
<td>15.900</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n178_s2/F</td>
</tr>
<tr>
<td>16.399</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>u_v9958/U_VDP_COLORDEC/n181_s0/I2</td>
</tr>
<tr>
<td>16.861</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n181_s0/F</td>
</tr>
<tr>
<td>16.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COLORDEC/ff_palette_addr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.230, 52.655%; route: 4.471, 45.009%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>7.874</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>u_v9958/U_VDP_TEXT12/n74_s2/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n74_s2/F</td>
</tr>
<tr>
<td>8.854</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>u_v9958/U_VDP_TEXT12/n74_s1/I3</td>
</tr>
<tr>
<td>9.371</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n74_s1/F</td>
</tr>
<tr>
<td>9.804</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][B]</td>
<td>u_v9958/U_VDP_TEXT12/n74_s0/I2</td>
</tr>
<tr>
<td>10.175</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n74_s0/F</td>
</tr>
<tr>
<td>10.606</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][B]</td>
<td>u_v9958/U_VDP_TEXT12/n967_s0/I2</td>
</tr>
<tr>
<td>11.161</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n967_s0/F</td>
</tr>
<tr>
<td>11.594</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>u_v9958/U_VDP_TEXT12/COLORCODET12_2_s0/I2</td>
</tr>
<tr>
<td>12.164</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/COLORCODET12_2_s0/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>u_v9958/U_VDP_TEXT12/COLORCODET12_2_s/I0</td>
</tr>
<tr>
<td>12.269</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/COLORCODET12_2_s/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_v9958/U_VDP_COLORDEC/n179_s8/I0</td>
</tr>
<tr>
<td>13.002</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n179_s8/F</td>
</tr>
<tr>
<td>13.686</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>u_v9958/U_VDP_COLORDEC/n179_s1/I3</td>
</tr>
<tr>
<td>14.256</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C39[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n179_s1/F</td>
</tr>
<tr>
<td>14.431</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[3][B]</td>
<td>u_v9958/U_VDP_COLORDEC/n178_s5/I1</td>
</tr>
<tr>
<td>14.948</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n178_s5/F</td>
</tr>
<tr>
<td>15.345</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_v9958/U_VDP_COLORDEC/n178_s2/I2</td>
</tr>
<tr>
<td>15.900</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n178_s2/F</td>
</tr>
<tr>
<td>16.063</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[2][B]</td>
<td>u_v9958/U_VDP_COLORDEC/n178_s0/I2</td>
</tr>
<tr>
<td>16.612</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n178_s0/F</td>
</tr>
<tr>
<td>16.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COLORDEC/ff_palette_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[2][B]</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C38[2][B]</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.317, 54.905%; route: 4.135, 42.699%; tC2Q: 0.232, 2.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_g5_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R21C30[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>7.874</td>
<td>0.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][B]</td>
<td>u_v9958/U_VDP_TEXT12/n74_s2/I0</td>
</tr>
<tr>
<td>8.327</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C33[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n74_s2/F</td>
</tr>
<tr>
<td>8.854</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>u_v9958/U_VDP_TEXT12/n74_s1/I3</td>
</tr>
<tr>
<td>9.371</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n74_s1/F</td>
</tr>
<tr>
<td>9.804</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][B]</td>
<td>u_v9958/U_VDP_TEXT12/n74_s0/I2</td>
</tr>
<tr>
<td>10.175</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n74_s0/F</td>
</tr>
<tr>
<td>10.606</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[3][B]</td>
<td>u_v9958/U_VDP_TEXT12/n967_s0/I2</td>
</tr>
<tr>
<td>11.161</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/n967_s0/F</td>
</tr>
<tr>
<td>11.594</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>u_v9958/U_VDP_TEXT12/COLORCODET12_2_s0/I2</td>
</tr>
<tr>
<td>12.164</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/COLORCODET12_2_s0/F</td>
</tr>
<tr>
<td>12.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td>u_v9958/U_VDP_TEXT12/COLORCODET12_2_s/I0</td>
</tr>
<tr>
<td>12.269</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_TEXT12/COLORCODET12_2_s/O</td>
</tr>
<tr>
<td>12.447</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_v9958/U_VDP_COLORDEC/n179_s8/I0</td>
</tr>
<tr>
<td>13.002</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n179_s8/F</td>
</tr>
<tr>
<td>13.686</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>u_v9958/U_VDP_COLORDEC/n179_s1/I3</td>
</tr>
<tr>
<td>14.241</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C39[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n179_s1/F</td>
</tr>
<tr>
<td>14.663</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td>u_v9958/U_VDP_COLORDEC/n220_s5/I2</td>
</tr>
<tr>
<td>15.233</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n220_s5/F</td>
</tr>
<tr>
<td>15.234</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[3][B]</td>
<td>u_v9958/U_VDP_COLORDEC/n220_s1/I2</td>
</tr>
<tr>
<td>15.789</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C38[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n220_s1/F</td>
</tr>
<tr>
<td>16.041</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td>u_v9958/U_VDP_COLORDEC/n221_s0/I2</td>
</tr>
<tr>
<td>16.590</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COLORDEC/n221_s0/F</td>
</tr>
<tr>
<td>16.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COLORDEC/ff_palette_addr_g5_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_g5_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C36[0][B]</td>
<td>u_v9958/U_VDP_COLORDEC/ff_palette_addr_g5_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.355, 55.426%; route: 4.075, 42.173%; tC2Q: 0.232, 2.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SSG/u_hvcounter/ff_v_cnt_in_frame_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_LCD/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>u_v9958/U_SSG/u_hvcounter/ff_v_cnt_in_frame_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>67</td>
<td>R30C21[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/u_hvcounter/ff_v_cnt_in_frame_1_s0/Q</td>
</tr>
<tr>
<td>6.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_LCD/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/U_VDP_LCD/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/U_VDP_LCD/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SSG/u_hvcounter/ff_v_cnt_in_frame_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_LCD/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>u_v9958/U_SSG/u_hvcounter/ff_v_cnt_in_frame_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>67</td>
<td>R30C21[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SSG/u_hvcounter/ff_v_cnt_in_frame_1_s0/Q</td>
</tr>
<tr>
<td>6.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_LCD/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/U_VDP_LCD/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_v9958/U_VDP_LCD/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_3_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_3_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_2_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_2_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_4_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_rb_in_4_s0/Q</td>
</tr>
<tr>
<td>6.643</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C31[1][B]</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C31[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C31</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C31[1][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C31[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C31</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMIC_IN_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C31[2][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMIC_IN_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C31[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMIC_IN_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C31</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_5_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_rb_in_5_s0/Q</td>
</tr>
<tr>
<td>6.741</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 64.759%; tC2Q: 0.202, 35.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C35[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_rb_in_0_s0/Q</td>
</tr>
<tr>
<td>6.741</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 64.759%; tC2Q: 0.202, 35.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[1][B]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_5_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R34C33[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMX_IN_5_s0/Q</td>
</tr>
<tr>
<td>6.503</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_6_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C33</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_6_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C33</td>
<td>u_v9958/U_SPRITE/ISPINFORAM/ff_memory_ff_memory_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 40.013%; tC2Q: 0.201, 59.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_rb_in_2_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_rb_in_1_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_1_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_adr_0_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_g_in_2_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_g_in_1_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_g_in_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_g_in_0_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[2][B]</td>
<td>u_v9958/U_VDP_REGISTER/palette_data_rb_in_6_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C33[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/palette_data_rb_in_6_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>u_v9958/U_VDP_REGISTER/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debugger/ff_rom_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17[2][A]</td>
<td>u_debugger/ff_rom_address_13_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R42C17[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_rom_address_13_s0/Q</td>
</tr>
<tr>
<td>6.654</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">u_debugger/u_rom/ff_ram_ff_ram_0_5_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 58.463%; tC2Q: 0.202, 41.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debugger/ff_rom_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17[2][A]</td>
<td>u_debugger/ff_rom_address_13_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R42C17[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_rom_address_13_s0/Q</td>
</tr>
<tr>
<td>6.654</td>
<td>0.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">u_debugger/u_rom/ff_ram_ff_ram_0_3_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.284, 58.463%; tC2Q: 0.202, 41.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debugger/ff_rom_address_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16[2][B]</td>
<td>u_debugger/ff_rom_address_12_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R42C16[2][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_rom_address_12_s0/Q</td>
</tr>
<tr>
<td>6.657</td>
<td>0.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">u_debugger/u_rom/ff_ram_ff_ram_0_5_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.287, 58.655%; tC2Q: 0.202, 41.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debugger/ff_rom_address_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16[2][B]</td>
<td>u_debugger/ff_rom_address_12_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R42C16[2][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_rom_address_12_s0/Q</td>
</tr>
<tr>
<td>6.657</td>
<td>0.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">u_debugger/u_rom/ff_ram_ff_ram_0_3_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.287, 58.655%; tC2Q: 0.202, 41.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debugger/ff_rom_address_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16[2][A]</td>
<td>u_debugger/ff_rom_address_7_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R42C16[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_rom_address_7_s0/Q</td>
</tr>
<tr>
<td>6.657</td>
<td>0.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">u_debugger/u_rom/ff_ram_ff_ram_0_5_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.287, 58.671%; tC2Q: 0.202, 41.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPLINEBUFDISPWE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/U_EVEN_LINE_BUF/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C37[1][A]</td>
<td>u_v9958/U_SPRITE/SPLINEBUFDISPWE_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C37[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPLINEBUFDISPWE_s0/Q</td>
</tr>
<tr>
<td>6.494</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C37[1][B]</td>
<td>u_v9958/U_SPRITE/W_RAM_EVEN_WE_s0/I0</td>
</tr>
<tr>
<td>6.726</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_RAM_EVEN_WE_s0/F</td>
</tr>
<tr>
<td>6.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/U_EVEN_LINE_BUF/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1453</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_SPRITE/U_EVEN_LINE_BUF/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.309</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/U_SPRITE/U_EVEN_LINE_BUF/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debugger/ff_next_state_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_debugger/ff_next_state_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_debugger/ff_next_state_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_sdr_address_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_address_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_address_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/VDPCMDVRAMWRACK_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/VDPCMDVRAMWRACK_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/VDPCMDVRAMWRACK_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/U_VDP_TEXT12/ff_tx_char_counter_start_of_line_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/U_VDP_TEXT12/ff_tx_char_counter_start_of_line_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/U_VDP_TEXT12/ff_tx_char_counter_start_of_line_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/U_VDP_REGISTER/reg_r2_pt_nam_addr_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/U_VDP_REGISTER/reg_r2_pt_nam_addr_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/U_VDP_REGISTER/reg_r2_pt_nam_addr_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1453</td>
<td>O_sdram_clk_d</td>
<td>0.040</td>
<td>2.442</td>
</tr>
<tr>
<td>1008</td>
<td>n207_5</td>
<td>8.194</td>
<td>2.213</td>
</tr>
<tr>
<td>188</td>
<td>ENABLE</td>
<td>4.011</td>
<td>1.848</td>
</tr>
<tr>
<td>75</td>
<td>DOTSTATE[1]</td>
<td>4.384</td>
<td>3.062</td>
</tr>
<tr>
<td>67</td>
<td>V_CNT[1]</td>
<td>6.148</td>
<td>1.558</td>
</tr>
<tr>
<td>59</td>
<td>EIGHTDOTSTATE[1]</td>
<td>2.665</td>
<td>2.825</td>
</tr>
<tr>
<td>58</td>
<td>PREDOTCOUNTER_YP[0]</td>
<td>5.771</td>
<td>1.357</td>
</tr>
<tr>
<td>54</td>
<td>EIGHTDOTSTATE[0]</td>
<td>3.567</td>
<td>1.725</td>
</tr>
<tr>
<td>53</td>
<td>n1140_28</td>
<td>5.219</td>
<td>1.801</td>
</tr>
<tr>
<td>47</td>
<td>n1017_7</td>
<td>4.384</td>
<td>3.104</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C34</td>
<td>87.50%</td>
</tr>
<tr>
<td>R35C30</td>
<td>87.50%</td>
</tr>
<tr>
<td>R21C31</td>
<td>86.11%</td>
</tr>
<tr>
<td>R30C18</td>
<td>86.11%</td>
</tr>
<tr>
<td>R26C35</td>
<td>86.11%</td>
</tr>
<tr>
<td>R22C22</td>
<td>84.72%</td>
</tr>
<tr>
<td>R16C19</td>
<td>84.72%</td>
</tr>
<tr>
<td>R25C36</td>
<td>84.72%</td>
</tr>
<tr>
<td>R21C17</td>
<td>83.33%</td>
</tr>
<tr>
<td>R26C36</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
