set a(0-28551) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-48 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-30579 {}}} SUCCS {{66 0 0 0-28554 {}} {258 0 0 0-28517 {}} {256 0 0 0-30579 {}}} CYCLES {}}
set a(0-28552) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-49 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-30576 {}}} SUCCS {{66 0 0 0-28554 {}} {130 0 0 0-28517 {}} {256 0 0 0-30576 {}}} CYCLES {}}
set a(0-28553) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-50 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-28517 {}}} CYCLES {}}
set a(0-28554) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-51 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-28552 {}} {66 0 0 0-28551 {}}} SUCCS {{66 0 0 0-30570 {}} {66 0 0 0-30573 {}} {66 0 0 0-30576 {}} {66 0 0 0-30579 {}} {66 0 0 0-30582 {}}} CYCLES {}}
set a(0-28555) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-52 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-28556 {}} {130 0 0 0-28517 {}}} CYCLES {}}
set a(0-28556) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-53 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-28555 {}}} SUCCS {{131 0 0 0-28557 {}} {130 0 0 0-28517 {}} {130 0 0 0-30566 {}} {130 0 0 0-30567 {}} {146 0 0 0-30568 {}}} CYCLES {}}
set a(0-28557) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-54 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-28556 {}} {772 0 0 0-28517 {}}} SUCCS {{259 0 0 0-28517 {}}} CYCLES {}}
set a(0-28558) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-28517 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-55 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-30565 {}}} SUCCS {{259 0 0 0-28559 {}} {130 0 0 0-28518 {}} {256 0 0 0-30565 {}}} CYCLES {}}
set a(0-28559) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-28517 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-56 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-28558 {}}} SUCCS {{258 0 0 0-28518 {}}} CYCLES {}}
set a(0-28560) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(10:5)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28517 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-57 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-28518 {}}} SUCCS {{258 0 0 0-28518 {}}} CYCLES {}}
set a(0-28561) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28517 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-58 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-28518 {}}} SUCCS {{259 0 0 0-28518 {}}} CYCLES {}}
set a(0-28562) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-59 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{774 0 0 0-30557 {}}} SUCCS {{259 0 0 0-28563 {}} {256 0 0 0-30557 {}}} CYCLES {}}
set a(0-28563) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-60 LOC {0 1.0 0 1.0 0 1.0 3 1.0} PREDS {{259 0 0 0-28562 {}}} SUCCS {{128 0 0 0-28575 {}} {64 0 0 0-28519 {}}} CYCLES {}}
set a(0-28564) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-61 LOC {0 1.0 1 0.34905939999999996 1 0.34905939999999996 1 0.34905939999999996 1 0.881875} PREDS {} SUCCS {{259 0 0 0-28565 {}} {130 0 0 0-28519 {}}} CYCLES {}}
set a(0-28565) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-62 LOC {0 1.0 1 0.34905939999999996 1 0.34905939999999996 1 0.881875} PREDS {{259 0 0 0-28564 {}}} SUCCS {{259 0 0 0-28566 {}} {130 0 0 0-28519 {}}} CYCLES {}}
set a(0-28566) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-63 LOC {1 0.0 1 0.34905939999999996 1 0.34905939999999996 1 0.467184275 1 0.999999875} PREDS {{259 0 0 0-28565 {}}} SUCCS {{259 0 0 0-28567 {}} {130 0 0 0-28519 {}} {258 0 0 0-28634 {}} {258 0 0 0-28693 {}} {258 0 0 0-28818 {}} {258 0 0 0-29067 {}} {258 0 0 0-29564 {}}} CYCLES {}}
set a(0-28567) {AREA_SCORE 4.28 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,5) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-64 LOC {1 0.118125 1 0.486961 1 0.486961 1 0.5557108749999999 2 0.11821087499999999} PREDS {{259 0 0 0-28566 {}}} SUCCS {{258 0 0 0-28570 {}} {130 0 0 0-28519 {}}} CYCLES {}}
set a(0-28568) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-65 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.118211} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-28569 {}} {130 0 0 0-28519 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28569) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-66 LOC {0 1.0 1 0.0 1 0.0 2 0.118211} PREDS {{259 0 0 0-28568 {}}} SUCCS {{259 0 0 0-28570 {}} {130 0 0 0-28519 {}}} CYCLES {}}
set a(0-28570) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(6,0,6,0,6) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.55 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-67 LOC {1 0.18687499999999999 1 0.555711 1 0.555711 1 0.9999999115 2 0.5624999115} PREDS {{259 0 0 0-28569 {}} {258 0 0 0-28567 {}}} SUCCS {{259 0 0 0-28571 {}} {258 0 0 0-28573 {}} {130 0 0 0-28519 {}}} CYCLES {}}
set a(0-28571) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-68 LOC {1 0.631164 2 0.5625 2 0.5625 2 0.5625} PREDS {{259 0 0 0-28570 {}}} SUCCS {{259 0 3.000 0-28572 {}} {130 0 0 0-28519 {}}} CYCLES {}}
set a(0-28572) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-69 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-28571 {}}} SUCCS {{258 0 0 0-28519 {}}} CYCLES {}}
set a(0-28573) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-70 LOC {1 0.631164 2 0.5625 2 0.5625 2 0.5625} PREDS {{258 0 0 0-28570 {}}} SUCCS {{259 0 3.000 0-28574 {}} {130 0 0 0-28519 {}}} CYCLES {}}
set a(0-28574) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-71 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 3.000 0-28573 {}}} SUCCS {{258 0 0 0-28519 {}}} CYCLES {}}
set a(0-28575) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-72 LOC {0 1.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-28563 {}} {772 0 0 0-28519 {}}} SUCCS {{259 0 0 0-28519 {}}} CYCLES {}}
set a(0-28576) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-73 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34875} PREDS {{774 0 0 0-28623 {}}} SUCCS {{259 0 0 0-28577 {}} {130 0 0 0-28622 {}} {256 0 0 0-28623 {}}} CYCLES {}}
set a(0-28577) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(9-5) TYPE READSLICE PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-74 LOC {0 1.0 1 0.0 1 0.0 5 0.34875} PREDS {{259 0 0 0-28576 {}}} SUCCS {{258 0 0 0-28580 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28578) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-75 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34875} PREDS {} SUCCS {{259 0 0 0-28579 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28579) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#1 TYPE READSLICE PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-76 LOC {0 1.0 1 0.0 1 0.0 5 0.34875} PREDS {{259 0 0 0-28578 {}}} SUCCS {{259 0 0 0-28580 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28580) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,5,0,5) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-77 LOC {1 0.0 1 0.34875 1 0.34875 1 0.46874987500000004 5 0.46874987500000004} PREDS {{259 0 0 0-28579 {}} {258 0 0 0-28577 {}}} SUCCS {{258 0 0 0-28583 {}} {258 0 0 0-28607 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28581) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-78 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-28623 {}}} SUCCS {{259 0 0 0-28582 {}} {130 0 0 0-28622 {}} {256 0 0 0-28623 {}}} CYCLES {}}
set a(0-28582) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(4-0)#1 TYPE READSLICE PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-79 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-28581 {}}} SUCCS {{259 0 0 0-28583 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28583) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-80 LOC {1 0.12 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-28582 {}} {258 0 0 0-28580 {}}} SUCCS {{259 0 3.750 0-28584 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28584) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-81 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-28583 {}} {774 0 3.750 0-28615 {}} {774 0 3.750 0-28608 {}}} SUCCS {{258 0 0 0-28600 {}} {256 0 0 0-28608 {}} {258 0 0 0-28610 {}} {256 0 0 0-28615 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28585) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-82 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-28586 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28586) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#2 TYPE READSLICE PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-83 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-28585 {}}} SUCCS {{259 0 0 0-28587 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28587) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-84 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-28586 {}}} SUCCS {{258 0 0 0-28589 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28588) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-85 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-28589 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28589) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#26 TYPE ACCU DELAY {1.03 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-86 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-28588 {}} {258 0 0 0-28587 {}}} SUCCS {{258 0 0 0-28592 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28590) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-87 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-28623 {}}} SUCCS {{259 0 0 0-28591 {}} {130 0 0 0-28622 {}} {256 0 0 0-28623 {}}} CYCLES {}}
set a(0-28591) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(9-0)#5 TYPE READSLICE PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-88 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-28590 {}}} SUCCS {{259 0 0 0-28592 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28592) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-89 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-28591 {}} {258 0 0 0-28589 {}}} SUCCS {{259 0 3.750 0-28593 {}} {258 0 3.750 0-28615 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28593) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-90 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-28592 {}} {774 0 3.750 0-28615 {}} {774 0 3.750 0-28608 {}}} SUCCS {{259 0 0 0-28594 {}} {256 0 0 0-28608 {}} {256 0 0 0-28615 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28594) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-91 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-28593 {}} {128 0 0 0-28598 {}}} SUCCS {{258 0 0 0-28598 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28595) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-92 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28598 {}}} SUCCS {{258 0 0 0-28598 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28596) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-93 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28598 {}}} SUCCS {{258 0 0 0-28598 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28597) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-94 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28598 {}}} SUCCS {{259 0 0 0-28598 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28598) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-95 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-28597 {}} {258 0 0 0-28596 {}} {258 0 0 0-28595 {}} {258 0 0 0-28594 {}}} SUCCS {{128 0 0 0-28594 {}} {128 0 0 0-28595 {}} {128 0 0 0-28596 {}} {128 0 0 0-28597 {}} {259 0 0 0-28599 {}}} CYCLES {}}
set a(0-28599) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-96 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-28598 {}}} SUCCS {{259 0 0 0-28600 {}} {258 0 0 0-28609 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28600) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-97 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-28599 {}} {258 0 0 0-28584 {}}} SUCCS {{259 0 0 0-28601 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28601) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-98 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-28600 {}} {128 0 0 0-28603 {}}} SUCCS {{258 0 0 0-28603 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28602) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-99 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-28603 {}}} SUCCS {{259 0 0 0-28603 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28603) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-100 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-28602 {}} {258 0 0 0-28601 {}}} SUCCS {{128 0 0 0-28601 {}} {128 0 0 0-28602 {}} {259 0 0 0-28604 {}}} CYCLES {}}
set a(0-28604) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-101 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-28603 {}}} SUCCS {{258 0 3.750 0-28608 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28605) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-102 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-28623 {}}} SUCCS {{259 0 0 0-28606 {}} {130 0 0 0-28622 {}} {256 0 0 0-28623 {}}} CYCLES {}}
set a(0-28606) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(4-0) TYPE READSLICE PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-103 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-28605 {}}} SUCCS {{259 0 0 0-28607 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28607) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-104 LOC {1 0.12 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-28606 {}} {258 0 0 0-28580 {}}} SUCCS {{259 0 3.750 0-28608 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28608) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-105 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-28608 {}} {259 0 3.750 0-28607 {}} {258 0 3.750 0-28604 {}} {256 0 0 0-28593 {}} {256 0 0 0-28584 {}} {774 0 0 0-28615 {}}} SUCCS {{774 0 3.750 0-28584 {}} {774 0 3.750 0-28593 {}} {774 0 0 0-28608 {}} {258 0 0 0-28615 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28609) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-106 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-28599 {}}} SUCCS {{259 0 0 0-28610 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28610) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-107 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-28609 {}} {258 0 0 0-28584 {}}} SUCCS {{259 0 0 0-28611 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28611) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-108 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-28610 {}} {128 0 0 0-28613 {}}} SUCCS {{258 0 0 0-28613 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28612) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-109 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-28613 {}}} SUCCS {{259 0 0 0-28613 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28613) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-110 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-28612 {}} {258 0 0 0-28611 {}}} SUCCS {{128 0 0 0-28611 {}} {128 0 0 0-28612 {}} {259 0 0 0-28614 {}}} CYCLES {}}
set a(0-28614) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-111 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-28613 {}}} SUCCS {{259 0 3.750 0-28615 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28615) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-112 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-28615 {}} {259 0 3.750 0-28614 {}} {258 0 0 0-28608 {}} {256 0 0 0-28593 {}} {258 0 3.750 0-28592 {}} {256 0 0 0-28584 {}}} SUCCS {{774 0 3.750 0-28584 {}} {774 0 3.750 0-28593 {}} {774 0 0 0-28608 {}} {774 0 0 0-28615 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28616) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-113 LOC {0 1.0 1 0.6775 1 0.6775 1 0.6775 9 0.6775} PREDS {{774 0 0 0-28623 {}}} SUCCS {{259 0 0 0-28617 {}} {130 0 0 0-28622 {}} {256 0 0 0-28623 {}}} CYCLES {}}
set a(0-28617) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-114 LOC {1 0.0 1 0.6775 1 0.6775 1 0.848124875 9 0.848124875} PREDS {{259 0 0 0-28616 {}}} SUCCS {{259 0 0 0-28618 {}} {130 0 0 0-28622 {}} {258 0 0 0-28623 {}}} CYCLES {}}
set a(0-28618) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(31-10) TYPE READSLICE PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-115 LOC {1 0.170625 1 0.8481249999999999 1 0.8481249999999999 9 0.8481249999999999} PREDS {{259 0 0 0-28617 {}}} SUCCS {{259 0 0 0-28619 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28619) {AREA_SCORE 22.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(22,0,1,1,23) QUANTITY 1 NAME COMP_LOOP-1:VEC_LOOP:acc TYPE ACCU DELAY {1.22 ns} PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-116 LOC {1 0.170625 1 0.8481249999999999 1 0.8481249999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-28618 {}}} SUCCS {{259 0 0 0-28620 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28620) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(22) TYPE READSLICE PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-117 LOC {1 0.3225 1 1.0 1 1.0 9 1.0} PREDS {{259 0 0 0-28619 {}}} SUCCS {{259 0 0 0-28621 {}} {130 0 0 0-28622 {}}} CYCLES {}}
set a(0-28621) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:not TYPE NOT PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-118 LOC {1 0.3225 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28620 {}}} SUCCS {{259 0 0 0-28622 {}}} CYCLES {}}
set a(0-28622) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28519 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-119 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28621 {}} {130 0 0 0-28620 {}} {130 0 0 0-28619 {}} {130 0 0 0-28618 {}} {130 0 0 0-28617 {}} {130 0 0 0-28616 {}} {130 0 0 0-28615 {}} {130 0 0 0-28614 {}} {130 0 0 0-28612 {}} {130 0 0 0-28611 {}} {130 0 0 0-28610 {}} {130 0 0 0-28609 {}} {130 0 0 0-28608 {}} {130 0 0 0-28607 {}} {130 0 0 0-28606 {}} {130 0 0 0-28605 {}} {130 0 0 0-28604 {}} {130 0 0 0-28602 {}} {130 0 0 0-28601 {}} {130 0 0 0-28600 {}} {130 0 0 0-28599 {}} {130 0 0 0-28597 {}} {130 0 0 0-28596 {}} {130 0 0 0-28595 {}} {130 0 0 0-28594 {}} {130 0 0 0-28593 {}} {130 0 0 0-28592 {}} {130 0 0 0-28591 {}} {130 0 0 0-28590 {}} {130 0 0 0-28589 {}} {130 0 0 0-28588 {}} {130 0 0 0-28587 {}} {130 0 0 0-28586 {}} {130 0 0 0-28585 {}} {130 0 0 0-28584 {}} {130 0 0 0-28583 {}} {130 0 0 0-28582 {}} {130 0 0 0-28581 {}} {130 0 0 0-28580 {}} {130 0 0 0-28579 {}} {130 0 0 0-28578 {}} {130 0 0 0-28577 {}} {130 0 0 0-28576 {}}} SUCCS {{129 0 0 0-28623 {}}} CYCLES {}}
set a(0-28623) {AREA_SCORE {} NAME asn(VEC_LOOP:j#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28519 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-28623 {}} {129 0 0 0-28622 {}} {258 0 0 0-28617 {}} {256 0 0 0-28616 {}} {256 0 0 0-28605 {}} {256 0 0 0-28590 {}} {256 0 0 0-28581 {}} {256 0 0 0-28576 {}}} SUCCS {{774 0 0 0-28576 {}} {774 0 0 0-28581 {}} {774 0 0 0-28590 {}} {774 0 0 0-28605 {}} {774 0 0 0-28616 {}} {772 0 0 0-28623 {}}} CYCLES {}}
set a(0-28519) {CHI {0-28576 0-28577 0-28578 0-28579 0-28580 0-28581 0-28582 0-28583 0-28584 0-28585 0-28586 0-28587 0-28588 0-28589 0-28590 0-28591 0-28592 0-28593 0-28594 0-28595 0-28596 0-28597 0-28598 0-28599 0-28600 0-28601 0-28602 0-28603 0-28604 0-28605 0-28606 0-28607 0-28608 0-28609 0-28610 0-28611 0-28612 0-28613 0-28614 0-28615 0-28616 0-28617 0-28618 0-28619 0-28620 0-28621 0-28622 0-28623} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-120 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-28575 {}} {258 0 0 0-28574 {}} {130 0 0 0-28573 {}} {258 0 0 0-28572 {}} {130 0 0 0-28571 {}} {130 0 0 0-28570 {}} {130 0 0 0-28569 {}} {130 0 0 0-28568 {}} {130 0 0 0-28567 {}} {130 0 0 0-28566 {}} {130 0 0 0-28565 {}} {130 0 0 0-28564 {}} {64 0 0 0-28563 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-28575 {}} {131 0 0 0-28624 {}} {130 0 0 0-28625 {}} {130 0 0 0-28626 {}} {130 0 0 0-28627 {}} {130 0 0 0-28628 {}} {130 0 0 0-28629 {}} {130 0 0 0-28630 {}} {130 0 0 0-28631 {}} {130 0 0 0-28632 {}} {130 0 0 0-28633 {}} {64 0 0 0-28520 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28624) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-121 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{131 0 0 0-28519 {}}} SUCCS {{259 0 0 0-28625 {}} {130 0 0 0-28633 {}}} CYCLES {}}
set a(0-28625) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-122 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-28624 {}} {130 0 0 0-28519 {}}} SUCCS {{259 0 0 0-28626 {}} {130 0 0 0-28633 {}}} CYCLES {}}
set a(0-28626) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-123 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-28625 {}} {130 0 0 0-28519 {}}} SUCCS {{258 0 0 0-28630 {}} {130 0 0 0-28633 {}}} CYCLES {}}
set a(0-28627) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-124 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{130 0 0 0-28519 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-28628 {}} {130 0 0 0-28633 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28628) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#4 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-125 LOC {3 1.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{259 0 0 0-28627 {}} {130 0 0 0-28519 {}}} SUCCS {{259 0 0 0-28629 {}} {130 0 0 0-28633 {}}} CYCLES {}}
set a(0-28629) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-126 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-28628 {}} {130 0 0 0-28519 {}}} SUCCS {{259 0 0 0-28630 {}} {130 0 0 0-28633 {}}} CYCLES {}}
set a(0-28630) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-127 LOC {4 0.0 4 0.8687499999999999 4 0.8687499999999999 4 0.9999998749999999 4 0.9999998749999999} PREDS {{259 0 0 0-28629 {}} {258 0 0 0-28626 {}} {130 0 0 0-28519 {}}} SUCCS {{259 0 0 0-28631 {}} {130 0 0 0-28633 {}}} CYCLES {}}
set a(0-28631) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-128 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-28630 {}} {130 0 0 0-28519 {}}} SUCCS {{259 0 0 0-28632 {}} {130 0 0 0-28633 {}}} CYCLES {}}
set a(0-28632) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-129 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-28631 {}} {130 0 0 0-28519 {}}} SUCCS {{259 0 0 0-28633 {}}} CYCLES {}}
set a(0-28633) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-130 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-28632 {}} {130 0 0 0-28631 {}} {130 0 0 0-28630 {}} {130 0 0 0-28629 {}} {130 0 0 0-28628 {}} {130 0 0 0-28627 {}} {130 0 0 0-28626 {}} {130 0 0 0-28625 {}} {130 0 0 0-28624 {}} {130 0 0 0-28519 {}}} SUCCS {{128 0 0 0-28641 {}} {64 0 0 0-28520 {}}} CYCLES {}}
set a(0-28634) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-131 LOC {1 0.118125 1 0.4671844 1 0.4671844 1 0.535934275 3 0.098434275} PREDS {{258 0 0 0-28566 {}}} SUCCS {{258 0 0 0-28638 {}} {130 0 0 0-28520 {}} {258 0 0 0-28763 {}} {258 0 0 0-28888 {}} {258 0 0 0-29012 {}} {258 0 0 0-29137 {}} {258 0 0 0-29261 {}} {258 0 0 0-29385 {}} {258 0 0 0-29509 {}} {258 0 0 0-29634 {}} {258 0 0 0-29758 {}} {258 0 0 0-29882 {}} {258 0 0 0-30006 {}} {258 0 0 0-30130 {}} {258 0 0 0-30254 {}} {258 0 0 0-30378 {}} {258 0 0 0-30501 {}}} CYCLES {}}
set a(0-28635) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-132 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-28636 {}} {130 0 0 0-28520 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28636) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#5 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-133 LOC {0 1.0 1 0.0 1 0.0 3 0.09843439999999999} PREDS {{259 0 0 0-28635 {}}} SUCCS {{259 0 0 0-28637 {}} {130 0 0 0-28520 {}}} CYCLES {}}
set a(0-28637) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-134 LOC {0 1.0 1 0.5359343999999999 1 0.5359343999999999 3 0.09843439999999999} PREDS {{259 0 0 0-28636 {}}} SUCCS {{259 0 0 0-28638 {}} {130 0 0 0-28520 {}}} CYCLES {}}
set a(0-28638) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-135 LOC {1 0.18687499999999999 1 0.5359343999999999 1 0.5359343999999999 1 0.9999998774999999 3 0.5624998775} PREDS {{259 0 0 0-28637 {}} {258 0 0 0-28634 {}}} SUCCS {{259 0 3.000 0-28639 {}} {258 0 3.000 0-28640 {}} {130 0 0 0-28520 {}}} CYCLES {}}
set a(0-28639) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-136 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 3.000 0-28638 {}}} SUCCS {{258 0 0 0-28520 {}}} CYCLES {}}
set a(0-28640) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-137 LOC {2 1.0 2 0.95 2 1.0 3 0.2999998749999999 4 0.2999998749999999} PREDS {{258 0 3.000 0-28638 {}}} SUCCS {{258 0 0 0-28520 {}}} CYCLES {}}
set a(0-28641) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#2(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-138 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-28633 {}} {772 0 0 0-28520 {}}} SUCCS {{259 0 0 0-28520 {}}} CYCLES {}}
set a(0-28642) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-139 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-28682 {}}} SUCCS {{259 0 0 0-28643 {}} {130 0 0 0-28681 {}} {256 0 0 0-28682 {}}} CYCLES {}}
set a(0-28643) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(9-0) TYPE READSLICE PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-140 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-28642 {}}} SUCCS {{258 0 0 0-28647 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28644) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-141 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-28645 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28645) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#6 TYPE READSLICE PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-142 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-28644 {}}} SUCCS {{259 0 0 0-28646 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28646) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-143 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-28645 {}}} SUCCS {{259 0 0 0-28647 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28647) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-144 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-28646 {}} {258 0 0 0-28643 {}}} SUCCS {{259 0 3.750 0-28648 {}} {258 0 3.750 0-28669 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28648) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-145 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-28647 {}} {774 0 3.750 0-28676 {}} {774 0 3.750 0-28669 {}}} SUCCS {{258 0 0 0-28664 {}} {256 0 0 0-28669 {}} {258 0 0 0-28671 {}} {256 0 0 0-28676 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28649) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-146 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-28650 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28650) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#7 TYPE READSLICE PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-147 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-28649 {}}} SUCCS {{259 0 0 0-28651 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28651) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-148 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-28650 {}}} SUCCS {{258 0 0 0-28653 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28652) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-149 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-28653 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28653) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#27 TYPE ACCU DELAY {1.03 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-150 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-28652 {}} {258 0 0 0-28651 {}}} SUCCS {{258 0 0 0-28656 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28654) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-151 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-28682 {}}} SUCCS {{259 0 0 0-28655 {}} {130 0 0 0-28681 {}} {256 0 0 0-28682 {}}} CYCLES {}}
set a(0-28655) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(9-0)#1 TYPE READSLICE PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-152 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-28654 {}}} SUCCS {{259 0 0 0-28656 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28656) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-153 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-28655 {}} {258 0 0 0-28653 {}}} SUCCS {{259 0 3.750 0-28657 {}} {258 0 3.750 0-28676 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28657) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-154 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-28656 {}} {774 0 3.750 0-28676 {}} {774 0 3.750 0-28669 {}}} SUCCS {{259 0 0 0-28658 {}} {256 0 0 0-28669 {}} {256 0 0 0-28676 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28658) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-155 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-28657 {}} {128 0 0 0-28662 {}}} SUCCS {{258 0 0 0-28662 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28659) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-156 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28662 {}}} SUCCS {{258 0 0 0-28662 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28660) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-157 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28662 {}}} SUCCS {{258 0 0 0-28662 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28661) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-158 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28662 {}}} SUCCS {{259 0 0 0-28662 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28662) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-159 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-28661 {}} {258 0 0 0-28660 {}} {258 0 0 0-28659 {}} {258 0 0 0-28658 {}}} SUCCS {{128 0 0 0-28658 {}} {128 0 0 0-28659 {}} {128 0 0 0-28660 {}} {128 0 0 0-28661 {}} {259 0 0 0-28663 {}}} CYCLES {}}
set a(0-28663) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-160 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-28662 {}}} SUCCS {{259 0 0 0-28664 {}} {258 0 0 0-28670 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28664) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-161 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-28663 {}} {258 0 0 0-28648 {}}} SUCCS {{259 0 0 0-28665 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28665) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-162 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-28664 {}} {128 0 0 0-28667 {}}} SUCCS {{258 0 0 0-28667 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28666) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-163 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-28667 {}}} SUCCS {{259 0 0 0-28667 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28667) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-164 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-28666 {}} {258 0 0 0-28665 {}}} SUCCS {{128 0 0 0-28665 {}} {128 0 0 0-28666 {}} {259 0 0 0-28668 {}}} CYCLES {}}
set a(0-28668) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-165 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-28667 {}}} SUCCS {{259 0 3.750 0-28669 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28669) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-166 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-28669 {}} {259 0 3.750 0-28668 {}} {256 0 0 0-28657 {}} {256 0 0 0-28648 {}} {258 0 3.750 0-28647 {}} {774 0 0 0-28676 {}}} SUCCS {{774 0 3.750 0-28648 {}} {774 0 3.750 0-28657 {}} {774 0 0 0-28669 {}} {258 0 0 0-28676 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28670) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-167 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-28663 {}}} SUCCS {{259 0 0 0-28671 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28671) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-168 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-28670 {}} {258 0 0 0-28648 {}}} SUCCS {{259 0 0 0-28672 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28672) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-169 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-28671 {}} {128 0 0 0-28674 {}}} SUCCS {{258 0 0 0-28674 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28673) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-170 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-28674 {}}} SUCCS {{259 0 0 0-28674 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28674) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-171 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-28673 {}} {258 0 0 0-28672 {}}} SUCCS {{128 0 0 0-28672 {}} {128 0 0 0-28673 {}} {259 0 0 0-28675 {}}} CYCLES {}}
set a(0-28675) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-172 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-28674 {}}} SUCCS {{259 0 3.750 0-28676 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28676) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-173 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-28676 {}} {259 0 3.750 0-28675 {}} {258 0 0 0-28669 {}} {256 0 0 0-28657 {}} {258 0 3.750 0-28656 {}} {256 0 0 0-28648 {}}} SUCCS {{774 0 3.750 0-28648 {}} {774 0 3.750 0-28657 {}} {774 0 0 0-28669 {}} {774 0 0 0-28676 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28677) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-174 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-28682 {}}} SUCCS {{259 0 0 0-28678 {}} {130 0 0 0-28681 {}} {256 0 0 0-28682 {}}} CYCLES {}}
set a(0-28678) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(9-0)#2 TYPE READSLICE PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-175 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-28677 {}}} SUCCS {{259 0 0 0-28679 {}} {130 0 0 0-28681 {}}} CYCLES {}}
set a(0-28679) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-176 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-28678 {}}} SUCCS {{259 0 0 0-28680 {}} {130 0 0 0-28681 {}} {258 0 0 0-28682 {}}} CYCLES {}}
set a(0-28680) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(10) TYPE READSLICE PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-177 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28679 {}}} SUCCS {{259 0 0 0-28681 {}}} CYCLES {}}
set a(0-28681) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28520 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-178 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28680 {}} {130 0 0 0-28679 {}} {130 0 0 0-28678 {}} {130 0 0 0-28677 {}} {130 0 0 0-28676 {}} {130 0 0 0-28675 {}} {130 0 0 0-28673 {}} {130 0 0 0-28672 {}} {130 0 0 0-28671 {}} {130 0 0 0-28670 {}} {130 0 0 0-28669 {}} {130 0 0 0-28668 {}} {130 0 0 0-28666 {}} {130 0 0 0-28665 {}} {130 0 0 0-28664 {}} {130 0 0 0-28663 {}} {130 0 0 0-28661 {}} {130 0 0 0-28660 {}} {130 0 0 0-28659 {}} {130 0 0 0-28658 {}} {130 0 0 0-28657 {}} {130 0 0 0-28656 {}} {130 0 0 0-28655 {}} {130 0 0 0-28654 {}} {130 0 0 0-28653 {}} {130 0 0 0-28652 {}} {130 0 0 0-28651 {}} {130 0 0 0-28650 {}} {130 0 0 0-28649 {}} {130 0 0 0-28648 {}} {130 0 0 0-28647 {}} {130 0 0 0-28646 {}} {130 0 0 0-28645 {}} {130 0 0 0-28644 {}} {130 0 0 0-28643 {}} {130 0 0 0-28642 {}}} SUCCS {{129 0 0 0-28682 {}}} CYCLES {}}
set a(0-28682) {AREA_SCORE {} NAME asn(VEC_LOOP:j#2(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28520 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-28682 {}} {129 0 0 0-28681 {}} {258 0 0 0-28679 {}} {256 0 0 0-28677 {}} {256 0 0 0-28654 {}} {256 0 0 0-28642 {}}} SUCCS {{774 0 0 0-28642 {}} {774 0 0 0-28654 {}} {774 0 0 0-28677 {}} {772 0 0 0-28682 {}}} CYCLES {}}
set a(0-28520) {CHI {0-28642 0-28643 0-28644 0-28645 0-28646 0-28647 0-28648 0-28649 0-28650 0-28651 0-28652 0-28653 0-28654 0-28655 0-28656 0-28657 0-28658 0-28659 0-28660 0-28661 0-28662 0-28663 0-28664 0-28665 0-28666 0-28667 0-28668 0-28669 0-28670 0-28671 0-28672 0-28673 0-28674 0-28675 0-28676 0-28677 0-28678 0-28679 0-28680 0-28681 0-28682} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-179 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-28641 {}} {258 0 0 0-28640 {}} {258 0 0 0-28639 {}} {130 0 0 0-28638 {}} {130 0 0 0-28637 {}} {130 0 0 0-28636 {}} {130 0 0 0-28635 {}} {130 0 0 0-28634 {}} {64 0 0 0-28633 {}} {64 0 0 0-28519 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-28641 {}} {131 0 0 0-28683 {}} {130 0 0 0-28684 {}} {130 0 0 0-28685 {}} {130 0 0 0-28686 {}} {130 0 0 0-28687 {}} {130 0 0 0-28688 {}} {130 0 0 0-28689 {}} {130 0 0 0-28690 {}} {130 0 0 0-28691 {}} {130 0 0 0-28692 {}} {64 0 0 0-28521 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28683) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-180 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{131 0 0 0-28520 {}}} SUCCS {{259 0 0 0-28684 {}} {130 0 0 0-28692 {}}} CYCLES {}}
set a(0-28684) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-181 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-28683 {}} {130 0 0 0-28520 {}}} SUCCS {{259 0 0 0-28685 {}} {130 0 0 0-28692 {}}} CYCLES {}}
set a(0-28685) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-182 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-28684 {}} {130 0 0 0-28520 {}}} SUCCS {{258 0 0 0-28689 {}} {130 0 0 0-28692 {}}} CYCLES {}}
set a(0-28686) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-183 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8687499999999999} PREDS {{130 0 0 0-28520 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-28687 {}} {130 0 0 0-28692 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28687) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#8 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-184 LOC {4 1.0 5 0.0 5 0.0 5 0.8687499999999999} PREDS {{259 0 0 0-28686 {}} {130 0 0 0-28520 {}}} SUCCS {{259 0 0 0-28688 {}} {130 0 0 0-28692 {}}} CYCLES {}}
set a(0-28688) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-185 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-28687 {}} {130 0 0 0-28520 {}}} SUCCS {{259 0 0 0-28689 {}} {130 0 0 0-28692 {}}} CYCLES {}}
set a(0-28689) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-186 LOC {5 0.0 5 0.8687499999999999 5 0.8687499999999999 5 0.9999998749999999 5 0.9999998749999999} PREDS {{259 0 0 0-28688 {}} {258 0 0 0-28685 {}} {130 0 0 0-28520 {}}} SUCCS {{259 0 0 0-28690 {}} {130 0 0 0-28692 {}}} CYCLES {}}
set a(0-28690) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-187 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-28689 {}} {130 0 0 0-28520 {}}} SUCCS {{259 0 0 0-28691 {}} {130 0 0 0-28692 {}}} CYCLES {}}
set a(0-28691) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-188 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-28690 {}} {130 0 0 0-28520 {}}} SUCCS {{259 0 0 0-28692 {}}} CYCLES {}}
set a(0-28692) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-189 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-28691 {}} {130 0 0 0-28690 {}} {130 0 0 0-28689 {}} {130 0 0 0-28688 {}} {130 0 0 0-28687 {}} {130 0 0 0-28686 {}} {130 0 0 0-28685 {}} {130 0 0 0-28684 {}} {130 0 0 0-28683 {}} {130 0 0 0-28520 {}}} SUCCS {{128 0 0 0-28702 {}} {64 0 0 0-28521 {}}} CYCLES {}}
set a(0-28693) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-190 LOC {1 0.118125 2 0.4671844 2 0.4671844 2 0.535934275 4 0.098434275} PREDS {{258 0 0 0-28566 {}}} SUCCS {{258 0 0 0-28697 {}} {130 0 0 0-28521 {}} {258 0 0 0-28946 {}} {258 0 0 0-29195 {}} {258 0 0 0-29443 {}} {258 0 0 0-29692 {}} {258 0 0 0-29940 {}} {258 0 0 0-30188 {}} {258 0 0 0-30436 {}}} CYCLES {}}
set a(0-28694) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-191 LOC {0 1.0 2 0.0 2 0.0 2 0.0 4 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-28695 {}} {130 0 0 0-28521 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28695) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#9 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-192 LOC {0 1.0 2 0.0 2 0.0 4 0.09843439999999999} PREDS {{259 0 0 0-28694 {}}} SUCCS {{259 0 0 0-28696 {}} {130 0 0 0-28521 {}}} CYCLES {}}
set a(0-28696) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-193 LOC {0 1.0 2 0.5359343999999999 2 0.5359343999999999 4 0.09843439999999999} PREDS {{259 0 0 0-28695 {}}} SUCCS {{259 0 0 0-28697 {}} {130 0 0 0-28521 {}}} CYCLES {}}
set a(0-28697) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-194 LOC {1 0.18687499999999999 2 0.5359343999999999 2 0.5359343999999999 2 0.9999998774999999 4 0.5624998775} PREDS {{259 0 0 0-28696 {}} {258 0 0 0-28693 {}}} SUCCS {{259 0 0 0-28698 {}} {258 0 0 0-28700 {}} {130 0 0 0-28521 {}}} CYCLES {}}
set a(0-28698) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#63 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-195 LOC {1 0.6509406 3 0.5625 3 0.5625 4 0.5625} PREDS {{259 0 0 0-28697 {}}} SUCCS {{259 0 3.000 0-28699 {}} {130 0 0 0-28521 {}}} CYCLES {}}
set a(0-28699) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-196 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 3.000 0-28698 {}}} SUCCS {{258 0 0 0-28521 {}}} CYCLES {}}
set a(0-28700) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-197 LOC {1 0.6509406 3 0.5625 3 0.5625 4 0.5625} PREDS {{258 0 0 0-28697 {}}} SUCCS {{259 0 3.000 0-28701 {}} {130 0 0 0-28521 {}}} CYCLES {}}
set a(0-28701) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-198 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 3.000 0-28700 {}}} SUCCS {{258 0 0 0-28521 {}}} CYCLES {}}
set a(0-28702) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#3(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-199 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-28692 {}} {772 0 0 0-28521 {}}} SUCCS {{259 0 0 0-28521 {}}} CYCLES {}}
set a(0-28703) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-200 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {{774 0 0 0-28749 {}}} SUCCS {{259 0 0 0-28704 {}} {130 0 0 0-28748 {}} {256 0 0 0-28749 {}}} CYCLES {}}
set a(0-28704) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(9-1) TYPE READSLICE PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-201 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-28703 {}}} SUCCS {{258 0 0 0-28708 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28705) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-202 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {} SUCCS {{259 0 0 0-28706 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28706) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#10 TYPE READSLICE PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-203 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-28705 {}}} SUCCS {{259 0 0 0-28707 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28707) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-204 LOC {0 1.0 1 0.34125 1 0.34125 5 0.34125} PREDS {{259 0 0 0-28706 {}}} SUCCS {{259 0 0 0-28708 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28708) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.02 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-205 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-28707 {}} {258 0 0 0-28704 {}}} SUCCS {{258 0 0 0-28711 {}} {258 0 0 0-28735 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28709) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-206 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-28749 {}}} SUCCS {{259 0 0 0-28710 {}} {130 0 0 0-28748 {}} {256 0 0 0-28749 {}}} CYCLES {}}
set a(0-28710) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(0)#1 TYPE READSLICE PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-207 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-28709 {}}} SUCCS {{259 0 0 0-28711 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28711) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-208 LOC {1 0.1275 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-28710 {}} {258 0 0 0-28708 {}}} SUCCS {{259 0 3.750 0-28712 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28712) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-209 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-28711 {}} {774 0 3.750 0-28743 {}} {774 0 3.750 0-28736 {}}} SUCCS {{258 0 0 0-28728 {}} {256 0 0 0-28736 {}} {258 0 0 0-28738 {}} {256 0 0 0-28743 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28713) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-210 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-28714 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28714) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#11 TYPE READSLICE PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-211 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-28713 {}}} SUCCS {{259 0 0 0-28715 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28715) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-212 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-28714 {}}} SUCCS {{258 0 0 0-28717 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28716) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-213 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-28717 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28717) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#28 TYPE ACCU DELAY {1.03 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-214 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-28716 {}} {258 0 0 0-28715 {}}} SUCCS {{258 0 0 0-28720 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28718) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-215 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-28749 {}}} SUCCS {{259 0 0 0-28719 {}} {130 0 0 0-28748 {}} {256 0 0 0-28749 {}}} CYCLES {}}
set a(0-28719) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(9-0) TYPE READSLICE PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-216 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-28718 {}}} SUCCS {{259 0 0 0-28720 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28720) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-217 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-28719 {}} {258 0 0 0-28717 {}}} SUCCS {{259 0 3.750 0-28721 {}} {258 0 3.750 0-28743 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28721) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-218 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-28720 {}} {774 0 3.750 0-28743 {}} {774 0 3.750 0-28736 {}}} SUCCS {{259 0 0 0-28722 {}} {256 0 0 0-28736 {}} {256 0 0 0-28743 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28722) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-219 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-28721 {}} {128 0 0 0-28726 {}}} SUCCS {{258 0 0 0-28726 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28723) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-220 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28726 {}}} SUCCS {{258 0 0 0-28726 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28724) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-221 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28726 {}}} SUCCS {{258 0 0 0-28726 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28725) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-222 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28726 {}}} SUCCS {{259 0 0 0-28726 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28726) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-223 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-28725 {}} {258 0 0 0-28724 {}} {258 0 0 0-28723 {}} {258 0 0 0-28722 {}}} SUCCS {{128 0 0 0-28722 {}} {128 0 0 0-28723 {}} {128 0 0 0-28724 {}} {128 0 0 0-28725 {}} {259 0 0 0-28727 {}}} CYCLES {}}
set a(0-28727) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-224 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-28726 {}}} SUCCS {{259 0 0 0-28728 {}} {258 0 0 0-28737 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28728) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-225 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-28727 {}} {258 0 0 0-28712 {}}} SUCCS {{259 0 0 0-28729 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28729) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-226 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-28728 {}} {128 0 0 0-28731 {}}} SUCCS {{258 0 0 0-28731 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28730) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-227 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-28731 {}}} SUCCS {{259 0 0 0-28731 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28731) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-228 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-28730 {}} {258 0 0 0-28729 {}}} SUCCS {{128 0 0 0-28729 {}} {128 0 0 0-28730 {}} {259 0 0 0-28732 {}}} CYCLES {}}
set a(0-28732) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-229 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-28731 {}}} SUCCS {{258 0 3.750 0-28736 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28733) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-230 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-28749 {}}} SUCCS {{259 0 0 0-28734 {}} {130 0 0 0-28748 {}} {256 0 0 0-28749 {}}} CYCLES {}}
set a(0-28734) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(0) TYPE READSLICE PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-231 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-28733 {}}} SUCCS {{259 0 0 0-28735 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28735) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-232 LOC {1 0.1275 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-28734 {}} {258 0 0 0-28708 {}}} SUCCS {{259 0 3.750 0-28736 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28736) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-233 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-28736 {}} {259 0 3.750 0-28735 {}} {258 0 3.750 0-28732 {}} {256 0 0 0-28721 {}} {256 0 0 0-28712 {}} {774 0 0 0-28743 {}}} SUCCS {{774 0 3.750 0-28712 {}} {774 0 3.750 0-28721 {}} {774 0 0 0-28736 {}} {258 0 0 0-28743 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28737) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-234 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-28727 {}}} SUCCS {{259 0 0 0-28738 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28738) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-235 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-28737 {}} {258 0 0 0-28712 {}}} SUCCS {{259 0 0 0-28739 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28739) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-236 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-28738 {}} {128 0 0 0-28741 {}}} SUCCS {{258 0 0 0-28741 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28740) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-237 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-28741 {}}} SUCCS {{259 0 0 0-28741 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28741) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-238 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-28740 {}} {258 0 0 0-28739 {}}} SUCCS {{128 0 0 0-28739 {}} {128 0 0 0-28740 {}} {259 0 0 0-28742 {}}} CYCLES {}}
set a(0-28742) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-239 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-28741 {}}} SUCCS {{259 0 3.750 0-28743 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28743) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-240 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-28743 {}} {259 0 3.750 0-28742 {}} {258 0 0 0-28736 {}} {256 0 0 0-28721 {}} {258 0 3.750 0-28720 {}} {256 0 0 0-28712 {}}} SUCCS {{774 0 3.750 0-28712 {}} {774 0 3.750 0-28721 {}} {774 0 0 0-28736 {}} {774 0 0 0-28743 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28744) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-241 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-28749 {}}} SUCCS {{259 0 0 0-28745 {}} {130 0 0 0-28748 {}} {256 0 0 0-28749 {}}} CYCLES {}}
set a(0-28745) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(9-0)#1 TYPE READSLICE PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-242 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-28744 {}}} SUCCS {{259 0 0 0-28746 {}} {130 0 0 0-28748 {}}} CYCLES {}}
set a(0-28746) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-243 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-28745 {}}} SUCCS {{259 0 0 0-28747 {}} {130 0 0 0-28748 {}} {258 0 0 0-28749 {}}} CYCLES {}}
set a(0-28747) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(10) TYPE READSLICE PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-244 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28746 {}}} SUCCS {{259 0 0 0-28748 {}}} CYCLES {}}
set a(0-28748) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28521 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-245 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28747 {}} {130 0 0 0-28746 {}} {130 0 0 0-28745 {}} {130 0 0 0-28744 {}} {130 0 0 0-28743 {}} {130 0 0 0-28742 {}} {130 0 0 0-28740 {}} {130 0 0 0-28739 {}} {130 0 0 0-28738 {}} {130 0 0 0-28737 {}} {130 0 0 0-28736 {}} {130 0 0 0-28735 {}} {130 0 0 0-28734 {}} {130 0 0 0-28733 {}} {130 0 0 0-28732 {}} {130 0 0 0-28730 {}} {130 0 0 0-28729 {}} {130 0 0 0-28728 {}} {130 0 0 0-28727 {}} {130 0 0 0-28725 {}} {130 0 0 0-28724 {}} {130 0 0 0-28723 {}} {130 0 0 0-28722 {}} {130 0 0 0-28721 {}} {130 0 0 0-28720 {}} {130 0 0 0-28719 {}} {130 0 0 0-28718 {}} {130 0 0 0-28717 {}} {130 0 0 0-28716 {}} {130 0 0 0-28715 {}} {130 0 0 0-28714 {}} {130 0 0 0-28713 {}} {130 0 0 0-28712 {}} {130 0 0 0-28711 {}} {130 0 0 0-28710 {}} {130 0 0 0-28709 {}} {130 0 0 0-28708 {}} {130 0 0 0-28707 {}} {130 0 0 0-28706 {}} {130 0 0 0-28705 {}} {130 0 0 0-28704 {}} {130 0 0 0-28703 {}}} SUCCS {{129 0 0 0-28749 {}}} CYCLES {}}
set a(0-28749) {AREA_SCORE {} NAME asn(VEC_LOOP:j#3(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28521 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-28749 {}} {129 0 0 0-28748 {}} {258 0 0 0-28746 {}} {256 0 0 0-28744 {}} {256 0 0 0-28733 {}} {256 0 0 0-28718 {}} {256 0 0 0-28709 {}} {256 0 0 0-28703 {}}} SUCCS {{774 0 0 0-28703 {}} {774 0 0 0-28709 {}} {774 0 0 0-28718 {}} {774 0 0 0-28733 {}} {774 0 0 0-28744 {}} {772 0 0 0-28749 {}}} CYCLES {}}
set a(0-28521) {CHI {0-28703 0-28704 0-28705 0-28706 0-28707 0-28708 0-28709 0-28710 0-28711 0-28712 0-28713 0-28714 0-28715 0-28716 0-28717 0-28718 0-28719 0-28720 0-28721 0-28722 0-28723 0-28724 0-28725 0-28726 0-28727 0-28728 0-28729 0-28730 0-28731 0-28732 0-28733 0-28734 0-28735 0-28736 0-28737 0-28738 0-28739 0-28740 0-28741 0-28742 0-28743 0-28744 0-28745 0-28746 0-28747 0-28748 0-28749} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-246 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-28702 {}} {258 0 0 0-28701 {}} {130 0 0 0-28700 {}} {258 0 0 0-28699 {}} {130 0 0 0-28698 {}} {130 0 0 0-28697 {}} {130 0 0 0-28696 {}} {130 0 0 0-28695 {}} {130 0 0 0-28694 {}} {130 0 0 0-28693 {}} {64 0 0 0-28692 {}} {64 0 0 0-28520 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-28702 {}} {131 0 0 0-28750 {}} {130 0 0 0-28751 {}} {130 0 0 0-28752 {}} {130 0 0 0-28753 {}} {130 0 0 0-28754 {}} {130 0 0 0-28755 {}} {130 0 0 0-28756 {}} {130 0 0 0-28757 {}} {130 0 0 0-28758 {}} {130 0 0 0-28759 {}} {64 0 0 0-28522 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28750) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-247 LOC {5 1.0 6 0.8724999999999999 6 0.8724999999999999 6 0.8724999999999999} PREDS {{131 0 0 0-28521 {}}} SUCCS {{259 0 0 0-28751 {}} {130 0 0 0-28759 {}}} CYCLES {}}
set a(0-28751) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-248 LOC {5 1.0 6 0.8724999999999999 6 0.8724999999999999 6 0.8724999999999999} PREDS {{259 0 0 0-28750 {}} {130 0 0 0-28521 {}}} SUCCS {{259 0 0 0-28752 {}} {130 0 0 0-28759 {}}} CYCLES {}}
set a(0-28752) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-249 LOC {5 1.0 6 0.8724999999999999 6 0.8724999999999999 6 0.8724999999999999} PREDS {{259 0 0 0-28751 {}} {130 0 0 0-28521 {}}} SUCCS {{258 0 0 0-28756 {}} {130 0 0 0-28759 {}}} CYCLES {}}
set a(0-28753) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-250 LOC {5 1.0 6 0.0 6 0.0 6 0.0 6 0.8724999999999999} PREDS {{130 0 0 0-28521 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-28754 {}} {130 0 0 0-28759 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28754) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#13 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-251 LOC {5 1.0 6 0.0 6 0.0 6 0.8724999999999999} PREDS {{259 0 0 0-28753 {}} {130 0 0 0-28521 {}}} SUCCS {{259 0 0 0-28755 {}} {130 0 0 0-28759 {}}} CYCLES {}}
set a(0-28755) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-252 LOC {5 1.0 6 0.8724999999999999 6 0.8724999999999999 6 0.8724999999999999} PREDS {{259 0 0 0-28754 {}} {130 0 0 0-28521 {}}} SUCCS {{259 0 0 0-28756 {}} {130 0 0 0-28759 {}}} CYCLES {}}
set a(0-28756) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-253 LOC {6 0.0 6 0.8724999999999999 6 0.8724999999999999 6 0.999999875 6 0.999999875} PREDS {{259 0 0 0-28755 {}} {258 0 0 0-28752 {}} {130 0 0 0-28521 {}}} SUCCS {{259 0 0 0-28757 {}} {130 0 0 0-28759 {}}} CYCLES {}}
set a(0-28757) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(8) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-254 LOC {6 0.1275 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-28756 {}} {130 0 0 0-28521 {}}} SUCCS {{259 0 0 0-28758 {}} {130 0 0 0-28759 {}}} CYCLES {}}
set a(0-28758) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-255 LOC {6 0.1275 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-28757 {}} {130 0 0 0-28521 {}}} SUCCS {{259 0 0 0-28759 {}}} CYCLES {}}
set a(0-28759) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-256 LOC {6 0.1275 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-28758 {}} {130 0 0 0-28757 {}} {130 0 0 0-28756 {}} {130 0 0 0-28755 {}} {130 0 0 0-28754 {}} {130 0 0 0-28753 {}} {130 0 0 0-28752 {}} {130 0 0 0-28751 {}} {130 0 0 0-28750 {}} {130 0 0 0-28521 {}}} SUCCS {{128 0 0 0-28766 {}} {64 0 0 0-28522 {}}} CYCLES {}}
set a(0-28760) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-257 LOC {0 1.0 3 0.0 3 0.0 3 0.0 5 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-28761 {}} {130 0 0 0-28522 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28761) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#3 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-258 LOC {0 1.0 3 0.0 3 0.0 5 0.09843439999999999} PREDS {{259 0 0 0-28760 {}}} SUCCS {{259 0 0 0-28762 {}} {130 0 0 0-28522 {}}} CYCLES {}}
set a(0-28762) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-259 LOC {0 1.0 3 0.09843439999999999 3 0.09843439999999999 5 0.09843439999999999} PREDS {{259 0 0 0-28761 {}}} SUCCS {{259 0 0 0-28763 {}} {130 0 0 0-28522 {}}} CYCLES {}}
set a(0-28763) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-260 LOC {1 0.18687499999999999 3 0.09843439999999999 3 0.09843439999999999 3 0.5624998775 5 0.5624998775} PREDS {{259 0 0 0-28762 {}} {258 0 0 0-28634 {}}} SUCCS {{259 0 3.000 0-28764 {}} {258 0 3.000 0-28765 {}} {130 0 0 0-28522 {}}} CYCLES {}}
set a(0-28764) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-261 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.000 0-28763 {}}} SUCCS {{258 0 0 0-28522 {}}} CYCLES {}}
set a(0-28765) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-262 LOC {2 1.0 3 0.95 3 1.0 4 0.2999998749999999 6 0.2999998749999999} PREDS {{258 0 3.000 0-28763 {}}} SUCCS {{258 0 0 0-28522 {}}} CYCLES {}}
set a(0-28766) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#4(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-263 LOC {6 0.0 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{128 0 0 0-28759 {}} {772 0 0 0-28522 {}}} SUCCS {{259 0 0 0-28522 {}}} CYCLES {}}
set a(0-28767) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-264 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-28807 {}}} SUCCS {{259 0 0 0-28768 {}} {130 0 0 0-28806 {}} {256 0 0 0-28807 {}}} CYCLES {}}
set a(0-28768) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(10:0))(9-0) TYPE READSLICE PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-265 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-28767 {}}} SUCCS {{258 0 0 0-28772 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28769) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-266 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-28770 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28770) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#14 TYPE READSLICE PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-267 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-28769 {}}} SUCCS {{259 0 0 0-28771 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28771) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-268 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-28770 {}}} SUCCS {{259 0 0 0-28772 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28772) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-269 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-28771 {}} {258 0 0 0-28768 {}}} SUCCS {{259 0 3.750 0-28773 {}} {258 0 3.750 0-28794 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28773) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-270 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-28772 {}} {774 0 3.750 0-28801 {}} {774 0 3.750 0-28794 {}}} SUCCS {{258 0 0 0-28789 {}} {256 0 0 0-28794 {}} {258 0 0 0-28796 {}} {256 0 0 0-28801 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28774) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-271 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-28775 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28775) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#15 TYPE READSLICE PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-272 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-28774 {}}} SUCCS {{259 0 0 0-28776 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28776) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-273 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-28775 {}}} SUCCS {{258 0 0 0-28778 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28777) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-274 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-28778 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28778) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#29 TYPE ACCU DELAY {1.03 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-275 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-28777 {}} {258 0 0 0-28776 {}}} SUCCS {{258 0 0 0-28781 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28779) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-276 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-28807 {}}} SUCCS {{259 0 0 0-28780 {}} {130 0 0 0-28806 {}} {256 0 0 0-28807 {}}} CYCLES {}}
set a(0-28780) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(10:0))(9-0)#1 TYPE READSLICE PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-277 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-28779 {}}} SUCCS {{259 0 0 0-28781 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28781) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-278 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-28780 {}} {258 0 0 0-28778 {}}} SUCCS {{259 0 3.750 0-28782 {}} {258 0 3.750 0-28801 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28782) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-279 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-28781 {}} {774 0 3.750 0-28801 {}} {774 0 3.750 0-28794 {}}} SUCCS {{259 0 0 0-28783 {}} {256 0 0 0-28794 {}} {256 0 0 0-28801 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28783) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-280 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-28782 {}} {128 0 0 0-28787 {}}} SUCCS {{258 0 0 0-28787 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28784) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-281 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28787 {}}} SUCCS {{258 0 0 0-28787 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28785) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-282 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28787 {}}} SUCCS {{258 0 0 0-28787 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28786) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-283 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28787 {}}} SUCCS {{259 0 0 0-28787 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28787) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-284 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-28786 {}} {258 0 0 0-28785 {}} {258 0 0 0-28784 {}} {258 0 0 0-28783 {}}} SUCCS {{128 0 0 0-28783 {}} {128 0 0 0-28784 {}} {128 0 0 0-28785 {}} {128 0 0 0-28786 {}} {259 0 0 0-28788 {}}} CYCLES {}}
set a(0-28788) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-285 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-28787 {}}} SUCCS {{259 0 0 0-28789 {}} {258 0 0 0-28795 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28789) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-286 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-28788 {}} {258 0 0 0-28773 {}}} SUCCS {{259 0 0 0-28790 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28790) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-287 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-28789 {}} {128 0 0 0-28792 {}}} SUCCS {{258 0 0 0-28792 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28791) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-288 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-28792 {}}} SUCCS {{259 0 0 0-28792 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28792) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-289 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-28791 {}} {258 0 0 0-28790 {}}} SUCCS {{128 0 0 0-28790 {}} {128 0 0 0-28791 {}} {259 0 0 0-28793 {}}} CYCLES {}}
set a(0-28793) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-290 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-28792 {}}} SUCCS {{259 0 3.750 0-28794 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28794) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-291 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-28794 {}} {259 0 3.750 0-28793 {}} {256 0 0 0-28782 {}} {256 0 0 0-28773 {}} {258 0 3.750 0-28772 {}} {774 0 0 0-28801 {}}} SUCCS {{774 0 3.750 0-28773 {}} {774 0 3.750 0-28782 {}} {774 0 0 0-28794 {}} {258 0 0 0-28801 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28795) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-292 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-28788 {}}} SUCCS {{259 0 0 0-28796 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28796) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-293 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-28795 {}} {258 0 0 0-28773 {}}} SUCCS {{259 0 0 0-28797 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28797) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-294 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-28796 {}} {128 0 0 0-28799 {}}} SUCCS {{258 0 0 0-28799 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28798) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-295 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-28799 {}}} SUCCS {{259 0 0 0-28799 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28799) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-296 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-28798 {}} {258 0 0 0-28797 {}}} SUCCS {{128 0 0 0-28797 {}} {128 0 0 0-28798 {}} {259 0 0 0-28800 {}}} CYCLES {}}
set a(0-28800) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-297 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-28799 {}}} SUCCS {{259 0 3.750 0-28801 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28801) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-298 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-28801 {}} {259 0 3.750 0-28800 {}} {258 0 0 0-28794 {}} {256 0 0 0-28782 {}} {258 0 3.750 0-28781 {}} {256 0 0 0-28773 {}}} SUCCS {{774 0 3.750 0-28773 {}} {774 0 3.750 0-28782 {}} {774 0 0 0-28794 {}} {774 0 0 0-28801 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28802) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-299 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-28807 {}}} SUCCS {{259 0 0 0-28803 {}} {130 0 0 0-28806 {}} {256 0 0 0-28807 {}}} CYCLES {}}
set a(0-28803) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(10:0))(9-0)#2 TYPE READSLICE PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-300 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-28802 {}}} SUCCS {{259 0 0 0-28804 {}} {130 0 0 0-28806 {}}} CYCLES {}}
set a(0-28804) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-301 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-28803 {}}} SUCCS {{259 0 0 0-28805 {}} {130 0 0 0-28806 {}} {258 0 0 0-28807 {}}} CYCLES {}}
set a(0-28805) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#4(10:0))(10) TYPE READSLICE PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-302 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28804 {}}} SUCCS {{259 0 0 0-28806 {}}} CYCLES {}}
set a(0-28806) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28522 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-303 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28805 {}} {130 0 0 0-28804 {}} {130 0 0 0-28803 {}} {130 0 0 0-28802 {}} {130 0 0 0-28801 {}} {130 0 0 0-28800 {}} {130 0 0 0-28798 {}} {130 0 0 0-28797 {}} {130 0 0 0-28796 {}} {130 0 0 0-28795 {}} {130 0 0 0-28794 {}} {130 0 0 0-28793 {}} {130 0 0 0-28791 {}} {130 0 0 0-28790 {}} {130 0 0 0-28789 {}} {130 0 0 0-28788 {}} {130 0 0 0-28786 {}} {130 0 0 0-28785 {}} {130 0 0 0-28784 {}} {130 0 0 0-28783 {}} {130 0 0 0-28782 {}} {130 0 0 0-28781 {}} {130 0 0 0-28780 {}} {130 0 0 0-28779 {}} {130 0 0 0-28778 {}} {130 0 0 0-28777 {}} {130 0 0 0-28776 {}} {130 0 0 0-28775 {}} {130 0 0 0-28774 {}} {130 0 0 0-28773 {}} {130 0 0 0-28772 {}} {130 0 0 0-28771 {}} {130 0 0 0-28770 {}} {130 0 0 0-28769 {}} {130 0 0 0-28768 {}} {130 0 0 0-28767 {}}} SUCCS {{129 0 0 0-28807 {}}} CYCLES {}}
set a(0-28807) {AREA_SCORE {} NAME asn(VEC_LOOP:j#4(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28522 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-28807 {}} {129 0 0 0-28806 {}} {258 0 0 0-28804 {}} {256 0 0 0-28802 {}} {256 0 0 0-28779 {}} {256 0 0 0-28767 {}}} SUCCS {{774 0 0 0-28767 {}} {774 0 0 0-28779 {}} {774 0 0 0-28802 {}} {772 0 0 0-28807 {}}} CYCLES {}}
set a(0-28522) {CHI {0-28767 0-28768 0-28769 0-28770 0-28771 0-28772 0-28773 0-28774 0-28775 0-28776 0-28777 0-28778 0-28779 0-28780 0-28781 0-28782 0-28783 0-28784 0-28785 0-28786 0-28787 0-28788 0-28789 0-28790 0-28791 0-28792 0-28793 0-28794 0-28795 0-28796 0-28797 0-28798 0-28799 0-28800 0-28801 0-28802 0-28803 0-28804 0-28805 0-28806 0-28807} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-304 LOC {6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-28766 {}} {258 0 0 0-28765 {}} {258 0 0 0-28764 {}} {130 0 0 0-28763 {}} {130 0 0 0-28762 {}} {130 0 0 0-28761 {}} {130 0 0 0-28760 {}} {64 0 0 0-28759 {}} {64 0 0 0-28521 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-28766 {}} {131 0 0 0-28808 {}} {130 0 0 0-28809 {}} {130 0 0 0-28810 {}} {130 0 0 0-28811 {}} {130 0 0 0-28812 {}} {130 0 0 0-28813 {}} {130 0 0 0-28814 {}} {130 0 0 0-28815 {}} {130 0 0 0-28816 {}} {130 0 0 0-28817 {}} {64 0 0 0-28523 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28808) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-305 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{131 0 0 0-28522 {}}} SUCCS {{259 0 0 0-28809 {}} {130 0 0 0-28817 {}}} CYCLES {}}
set a(0-28809) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-306 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-28808 {}} {130 0 0 0-28522 {}}} SUCCS {{259 0 0 0-28810 {}} {130 0 0 0-28817 {}}} CYCLES {}}
set a(0-28810) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-307 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-28809 {}} {130 0 0 0-28522 {}}} SUCCS {{258 0 0 0-28814 {}} {130 0 0 0-28817 {}}} CYCLES {}}
set a(0-28811) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-308 LOC {6 1.0 7 0.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{130 0 0 0-28522 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-28812 {}} {130 0 0 0-28817 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28812) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#16 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-309 LOC {6 1.0 7 0.0 7 0.0 7 0.8687499999999999} PREDS {{259 0 0 0-28811 {}} {130 0 0 0-28522 {}}} SUCCS {{259 0 0 0-28813 {}} {130 0 0 0-28817 {}}} CYCLES {}}
set a(0-28813) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-310 LOC {6 1.0 7 0.8687499999999999 7 0.8687499999999999 7 0.8687499999999999} PREDS {{259 0 0 0-28812 {}} {130 0 0 0-28522 {}}} SUCCS {{259 0 0 0-28814 {}} {130 0 0 0-28817 {}}} CYCLES {}}
set a(0-28814) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-311 LOC {7 0.0 7 0.8687499999999999 7 0.8687499999999999 7 0.9999998749999999 7 0.9999998749999999} PREDS {{259 0 0 0-28813 {}} {258 0 0 0-28810 {}} {130 0 0 0-28522 {}}} SUCCS {{259 0 0 0-28815 {}} {130 0 0 0-28817 {}}} CYCLES {}}
set a(0-28815) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-312 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-28814 {}} {130 0 0 0-28522 {}}} SUCCS {{259 0 0 0-28816 {}} {130 0 0 0-28817 {}}} CYCLES {}}
set a(0-28816) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-313 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-28815 {}} {130 0 0 0-28522 {}}} SUCCS {{259 0 0 0-28817 {}}} CYCLES {}}
set a(0-28817) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-314 LOC {7 0.13125 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-28816 {}} {130 0 0 0-28815 {}} {130 0 0 0-28814 {}} {130 0 0 0-28813 {}} {130 0 0 0-28812 {}} {130 0 0 0-28811 {}} {130 0 0 0-28810 {}} {130 0 0 0-28809 {}} {130 0 0 0-28808 {}} {130 0 0 0-28522 {}}} SUCCS {{128 0 0 0-28827 {}} {64 0 0 0-28523 {}}} CYCLES {}}
set a(0-28818) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-315 LOC {1 0.118125 3 0.9312499999999999 3 0.9312499999999999 3 0.9999998749999999 6 0.098434275} PREDS {{258 0 0 0-28566 {}}} SUCCS {{258 0 0 0-28822 {}} {130 0 0 0-28523 {}} {258 0 0 0-29319 {}} {258 0 0 0-29816 {}} {258 0 0 0-30312 {}}} CYCLES {}}
set a(0-28819) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-316 LOC {0 1.0 4 0.0 4 0.0 4 0.0 6 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-28820 {}} {130 0 0 0-28523 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28820) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#17 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-317 LOC {0 1.0 4 0.0 4 0.0 6 0.09843439999999999} PREDS {{259 0 0 0-28819 {}}} SUCCS {{259 0 0 0-28821 {}} {130 0 0 0-28523 {}}} CYCLES {}}
set a(0-28821) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#4 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-318 LOC {0 1.0 4 0.09843439999999999 4 0.09843439999999999 6 0.09843439999999999} PREDS {{259 0 0 0-28820 {}}} SUCCS {{259 0 0 0-28822 {}} {130 0 0 0-28523 {}}} CYCLES {}}
set a(0-28822) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-5:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-319 LOC {1 0.18687499999999999 4 0.09843439999999999 4 0.09843439999999999 4 0.5624998775 6 0.5624998775} PREDS {{259 0 0 0-28821 {}} {258 0 0 0-28818 {}}} SUCCS {{259 0 0 0-28823 {}} {258 0 0 0-28825 {}} {130 0 0 0-28523 {}}} CYCLES {}}
set a(0-28823) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#64 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-320 LOC {1 0.6509406 4 0.5625 4 0.5625 6 0.5625} PREDS {{259 0 0 0-28822 {}}} SUCCS {{259 0 3.000 0-28824 {}} {130 0 0 0-28523 {}}} CYCLES {}}
set a(0-28824) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-321 LOC {2 1.0 4 0.95 4 1.0 5 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 3.000 0-28823 {}}} SUCCS {{258 0 0 0-28523 {}}} CYCLES {}}
set a(0-28825) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#2 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-322 LOC {1 0.6509406 4 0.5625 4 0.5625 6 0.5625} PREDS {{258 0 0 0-28822 {}}} SUCCS {{259 0 3.000 0-28826 {}} {130 0 0 0-28523 {}}} CYCLES {}}
set a(0-28826) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-323 LOC {2 1.0 4 0.95 4 1.0 5 0.2999998749999999 7 0.2999998749999999} PREDS {{259 0 3.000 0-28825 {}}} SUCCS {{258 0 0 0-28523 {}}} CYCLES {}}
set a(0-28827) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#5(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-324 LOC {7 0.0 7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{128 0 0 0-28817 {}} {772 0 0 0-28523 {}}} SUCCS {{259 0 0 0-28523 {}}} CYCLES {}}
set a(0-28828) {AREA_SCORE {} NAME VEC_LOOP:j:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-325 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {{774 0 0 0-28874 {}}} SUCCS {{259 0 0 0-28829 {}} {130 0 0 0-28873 {}} {256 0 0 0-28874 {}}} CYCLES {}}
set a(0-28829) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(9-2) TYPE READSLICE PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-326 LOC {0 1.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {{259 0 0 0-28828 {}}} SUCCS {{258 0 0 0-28833 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28830) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-327 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {} SUCCS {{259 0 0 0-28831 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28831) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#18 TYPE READSLICE PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-328 LOC {0 1.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {{259 0 0 0-28830 {}}} SUCCS {{259 0 0 0-28832 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28832) {AREA_SCORE {} NAME VEC_LOOP:conc#11 TYPE CONCATENATE PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-329 LOC {0 1.0 1 0.34312499999999996 1 0.34312499999999996 5 0.34312499999999996} PREDS {{259 0 0 0-28831 {}}} SUCCS {{259 0 0 0-28833 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28833) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 2 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.01 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-330 LOC {1 0.0 1 0.34312499999999996 1 0.34312499999999996 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-28832 {}} {258 0 0 0-28829 {}}} SUCCS {{258 0 0 0-28836 {}} {258 0 0 0-28860 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28834) {AREA_SCORE {} NAME VEC_LOOP:j:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-331 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-28874 {}}} SUCCS {{259 0 0 0-28835 {}} {130 0 0 0-28873 {}} {256 0 0 0-28874 {}}} CYCLES {}}
set a(0-28835) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(1-0)#1 TYPE READSLICE PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-332 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-28834 {}}} SUCCS {{259 0 0 0-28836 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28836) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-333 LOC {1 0.125625 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-28835 {}} {258 0 0 0-28833 {}}} SUCCS {{259 0 3.750 0-28837 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28837) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-334 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-28836 {}} {774 0 3.750 0-28868 {}} {774 0 3.750 0-28861 {}}} SUCCS {{258 0 0 0-28853 {}} {256 0 0 0-28861 {}} {258 0 0 0-28863 {}} {256 0 0 0-28868 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28838) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-335 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-28839 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28839) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#19 TYPE READSLICE PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-336 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-28838 {}}} SUCCS {{259 0 0 0-28840 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28840) {AREA_SCORE {} NAME VEC_LOOP:conc#12 TYPE CONCATENATE PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-337 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-28839 {}}} SUCCS {{258 0 0 0-28842 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28841) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-338 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-28842 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28842) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#30 TYPE ACCU DELAY {1.03 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-339 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-28841 {}} {258 0 0 0-28840 {}}} SUCCS {{258 0 0 0-28845 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28843) {AREA_SCORE {} NAME VEC_LOOP:j:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-340 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-28874 {}}} SUCCS {{259 0 0 0-28844 {}} {130 0 0 0-28873 {}} {256 0 0 0-28874 {}}} CYCLES {}}
set a(0-28844) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(9-0) TYPE READSLICE PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-341 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-28843 {}}} SUCCS {{259 0 0 0-28845 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28845) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-342 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-28844 {}} {258 0 0 0-28842 {}}} SUCCS {{259 0 3.750 0-28846 {}} {258 0 3.750 0-28868 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28846) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-343 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-28845 {}} {774 0 3.750 0-28868 {}} {774 0 3.750 0-28861 {}}} SUCCS {{259 0 0 0-28847 {}} {256 0 0 0-28861 {}} {256 0 0 0-28868 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28847) {AREA_SCORE {} NAME COMP_LOOP-5:mult.x TYPE {C-CORE PORT} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-344 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-28846 {}} {128 0 0 0-28851 {}}} SUCCS {{258 0 0 0-28851 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28848) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y TYPE {C-CORE PORT} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-345 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28851 {}}} SUCCS {{258 0 0 0-28851 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28849) {AREA_SCORE {} NAME COMP_LOOP-5:mult.y_ TYPE {C-CORE PORT} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-346 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28851 {}}} SUCCS {{258 0 0 0-28851 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28850) {AREA_SCORE {} NAME COMP_LOOP-5:mult.p TYPE {C-CORE PORT} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-347 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28851 {}}} SUCCS {{259 0 0 0-28851 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28851) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-5:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-348 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-28850 {}} {258 0 0 0-28849 {}} {258 0 0 0-28848 {}} {258 0 0 0-28847 {}}} SUCCS {{128 0 0 0-28847 {}} {128 0 0 0-28848 {}} {128 0 0 0-28849 {}} {128 0 0 0-28850 {}} {259 0 0 0-28852 {}}} CYCLES {}}
set a(0-28852) {AREA_SCORE {} NAME COMP_LOOP-5:mult.return TYPE {C-CORE PORT} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-349 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-28851 {}}} SUCCS {{259 0 0 0-28853 {}} {258 0 0 0-28862 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28853) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-350 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-28852 {}} {258 0 0 0-28837 {}}} SUCCS {{259 0 0 0-28854 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28854) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.base TYPE {C-CORE PORT} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-351 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-28853 {}} {128 0 0 0-28856 {}}} SUCCS {{258 0 0 0-28856 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28855) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.m TYPE {C-CORE PORT} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-352 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-28856 {}}} SUCCS {{259 0 0 0-28856 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28856) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-5:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-353 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-28855 {}} {258 0 0 0-28854 {}}} SUCCS {{128 0 0 0-28854 {}} {128 0 0 0-28855 {}} {259 0 0 0-28857 {}}} CYCLES {}}
set a(0-28857) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_add.return TYPE {C-CORE PORT} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-354 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-28856 {}}} SUCCS {{258 0 3.750 0-28861 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28858) {AREA_SCORE {} NAME VEC_LOOP:j:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-355 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-28874 {}}} SUCCS {{259 0 0 0-28859 {}} {130 0 0 0-28873 {}} {256 0 0 0-28874 {}}} CYCLES {}}
set a(0-28859) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(1-0) TYPE READSLICE PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-356 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-28858 {}}} SUCCS {{259 0 0 0-28860 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28860) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-357 LOC {1 0.125625 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-28859 {}} {258 0 0 0-28833 {}}} SUCCS {{259 0 3.750 0-28861 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28861) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-358 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-28861 {}} {259 0 3.750 0-28860 {}} {258 0 3.750 0-28857 {}} {256 0 0 0-28846 {}} {256 0 0 0-28837 {}} {774 0 0 0-28868 {}}} SUCCS {{774 0 3.750 0-28837 {}} {774 0 3.750 0-28846 {}} {774 0 0 0-28861 {}} {258 0 0 0-28868 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28862) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-359 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-28852 {}}} SUCCS {{259 0 0 0-28863 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28863) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-5:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-360 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-28862 {}} {258 0 0 0-28837 {}}} SUCCS {{259 0 0 0-28864 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28864) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-361 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-28863 {}} {128 0 0 0-28866 {}}} SUCCS {{258 0 0 0-28866 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28865) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-362 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-28866 {}}} SUCCS {{259 0 0 0-28866 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28866) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-5:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-363 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-28865 {}} {258 0 0 0-28864 {}}} SUCCS {{128 0 0 0-28864 {}} {128 0 0 0-28865 {}} {259 0 0 0-28867 {}}} CYCLES {}}
set a(0-28867) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-364 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-28866 {}}} SUCCS {{259 0 3.750 0-28868 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28868) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-365 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-28868 {}} {259 0 3.750 0-28867 {}} {258 0 0 0-28861 {}} {256 0 0 0-28846 {}} {258 0 3.750 0-28845 {}} {256 0 0 0-28837 {}}} SUCCS {{774 0 3.750 0-28837 {}} {774 0 3.750 0-28846 {}} {774 0 0 0-28861 {}} {774 0 0 0-28868 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28869) {AREA_SCORE {} NAME VEC_LOOP:j:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-366 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-28874 {}}} SUCCS {{259 0 0 0-28870 {}} {130 0 0 0-28873 {}} {256 0 0 0-28874 {}}} CYCLES {}}
set a(0-28870) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(9-0)#1 TYPE READSLICE PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-367 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-28869 {}}} SUCCS {{259 0 0 0-28871 {}} {130 0 0 0-28873 {}}} CYCLES {}}
set a(0-28871) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-5:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-368 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-28870 {}}} SUCCS {{259 0 0 0-28872 {}} {130 0 0 0-28873 {}} {258 0 0 0-28874 {}}} CYCLES {}}
set a(0-28872) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#5(10:0))(10) TYPE READSLICE PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-369 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28871 {}}} SUCCS {{259 0 0 0-28873 {}}} CYCLES {}}
set a(0-28873) {AREA_SCORE {} NAME COMP_LOOP-5:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28523 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-370 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28872 {}} {130 0 0 0-28871 {}} {130 0 0 0-28870 {}} {130 0 0 0-28869 {}} {130 0 0 0-28868 {}} {130 0 0 0-28867 {}} {130 0 0 0-28865 {}} {130 0 0 0-28864 {}} {130 0 0 0-28863 {}} {130 0 0 0-28862 {}} {130 0 0 0-28861 {}} {130 0 0 0-28860 {}} {130 0 0 0-28859 {}} {130 0 0 0-28858 {}} {130 0 0 0-28857 {}} {130 0 0 0-28855 {}} {130 0 0 0-28854 {}} {130 0 0 0-28853 {}} {130 0 0 0-28852 {}} {130 0 0 0-28850 {}} {130 0 0 0-28849 {}} {130 0 0 0-28848 {}} {130 0 0 0-28847 {}} {130 0 0 0-28846 {}} {130 0 0 0-28845 {}} {130 0 0 0-28844 {}} {130 0 0 0-28843 {}} {130 0 0 0-28842 {}} {130 0 0 0-28841 {}} {130 0 0 0-28840 {}} {130 0 0 0-28839 {}} {130 0 0 0-28838 {}} {130 0 0 0-28837 {}} {130 0 0 0-28836 {}} {130 0 0 0-28835 {}} {130 0 0 0-28834 {}} {130 0 0 0-28833 {}} {130 0 0 0-28832 {}} {130 0 0 0-28831 {}} {130 0 0 0-28830 {}} {130 0 0 0-28829 {}} {130 0 0 0-28828 {}}} SUCCS {{129 0 0 0-28874 {}}} CYCLES {}}
set a(0-28874) {AREA_SCORE {} NAME asn(VEC_LOOP:j#5(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28523 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-28874 {}} {129 0 0 0-28873 {}} {258 0 0 0-28871 {}} {256 0 0 0-28869 {}} {256 0 0 0-28858 {}} {256 0 0 0-28843 {}} {256 0 0 0-28834 {}} {256 0 0 0-28828 {}}} SUCCS {{774 0 0 0-28828 {}} {774 0 0 0-28834 {}} {774 0 0 0-28843 {}} {774 0 0 0-28858 {}} {774 0 0 0-28869 {}} {772 0 0 0-28874 {}}} CYCLES {}}
set a(0-28523) {CHI {0-28828 0-28829 0-28830 0-28831 0-28832 0-28833 0-28834 0-28835 0-28836 0-28837 0-28838 0-28839 0-28840 0-28841 0-28842 0-28843 0-28844 0-28845 0-28846 0-28847 0-28848 0-28849 0-28850 0-28851 0-28852 0-28853 0-28854 0-28855 0-28856 0-28857 0-28858 0-28859 0-28860 0-28861 0-28862 0-28863 0-28864 0-28865 0-28866 0-28867 0-28868 0-28869 0-28870 0-28871 0-28872 0-28873 0-28874} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-5:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-371 LOC {7 1.0 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-28827 {}} {258 0 0 0-28826 {}} {130 0 0 0-28825 {}} {258 0 0 0-28824 {}} {130 0 0 0-28823 {}} {130 0 0 0-28822 {}} {130 0 0 0-28821 {}} {130 0 0 0-28820 {}} {130 0 0 0-28819 {}} {130 0 0 0-28818 {}} {64 0 0 0-28817 {}} {64 0 0 0-28522 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-28827 {}} {131 0 0 0-28875 {}} {130 0 0 0-28876 {}} {130 0 0 0-28877 {}} {130 0 0 0-28878 {}} {130 0 0 0-28879 {}} {130 0 0 0-28880 {}} {130 0 0 0-28881 {}} {130 0 0 0-28882 {}} {130 0 0 0-28883 {}} {130 0 0 0-28884 {}} {64 0 0 0-28524 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28875) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-372 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{131 0 0 0-28523 {}}} SUCCS {{259 0 0 0-28876 {}} {130 0 0 0-28884 {}}} CYCLES {}}
set a(0-28876) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-373 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-28875 {}} {130 0 0 0-28523 {}}} SUCCS {{259 0 0 0-28877 {}} {130 0 0 0-28884 {}}} CYCLES {}}
set a(0-28877) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-374 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-28876 {}} {130 0 0 0-28523 {}}} SUCCS {{258 0 0 0-28881 {}} {130 0 0 0-28884 {}}} CYCLES {}}
set a(0-28878) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-375 LOC {7 1.0 8 0.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{130 0 0 0-28523 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-28879 {}} {130 0 0 0-28884 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28879) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#20 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-376 LOC {7 1.0 8 0.0 8 0.0 8 0.8687499999999999} PREDS {{259 0 0 0-28878 {}} {130 0 0 0-28523 {}}} SUCCS {{259 0 0 0-28880 {}} {130 0 0 0-28884 {}}} CYCLES {}}
set a(0-28880) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-377 LOC {7 1.0 8 0.8687499999999999 8 0.8687499999999999 8 0.8687499999999999} PREDS {{259 0 0 0-28879 {}} {130 0 0 0-28523 {}}} SUCCS {{259 0 0 0-28881 {}} {130 0 0 0-28884 {}}} CYCLES {}}
set a(0-28881) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-378 LOC {8 0.0 8 0.8687499999999999 8 0.8687499999999999 8 0.9999998749999999 8 0.9999998749999999} PREDS {{259 0 0 0-28880 {}} {258 0 0 0-28877 {}} {130 0 0 0-28523 {}}} SUCCS {{259 0 0 0-28882 {}} {130 0 0 0-28884 {}}} CYCLES {}}
set a(0-28882) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-379 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-28881 {}} {130 0 0 0-28523 {}}} SUCCS {{259 0 0 0-28883 {}} {130 0 0 0-28884 {}}} CYCLES {}}
set a(0-28883) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-380 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-28882 {}} {130 0 0 0-28523 {}}} SUCCS {{259 0 0 0-28884 {}}} CYCLES {}}
set a(0-28884) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-381 LOC {8 0.13125 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-28883 {}} {130 0 0 0-28882 {}} {130 0 0 0-28881 {}} {130 0 0 0-28880 {}} {130 0 0 0-28879 {}} {130 0 0 0-28878 {}} {130 0 0 0-28877 {}} {130 0 0 0-28876 {}} {130 0 0 0-28875 {}} {130 0 0 0-28523 {}}} SUCCS {{128 0 0 0-28891 {}} {64 0 0 0-28524 {}}} CYCLES {}}
set a(0-28885) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-382 LOC {0 1.0 5 0.0 5 0.0 5 0.0 7 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-28886 {}} {130 0 0 0-28524 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28886) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#21 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-383 LOC {0 1.0 5 0.0 5 0.0 7 0.09843439999999999} PREDS {{259 0 0 0-28885 {}}} SUCCS {{259 0 0 0-28887 {}} {130 0 0 0-28524 {}}} CYCLES {}}
set a(0-28887) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#5 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-384 LOC {0 1.0 5 0.09843439999999999 5 0.09843439999999999 7 0.09843439999999999} PREDS {{259 0 0 0-28886 {}}} SUCCS {{259 0 0 0-28888 {}} {130 0 0 0-28524 {}}} CYCLES {}}
set a(0-28888) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-6:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-385 LOC {1 0.18687499999999999 5 0.09843439999999999 5 0.09843439999999999 5 0.5624998775 7 0.5624998775} PREDS {{259 0 0 0-28887 {}} {258 0 0 0-28634 {}}} SUCCS {{259 0 3.000 0-28889 {}} {258 0 3.000 0-28890 {}} {130 0 0 0-28524 {}}} CYCLES {}}
set a(0-28889) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-386 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 8 0.2999998749999999} PREDS {{259 0 3.000 0-28888 {}}} SUCCS {{258 0 0 0-28524 {}}} CYCLES {}}
set a(0-28890) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-387 LOC {2 1.0 5 0.95 5 1.0 6 0.2999998749999999 8 0.2999998749999999} PREDS {{258 0 3.000 0-28888 {}}} SUCCS {{258 0 0 0-28524 {}}} CYCLES {}}
set a(0-28891) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#6(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-388 LOC {8 0.0 8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{128 0 0 0-28884 {}} {772 0 0 0-28524 {}}} SUCCS {{259 0 0 0-28524 {}}} CYCLES {}}
set a(0-28892) {AREA_SCORE {} NAME VEC_LOOP:j:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-389 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-28932 {}}} SUCCS {{259 0 0 0-28893 {}} {130 0 0 0-28931 {}} {256 0 0 0-28932 {}}} CYCLES {}}
set a(0-28893) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(10:0))(9-0) TYPE READSLICE PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-390 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-28892 {}}} SUCCS {{258 0 0 0-28897 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28894) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-391 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-28895 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28895) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#22 TYPE READSLICE PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-392 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-28894 {}}} SUCCS {{259 0 0 0-28896 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28896) {AREA_SCORE {} NAME VEC_LOOP:conc#14 TYPE CONCATENATE PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-393 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-28895 {}}} SUCCS {{259 0 0 0-28897 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28897) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-394 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-28896 {}} {258 0 0 0-28893 {}}} SUCCS {{259 0 3.750 0-28898 {}} {258 0 3.750 0-28919 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28898) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-395 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-28897 {}} {774 0 3.750 0-28926 {}} {774 0 3.750 0-28919 {}}} SUCCS {{258 0 0 0-28914 {}} {256 0 0 0-28919 {}} {258 0 0 0-28921 {}} {256 0 0 0-28926 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28899) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-396 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-28900 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28900) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#23 TYPE READSLICE PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-397 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-28899 {}}} SUCCS {{259 0 0 0-28901 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28901) {AREA_SCORE {} NAME VEC_LOOP:conc#15 TYPE CONCATENATE PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-398 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-28900 {}}} SUCCS {{258 0 0 0-28903 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28902) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-399 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-28903 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28903) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#31 TYPE ACCU DELAY {1.03 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-400 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-28902 {}} {258 0 0 0-28901 {}}} SUCCS {{258 0 0 0-28906 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28904) {AREA_SCORE {} NAME VEC_LOOP:j:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-401 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-28932 {}}} SUCCS {{259 0 0 0-28905 {}} {130 0 0 0-28931 {}} {256 0 0 0-28932 {}}} CYCLES {}}
set a(0-28905) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(10:0))(9-0)#1 TYPE READSLICE PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-402 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-28904 {}}} SUCCS {{259 0 0 0-28906 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28906) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-403 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-28905 {}} {258 0 0 0-28903 {}}} SUCCS {{259 0 3.750 0-28907 {}} {258 0 3.750 0-28926 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28907) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-404 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-28906 {}} {774 0 3.750 0-28926 {}} {774 0 3.750 0-28919 {}}} SUCCS {{259 0 0 0-28908 {}} {256 0 0 0-28919 {}} {256 0 0 0-28926 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28908) {AREA_SCORE {} NAME COMP_LOOP-6:mult.x TYPE {C-CORE PORT} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-405 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-28907 {}} {128 0 0 0-28912 {}}} SUCCS {{258 0 0 0-28912 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28909) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y TYPE {C-CORE PORT} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-406 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28912 {}}} SUCCS {{258 0 0 0-28912 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28910) {AREA_SCORE {} NAME COMP_LOOP-6:mult.y_ TYPE {C-CORE PORT} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-407 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28912 {}}} SUCCS {{258 0 0 0-28912 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28911) {AREA_SCORE {} NAME COMP_LOOP-6:mult.p TYPE {C-CORE PORT} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-408 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28912 {}}} SUCCS {{259 0 0 0-28912 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28912) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-6:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-409 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-28911 {}} {258 0 0 0-28910 {}} {258 0 0 0-28909 {}} {258 0 0 0-28908 {}}} SUCCS {{128 0 0 0-28908 {}} {128 0 0 0-28909 {}} {128 0 0 0-28910 {}} {128 0 0 0-28911 {}} {259 0 0 0-28913 {}}} CYCLES {}}
set a(0-28913) {AREA_SCORE {} NAME COMP_LOOP-6:mult.return TYPE {C-CORE PORT} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-410 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-28912 {}}} SUCCS {{259 0 0 0-28914 {}} {258 0 0 0-28920 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28914) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-411 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-28913 {}} {258 0 0 0-28898 {}}} SUCCS {{259 0 0 0-28915 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28915) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.base TYPE {C-CORE PORT} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-412 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-28914 {}} {128 0 0 0-28917 {}}} SUCCS {{258 0 0 0-28917 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28916) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.m TYPE {C-CORE PORT} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-413 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-28917 {}}} SUCCS {{259 0 0 0-28917 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28917) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-6:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-414 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-28916 {}} {258 0 0 0-28915 {}}} SUCCS {{128 0 0 0-28915 {}} {128 0 0 0-28916 {}} {259 0 0 0-28918 {}}} CYCLES {}}
set a(0-28918) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_add.return TYPE {C-CORE PORT} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-415 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-28917 {}}} SUCCS {{259 0 3.750 0-28919 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28919) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-416 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-28919 {}} {259 0 3.750 0-28918 {}} {256 0 0 0-28907 {}} {256 0 0 0-28898 {}} {258 0 3.750 0-28897 {}} {774 0 0 0-28926 {}}} SUCCS {{774 0 3.750 0-28898 {}} {774 0 3.750 0-28907 {}} {774 0 0 0-28919 {}} {258 0 0 0-28926 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28920) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-417 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-28913 {}}} SUCCS {{259 0 0 0-28921 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28921) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-6:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-418 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-28920 {}} {258 0 0 0-28898 {}}} SUCCS {{259 0 0 0-28922 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28922) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-419 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-28921 {}} {128 0 0 0-28924 {}}} SUCCS {{258 0 0 0-28924 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28923) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-420 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-28924 {}}} SUCCS {{259 0 0 0-28924 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28924) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-6:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-421 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-28923 {}} {258 0 0 0-28922 {}}} SUCCS {{128 0 0 0-28922 {}} {128 0 0 0-28923 {}} {259 0 0 0-28925 {}}} CYCLES {}}
set a(0-28925) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-422 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-28924 {}}} SUCCS {{259 0 3.750 0-28926 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28926) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-423 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-28926 {}} {259 0 3.750 0-28925 {}} {258 0 0 0-28919 {}} {256 0 0 0-28907 {}} {258 0 3.750 0-28906 {}} {256 0 0 0-28898 {}}} SUCCS {{774 0 3.750 0-28898 {}} {774 0 3.750 0-28907 {}} {774 0 0 0-28919 {}} {774 0 0 0-28926 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28927) {AREA_SCORE {} NAME VEC_LOOP:j:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-424 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-28932 {}}} SUCCS {{259 0 0 0-28928 {}} {130 0 0 0-28931 {}} {256 0 0 0-28932 {}}} CYCLES {}}
set a(0-28928) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(10:0))(9-0)#2 TYPE READSLICE PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-425 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-28927 {}}} SUCCS {{259 0 0 0-28929 {}} {130 0 0 0-28931 {}}} CYCLES {}}
set a(0-28929) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-6:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-426 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-28928 {}}} SUCCS {{259 0 0 0-28930 {}} {130 0 0 0-28931 {}} {258 0 0 0-28932 {}}} CYCLES {}}
set a(0-28930) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#6(10:0))(10) TYPE READSLICE PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-427 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28929 {}}} SUCCS {{259 0 0 0-28931 {}}} CYCLES {}}
set a(0-28931) {AREA_SCORE {} NAME COMP_LOOP-6:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28524 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-428 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28930 {}} {130 0 0 0-28929 {}} {130 0 0 0-28928 {}} {130 0 0 0-28927 {}} {130 0 0 0-28926 {}} {130 0 0 0-28925 {}} {130 0 0 0-28923 {}} {130 0 0 0-28922 {}} {130 0 0 0-28921 {}} {130 0 0 0-28920 {}} {130 0 0 0-28919 {}} {130 0 0 0-28918 {}} {130 0 0 0-28916 {}} {130 0 0 0-28915 {}} {130 0 0 0-28914 {}} {130 0 0 0-28913 {}} {130 0 0 0-28911 {}} {130 0 0 0-28910 {}} {130 0 0 0-28909 {}} {130 0 0 0-28908 {}} {130 0 0 0-28907 {}} {130 0 0 0-28906 {}} {130 0 0 0-28905 {}} {130 0 0 0-28904 {}} {130 0 0 0-28903 {}} {130 0 0 0-28902 {}} {130 0 0 0-28901 {}} {130 0 0 0-28900 {}} {130 0 0 0-28899 {}} {130 0 0 0-28898 {}} {130 0 0 0-28897 {}} {130 0 0 0-28896 {}} {130 0 0 0-28895 {}} {130 0 0 0-28894 {}} {130 0 0 0-28893 {}} {130 0 0 0-28892 {}}} SUCCS {{129 0 0 0-28932 {}}} CYCLES {}}
set a(0-28932) {AREA_SCORE {} NAME asn(VEC_LOOP:j#6(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28524 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-28932 {}} {129 0 0 0-28931 {}} {258 0 0 0-28929 {}} {256 0 0 0-28927 {}} {256 0 0 0-28904 {}} {256 0 0 0-28892 {}}} SUCCS {{774 0 0 0-28892 {}} {774 0 0 0-28904 {}} {774 0 0 0-28927 {}} {772 0 0 0-28932 {}}} CYCLES {}}
set a(0-28524) {CHI {0-28892 0-28893 0-28894 0-28895 0-28896 0-28897 0-28898 0-28899 0-28900 0-28901 0-28902 0-28903 0-28904 0-28905 0-28906 0-28907 0-28908 0-28909 0-28910 0-28911 0-28912 0-28913 0-28914 0-28915 0-28916 0-28917 0-28918 0-28919 0-28920 0-28921 0-28922 0-28923 0-28924 0-28925 0-28926 0-28927 0-28928 0-28929 0-28930 0-28931 0-28932} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-6:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-429 LOC {8 1.0 8 1.0 8 1.0 8 1.0} PREDS {{259 0 0 0-28891 {}} {258 0 0 0-28890 {}} {258 0 0 0-28889 {}} {130 0 0 0-28888 {}} {130 0 0 0-28887 {}} {130 0 0 0-28886 {}} {130 0 0 0-28885 {}} {64 0 0 0-28884 {}} {64 0 0 0-28523 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-28891 {}} {131 0 0 0-28933 {}} {130 0 0 0-28934 {}} {130 0 0 0-28935 {}} {130 0 0 0-28936 {}} {130 0 0 0-28937 {}} {130 0 0 0-28938 {}} {130 0 0 0-28939 {}} {130 0 0 0-28940 {}} {130 0 0 0-28941 {}} {130 0 0 0-28942 {}} {64 0 0 0-28525 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28933) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-430 LOC {8 1.0 9 0.8687499999999999 9 0.8687499999999999 9 0.8687499999999999} PREDS {{131 0 0 0-28524 {}}} SUCCS {{259 0 0 0-28934 {}} {130 0 0 0-28942 {}}} CYCLES {}}
set a(0-28934) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-431 LOC {8 1.0 9 0.8687499999999999 9 0.8687499999999999 9 0.8687499999999999} PREDS {{259 0 0 0-28933 {}} {130 0 0 0-28524 {}}} SUCCS {{259 0 0 0-28935 {}} {130 0 0 0-28942 {}}} CYCLES {}}
set a(0-28935) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-432 LOC {8 1.0 9 0.8687499999999999 9 0.8687499999999999 9 0.8687499999999999} PREDS {{259 0 0 0-28934 {}} {130 0 0 0-28524 {}}} SUCCS {{258 0 0 0-28939 {}} {130 0 0 0-28942 {}}} CYCLES {}}
set a(0-28936) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-433 LOC {8 1.0 9 0.0 9 0.0 9 0.0 9 0.8687499999999999} PREDS {{130 0 0 0-28524 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-28937 {}} {130 0 0 0-28942 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28937) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#25 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-434 LOC {8 1.0 9 0.0 9 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-28936 {}} {130 0 0 0-28524 {}}} SUCCS {{259 0 0 0-28938 {}} {130 0 0 0-28942 {}}} CYCLES {}}
set a(0-28938) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-435 LOC {8 1.0 9 0.8687499999999999 9 0.8687499999999999 9 0.8687499999999999} PREDS {{259 0 0 0-28937 {}} {130 0 0 0-28524 {}}} SUCCS {{259 0 0 0-28939 {}} {130 0 0 0-28942 {}}} CYCLES {}}
set a(0-28939) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-436 LOC {9 0.0 9 0.8687499999999999 9 0.8687499999999999 9 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-28938 {}} {258 0 0 0-28935 {}} {130 0 0 0-28524 {}}} SUCCS {{259 0 0 0-28940 {}} {130 0 0 0-28942 {}}} CYCLES {}}
set a(0-28940) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-437 LOC {9 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28939 {}} {130 0 0 0-28524 {}}} SUCCS {{259 0 0 0-28941 {}} {130 0 0 0-28942 {}}} CYCLES {}}
set a(0-28941) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-438 LOC {9 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28940 {}} {130 0 0 0-28524 {}}} SUCCS {{259 0 0 0-28942 {}}} CYCLES {}}
set a(0-28942) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-439 LOC {9 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28941 {}} {130 0 0 0-28940 {}} {130 0 0 0-28939 {}} {130 0 0 0-28938 {}} {130 0 0 0-28937 {}} {130 0 0 0-28936 {}} {130 0 0 0-28935 {}} {130 0 0 0-28934 {}} {130 0 0 0-28933 {}} {130 0 0 0-28524 {}}} SUCCS {{128 0 0 0-28951 {}} {64 0 0 0-28525 {}}} CYCLES {}}
set a(0-28943) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-440 LOC {0 1.0 6 0.0 6 0.0 6 0.0 8 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-28944 {}} {130 0 0 0-28525 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28944) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#12 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-441 LOC {0 1.0 6 0.0 6 0.0 8 0.09843439999999999} PREDS {{259 0 0 0-28943 {}}} SUCCS {{259 0 0 0-28945 {}} {130 0 0 0-28525 {}}} CYCLES {}}
set a(0-28945) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#6 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-442 LOC {0 1.0 6 0.09843439999999999 6 0.09843439999999999 8 0.09843439999999999} PREDS {{259 0 0 0-28944 {}}} SUCCS {{259 0 0 0-28946 {}} {130 0 0 0-28525 {}}} CYCLES {}}
set a(0-28946) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-7:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-443 LOC {1 0.18687499999999999 6 0.09843439999999999 6 0.09843439999999999 6 0.5624998775 8 0.5624998775} PREDS {{259 0 0 0-28945 {}} {258 0 0 0-28693 {}}} SUCCS {{259 0 0 0-28947 {}} {258 0 0 0-28949 {}} {130 0 0 0-28525 {}}} CYCLES {}}
set a(0-28947) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#65 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-444 LOC {1 0.6509406 6 0.5625 6 0.5625 8 0.5625} PREDS {{259 0 0 0-28946 {}}} SUCCS {{259 0 3.000 0-28948 {}} {130 0 0 0-28525 {}}} CYCLES {}}
set a(0-28948) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-445 LOC {2 1.0 6 0.95 6 1.0 7 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 3.000 0-28947 {}}} SUCCS {{258 0 0 0-28525 {}}} CYCLES {}}
set a(0-28949) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#3 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-446 LOC {1 0.6509406 6 0.5625 6 0.5625 8 0.5625} PREDS {{258 0 0 0-28946 {}}} SUCCS {{259 0 3.000 0-28950 {}} {130 0 0 0-28525 {}}} CYCLES {}}
set a(0-28950) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-447 LOC {2 1.0 6 0.95 6 1.0 7 0.2999998749999999 9 0.2999998749999999} PREDS {{259 0 3.000 0-28949 {}}} SUCCS {{258 0 0 0-28525 {}}} CYCLES {}}
set a(0-28951) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#7(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-448 LOC {9 0.0 9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{128 0 0 0-28942 {}} {772 0 0 0-28525 {}}} SUCCS {{259 0 0 0-28525 {}}} CYCLES {}}
set a(0-28952) {AREA_SCORE {} NAME VEC_LOOP:j:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-449 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {{774 0 0 0-28998 {}}} SUCCS {{259 0 0 0-28953 {}} {130 0 0 0-28997 {}} {256 0 0 0-28998 {}}} CYCLES {}}
set a(0-28953) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(9-1) TYPE READSLICE PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-450 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-28952 {}}} SUCCS {{258 0 0 0-28957 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28954) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-451 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {} SUCCS {{259 0 0 0-28955 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28955) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#26 TYPE READSLICE PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-452 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-28954 {}}} SUCCS {{259 0 0 0-28956 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28956) {AREA_SCORE {} NAME VEC_LOOP:conc#17 TYPE CONCATENATE PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-453 LOC {0 1.0 1 0.34125 1 0.34125 5 0.34125} PREDS {{259 0 0 0-28955 {}}} SUCCS {{259 0 0 0-28957 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28957) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.02 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-454 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-28956 {}} {258 0 0 0-28953 {}}} SUCCS {{258 0 0 0-28960 {}} {258 0 0 0-28984 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28958) {AREA_SCORE {} NAME VEC_LOOP:j:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-455 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-28998 {}}} SUCCS {{259 0 0 0-28959 {}} {130 0 0 0-28997 {}} {256 0 0 0-28998 {}}} CYCLES {}}
set a(0-28959) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(0)#1 TYPE READSLICE PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-456 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-28958 {}}} SUCCS {{259 0 0 0-28960 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28960) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-457 LOC {1 0.1275 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-28959 {}} {258 0 0 0-28957 {}}} SUCCS {{259 0 3.750 0-28961 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28961) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-458 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-28960 {}} {774 0 3.750 0-28992 {}} {774 0 3.750 0-28985 {}}} SUCCS {{258 0 0 0-28977 {}} {256 0 0 0-28985 {}} {258 0 0 0-28987 {}} {256 0 0 0-28992 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28962) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-459 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-28963 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28963) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#27 TYPE READSLICE PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-460 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-28962 {}}} SUCCS {{259 0 0 0-28964 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28964) {AREA_SCORE {} NAME VEC_LOOP:conc#18 TYPE CONCATENATE PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-461 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-28963 {}}} SUCCS {{258 0 0 0-28966 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28965) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-462 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-28966 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28966) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#32 TYPE ACCU DELAY {1.03 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-463 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-28965 {}} {258 0 0 0-28964 {}}} SUCCS {{258 0 0 0-28969 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28967) {AREA_SCORE {} NAME VEC_LOOP:j:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-464 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-28998 {}}} SUCCS {{259 0 0 0-28968 {}} {130 0 0 0-28997 {}} {256 0 0 0-28998 {}}} CYCLES {}}
set a(0-28968) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(9-0) TYPE READSLICE PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-465 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-28967 {}}} SUCCS {{259 0 0 0-28969 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28969) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-466 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-28968 {}} {258 0 0 0-28966 {}}} SUCCS {{259 0 3.750 0-28970 {}} {258 0 3.750 0-28992 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28970) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-467 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-28969 {}} {774 0 3.750 0-28992 {}} {774 0 3.750 0-28985 {}}} SUCCS {{259 0 0 0-28971 {}} {256 0 0 0-28985 {}} {256 0 0 0-28992 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28971) {AREA_SCORE {} NAME COMP_LOOP-7:mult.x TYPE {C-CORE PORT} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-468 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-28970 {}} {128 0 0 0-28975 {}}} SUCCS {{258 0 0 0-28975 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28972) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y TYPE {C-CORE PORT} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-469 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28975 {}}} SUCCS {{258 0 0 0-28975 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28973) {AREA_SCORE {} NAME COMP_LOOP-7:mult.y_ TYPE {C-CORE PORT} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-470 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28975 {}}} SUCCS {{258 0 0 0-28975 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28974) {AREA_SCORE {} NAME COMP_LOOP-7:mult.p TYPE {C-CORE PORT} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-471 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-28975 {}}} SUCCS {{259 0 0 0-28975 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28975) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-7:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-472 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-28974 {}} {258 0 0 0-28973 {}} {258 0 0 0-28972 {}} {258 0 0 0-28971 {}}} SUCCS {{128 0 0 0-28971 {}} {128 0 0 0-28972 {}} {128 0 0 0-28973 {}} {128 0 0 0-28974 {}} {259 0 0 0-28976 {}}} CYCLES {}}
set a(0-28976) {AREA_SCORE {} NAME COMP_LOOP-7:mult.return TYPE {C-CORE PORT} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-473 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-28975 {}}} SUCCS {{259 0 0 0-28977 {}} {258 0 0 0-28986 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28977) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-474 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-28976 {}} {258 0 0 0-28961 {}}} SUCCS {{259 0 0 0-28978 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28978) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.base TYPE {C-CORE PORT} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-475 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-28977 {}} {128 0 0 0-28980 {}}} SUCCS {{258 0 0 0-28980 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28979) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.m TYPE {C-CORE PORT} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-476 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-28980 {}}} SUCCS {{259 0 0 0-28980 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28980) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-7:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-477 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-28979 {}} {258 0 0 0-28978 {}}} SUCCS {{128 0 0 0-28978 {}} {128 0 0 0-28979 {}} {259 0 0 0-28981 {}}} CYCLES {}}
set a(0-28981) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_add.return TYPE {C-CORE PORT} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-478 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-28980 {}}} SUCCS {{258 0 3.750 0-28985 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28982) {AREA_SCORE {} NAME VEC_LOOP:j:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-479 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-28998 {}}} SUCCS {{259 0 0 0-28983 {}} {130 0 0 0-28997 {}} {256 0 0 0-28998 {}}} CYCLES {}}
set a(0-28983) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(0) TYPE READSLICE PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-480 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-28982 {}}} SUCCS {{259 0 0 0-28984 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28984) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-481 LOC {1 0.1275 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-28983 {}} {258 0 0 0-28957 {}}} SUCCS {{259 0 3.750 0-28985 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28985) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-482 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-28985 {}} {259 0 3.750 0-28984 {}} {258 0 3.750 0-28981 {}} {256 0 0 0-28970 {}} {256 0 0 0-28961 {}} {774 0 0 0-28992 {}}} SUCCS {{774 0 3.750 0-28961 {}} {774 0 3.750 0-28970 {}} {774 0 0 0-28985 {}} {258 0 0 0-28992 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28986) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-483 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-28976 {}}} SUCCS {{259 0 0 0-28987 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28987) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-7:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-484 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-28986 {}} {258 0 0 0-28961 {}}} SUCCS {{259 0 0 0-28988 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28988) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-485 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-28987 {}} {128 0 0 0-28990 {}}} SUCCS {{258 0 0 0-28990 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28989) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-486 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-28990 {}}} SUCCS {{259 0 0 0-28990 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28990) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-7:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-487 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-28989 {}} {258 0 0 0-28988 {}}} SUCCS {{128 0 0 0-28988 {}} {128 0 0 0-28989 {}} {259 0 0 0-28991 {}}} CYCLES {}}
set a(0-28991) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-488 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-28990 {}}} SUCCS {{259 0 3.750 0-28992 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28992) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-489 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-28992 {}} {259 0 3.750 0-28991 {}} {258 0 0 0-28985 {}} {256 0 0 0-28970 {}} {258 0 3.750 0-28969 {}} {256 0 0 0-28961 {}}} SUCCS {{774 0 3.750 0-28961 {}} {774 0 3.750 0-28970 {}} {774 0 0 0-28985 {}} {774 0 0 0-28992 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28993) {AREA_SCORE {} NAME VEC_LOOP:j:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-490 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-28998 {}}} SUCCS {{259 0 0 0-28994 {}} {130 0 0 0-28997 {}} {256 0 0 0-28998 {}}} CYCLES {}}
set a(0-28994) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(9-0)#1 TYPE READSLICE PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-491 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-28993 {}}} SUCCS {{259 0 0 0-28995 {}} {130 0 0 0-28997 {}}} CYCLES {}}
set a(0-28995) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-7:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-492 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-28994 {}}} SUCCS {{259 0 0 0-28996 {}} {130 0 0 0-28997 {}} {258 0 0 0-28998 {}}} CYCLES {}}
set a(0-28996) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#7(10:0))(10) TYPE READSLICE PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-493 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28995 {}}} SUCCS {{259 0 0 0-28997 {}}} CYCLES {}}
set a(0-28997) {AREA_SCORE {} NAME COMP_LOOP-7:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28525 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-494 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28996 {}} {130 0 0 0-28995 {}} {130 0 0 0-28994 {}} {130 0 0 0-28993 {}} {130 0 0 0-28992 {}} {130 0 0 0-28991 {}} {130 0 0 0-28989 {}} {130 0 0 0-28988 {}} {130 0 0 0-28987 {}} {130 0 0 0-28986 {}} {130 0 0 0-28985 {}} {130 0 0 0-28984 {}} {130 0 0 0-28983 {}} {130 0 0 0-28982 {}} {130 0 0 0-28981 {}} {130 0 0 0-28979 {}} {130 0 0 0-28978 {}} {130 0 0 0-28977 {}} {130 0 0 0-28976 {}} {130 0 0 0-28974 {}} {130 0 0 0-28973 {}} {130 0 0 0-28972 {}} {130 0 0 0-28971 {}} {130 0 0 0-28970 {}} {130 0 0 0-28969 {}} {130 0 0 0-28968 {}} {130 0 0 0-28967 {}} {130 0 0 0-28966 {}} {130 0 0 0-28965 {}} {130 0 0 0-28964 {}} {130 0 0 0-28963 {}} {130 0 0 0-28962 {}} {130 0 0 0-28961 {}} {130 0 0 0-28960 {}} {130 0 0 0-28959 {}} {130 0 0 0-28958 {}} {130 0 0 0-28957 {}} {130 0 0 0-28956 {}} {130 0 0 0-28955 {}} {130 0 0 0-28954 {}} {130 0 0 0-28953 {}} {130 0 0 0-28952 {}}} SUCCS {{129 0 0 0-28998 {}}} CYCLES {}}
set a(0-28998) {AREA_SCORE {} NAME asn(VEC_LOOP:j#7(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28525 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-28998 {}} {129 0 0 0-28997 {}} {258 0 0 0-28995 {}} {256 0 0 0-28993 {}} {256 0 0 0-28982 {}} {256 0 0 0-28967 {}} {256 0 0 0-28958 {}} {256 0 0 0-28952 {}}} SUCCS {{774 0 0 0-28952 {}} {774 0 0 0-28958 {}} {774 0 0 0-28967 {}} {774 0 0 0-28982 {}} {774 0 0 0-28993 {}} {772 0 0 0-28998 {}}} CYCLES {}}
set a(0-28525) {CHI {0-28952 0-28953 0-28954 0-28955 0-28956 0-28957 0-28958 0-28959 0-28960 0-28961 0-28962 0-28963 0-28964 0-28965 0-28966 0-28967 0-28968 0-28969 0-28970 0-28971 0-28972 0-28973 0-28974 0-28975 0-28976 0-28977 0-28978 0-28979 0-28980 0-28981 0-28982 0-28983 0-28984 0-28985 0-28986 0-28987 0-28988 0-28989 0-28990 0-28991 0-28992 0-28993 0-28994 0-28995 0-28996 0-28997 0-28998} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-7:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-495 LOC {9 1.0 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-28951 {}} {258 0 0 0-28950 {}} {130 0 0 0-28949 {}} {258 0 0 0-28948 {}} {130 0 0 0-28947 {}} {130 0 0 0-28946 {}} {130 0 0 0-28945 {}} {130 0 0 0-28944 {}} {130 0 0 0-28943 {}} {64 0 0 0-28942 {}} {64 0 0 0-28524 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-28951 {}} {131 0 0 0-28999 {}} {130 0 0 0-29000 {}} {130 0 0 0-29001 {}} {130 0 0 0-29002 {}} {130 0 0 0-29003 {}} {130 0 0 0-29004 {}} {130 0 0 0-29005 {}} {130 0 0 0-29006 {}} {130 0 0 0-29007 {}} {130 0 0 0-29008 {}} {64 0 0 0-28526 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-28999) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-4) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-496 LOC {9 1.0 10 0.874375 10 0.874375 10 0.874375} PREDS {{131 0 0 0-28525 {}}} SUCCS {{259 0 0 0-29000 {}} {130 0 0 0-29008 {}}} CYCLES {}}
set a(0-29000) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-497 LOC {9 1.0 10 0.874375 10 0.874375 10 0.874375} PREDS {{259 0 0 0-28999 {}} {130 0 0 0-28525 {}}} SUCCS {{259 0 0 0-29001 {}} {130 0 0 0-29008 {}}} CYCLES {}}
set a(0-29001) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-498 LOC {9 1.0 10 0.874375 10 0.874375 10 0.874375} PREDS {{259 0 0 0-29000 {}} {130 0 0 0-28525 {}}} SUCCS {{258 0 0 0-29005 {}} {130 0 0 0-29008 {}}} CYCLES {}}
set a(0-29002) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-499 LOC {9 1.0 10 0.0 10 0.0 10 0.0 10 0.874375} PREDS {{130 0 0 0-28525 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29003 {}} {130 0 0 0-29008 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29003) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#28 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-500 LOC {9 1.0 10 0.0 10 0.0 10 0.874375} PREDS {{259 0 0 0-29002 {}} {130 0 0 0-28525 {}}} SUCCS {{259 0 0 0-29004 {}} {130 0 0 0-29008 {}}} CYCLES {}}
set a(0-29004) {AREA_SCORE {} NAME COMP_LOOP:conc#21 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-501 LOC {9 1.0 10 0.874375 10 0.874375 10 0.874375} PREDS {{259 0 0 0-29003 {}} {130 0 0 0-28525 {}}} SUCCS {{259 0 0 0-29005 {}} {130 0 0 0-29008 {}}} CYCLES {}}
set a(0-29005) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 2 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.01 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-502 LOC {10 0.0 10 0.874375 10 0.874375 10 0.9999998750000001 10 0.9999998750000001} PREDS {{259 0 0 0-29004 {}} {258 0 0 0-29001 {}} {130 0 0 0-28525 {}}} SUCCS {{259 0 0 0-29006 {}} {130 0 0 0-29008 {}}} CYCLES {}}
set a(0-29006) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#2)(7) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-503 LOC {10 0.125625 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-29005 {}} {130 0 0 0-28525 {}}} SUCCS {{259 0 0 0-29007 {}} {130 0 0 0-29008 {}}} CYCLES {}}
set a(0-29007) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-504 LOC {10 0.125625 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-29006 {}} {130 0 0 0-28525 {}}} SUCCS {{259 0 0 0-29008 {}}} CYCLES {}}
set a(0-29008) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-505 LOC {10 0.125625 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-29007 {}} {130 0 0 0-29006 {}} {130 0 0 0-29005 {}} {130 0 0 0-29004 {}} {130 0 0 0-29003 {}} {130 0 0 0-29002 {}} {130 0 0 0-29001 {}} {130 0 0 0-29000 {}} {130 0 0 0-28999 {}} {130 0 0 0-28525 {}}} SUCCS {{128 0 0 0-29015 {}} {64 0 0 0-28526 {}}} CYCLES {}}
set a(0-29009) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-506 LOC {0 1.0 7 0.0 7 0.0 7 0.0 9 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29010 {}} {130 0 0 0-28526 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29010) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#29 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-507 LOC {0 1.0 7 0.0 7 0.0 9 0.09843439999999999} PREDS {{259 0 0 0-29009 {}}} SUCCS {{259 0 0 0-29011 {}} {130 0 0 0-28526 {}}} CYCLES {}}
set a(0-29011) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-508 LOC {0 1.0 7 0.09843439999999999 7 0.09843439999999999 9 0.09843439999999999} PREDS {{259 0 0 0-29010 {}}} SUCCS {{259 0 0 0-29012 {}} {130 0 0 0-28526 {}}} CYCLES {}}
set a(0-29012) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-8:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-509 LOC {1 0.18687499999999999 7 0.09843439999999999 7 0.09843439999999999 7 0.5624998775 9 0.5624998775} PREDS {{259 0 0 0-29011 {}} {258 0 0 0-28634 {}}} SUCCS {{259 0 3.000 0-29013 {}} {258 0 3.000 0-29014 {}} {130 0 0 0-28526 {}}} CYCLES {}}
set a(0-29013) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-510 LOC {2 1.0 7 0.95 7 1.0 8 0.2999998749999999 10 0.2999998749999999} PREDS {{259 0 3.000 0-29012 {}}} SUCCS {{258 0 0 0-28526 {}}} CYCLES {}}
set a(0-29014) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-511 LOC {2 1.0 7 0.95 7 1.0 8 0.2999998749999999 10 0.2999998749999999} PREDS {{258 0 3.000 0-29012 {}}} SUCCS {{258 0 0 0-28526 {}}} CYCLES {}}
set a(0-29015) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#8(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-512 LOC {10 0.0 10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{128 0 0 0-29008 {}} {772 0 0 0-28526 {}}} SUCCS {{259 0 0 0-28526 {}}} CYCLES {}}
set a(0-29016) {AREA_SCORE {} NAME VEC_LOOP:j:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-513 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-29056 {}}} SUCCS {{259 0 0 0-29017 {}} {130 0 0 0-29055 {}} {256 0 0 0-29056 {}}} CYCLES {}}
set a(0-29017) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(10:0))(9-0) TYPE READSLICE PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-514 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-29016 {}}} SUCCS {{258 0 0 0-29021 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29018) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-515 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-29019 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29019) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#30 TYPE READSLICE PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-516 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-29018 {}}} SUCCS {{259 0 0 0-29020 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29020) {AREA_SCORE {} NAME VEC_LOOP:conc#20 TYPE CONCATENATE PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-517 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-29019 {}}} SUCCS {{259 0 0 0-29021 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29021) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-518 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-29020 {}} {258 0 0 0-29017 {}}} SUCCS {{259 0 3.750 0-29022 {}} {258 0 3.750 0-29043 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29022) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-519 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-29021 {}} {774 0 3.750 0-29050 {}} {774 0 3.750 0-29043 {}}} SUCCS {{258 0 0 0-29038 {}} {256 0 0 0-29043 {}} {258 0 0 0-29045 {}} {256 0 0 0-29050 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29023) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-520 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-29024 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29024) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#31 TYPE READSLICE PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-521 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-29023 {}}} SUCCS {{259 0 0 0-29025 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29025) {AREA_SCORE {} NAME VEC_LOOP:conc#21 TYPE CONCATENATE PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-522 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-29024 {}}} SUCCS {{258 0 0 0-29027 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29026) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-523 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-29027 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29027) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#33 TYPE ACCU DELAY {1.03 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-524 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-29026 {}} {258 0 0 0-29025 {}}} SUCCS {{258 0 0 0-29030 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29028) {AREA_SCORE {} NAME VEC_LOOP:j:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-525 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-29056 {}}} SUCCS {{259 0 0 0-29029 {}} {130 0 0 0-29055 {}} {256 0 0 0-29056 {}}} CYCLES {}}
set a(0-29029) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(10:0))(9-0)#1 TYPE READSLICE PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-526 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-29028 {}}} SUCCS {{259 0 0 0-29030 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29030) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-527 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-29029 {}} {258 0 0 0-29027 {}}} SUCCS {{259 0 3.750 0-29031 {}} {258 0 3.750 0-29050 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29031) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-528 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-29030 {}} {774 0 3.750 0-29050 {}} {774 0 3.750 0-29043 {}}} SUCCS {{259 0 0 0-29032 {}} {256 0 0 0-29043 {}} {256 0 0 0-29050 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29032) {AREA_SCORE {} NAME COMP_LOOP-8:mult.x TYPE {C-CORE PORT} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-529 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-29031 {}} {128 0 0 0-29036 {}}} SUCCS {{258 0 0 0-29036 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29033) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y TYPE {C-CORE PORT} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-530 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29036 {}}} SUCCS {{258 0 0 0-29036 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29034) {AREA_SCORE {} NAME COMP_LOOP-8:mult.y_ TYPE {C-CORE PORT} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-531 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29036 {}}} SUCCS {{258 0 0 0-29036 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29035) {AREA_SCORE {} NAME COMP_LOOP-8:mult.p TYPE {C-CORE PORT} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-532 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29036 {}}} SUCCS {{259 0 0 0-29036 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29036) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-8:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-533 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-29035 {}} {258 0 0 0-29034 {}} {258 0 0 0-29033 {}} {258 0 0 0-29032 {}}} SUCCS {{128 0 0 0-29032 {}} {128 0 0 0-29033 {}} {128 0 0 0-29034 {}} {128 0 0 0-29035 {}} {259 0 0 0-29037 {}}} CYCLES {}}
set a(0-29037) {AREA_SCORE {} NAME COMP_LOOP-8:mult.return TYPE {C-CORE PORT} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-534 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-29036 {}}} SUCCS {{259 0 0 0-29038 {}} {258 0 0 0-29044 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29038) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-535 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-29037 {}} {258 0 0 0-29022 {}}} SUCCS {{259 0 0 0-29039 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29039) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.base TYPE {C-CORE PORT} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-536 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-29038 {}} {128 0 0 0-29041 {}}} SUCCS {{258 0 0 0-29041 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29040) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.m TYPE {C-CORE PORT} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-537 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-29041 {}}} SUCCS {{259 0 0 0-29041 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29041) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-8:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-538 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-29040 {}} {258 0 0 0-29039 {}}} SUCCS {{128 0 0 0-29039 {}} {128 0 0 0-29040 {}} {259 0 0 0-29042 {}}} CYCLES {}}
set a(0-29042) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_add.return TYPE {C-CORE PORT} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-539 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29041 {}}} SUCCS {{259 0 3.750 0-29043 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29043) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-540 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-29043 {}} {259 0 3.750 0-29042 {}} {256 0 0 0-29031 {}} {256 0 0 0-29022 {}} {258 0 3.750 0-29021 {}} {774 0 0 0-29050 {}}} SUCCS {{774 0 3.750 0-29022 {}} {774 0 3.750 0-29031 {}} {774 0 0 0-29043 {}} {258 0 0 0-29050 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29044) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-541 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-29037 {}}} SUCCS {{259 0 0 0-29045 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29045) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-8:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-542 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-29044 {}} {258 0 0 0-29022 {}}} SUCCS {{259 0 0 0-29046 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29046) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-543 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-29045 {}} {128 0 0 0-29048 {}}} SUCCS {{258 0 0 0-29048 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29047) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-544 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-29048 {}}} SUCCS {{259 0 0 0-29048 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29048) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-8:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-545 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-29047 {}} {258 0 0 0-29046 {}}} SUCCS {{128 0 0 0-29046 {}} {128 0 0 0-29047 {}} {259 0 0 0-29049 {}}} CYCLES {}}
set a(0-29049) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-546 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-29048 {}}} SUCCS {{259 0 3.750 0-29050 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29050) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-547 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-29050 {}} {259 0 3.750 0-29049 {}} {258 0 0 0-29043 {}} {256 0 0 0-29031 {}} {258 0 3.750 0-29030 {}} {256 0 0 0-29022 {}}} SUCCS {{774 0 3.750 0-29022 {}} {774 0 3.750 0-29031 {}} {774 0 0 0-29043 {}} {774 0 0 0-29050 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29051) {AREA_SCORE {} NAME VEC_LOOP:j:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-548 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-29056 {}}} SUCCS {{259 0 0 0-29052 {}} {130 0 0 0-29055 {}} {256 0 0 0-29056 {}}} CYCLES {}}
set a(0-29052) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(10:0))(9-0)#2 TYPE READSLICE PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-549 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-29051 {}}} SUCCS {{259 0 0 0-29053 {}} {130 0 0 0-29055 {}}} CYCLES {}}
set a(0-29053) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-8:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-550 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-29052 {}}} SUCCS {{259 0 0 0-29054 {}} {130 0 0 0-29055 {}} {258 0 0 0-29056 {}}} CYCLES {}}
set a(0-29054) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#8(10:0))(10) TYPE READSLICE PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-551 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29053 {}}} SUCCS {{259 0 0 0-29055 {}}} CYCLES {}}
set a(0-29055) {AREA_SCORE {} NAME COMP_LOOP-8:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28526 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-552 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29054 {}} {130 0 0 0-29053 {}} {130 0 0 0-29052 {}} {130 0 0 0-29051 {}} {130 0 0 0-29050 {}} {130 0 0 0-29049 {}} {130 0 0 0-29047 {}} {130 0 0 0-29046 {}} {130 0 0 0-29045 {}} {130 0 0 0-29044 {}} {130 0 0 0-29043 {}} {130 0 0 0-29042 {}} {130 0 0 0-29040 {}} {130 0 0 0-29039 {}} {130 0 0 0-29038 {}} {130 0 0 0-29037 {}} {130 0 0 0-29035 {}} {130 0 0 0-29034 {}} {130 0 0 0-29033 {}} {130 0 0 0-29032 {}} {130 0 0 0-29031 {}} {130 0 0 0-29030 {}} {130 0 0 0-29029 {}} {130 0 0 0-29028 {}} {130 0 0 0-29027 {}} {130 0 0 0-29026 {}} {130 0 0 0-29025 {}} {130 0 0 0-29024 {}} {130 0 0 0-29023 {}} {130 0 0 0-29022 {}} {130 0 0 0-29021 {}} {130 0 0 0-29020 {}} {130 0 0 0-29019 {}} {130 0 0 0-29018 {}} {130 0 0 0-29017 {}} {130 0 0 0-29016 {}}} SUCCS {{129 0 0 0-29056 {}}} CYCLES {}}
set a(0-29056) {AREA_SCORE {} NAME asn(VEC_LOOP:j#8(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28526 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-29056 {}} {129 0 0 0-29055 {}} {258 0 0 0-29053 {}} {256 0 0 0-29051 {}} {256 0 0 0-29028 {}} {256 0 0 0-29016 {}}} SUCCS {{774 0 0 0-29016 {}} {774 0 0 0-29028 {}} {774 0 0 0-29051 {}} {772 0 0 0-29056 {}}} CYCLES {}}
set a(0-28526) {CHI {0-29016 0-29017 0-29018 0-29019 0-29020 0-29021 0-29022 0-29023 0-29024 0-29025 0-29026 0-29027 0-29028 0-29029 0-29030 0-29031 0-29032 0-29033 0-29034 0-29035 0-29036 0-29037 0-29038 0-29039 0-29040 0-29041 0-29042 0-29043 0-29044 0-29045 0-29046 0-29047 0-29048 0-29049 0-29050 0-29051 0-29052 0-29053 0-29054 0-29055 0-29056} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-8:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-553 LOC {10 1.0 10 1.0 10 1.0 10 1.0} PREDS {{259 0 0 0-29015 {}} {258 0 0 0-29014 {}} {258 0 0 0-29013 {}} {130 0 0 0-29012 {}} {130 0 0 0-29011 {}} {130 0 0 0-29010 {}} {130 0 0 0-29009 {}} {64 0 0 0-29008 {}} {64 0 0 0-28525 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-29015 {}} {131 0 0 0-29057 {}} {130 0 0 0-29058 {}} {130 0 0 0-29059 {}} {130 0 0 0-29060 {}} {130 0 0 0-29061 {}} {130 0 0 0-29062 {}} {130 0 0 0-29063 {}} {130 0 0 0-29064 {}} {130 0 0 0-29065 {}} {130 0 0 0-29066 {}} {64 0 0 0-28527 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29057) {AREA_SCORE {} NAME COMP_LOOP-9:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-554 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{131 0 0 0-28526 {}}} SUCCS {{259 0 0 0-29058 {}} {130 0 0 0-29066 {}}} CYCLES {}}
set a(0-29058) {AREA_SCORE {} NAME COMP_LOOP-9:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-555 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{259 0 0 0-29057 {}} {130 0 0 0-28526 {}}} SUCCS {{259 0 0 0-29059 {}} {130 0 0 0-29066 {}}} CYCLES {}}
set a(0-29059) {AREA_SCORE {} NAME COMP_LOOP-9:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-556 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{259 0 0 0-29058 {}} {130 0 0 0-28526 {}}} SUCCS {{258 0 0 0-29063 {}} {130 0 0 0-29066 {}}} CYCLES {}}
set a(0-29060) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-557 LOC {10 1.0 11 0.0 11 0.0 11 0.0 11 0.8687499999999999} PREDS {{130 0 0 0-28526 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29061 {}} {130 0 0 0-29066 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29061) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#32 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-558 LOC {10 1.0 11 0.0 11 0.0 11 0.8687499999999999} PREDS {{259 0 0 0-29060 {}} {130 0 0 0-28526 {}}} SUCCS {{259 0 0 0-29062 {}} {130 0 0 0-29066 {}}} CYCLES {}}
set a(0-29062) {AREA_SCORE {} NAME COMP_LOOP:conc#24 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-559 LOC {10 1.0 11 0.8687499999999999 11 0.8687499999999999 11 0.8687499999999999} PREDS {{259 0 0 0-29061 {}} {130 0 0 0-28526 {}}} SUCCS {{259 0 0 0-29063 {}} {130 0 0 0-29066 {}}} CYCLES {}}
set a(0-29063) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-9:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-560 LOC {11 0.0 11 0.8687499999999999 11 0.8687499999999999 11 0.9999998749999999 11 0.9999998749999999} PREDS {{259 0 0 0-29062 {}} {258 0 0 0-29059 {}} {130 0 0 0-28526 {}}} SUCCS {{259 0 0 0-29064 {}} {130 0 0 0-29066 {}}} CYCLES {}}
set a(0-29064) {AREA_SCORE {} NAME COMP_LOOP-9:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-561 LOC {11 0.13125 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-29063 {}} {130 0 0 0-28526 {}}} SUCCS {{259 0 0 0-29065 {}} {130 0 0 0-29066 {}}} CYCLES {}}
set a(0-29065) {AREA_SCORE {} NAME COMP_LOOP-9:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-562 LOC {11 0.13125 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-29064 {}} {130 0 0 0-28526 {}}} SUCCS {{259 0 0 0-29066 {}}} CYCLES {}}
set a(0-29066) {AREA_SCORE {} NAME COMP_LOOP-9:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-563 LOC {11 0.13125 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-29065 {}} {130 0 0 0-29064 {}} {130 0 0 0-29063 {}} {130 0 0 0-29062 {}} {130 0 0 0-29061 {}} {130 0 0 0-29060 {}} {130 0 0 0-29059 {}} {130 0 0 0-29058 {}} {130 0 0 0-29057 {}} {130 0 0 0-28526 {}}} SUCCS {{128 0 0 0-29076 {}} {64 0 0 0-28527 {}}} CYCLES {}}
set a(0-29067) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-564 LOC {1 0.118125 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 10 0.098434275} PREDS {{258 0 0 0-28566 {}}} SUCCS {{258 0 0 0-29071 {}} {130 0 0 0-28527 {}} {258 0 0 0-30064 {}}} CYCLES {}}
set a(0-29068) {AREA_SCORE {} NAME COMP_LOOP:k:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-565 LOC {0 1.0 8 0.0 8 0.0 8 0.0 10 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29069 {}} {130 0 0 0-28527 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29069) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#33 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-566 LOC {0 1.0 8 0.0 8 0.0 10 0.09843439999999999} PREDS {{259 0 0 0-29068 {}}} SUCCS {{259 0 0 0-29070 {}} {130 0 0 0-28527 {}}} CYCLES {}}
set a(0-29070) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#8 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-567 LOC {0 1.0 8 0.09843439999999999 8 0.09843439999999999 10 0.09843439999999999} PREDS {{259 0 0 0-29069 {}}} SUCCS {{259 0 0 0-29071 {}} {130 0 0 0-28527 {}}} CYCLES {}}
set a(0-29071) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-9:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-568 LOC {1 0.18687499999999999 8 0.09843439999999999 8 0.09843439999999999 8 0.5624998775 10 0.5624998775} PREDS {{259 0 0 0-29070 {}} {258 0 0 0-29067 {}}} SUCCS {{259 0 0 0-29072 {}} {258 0 0 0-29074 {}} {130 0 0 0-28527 {}}} CYCLES {}}
set a(0-29072) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#66 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-569 LOC {1 0.6509406 8 0.5625 8 0.5625 10 0.5625} PREDS {{259 0 0 0-29071 {}}} SUCCS {{259 0 3.000 0-29073 {}} {130 0 0 0-28527 {}}} CYCLES {}}
set a(0-29073) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-570 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 11 0.2999998749999999} PREDS {{259 0 3.000 0-29072 {}}} SUCCS {{258 0 0 0-28527 {}}} CYCLES {}}
set a(0-29074) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#4 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-571 LOC {1 0.6509406 8 0.5625 8 0.5625 10 0.5625} PREDS {{258 0 0 0-29071 {}}} SUCCS {{259 0 3.000 0-29075 {}} {130 0 0 0-28527 {}}} CYCLES {}}
set a(0-29075) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#8 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-572 LOC {2 1.0 8 0.95 8 1.0 9 0.2999998749999999 11 0.2999998749999999} PREDS {{259 0 3.000 0-29074 {}}} SUCCS {{258 0 0 0-28527 {}}} CYCLES {}}
set a(0-29076) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#9(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-573 LOC {11 0.0 11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{128 0 0 0-29066 {}} {772 0 0 0-28527 {}}} SUCCS {{259 0 0 0-28527 {}}} CYCLES {}}
set a(0-29077) {AREA_SCORE {} NAME VEC_LOOP:j:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-574 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.345} PREDS {{774 0 0 0-29123 {}}} SUCCS {{259 0 0 0-29078 {}} {130 0 0 0-29122 {}} {256 0 0 0-29123 {}}} CYCLES {}}
set a(0-29078) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(9-3) TYPE READSLICE PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-575 LOC {0 1.0 1 0.0 1 0.0 5 0.345} PREDS {{259 0 0 0-29077 {}}} SUCCS {{258 0 0 0-29082 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29079) {AREA_SCORE {} NAME COMP_LOOP:k:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-576 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.345} PREDS {} SUCCS {{259 0 0 0-29080 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29080) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#34 TYPE READSLICE PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-577 LOC {0 1.0 1 0.0 1 0.0 5 0.345} PREDS {{259 0 0 0-29079 {}}} SUCCS {{259 0 0 0-29081 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29081) {AREA_SCORE {} NAME VEC_LOOP:conc#23 TYPE CONCATENATE PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-578 LOC {0 1.0 1 0.345 1 0.345 5 0.345} PREDS {{259 0 0 0-29080 {}}} SUCCS {{259 0 0 0-29082 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29082) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {0.99 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-579 LOC {1 0.0 1 0.345 1 0.345 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-29081 {}} {258 0 0 0-29078 {}}} SUCCS {{258 0 0 0-29085 {}} {258 0 0 0-29109 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29083) {AREA_SCORE {} NAME VEC_LOOP:j:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-580 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-29123 {}}} SUCCS {{259 0 0 0-29084 {}} {130 0 0 0-29122 {}} {256 0 0 0-29123 {}}} CYCLES {}}
set a(0-29084) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(2-0)#1 TYPE READSLICE PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-581 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-29083 {}}} SUCCS {{259 0 0 0-29085 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29085) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-582 LOC {1 0.12375 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-29084 {}} {258 0 0 0-29082 {}}} SUCCS {{259 0 3.750 0-29086 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29086) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-583 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-29085 {}} {774 0 3.750 0-29117 {}} {774 0 3.750 0-29110 {}}} SUCCS {{258 0 0 0-29102 {}} {256 0 0 0-29110 {}} {258 0 0 0-29112 {}} {256 0 0 0-29117 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29087) {AREA_SCORE {} NAME COMP_LOOP:k:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-584 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-29088 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29088) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#35 TYPE READSLICE PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-585 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-29087 {}}} SUCCS {{259 0 0 0-29089 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29089) {AREA_SCORE {} NAME VEC_LOOP:conc#24 TYPE CONCATENATE PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-586 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-29088 {}}} SUCCS {{258 0 0 0-29091 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29090) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-587 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-29091 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29091) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#34 TYPE ACCU DELAY {1.03 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-588 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-29090 {}} {258 0 0 0-29089 {}}} SUCCS {{258 0 0 0-29094 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29092) {AREA_SCORE {} NAME VEC_LOOP:j:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-589 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-29123 {}}} SUCCS {{259 0 0 0-29093 {}} {130 0 0 0-29122 {}} {256 0 0 0-29123 {}}} CYCLES {}}
set a(0-29093) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(9-0) TYPE READSLICE PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-590 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-29092 {}}} SUCCS {{259 0 0 0-29094 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29094) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-591 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-29093 {}} {258 0 0 0-29091 {}}} SUCCS {{259 0 3.750 0-29095 {}} {258 0 3.750 0-29117 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29095) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-592 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-29094 {}} {774 0 3.750 0-29117 {}} {774 0 3.750 0-29110 {}}} SUCCS {{259 0 0 0-29096 {}} {256 0 0 0-29110 {}} {256 0 0 0-29117 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29096) {AREA_SCORE {} NAME COMP_LOOP-9:mult.x TYPE {C-CORE PORT} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-593 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-29095 {}} {128 0 0 0-29100 {}}} SUCCS {{258 0 0 0-29100 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29097) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y TYPE {C-CORE PORT} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-594 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29100 {}}} SUCCS {{258 0 0 0-29100 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29098) {AREA_SCORE {} NAME COMP_LOOP-9:mult.y_ TYPE {C-CORE PORT} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-595 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29100 {}}} SUCCS {{258 0 0 0-29100 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29099) {AREA_SCORE {} NAME COMP_LOOP-9:mult.p TYPE {C-CORE PORT} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-596 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29100 {}}} SUCCS {{259 0 0 0-29100 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29100) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-9:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-597 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-29099 {}} {258 0 0 0-29098 {}} {258 0 0 0-29097 {}} {258 0 0 0-29096 {}}} SUCCS {{128 0 0 0-29096 {}} {128 0 0 0-29097 {}} {128 0 0 0-29098 {}} {128 0 0 0-29099 {}} {259 0 0 0-29101 {}}} CYCLES {}}
set a(0-29101) {AREA_SCORE {} NAME COMP_LOOP-9:mult.return TYPE {C-CORE PORT} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-598 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-29100 {}}} SUCCS {{259 0 0 0-29102 {}} {258 0 0 0-29111 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29102) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-599 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-29101 {}} {258 0 0 0-29086 {}}} SUCCS {{259 0 0 0-29103 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29103) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.base TYPE {C-CORE PORT} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-600 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-29102 {}} {128 0 0 0-29105 {}}} SUCCS {{258 0 0 0-29105 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29104) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.m TYPE {C-CORE PORT} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-601 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-29105 {}}} SUCCS {{259 0 0 0-29105 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29105) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-9:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-602 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-29104 {}} {258 0 0 0-29103 {}}} SUCCS {{128 0 0 0-29103 {}} {128 0 0 0-29104 {}} {259 0 0 0-29106 {}}} CYCLES {}}
set a(0-29106) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_add.return TYPE {C-CORE PORT} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-603 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29105 {}}} SUCCS {{258 0 3.750 0-29110 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29107) {AREA_SCORE {} NAME VEC_LOOP:j:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-604 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-29123 {}}} SUCCS {{259 0 0 0-29108 {}} {130 0 0 0-29122 {}} {256 0 0 0-29123 {}}} CYCLES {}}
set a(0-29108) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(2-0) TYPE READSLICE PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-605 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-29107 {}}} SUCCS {{259 0 0 0-29109 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29109) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-606 LOC {1 0.12375 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29108 {}} {258 0 0 0-29082 {}}} SUCCS {{259 0 3.750 0-29110 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29110) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#16 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-607 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-29110 {}} {259 0 3.750 0-29109 {}} {258 0 3.750 0-29106 {}} {256 0 0 0-29095 {}} {256 0 0 0-29086 {}} {774 0 0 0-29117 {}}} SUCCS {{774 0 3.750 0-29086 {}} {774 0 3.750 0-29095 {}} {774 0 0 0-29110 {}} {258 0 0 0-29117 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29111) {AREA_SCORE {} NAME COMP_LOOP-9:factor2:not TYPE NOT PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-608 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-29101 {}}} SUCCS {{259 0 0 0-29112 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29112) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-9:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-609 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-29111 {}} {258 0 0 0-29086 {}}} SUCCS {{259 0 0 0-29113 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29113) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-610 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-29112 {}} {128 0 0 0-29115 {}}} SUCCS {{258 0 0 0-29115 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29114) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-611 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-29115 {}}} SUCCS {{259 0 0 0-29115 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29115) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-9:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-612 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-29114 {}} {258 0 0 0-29113 {}}} SUCCS {{128 0 0 0-29113 {}} {128 0 0 0-29114 {}} {259 0 0 0-29116 {}}} CYCLES {}}
set a(0-29116) {AREA_SCORE {} NAME COMP_LOOP-9:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-613 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-29115 {}}} SUCCS {{259 0 3.750 0-29117 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29117) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#17 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-614 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-29117 {}} {259 0 3.750 0-29116 {}} {258 0 0 0-29110 {}} {256 0 0 0-29095 {}} {258 0 3.750 0-29094 {}} {256 0 0 0-29086 {}}} SUCCS {{774 0 3.750 0-29086 {}} {774 0 3.750 0-29095 {}} {774 0 0 0-29110 {}} {774 0 0 0-29117 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29118) {AREA_SCORE {} NAME VEC_LOOP:j:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-615 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-29123 {}}} SUCCS {{259 0 0 0-29119 {}} {130 0 0 0-29122 {}} {256 0 0 0-29123 {}}} CYCLES {}}
set a(0-29119) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(9-0)#1 TYPE READSLICE PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-616 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-29118 {}}} SUCCS {{259 0 0 0-29120 {}} {130 0 0 0-29122 {}}} CYCLES {}}
set a(0-29120) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-9:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-617 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-29119 {}}} SUCCS {{259 0 0 0-29121 {}} {130 0 0 0-29122 {}} {258 0 0 0-29123 {}}} CYCLES {}}
set a(0-29121) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#9(10:0))(10) TYPE READSLICE PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-618 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29120 {}}} SUCCS {{259 0 0 0-29122 {}}} CYCLES {}}
set a(0-29122) {AREA_SCORE {} NAME COMP_LOOP-9:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28527 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-619 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29121 {}} {130 0 0 0-29120 {}} {130 0 0 0-29119 {}} {130 0 0 0-29118 {}} {130 0 0 0-29117 {}} {130 0 0 0-29116 {}} {130 0 0 0-29114 {}} {130 0 0 0-29113 {}} {130 0 0 0-29112 {}} {130 0 0 0-29111 {}} {130 0 0 0-29110 {}} {130 0 0 0-29109 {}} {130 0 0 0-29108 {}} {130 0 0 0-29107 {}} {130 0 0 0-29106 {}} {130 0 0 0-29104 {}} {130 0 0 0-29103 {}} {130 0 0 0-29102 {}} {130 0 0 0-29101 {}} {130 0 0 0-29099 {}} {130 0 0 0-29098 {}} {130 0 0 0-29097 {}} {130 0 0 0-29096 {}} {130 0 0 0-29095 {}} {130 0 0 0-29094 {}} {130 0 0 0-29093 {}} {130 0 0 0-29092 {}} {130 0 0 0-29091 {}} {130 0 0 0-29090 {}} {130 0 0 0-29089 {}} {130 0 0 0-29088 {}} {130 0 0 0-29087 {}} {130 0 0 0-29086 {}} {130 0 0 0-29085 {}} {130 0 0 0-29084 {}} {130 0 0 0-29083 {}} {130 0 0 0-29082 {}} {130 0 0 0-29081 {}} {130 0 0 0-29080 {}} {130 0 0 0-29079 {}} {130 0 0 0-29078 {}} {130 0 0 0-29077 {}}} SUCCS {{129 0 0 0-29123 {}}} CYCLES {}}
set a(0-29123) {AREA_SCORE {} NAME asn(VEC_LOOP:j#9(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28527 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-29123 {}} {129 0 0 0-29122 {}} {258 0 0 0-29120 {}} {256 0 0 0-29118 {}} {256 0 0 0-29107 {}} {256 0 0 0-29092 {}} {256 0 0 0-29083 {}} {256 0 0 0-29077 {}}} SUCCS {{774 0 0 0-29077 {}} {774 0 0 0-29083 {}} {774 0 0 0-29092 {}} {774 0 0 0-29107 {}} {774 0 0 0-29118 {}} {772 0 0 0-29123 {}}} CYCLES {}}
set a(0-28527) {CHI {0-29077 0-29078 0-29079 0-29080 0-29081 0-29082 0-29083 0-29084 0-29085 0-29086 0-29087 0-29088 0-29089 0-29090 0-29091 0-29092 0-29093 0-29094 0-29095 0-29096 0-29097 0-29098 0-29099 0-29100 0-29101 0-29102 0-29103 0-29104 0-29105 0-29106 0-29107 0-29108 0-29109 0-29110 0-29111 0-29112 0-29113 0-29114 0-29115 0-29116 0-29117 0-29118 0-29119 0-29120 0-29121 0-29122 0-29123} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-9:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-620 LOC {11 1.0 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0 0-29076 {}} {258 0 0 0-29075 {}} {130 0 0 0-29074 {}} {258 0 0 0-29073 {}} {130 0 0 0-29072 {}} {130 0 0 0-29071 {}} {130 0 0 0-29070 {}} {130 0 0 0-29069 {}} {130 0 0 0-29068 {}} {130 0 0 0-29067 {}} {64 0 0 0-29066 {}} {64 0 0 0-28526 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-29076 {}} {131 0 0 0-29124 {}} {130 0 0 0-29125 {}} {130 0 0 0-29126 {}} {130 0 0 0-29127 {}} {130 0 0 0-29128 {}} {130 0 0 0-29129 {}} {130 0 0 0-29130 {}} {130 0 0 0-29131 {}} {130 0 0 0-29132 {}} {130 0 0 0-29133 {}} {64 0 0 0-28528 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29124) {AREA_SCORE {} NAME COMP_LOOP-10:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-621 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{131 0 0 0-28527 {}}} SUCCS {{259 0 0 0-29125 {}} {130 0 0 0-29133 {}}} CYCLES {}}
set a(0-29125) {AREA_SCORE {} NAME COMP_LOOP-10:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-622 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{259 0 0 0-29124 {}} {130 0 0 0-28527 {}}} SUCCS {{259 0 0 0-29126 {}} {130 0 0 0-29133 {}}} CYCLES {}}
set a(0-29126) {AREA_SCORE {} NAME COMP_LOOP-10:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-623 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{259 0 0 0-29125 {}} {130 0 0 0-28527 {}}} SUCCS {{258 0 0 0-29130 {}} {130 0 0 0-29133 {}}} CYCLES {}}
set a(0-29127) {AREA_SCORE {} NAME COMP_LOOP:k:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-624 LOC {11 1.0 12 0.0 12 0.0 12 0.0 12 0.8687499999999999} PREDS {{130 0 0 0-28527 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29128 {}} {130 0 0 0-29133 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29128) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#36 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-625 LOC {11 1.0 12 0.0 12 0.0 12 0.8687499999999999} PREDS {{259 0 0 0-29127 {}} {130 0 0 0-28527 {}}} SUCCS {{259 0 0 0-29129 {}} {130 0 0 0-29133 {}}} CYCLES {}}
set a(0-29129) {AREA_SCORE {} NAME COMP_LOOP:conc#27 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-626 LOC {11 1.0 12 0.8687499999999999 12 0.8687499999999999 12 0.8687499999999999} PREDS {{259 0 0 0-29128 {}} {130 0 0 0-28527 {}}} SUCCS {{259 0 0 0-29130 {}} {130 0 0 0-29133 {}}} CYCLES {}}
set a(0-29130) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-10:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-627 LOC {12 0.0 12 0.8687499999999999 12 0.8687499999999999 12 0.9999998749999999 12 0.9999998749999999} PREDS {{259 0 0 0-29129 {}} {258 0 0 0-29126 {}} {130 0 0 0-28527 {}}} SUCCS {{259 0 0 0-29131 {}} {130 0 0 0-29133 {}}} CYCLES {}}
set a(0-29131) {AREA_SCORE {} NAME COMP_LOOP-10:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-628 LOC {12 0.13125 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-29130 {}} {130 0 0 0-28527 {}}} SUCCS {{259 0 0 0-29132 {}} {130 0 0 0-29133 {}}} CYCLES {}}
set a(0-29132) {AREA_SCORE {} NAME COMP_LOOP-10:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-629 LOC {12 0.13125 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-29131 {}} {130 0 0 0-28527 {}}} SUCCS {{259 0 0 0-29133 {}}} CYCLES {}}
set a(0-29133) {AREA_SCORE {} NAME COMP_LOOP-10:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-630 LOC {12 0.13125 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-29132 {}} {130 0 0 0-29131 {}} {130 0 0 0-29130 {}} {130 0 0 0-29129 {}} {130 0 0 0-29128 {}} {130 0 0 0-29127 {}} {130 0 0 0-29126 {}} {130 0 0 0-29125 {}} {130 0 0 0-29124 {}} {130 0 0 0-28527 {}}} SUCCS {{128 0 0 0-29140 {}} {64 0 0 0-28528 {}}} CYCLES {}}
set a(0-29134) {AREA_SCORE {} NAME COMP_LOOP:k:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-631 LOC {0 1.0 9 0.0 9 0.0 9 0.0 11 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29135 {}} {130 0 0 0-28528 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29135) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#37 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-632 LOC {0 1.0 9 0.0 9 0.0 11 0.09843439999999999} PREDS {{259 0 0 0-29134 {}}} SUCCS {{259 0 0 0-29136 {}} {130 0 0 0-28528 {}}} CYCLES {}}
set a(0-29136) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#9 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-633 LOC {0 1.0 9 0.09843439999999999 9 0.09843439999999999 11 0.09843439999999999} PREDS {{259 0 0 0-29135 {}}} SUCCS {{259 0 0 0-29137 {}} {130 0 0 0-28528 {}}} CYCLES {}}
set a(0-29137) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-10:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-634 LOC {1 0.18687499999999999 9 0.09843439999999999 9 0.09843439999999999 9 0.5624998775 11 0.5624998775} PREDS {{259 0 0 0-29136 {}} {258 0 0 0-28634 {}}} SUCCS {{259 0 3.000 0-29138 {}} {258 0 3.000 0-29139 {}} {130 0 0 0-28528 {}}} CYCLES {}}
set a(0-29138) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-635 LOC {2 1.0 9 0.95 9 1.0 10 0.2999998749999999 12 0.2999998749999999} PREDS {{259 0 3.000 0-29137 {}}} SUCCS {{258 0 0 0-28528 {}}} CYCLES {}}
set a(0-29139) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#9 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-636 LOC {2 1.0 9 0.95 9 1.0 10 0.2999998749999999 12 0.2999998749999999} PREDS {{258 0 3.000 0-29137 {}}} SUCCS {{258 0 0 0-28528 {}}} CYCLES {}}
set a(0-29140) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#10(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-637 LOC {12 0.0 12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{128 0 0 0-29133 {}} {772 0 0 0-28528 {}}} SUCCS {{259 0 0 0-28528 {}}} CYCLES {}}
set a(0-29141) {AREA_SCORE {} NAME VEC_LOOP:j:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-638 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-29181 {}}} SUCCS {{259 0 0 0-29142 {}} {130 0 0 0-29180 {}} {256 0 0 0-29181 {}}} CYCLES {}}
set a(0-29142) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(10:0))(9-0) TYPE READSLICE PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-639 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-29141 {}}} SUCCS {{258 0 0 0-29146 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29143) {AREA_SCORE {} NAME COMP_LOOP:k:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-640 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-29144 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29144) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#38 TYPE READSLICE PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-641 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-29143 {}}} SUCCS {{259 0 0 0-29145 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29145) {AREA_SCORE {} NAME VEC_LOOP:conc#26 TYPE CONCATENATE PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-642 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-29144 {}}} SUCCS {{259 0 0 0-29146 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29146) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-643 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-29145 {}} {258 0 0 0-29142 {}}} SUCCS {{259 0 3.750 0-29147 {}} {258 0 3.750 0-29168 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29147) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-644 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-29146 {}} {774 0 3.750 0-29175 {}} {774 0 3.750 0-29168 {}}} SUCCS {{258 0 0 0-29163 {}} {256 0 0 0-29168 {}} {258 0 0 0-29170 {}} {256 0 0 0-29175 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29148) {AREA_SCORE {} NAME COMP_LOOP:k:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-645 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-29149 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29149) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#39 TYPE READSLICE PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-646 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-29148 {}}} SUCCS {{259 0 0 0-29150 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29150) {AREA_SCORE {} NAME VEC_LOOP:conc#27 TYPE CONCATENATE PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-647 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-29149 {}}} SUCCS {{258 0 0 0-29152 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29151) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-648 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-29152 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29152) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#35 TYPE ACCU DELAY {1.03 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-649 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-29151 {}} {258 0 0 0-29150 {}}} SUCCS {{258 0 0 0-29155 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29153) {AREA_SCORE {} NAME VEC_LOOP:j:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-650 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-29181 {}}} SUCCS {{259 0 0 0-29154 {}} {130 0 0 0-29180 {}} {256 0 0 0-29181 {}}} CYCLES {}}
set a(0-29154) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(10:0))(9-0)#1 TYPE READSLICE PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-651 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-29153 {}}} SUCCS {{259 0 0 0-29155 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29155) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-652 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-29154 {}} {258 0 0 0-29152 {}}} SUCCS {{259 0 3.750 0-29156 {}} {258 0 3.750 0-29175 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29156) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-653 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-29155 {}} {774 0 3.750 0-29175 {}} {774 0 3.750 0-29168 {}}} SUCCS {{259 0 0 0-29157 {}} {256 0 0 0-29168 {}} {256 0 0 0-29175 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29157) {AREA_SCORE {} NAME COMP_LOOP-10:mult.x TYPE {C-CORE PORT} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-654 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-29156 {}} {128 0 0 0-29161 {}}} SUCCS {{258 0 0 0-29161 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29158) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y TYPE {C-CORE PORT} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-655 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29161 {}}} SUCCS {{258 0 0 0-29161 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29159) {AREA_SCORE {} NAME COMP_LOOP-10:mult.y_ TYPE {C-CORE PORT} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-656 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29161 {}}} SUCCS {{258 0 0 0-29161 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29160) {AREA_SCORE {} NAME COMP_LOOP-10:mult.p TYPE {C-CORE PORT} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-657 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29161 {}}} SUCCS {{259 0 0 0-29161 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29161) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-10:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-658 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-29160 {}} {258 0 0 0-29159 {}} {258 0 0 0-29158 {}} {258 0 0 0-29157 {}}} SUCCS {{128 0 0 0-29157 {}} {128 0 0 0-29158 {}} {128 0 0 0-29159 {}} {128 0 0 0-29160 {}} {259 0 0 0-29162 {}}} CYCLES {}}
set a(0-29162) {AREA_SCORE {} NAME COMP_LOOP-10:mult.return TYPE {C-CORE PORT} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-659 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-29161 {}}} SUCCS {{259 0 0 0-29163 {}} {258 0 0 0-29169 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29163) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-660 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-29162 {}} {258 0 0 0-29147 {}}} SUCCS {{259 0 0 0-29164 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29164) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.base TYPE {C-CORE PORT} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-661 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-29163 {}} {128 0 0 0-29166 {}}} SUCCS {{258 0 0 0-29166 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29165) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.m TYPE {C-CORE PORT} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-662 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-29166 {}}} SUCCS {{259 0 0 0-29166 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29166) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-10:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-663 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-29165 {}} {258 0 0 0-29164 {}}} SUCCS {{128 0 0 0-29164 {}} {128 0 0 0-29165 {}} {259 0 0 0-29167 {}}} CYCLES {}}
set a(0-29167) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_add.return TYPE {C-CORE PORT} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-664 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29166 {}}} SUCCS {{259 0 3.750 0-29168 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29168) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#18 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-665 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-29168 {}} {259 0 3.750 0-29167 {}} {256 0 0 0-29156 {}} {256 0 0 0-29147 {}} {258 0 3.750 0-29146 {}} {774 0 0 0-29175 {}}} SUCCS {{774 0 3.750 0-29147 {}} {774 0 3.750 0-29156 {}} {774 0 0 0-29168 {}} {258 0 0 0-29175 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29169) {AREA_SCORE {} NAME COMP_LOOP-10:factor2:not TYPE NOT PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-666 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-29162 {}}} SUCCS {{259 0 0 0-29170 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29170) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-10:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-667 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-29169 {}} {258 0 0 0-29147 {}}} SUCCS {{259 0 0 0-29171 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29171) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-668 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-29170 {}} {128 0 0 0-29173 {}}} SUCCS {{258 0 0 0-29173 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29172) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-669 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-29173 {}}} SUCCS {{259 0 0 0-29173 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29173) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-10:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-670 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-29172 {}} {258 0 0 0-29171 {}}} SUCCS {{128 0 0 0-29171 {}} {128 0 0 0-29172 {}} {259 0 0 0-29174 {}}} CYCLES {}}
set a(0-29174) {AREA_SCORE {} NAME COMP_LOOP-10:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-671 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-29173 {}}} SUCCS {{259 0 3.750 0-29175 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29175) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#19 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-672 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-29175 {}} {259 0 3.750 0-29174 {}} {258 0 0 0-29168 {}} {256 0 0 0-29156 {}} {258 0 3.750 0-29155 {}} {256 0 0 0-29147 {}}} SUCCS {{774 0 3.750 0-29147 {}} {774 0 3.750 0-29156 {}} {774 0 0 0-29168 {}} {774 0 0 0-29175 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29176) {AREA_SCORE {} NAME VEC_LOOP:j:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-673 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-29181 {}}} SUCCS {{259 0 0 0-29177 {}} {130 0 0 0-29180 {}} {256 0 0 0-29181 {}}} CYCLES {}}
set a(0-29177) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(10:0))(9-0)#2 TYPE READSLICE PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-674 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-29176 {}}} SUCCS {{259 0 0 0-29178 {}} {130 0 0 0-29180 {}}} CYCLES {}}
set a(0-29178) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-10:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-675 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-29177 {}}} SUCCS {{259 0 0 0-29179 {}} {130 0 0 0-29180 {}} {258 0 0 0-29181 {}}} CYCLES {}}
set a(0-29179) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#10(10:0))(10) TYPE READSLICE PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-676 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29178 {}}} SUCCS {{259 0 0 0-29180 {}}} CYCLES {}}
set a(0-29180) {AREA_SCORE {} NAME COMP_LOOP-10:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28528 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-677 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29179 {}} {130 0 0 0-29178 {}} {130 0 0 0-29177 {}} {130 0 0 0-29176 {}} {130 0 0 0-29175 {}} {130 0 0 0-29174 {}} {130 0 0 0-29172 {}} {130 0 0 0-29171 {}} {130 0 0 0-29170 {}} {130 0 0 0-29169 {}} {130 0 0 0-29168 {}} {130 0 0 0-29167 {}} {130 0 0 0-29165 {}} {130 0 0 0-29164 {}} {130 0 0 0-29163 {}} {130 0 0 0-29162 {}} {130 0 0 0-29160 {}} {130 0 0 0-29159 {}} {130 0 0 0-29158 {}} {130 0 0 0-29157 {}} {130 0 0 0-29156 {}} {130 0 0 0-29155 {}} {130 0 0 0-29154 {}} {130 0 0 0-29153 {}} {130 0 0 0-29152 {}} {130 0 0 0-29151 {}} {130 0 0 0-29150 {}} {130 0 0 0-29149 {}} {130 0 0 0-29148 {}} {130 0 0 0-29147 {}} {130 0 0 0-29146 {}} {130 0 0 0-29145 {}} {130 0 0 0-29144 {}} {130 0 0 0-29143 {}} {130 0 0 0-29142 {}} {130 0 0 0-29141 {}}} SUCCS {{129 0 0 0-29181 {}}} CYCLES {}}
set a(0-29181) {AREA_SCORE {} NAME asn(VEC_LOOP:j#10(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28528 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-29181 {}} {129 0 0 0-29180 {}} {258 0 0 0-29178 {}} {256 0 0 0-29176 {}} {256 0 0 0-29153 {}} {256 0 0 0-29141 {}}} SUCCS {{774 0 0 0-29141 {}} {774 0 0 0-29153 {}} {774 0 0 0-29176 {}} {772 0 0 0-29181 {}}} CYCLES {}}
set a(0-28528) {CHI {0-29141 0-29142 0-29143 0-29144 0-29145 0-29146 0-29147 0-29148 0-29149 0-29150 0-29151 0-29152 0-29153 0-29154 0-29155 0-29156 0-29157 0-29158 0-29159 0-29160 0-29161 0-29162 0-29163 0-29164 0-29165 0-29166 0-29167 0-29168 0-29169 0-29170 0-29171 0-29172 0-29173 0-29174 0-29175 0-29176 0-29177 0-29178 0-29179 0-29180 0-29181} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-10:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-678 LOC {12 1.0 12 1.0 12 1.0 12 1.0} PREDS {{259 0 0 0-29140 {}} {258 0 0 0-29139 {}} {258 0 0 0-29138 {}} {130 0 0 0-29137 {}} {130 0 0 0-29136 {}} {130 0 0 0-29135 {}} {130 0 0 0-29134 {}} {64 0 0 0-29133 {}} {64 0 0 0-28527 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-29140 {}} {131 0 0 0-29182 {}} {130 0 0 0-29183 {}} {130 0 0 0-29184 {}} {130 0 0 0-29185 {}} {130 0 0 0-29186 {}} {130 0 0 0-29187 {}} {130 0 0 0-29188 {}} {130 0 0 0-29189 {}} {130 0 0 0-29190 {}} {130 0 0 0-29191 {}} {64 0 0 0-28529 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29182) {AREA_SCORE {} NAME COMP_LOOP-11:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-679 LOC {12 1.0 13 0.8687499999999999 13 0.8687499999999999 13 0.8687499999999999} PREDS {{131 0 0 0-28528 {}}} SUCCS {{259 0 0 0-29183 {}} {130 0 0 0-29191 {}}} CYCLES {}}
set a(0-29183) {AREA_SCORE {} NAME COMP_LOOP-11:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-680 LOC {12 1.0 13 0.8687499999999999 13 0.8687499999999999 13 0.8687499999999999} PREDS {{259 0 0 0-29182 {}} {130 0 0 0-28528 {}}} SUCCS {{259 0 0 0-29184 {}} {130 0 0 0-29191 {}}} CYCLES {}}
set a(0-29184) {AREA_SCORE {} NAME COMP_LOOP-11:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-681 LOC {12 1.0 13 0.8687499999999999 13 0.8687499999999999 13 0.8687499999999999} PREDS {{259 0 0 0-29183 {}} {130 0 0 0-28528 {}}} SUCCS {{258 0 0 0-29188 {}} {130 0 0 0-29191 {}}} CYCLES {}}
set a(0-29185) {AREA_SCORE {} NAME COMP_LOOP:k:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-682 LOC {12 1.0 13 0.0 13 0.0 13 0.0 13 0.8687499999999999} PREDS {{130 0 0 0-28528 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29186 {}} {130 0 0 0-29191 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29186) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#40 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-683 LOC {12 1.0 13 0.0 13 0.0 13 0.8687499999999999} PREDS {{259 0 0 0-29185 {}} {130 0 0 0-28528 {}}} SUCCS {{259 0 0 0-29187 {}} {130 0 0 0-29191 {}}} CYCLES {}}
set a(0-29187) {AREA_SCORE {} NAME COMP_LOOP:conc#30 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-684 LOC {12 1.0 13 0.8687499999999999 13 0.8687499999999999 13 0.8687499999999999} PREDS {{259 0 0 0-29186 {}} {130 0 0 0-28528 {}}} SUCCS {{259 0 0 0-29188 {}} {130 0 0 0-29191 {}}} CYCLES {}}
set a(0-29188) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-11:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-685 LOC {13 0.0 13 0.8687499999999999 13 0.8687499999999999 13 0.9999998749999999 13 0.9999998749999999} PREDS {{259 0 0 0-29187 {}} {258 0 0 0-29184 {}} {130 0 0 0-28528 {}}} SUCCS {{259 0 0 0-29189 {}} {130 0 0 0-29191 {}}} CYCLES {}}
set a(0-29189) {AREA_SCORE {} NAME COMP_LOOP-11:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-686 LOC {13 0.13125 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-29188 {}} {130 0 0 0-28528 {}}} SUCCS {{259 0 0 0-29190 {}} {130 0 0 0-29191 {}}} CYCLES {}}
set a(0-29190) {AREA_SCORE {} NAME COMP_LOOP-11:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-687 LOC {13 0.13125 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-29189 {}} {130 0 0 0-28528 {}}} SUCCS {{259 0 0 0-29191 {}}} CYCLES {}}
set a(0-29191) {AREA_SCORE {} NAME COMP_LOOP-11:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-688 LOC {13 0.13125 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-29190 {}} {130 0 0 0-29189 {}} {130 0 0 0-29188 {}} {130 0 0 0-29187 {}} {130 0 0 0-29186 {}} {130 0 0 0-29185 {}} {130 0 0 0-29184 {}} {130 0 0 0-29183 {}} {130 0 0 0-29182 {}} {130 0 0 0-28528 {}}} SUCCS {{128 0 0 0-29200 {}} {64 0 0 0-28529 {}}} CYCLES {}}
set a(0-29192) {AREA_SCORE {} NAME COMP_LOOP:k:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-689 LOC {0 1.0 10 0.0 10 0.0 10 0.0 12 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29193 {}} {130 0 0 0-28529 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29193) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#41 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-690 LOC {0 1.0 10 0.0 10 0.0 12 0.09843439999999999} PREDS {{259 0 0 0-29192 {}}} SUCCS {{259 0 0 0-29194 {}} {130 0 0 0-28529 {}}} CYCLES {}}
set a(0-29194) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#10 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-691 LOC {0 1.0 10 0.09843439999999999 10 0.09843439999999999 12 0.09843439999999999} PREDS {{259 0 0 0-29193 {}}} SUCCS {{259 0 0 0-29195 {}} {130 0 0 0-28529 {}}} CYCLES {}}
set a(0-29195) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-11:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-692 LOC {1 0.18687499999999999 10 0.09843439999999999 10 0.09843439999999999 10 0.5624998775 12 0.5624998775} PREDS {{259 0 0 0-29194 {}} {258 0 0 0-28693 {}}} SUCCS {{259 0 0 0-29196 {}} {258 0 0 0-29198 {}} {130 0 0 0-28529 {}}} CYCLES {}}
set a(0-29196) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#67 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-693 LOC {1 0.6509406 10 0.5625 10 0.5625 12 0.5625} PREDS {{259 0 0 0-29195 {}}} SUCCS {{259 0 3.000 0-29197 {}} {130 0 0 0-28529 {}}} CYCLES {}}
set a(0-29197) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-694 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 13 0.2999998749999999} PREDS {{259 0 3.000 0-29196 {}}} SUCCS {{258 0 0 0-28529 {}}} CYCLES {}}
set a(0-29198) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#5 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-695 LOC {1 0.6509406 10 0.5625 10 0.5625 12 0.5625} PREDS {{258 0 0 0-29195 {}}} SUCCS {{259 0 3.000 0-29199 {}} {130 0 0 0-28529 {}}} CYCLES {}}
set a(0-29199) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#10 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-696 LOC {2 1.0 10 0.95 10 1.0 11 0.2999998749999999 13 0.2999998749999999} PREDS {{259 0 3.000 0-29198 {}}} SUCCS {{258 0 0 0-28529 {}}} CYCLES {}}
set a(0-29200) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#11(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-697 LOC {13 0.0 13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{128 0 0 0-29191 {}} {772 0 0 0-28529 {}}} SUCCS {{259 0 0 0-28529 {}}} CYCLES {}}
set a(0-29201) {AREA_SCORE {} NAME VEC_LOOP:j:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-698 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {{774 0 0 0-29247 {}}} SUCCS {{259 0 0 0-29202 {}} {130 0 0 0-29246 {}} {256 0 0 0-29247 {}}} CYCLES {}}
set a(0-29202) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(9-1) TYPE READSLICE PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-699 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-29201 {}}} SUCCS {{258 0 0 0-29206 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29203) {AREA_SCORE {} NAME COMP_LOOP:k:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-700 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {} SUCCS {{259 0 0 0-29204 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29204) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#42 TYPE READSLICE PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-701 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-29203 {}}} SUCCS {{259 0 0 0-29205 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29205) {AREA_SCORE {} NAME VEC_LOOP:conc#29 TYPE CONCATENATE PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-702 LOC {0 1.0 1 0.34125 1 0.34125 5 0.34125} PREDS {{259 0 0 0-29204 {}}} SUCCS {{259 0 0 0-29206 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29206) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.02 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-703 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-29205 {}} {258 0 0 0-29202 {}}} SUCCS {{258 0 0 0-29209 {}} {258 0 0 0-29233 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29207) {AREA_SCORE {} NAME VEC_LOOP:j:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-704 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-29247 {}}} SUCCS {{259 0 0 0-29208 {}} {130 0 0 0-29246 {}} {256 0 0 0-29247 {}}} CYCLES {}}
set a(0-29208) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(0)#1 TYPE READSLICE PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-705 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-29207 {}}} SUCCS {{259 0 0 0-29209 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29209) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-706 LOC {1 0.1275 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-29208 {}} {258 0 0 0-29206 {}}} SUCCS {{259 0 3.750 0-29210 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29210) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-707 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-29209 {}} {774 0 3.750 0-29241 {}} {774 0 3.750 0-29234 {}}} SUCCS {{258 0 0 0-29226 {}} {256 0 0 0-29234 {}} {258 0 0 0-29236 {}} {256 0 0 0-29241 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29211) {AREA_SCORE {} NAME COMP_LOOP:k:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-708 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-29212 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29212) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#43 TYPE READSLICE PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-709 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-29211 {}}} SUCCS {{259 0 0 0-29213 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29213) {AREA_SCORE {} NAME VEC_LOOP:conc#30 TYPE CONCATENATE PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-710 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-29212 {}}} SUCCS {{258 0 0 0-29215 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29214) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-711 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-29215 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29215) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#36 TYPE ACCU DELAY {1.03 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-712 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-29214 {}} {258 0 0 0-29213 {}}} SUCCS {{258 0 0 0-29218 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29216) {AREA_SCORE {} NAME VEC_LOOP:j:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-713 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-29247 {}}} SUCCS {{259 0 0 0-29217 {}} {130 0 0 0-29246 {}} {256 0 0 0-29247 {}}} CYCLES {}}
set a(0-29217) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(9-0) TYPE READSLICE PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-714 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-29216 {}}} SUCCS {{259 0 0 0-29218 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29218) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-715 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-29217 {}} {258 0 0 0-29215 {}}} SUCCS {{259 0 3.750 0-29219 {}} {258 0 3.750 0-29241 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29219) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-716 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-29218 {}} {774 0 3.750 0-29241 {}} {774 0 3.750 0-29234 {}}} SUCCS {{259 0 0 0-29220 {}} {256 0 0 0-29234 {}} {256 0 0 0-29241 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29220) {AREA_SCORE {} NAME COMP_LOOP-11:mult.x TYPE {C-CORE PORT} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-717 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-29219 {}} {128 0 0 0-29224 {}}} SUCCS {{258 0 0 0-29224 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29221) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y TYPE {C-CORE PORT} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-718 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29224 {}}} SUCCS {{258 0 0 0-29224 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29222) {AREA_SCORE {} NAME COMP_LOOP-11:mult.y_ TYPE {C-CORE PORT} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-719 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29224 {}}} SUCCS {{258 0 0 0-29224 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29223) {AREA_SCORE {} NAME COMP_LOOP-11:mult.p TYPE {C-CORE PORT} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-720 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29224 {}}} SUCCS {{259 0 0 0-29224 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29224) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-11:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-721 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-29223 {}} {258 0 0 0-29222 {}} {258 0 0 0-29221 {}} {258 0 0 0-29220 {}}} SUCCS {{128 0 0 0-29220 {}} {128 0 0 0-29221 {}} {128 0 0 0-29222 {}} {128 0 0 0-29223 {}} {259 0 0 0-29225 {}}} CYCLES {}}
set a(0-29225) {AREA_SCORE {} NAME COMP_LOOP-11:mult.return TYPE {C-CORE PORT} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-722 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-29224 {}}} SUCCS {{259 0 0 0-29226 {}} {258 0 0 0-29235 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29226) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-723 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-29225 {}} {258 0 0 0-29210 {}}} SUCCS {{259 0 0 0-29227 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29227) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.base TYPE {C-CORE PORT} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-724 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-29226 {}} {128 0 0 0-29229 {}}} SUCCS {{258 0 0 0-29229 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29228) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.m TYPE {C-CORE PORT} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-725 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-29229 {}}} SUCCS {{259 0 0 0-29229 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29229) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-11:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-726 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-29228 {}} {258 0 0 0-29227 {}}} SUCCS {{128 0 0 0-29227 {}} {128 0 0 0-29228 {}} {259 0 0 0-29230 {}}} CYCLES {}}
set a(0-29230) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_add.return TYPE {C-CORE PORT} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-727 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29229 {}}} SUCCS {{258 0 3.750 0-29234 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29231) {AREA_SCORE {} NAME VEC_LOOP:j:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-728 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-29247 {}}} SUCCS {{259 0 0 0-29232 {}} {130 0 0 0-29246 {}} {256 0 0 0-29247 {}}} CYCLES {}}
set a(0-29232) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(0) TYPE READSLICE PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-729 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-29231 {}}} SUCCS {{259 0 0 0-29233 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29233) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-730 LOC {1 0.1275 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29232 {}} {258 0 0 0-29206 {}}} SUCCS {{259 0 3.750 0-29234 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29234) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#20 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-731 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-29234 {}} {259 0 3.750 0-29233 {}} {258 0 3.750 0-29230 {}} {256 0 0 0-29219 {}} {256 0 0 0-29210 {}} {774 0 0 0-29241 {}}} SUCCS {{774 0 3.750 0-29210 {}} {774 0 3.750 0-29219 {}} {774 0 0 0-29234 {}} {258 0 0 0-29241 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29235) {AREA_SCORE {} NAME COMP_LOOP-11:factor2:not TYPE NOT PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-732 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-29225 {}}} SUCCS {{259 0 0 0-29236 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29236) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-11:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-733 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-29235 {}} {258 0 0 0-29210 {}}} SUCCS {{259 0 0 0-29237 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29237) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-734 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-29236 {}} {128 0 0 0-29239 {}}} SUCCS {{258 0 0 0-29239 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29238) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-735 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-29239 {}}} SUCCS {{259 0 0 0-29239 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29239) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-11:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-736 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-29238 {}} {258 0 0 0-29237 {}}} SUCCS {{128 0 0 0-29237 {}} {128 0 0 0-29238 {}} {259 0 0 0-29240 {}}} CYCLES {}}
set a(0-29240) {AREA_SCORE {} NAME COMP_LOOP-11:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-737 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-29239 {}}} SUCCS {{259 0 3.750 0-29241 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29241) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#21 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-738 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-29241 {}} {259 0 3.750 0-29240 {}} {258 0 0 0-29234 {}} {256 0 0 0-29219 {}} {258 0 3.750 0-29218 {}} {256 0 0 0-29210 {}}} SUCCS {{774 0 3.750 0-29210 {}} {774 0 3.750 0-29219 {}} {774 0 0 0-29234 {}} {774 0 0 0-29241 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29242) {AREA_SCORE {} NAME VEC_LOOP:j:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-739 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-29247 {}}} SUCCS {{259 0 0 0-29243 {}} {130 0 0 0-29246 {}} {256 0 0 0-29247 {}}} CYCLES {}}
set a(0-29243) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(9-0)#1 TYPE READSLICE PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-740 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-29242 {}}} SUCCS {{259 0 0 0-29244 {}} {130 0 0 0-29246 {}}} CYCLES {}}
set a(0-29244) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-11:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-741 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-29243 {}}} SUCCS {{259 0 0 0-29245 {}} {130 0 0 0-29246 {}} {258 0 0 0-29247 {}}} CYCLES {}}
set a(0-29245) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#11(10:0))(10) TYPE READSLICE PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-742 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29244 {}}} SUCCS {{259 0 0 0-29246 {}}} CYCLES {}}
set a(0-29246) {AREA_SCORE {} NAME COMP_LOOP-11:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28529 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-743 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29245 {}} {130 0 0 0-29244 {}} {130 0 0 0-29243 {}} {130 0 0 0-29242 {}} {130 0 0 0-29241 {}} {130 0 0 0-29240 {}} {130 0 0 0-29238 {}} {130 0 0 0-29237 {}} {130 0 0 0-29236 {}} {130 0 0 0-29235 {}} {130 0 0 0-29234 {}} {130 0 0 0-29233 {}} {130 0 0 0-29232 {}} {130 0 0 0-29231 {}} {130 0 0 0-29230 {}} {130 0 0 0-29228 {}} {130 0 0 0-29227 {}} {130 0 0 0-29226 {}} {130 0 0 0-29225 {}} {130 0 0 0-29223 {}} {130 0 0 0-29222 {}} {130 0 0 0-29221 {}} {130 0 0 0-29220 {}} {130 0 0 0-29219 {}} {130 0 0 0-29218 {}} {130 0 0 0-29217 {}} {130 0 0 0-29216 {}} {130 0 0 0-29215 {}} {130 0 0 0-29214 {}} {130 0 0 0-29213 {}} {130 0 0 0-29212 {}} {130 0 0 0-29211 {}} {130 0 0 0-29210 {}} {130 0 0 0-29209 {}} {130 0 0 0-29208 {}} {130 0 0 0-29207 {}} {130 0 0 0-29206 {}} {130 0 0 0-29205 {}} {130 0 0 0-29204 {}} {130 0 0 0-29203 {}} {130 0 0 0-29202 {}} {130 0 0 0-29201 {}}} SUCCS {{129 0 0 0-29247 {}}} CYCLES {}}
set a(0-29247) {AREA_SCORE {} NAME asn(VEC_LOOP:j#11(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28529 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-29247 {}} {129 0 0 0-29246 {}} {258 0 0 0-29244 {}} {256 0 0 0-29242 {}} {256 0 0 0-29231 {}} {256 0 0 0-29216 {}} {256 0 0 0-29207 {}} {256 0 0 0-29201 {}}} SUCCS {{774 0 0 0-29201 {}} {774 0 0 0-29207 {}} {774 0 0 0-29216 {}} {774 0 0 0-29231 {}} {774 0 0 0-29242 {}} {772 0 0 0-29247 {}}} CYCLES {}}
set a(0-28529) {CHI {0-29201 0-29202 0-29203 0-29204 0-29205 0-29206 0-29207 0-29208 0-29209 0-29210 0-29211 0-29212 0-29213 0-29214 0-29215 0-29216 0-29217 0-29218 0-29219 0-29220 0-29221 0-29222 0-29223 0-29224 0-29225 0-29226 0-29227 0-29228 0-29229 0-29230 0-29231 0-29232 0-29233 0-29234 0-29235 0-29236 0-29237 0-29238 0-29239 0-29240 0-29241 0-29242 0-29243 0-29244 0-29245 0-29246 0-29247} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-11:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-744 LOC {13 1.0 13 1.0 13 1.0 13 1.0} PREDS {{259 0 0 0-29200 {}} {258 0 0 0-29199 {}} {130 0 0 0-29198 {}} {258 0 0 0-29197 {}} {130 0 0 0-29196 {}} {130 0 0 0-29195 {}} {130 0 0 0-29194 {}} {130 0 0 0-29193 {}} {130 0 0 0-29192 {}} {64 0 0 0-29191 {}} {64 0 0 0-28528 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-29200 {}} {131 0 0 0-29248 {}} {130 0 0 0-29249 {}} {130 0 0 0-29250 {}} {130 0 0 0-29251 {}} {130 0 0 0-29252 {}} {130 0 0 0-29253 {}} {130 0 0 0-29254 {}} {130 0 0 0-29255 {}} {130 0 0 0-29256 {}} {130 0 0 0-29257 {}} {64 0 0 0-28530 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29248) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3)#1 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-745 LOC {13 1.0 14 0.8724999999999999 14 0.8724999999999999 14 0.8724999999999999} PREDS {{131 0 0 0-28529 {}}} SUCCS {{259 0 0 0-29249 {}} {130 0 0 0-29257 {}}} CYCLES {}}
set a(0-29249) {AREA_SCORE {} NAME COMP_LOOP-12:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-746 LOC {13 1.0 14 0.8724999999999999 14 0.8724999999999999 14 0.8724999999999999} PREDS {{259 0 0 0-29248 {}} {130 0 0 0-28529 {}}} SUCCS {{259 0 0 0-29250 {}} {130 0 0 0-29257 {}}} CYCLES {}}
set a(0-29250) {AREA_SCORE {} NAME COMP_LOOP-12:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-747 LOC {13 1.0 14 0.8724999999999999 14 0.8724999999999999 14 0.8724999999999999} PREDS {{259 0 0 0-29249 {}} {130 0 0 0-28529 {}}} SUCCS {{258 0 0 0-29254 {}} {130 0 0 0-29257 {}}} CYCLES {}}
set a(0-29251) {AREA_SCORE {} NAME COMP_LOOP:k:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-748 LOC {13 1.0 14 0.0 14 0.0 14 0.0 14 0.8724999999999999} PREDS {{130 0 0 0-28529 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29252 {}} {130 0 0 0-29257 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29252) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#45 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-749 LOC {13 1.0 14 0.0 14 0.0 14 0.8724999999999999} PREDS {{259 0 0 0-29251 {}} {130 0 0 0-28529 {}}} SUCCS {{259 0 0 0-29253 {}} {130 0 0 0-29257 {}}} CYCLES {}}
set a(0-29253) {AREA_SCORE {} NAME COMP_LOOP:conc#33 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-750 LOC {13 1.0 14 0.8724999999999999 14 0.8724999999999999 14 0.8724999999999999} PREDS {{259 0 0 0-29252 {}} {130 0 0 0-28529 {}}} SUCCS {{259 0 0 0-29254 {}} {130 0 0 0-29257 {}}} CYCLES {}}
set a(0-29254) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME COMP_LOOP:acc#3 TYPE ACCU DELAY {1.02 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-751 LOC {14 0.0 14 0.8724999999999999 14 0.8724999999999999 14 0.999999875 14 0.999999875} PREDS {{259 0 0 0-29253 {}} {258 0 0 0-29250 {}} {130 0 0 0-28529 {}}} SUCCS {{259 0 0 0-29255 {}} {130 0 0 0-29257 {}}} CYCLES {}}
set a(0-29255) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#3)(8) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-752 LOC {14 0.1275 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-29254 {}} {130 0 0 0-28529 {}}} SUCCS {{259 0 0 0-29256 {}} {130 0 0 0-29257 {}}} CYCLES {}}
set a(0-29256) {AREA_SCORE {} NAME COMP_LOOP-12:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-753 LOC {14 0.1275 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-29255 {}} {130 0 0 0-28529 {}}} SUCCS {{259 0 0 0-29257 {}}} CYCLES {}}
set a(0-29257) {AREA_SCORE {} NAME COMP_LOOP-12:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-754 LOC {14 0.1275 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-29256 {}} {130 0 0 0-29255 {}} {130 0 0 0-29254 {}} {130 0 0 0-29253 {}} {130 0 0 0-29252 {}} {130 0 0 0-29251 {}} {130 0 0 0-29250 {}} {130 0 0 0-29249 {}} {130 0 0 0-29248 {}} {130 0 0 0-28529 {}}} SUCCS {{128 0 0 0-29264 {}} {64 0 0 0-28530 {}}} CYCLES {}}
set a(0-29258) {AREA_SCORE {} NAME COMP_LOOP:k:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-755 LOC {0 1.0 11 0.0 11 0.0 11 0.0 13 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29259 {}} {130 0 0 0-28530 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29259) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#24 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-756 LOC {0 1.0 11 0.0 11 0.0 13 0.09843439999999999} PREDS {{259 0 0 0-29258 {}}} SUCCS {{259 0 0 0-29260 {}} {130 0 0 0-28530 {}}} CYCLES {}}
set a(0-29260) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#11 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-757 LOC {0 1.0 11 0.09843439999999999 11 0.09843439999999999 13 0.09843439999999999} PREDS {{259 0 0 0-29259 {}}} SUCCS {{259 0 0 0-29261 {}} {130 0 0 0-28530 {}}} CYCLES {}}
set a(0-29261) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-12:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-758 LOC {1 0.18687499999999999 11 0.09843439999999999 11 0.09843439999999999 11 0.5624998775 13 0.5624998775} PREDS {{259 0 0 0-29260 {}} {258 0 0 0-28634 {}}} SUCCS {{259 0 3.000 0-29262 {}} {258 0 3.000 0-29263 {}} {130 0 0 0-28530 {}}} CYCLES {}}
set a(0-29262) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-759 LOC {2 1.0 11 0.95 11 1.0 12 0.2999998749999999 14 0.2999998749999999} PREDS {{259 0 3.000 0-29261 {}}} SUCCS {{258 0 0 0-28530 {}}} CYCLES {}}
set a(0-29263) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#11 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-760 LOC {2 1.0 11 0.95 11 1.0 12 0.2999998749999999 14 0.2999998749999999} PREDS {{258 0 3.000 0-29261 {}}} SUCCS {{258 0 0 0-28530 {}}} CYCLES {}}
set a(0-29264) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#12(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-761 LOC {14 0.0 14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{128 0 0 0-29257 {}} {772 0 0 0-28530 {}}} SUCCS {{259 0 0 0-28530 {}}} CYCLES {}}
set a(0-29265) {AREA_SCORE {} NAME VEC_LOOP:j:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-762 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-29305 {}}} SUCCS {{259 0 0 0-29266 {}} {130 0 0 0-29304 {}} {256 0 0 0-29305 {}}} CYCLES {}}
set a(0-29266) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(10:0))(9-0) TYPE READSLICE PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-763 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-29265 {}}} SUCCS {{258 0 0 0-29270 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29267) {AREA_SCORE {} NAME COMP_LOOP:k:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-764 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-29268 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29268) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#46 TYPE READSLICE PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-765 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-29267 {}}} SUCCS {{259 0 0 0-29269 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29269) {AREA_SCORE {} NAME VEC_LOOP:conc#32 TYPE CONCATENATE PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-766 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-29268 {}}} SUCCS {{259 0 0 0-29270 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29270) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-767 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-29269 {}} {258 0 0 0-29266 {}}} SUCCS {{259 0 3.750 0-29271 {}} {258 0 3.750 0-29292 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29271) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-768 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-29270 {}} {774 0 3.750 0-29299 {}} {774 0 3.750 0-29292 {}}} SUCCS {{258 0 0 0-29287 {}} {256 0 0 0-29292 {}} {258 0 0 0-29294 {}} {256 0 0 0-29299 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29272) {AREA_SCORE {} NAME COMP_LOOP:k:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-769 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-29273 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29273) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#47 TYPE READSLICE PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-770 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-29272 {}}} SUCCS {{259 0 0 0-29274 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29274) {AREA_SCORE {} NAME VEC_LOOP:conc#33 TYPE CONCATENATE PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-771 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-29273 {}}} SUCCS {{258 0 0 0-29276 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29275) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-772 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-29276 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29276) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#37 TYPE ACCU DELAY {1.03 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-773 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-29275 {}} {258 0 0 0-29274 {}}} SUCCS {{258 0 0 0-29279 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29277) {AREA_SCORE {} NAME VEC_LOOP:j:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-774 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-29305 {}}} SUCCS {{259 0 0 0-29278 {}} {130 0 0 0-29304 {}} {256 0 0 0-29305 {}}} CYCLES {}}
set a(0-29278) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(10:0))(9-0)#1 TYPE READSLICE PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-775 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-29277 {}}} SUCCS {{259 0 0 0-29279 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29279) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-776 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-29278 {}} {258 0 0 0-29276 {}}} SUCCS {{259 0 3.750 0-29280 {}} {258 0 3.750 0-29299 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29280) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-777 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-29279 {}} {774 0 3.750 0-29299 {}} {774 0 3.750 0-29292 {}}} SUCCS {{259 0 0 0-29281 {}} {256 0 0 0-29292 {}} {256 0 0 0-29299 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29281) {AREA_SCORE {} NAME COMP_LOOP-12:mult.x TYPE {C-CORE PORT} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-778 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-29280 {}} {128 0 0 0-29285 {}}} SUCCS {{258 0 0 0-29285 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29282) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y TYPE {C-CORE PORT} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-779 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29285 {}}} SUCCS {{258 0 0 0-29285 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29283) {AREA_SCORE {} NAME COMP_LOOP-12:mult.y_ TYPE {C-CORE PORT} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-780 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29285 {}}} SUCCS {{258 0 0 0-29285 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29284) {AREA_SCORE {} NAME COMP_LOOP-12:mult.p TYPE {C-CORE PORT} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-781 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29285 {}}} SUCCS {{259 0 0 0-29285 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29285) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-12:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-782 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-29284 {}} {258 0 0 0-29283 {}} {258 0 0 0-29282 {}} {258 0 0 0-29281 {}}} SUCCS {{128 0 0 0-29281 {}} {128 0 0 0-29282 {}} {128 0 0 0-29283 {}} {128 0 0 0-29284 {}} {259 0 0 0-29286 {}}} CYCLES {}}
set a(0-29286) {AREA_SCORE {} NAME COMP_LOOP-12:mult.return TYPE {C-CORE PORT} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-783 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-29285 {}}} SUCCS {{259 0 0 0-29287 {}} {258 0 0 0-29293 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29287) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-784 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-29286 {}} {258 0 0 0-29271 {}}} SUCCS {{259 0 0 0-29288 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29288) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.base TYPE {C-CORE PORT} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-785 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-29287 {}} {128 0 0 0-29290 {}}} SUCCS {{258 0 0 0-29290 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29289) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.m TYPE {C-CORE PORT} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-786 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-29290 {}}} SUCCS {{259 0 0 0-29290 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29290) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-12:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-787 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-29289 {}} {258 0 0 0-29288 {}}} SUCCS {{128 0 0 0-29288 {}} {128 0 0 0-29289 {}} {259 0 0 0-29291 {}}} CYCLES {}}
set a(0-29291) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_add.return TYPE {C-CORE PORT} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-788 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29290 {}}} SUCCS {{259 0 3.750 0-29292 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29292) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#22 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-789 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-29292 {}} {259 0 3.750 0-29291 {}} {256 0 0 0-29280 {}} {256 0 0 0-29271 {}} {258 0 3.750 0-29270 {}} {774 0 0 0-29299 {}}} SUCCS {{774 0 3.750 0-29271 {}} {774 0 3.750 0-29280 {}} {774 0 0 0-29292 {}} {258 0 0 0-29299 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29293) {AREA_SCORE {} NAME COMP_LOOP-12:factor2:not TYPE NOT PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-790 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-29286 {}}} SUCCS {{259 0 0 0-29294 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29294) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-12:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-791 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-29293 {}} {258 0 0 0-29271 {}}} SUCCS {{259 0 0 0-29295 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29295) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-792 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-29294 {}} {128 0 0 0-29297 {}}} SUCCS {{258 0 0 0-29297 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29296) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-793 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-29297 {}}} SUCCS {{259 0 0 0-29297 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29297) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-12:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-794 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-29296 {}} {258 0 0 0-29295 {}}} SUCCS {{128 0 0 0-29295 {}} {128 0 0 0-29296 {}} {259 0 0 0-29298 {}}} CYCLES {}}
set a(0-29298) {AREA_SCORE {} NAME COMP_LOOP-12:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-795 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-29297 {}}} SUCCS {{259 0 3.750 0-29299 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29299) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#23 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-796 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-29299 {}} {259 0 3.750 0-29298 {}} {258 0 0 0-29292 {}} {256 0 0 0-29280 {}} {258 0 3.750 0-29279 {}} {256 0 0 0-29271 {}}} SUCCS {{774 0 3.750 0-29271 {}} {774 0 3.750 0-29280 {}} {774 0 0 0-29292 {}} {774 0 0 0-29299 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29300) {AREA_SCORE {} NAME VEC_LOOP:j:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-797 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-29305 {}}} SUCCS {{259 0 0 0-29301 {}} {130 0 0 0-29304 {}} {256 0 0 0-29305 {}}} CYCLES {}}
set a(0-29301) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(10:0))(9-0)#2 TYPE READSLICE PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-798 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-29300 {}}} SUCCS {{259 0 0 0-29302 {}} {130 0 0 0-29304 {}}} CYCLES {}}
set a(0-29302) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-12:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-799 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-29301 {}}} SUCCS {{259 0 0 0-29303 {}} {130 0 0 0-29304 {}} {258 0 0 0-29305 {}}} CYCLES {}}
set a(0-29303) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#12(10:0))(10) TYPE READSLICE PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-800 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29302 {}}} SUCCS {{259 0 0 0-29304 {}}} CYCLES {}}
set a(0-29304) {AREA_SCORE {} NAME COMP_LOOP-12:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28530 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-801 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29303 {}} {130 0 0 0-29302 {}} {130 0 0 0-29301 {}} {130 0 0 0-29300 {}} {130 0 0 0-29299 {}} {130 0 0 0-29298 {}} {130 0 0 0-29296 {}} {130 0 0 0-29295 {}} {130 0 0 0-29294 {}} {130 0 0 0-29293 {}} {130 0 0 0-29292 {}} {130 0 0 0-29291 {}} {130 0 0 0-29289 {}} {130 0 0 0-29288 {}} {130 0 0 0-29287 {}} {130 0 0 0-29286 {}} {130 0 0 0-29284 {}} {130 0 0 0-29283 {}} {130 0 0 0-29282 {}} {130 0 0 0-29281 {}} {130 0 0 0-29280 {}} {130 0 0 0-29279 {}} {130 0 0 0-29278 {}} {130 0 0 0-29277 {}} {130 0 0 0-29276 {}} {130 0 0 0-29275 {}} {130 0 0 0-29274 {}} {130 0 0 0-29273 {}} {130 0 0 0-29272 {}} {130 0 0 0-29271 {}} {130 0 0 0-29270 {}} {130 0 0 0-29269 {}} {130 0 0 0-29268 {}} {130 0 0 0-29267 {}} {130 0 0 0-29266 {}} {130 0 0 0-29265 {}}} SUCCS {{129 0 0 0-29305 {}}} CYCLES {}}
set a(0-29305) {AREA_SCORE {} NAME asn(VEC_LOOP:j#12(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28530 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-29305 {}} {129 0 0 0-29304 {}} {258 0 0 0-29302 {}} {256 0 0 0-29300 {}} {256 0 0 0-29277 {}} {256 0 0 0-29265 {}}} SUCCS {{774 0 0 0-29265 {}} {774 0 0 0-29277 {}} {774 0 0 0-29300 {}} {772 0 0 0-29305 {}}} CYCLES {}}
set a(0-28530) {CHI {0-29265 0-29266 0-29267 0-29268 0-29269 0-29270 0-29271 0-29272 0-29273 0-29274 0-29275 0-29276 0-29277 0-29278 0-29279 0-29280 0-29281 0-29282 0-29283 0-29284 0-29285 0-29286 0-29287 0-29288 0-29289 0-29290 0-29291 0-29292 0-29293 0-29294 0-29295 0-29296 0-29297 0-29298 0-29299 0-29300 0-29301 0-29302 0-29303 0-29304 0-29305} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-12:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-802 LOC {14 1.0 14 1.0 14 1.0 14 1.0} PREDS {{259 0 0 0-29264 {}} {258 0 0 0-29263 {}} {258 0 0 0-29262 {}} {130 0 0 0-29261 {}} {130 0 0 0-29260 {}} {130 0 0 0-29259 {}} {130 0 0 0-29258 {}} {64 0 0 0-29257 {}} {64 0 0 0-28529 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-29264 {}} {131 0 0 0-29306 {}} {130 0 0 0-29307 {}} {130 0 0 0-29308 {}} {130 0 0 0-29309 {}} {130 0 0 0-29310 {}} {130 0 0 0-29311 {}} {130 0 0 0-29312 {}} {130 0 0 0-29313 {}} {130 0 0 0-29314 {}} {130 0 0 0-29315 {}} {64 0 0 0-28531 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29306) {AREA_SCORE {} NAME COMP_LOOP-13:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-803 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{131 0 0 0-28530 {}}} SUCCS {{259 0 0 0-29307 {}} {130 0 0 0-29315 {}}} CYCLES {}}
set a(0-29307) {AREA_SCORE {} NAME COMP_LOOP-13:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-804 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{259 0 0 0-29306 {}} {130 0 0 0-28530 {}}} SUCCS {{259 0 0 0-29308 {}} {130 0 0 0-29315 {}}} CYCLES {}}
set a(0-29308) {AREA_SCORE {} NAME COMP_LOOP-13:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-805 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{259 0 0 0-29307 {}} {130 0 0 0-28530 {}}} SUCCS {{258 0 0 0-29312 {}} {130 0 0 0-29315 {}}} CYCLES {}}
set a(0-29309) {AREA_SCORE {} NAME COMP_LOOP:k:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-806 LOC {14 1.0 15 0.0 15 0.0 15 0.0 15 0.8687499999999999} PREDS {{130 0 0 0-28530 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29310 {}} {130 0 0 0-29315 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29310) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#48 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-807 LOC {14 1.0 15 0.0 15 0.0 15 0.8687499999999999} PREDS {{259 0 0 0-29309 {}} {130 0 0 0-28530 {}}} SUCCS {{259 0 0 0-29311 {}} {130 0 0 0-29315 {}}} CYCLES {}}
set a(0-29311) {AREA_SCORE {} NAME COMP_LOOP:conc#36 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-808 LOC {14 1.0 15 0.8687499999999999 15 0.8687499999999999 15 0.8687499999999999} PREDS {{259 0 0 0-29310 {}} {130 0 0 0-28530 {}}} SUCCS {{259 0 0 0-29312 {}} {130 0 0 0-29315 {}}} CYCLES {}}
set a(0-29312) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-13:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-809 LOC {15 0.0 15 0.8687499999999999 15 0.8687499999999999 15 0.9999998749999999 15 0.9999998749999999} PREDS {{259 0 0 0-29311 {}} {258 0 0 0-29308 {}} {130 0 0 0-28530 {}}} SUCCS {{259 0 0 0-29313 {}} {130 0 0 0-29315 {}}} CYCLES {}}
set a(0-29313) {AREA_SCORE {} NAME COMP_LOOP-13:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-810 LOC {15 0.13125 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-29312 {}} {130 0 0 0-28530 {}}} SUCCS {{259 0 0 0-29314 {}} {130 0 0 0-29315 {}}} CYCLES {}}
set a(0-29314) {AREA_SCORE {} NAME COMP_LOOP-13:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-811 LOC {15 0.13125 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-29313 {}} {130 0 0 0-28530 {}}} SUCCS {{259 0 0 0-29315 {}}} CYCLES {}}
set a(0-29315) {AREA_SCORE {} NAME COMP_LOOP-13:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-812 LOC {15 0.13125 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-29314 {}} {130 0 0 0-29313 {}} {130 0 0 0-29312 {}} {130 0 0 0-29311 {}} {130 0 0 0-29310 {}} {130 0 0 0-29309 {}} {130 0 0 0-29308 {}} {130 0 0 0-29307 {}} {130 0 0 0-29306 {}} {130 0 0 0-28530 {}}} SUCCS {{128 0 0 0-29324 {}} {64 0 0 0-28531 {}}} CYCLES {}}
set a(0-29316) {AREA_SCORE {} NAME COMP_LOOP:k:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-813 LOC {0 1.0 12 0.0 12 0.0 12 0.0 14 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29317 {}} {130 0 0 0-28531 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29317) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#49 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-814 LOC {0 1.0 12 0.0 12 0.0 14 0.09843439999999999} PREDS {{259 0 0 0-29316 {}}} SUCCS {{259 0 0 0-29318 {}} {130 0 0 0-28531 {}}} CYCLES {}}
set a(0-29318) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#12 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-815 LOC {0 1.0 12 0.09843439999999999 12 0.09843439999999999 14 0.09843439999999999} PREDS {{259 0 0 0-29317 {}}} SUCCS {{259 0 0 0-29319 {}} {130 0 0 0-28531 {}}} CYCLES {}}
set a(0-29319) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-13:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-816 LOC {1 0.18687499999999999 12 0.09843439999999999 12 0.09843439999999999 12 0.5624998775 14 0.5624998775} PREDS {{259 0 0 0-29318 {}} {258 0 0 0-28818 {}}} SUCCS {{259 0 0 0-29320 {}} {258 0 0 0-29322 {}} {130 0 0 0-28531 {}}} CYCLES {}}
set a(0-29320) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#68 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-817 LOC {1 0.6509406 12 0.5625 12 0.5625 14 0.5625} PREDS {{259 0 0 0-29319 {}}} SUCCS {{259 0 3.000 0-29321 {}} {130 0 0 0-28531 {}}} CYCLES {}}
set a(0-29321) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-818 LOC {2 1.0 12 0.95 12 1.0 13 0.2999998749999999 15 0.2999998749999999} PREDS {{259 0 3.000 0-29320 {}}} SUCCS {{258 0 0 0-28531 {}}} CYCLES {}}
set a(0-29322) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#6 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-819 LOC {1 0.6509406 12 0.5625 12 0.5625 14 0.5625} PREDS {{258 0 0 0-29319 {}}} SUCCS {{259 0 3.000 0-29323 {}} {130 0 0 0-28531 {}}} CYCLES {}}
set a(0-29323) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#12 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-820 LOC {2 1.0 12 0.95 12 1.0 13 0.2999998749999999 15 0.2999998749999999} PREDS {{259 0 3.000 0-29322 {}}} SUCCS {{258 0 0 0-28531 {}}} CYCLES {}}
set a(0-29324) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#13(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-821 LOC {15 0.0 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{128 0 0 0-29315 {}} {772 0 0 0-28531 {}}} SUCCS {{259 0 0 0-28531 {}}} CYCLES {}}
set a(0-29325) {AREA_SCORE {} NAME VEC_LOOP:j:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-822 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {{774 0 0 0-29371 {}}} SUCCS {{259 0 0 0-29326 {}} {130 0 0 0-29370 {}} {256 0 0 0-29371 {}}} CYCLES {}}
set a(0-29326) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(9-2) TYPE READSLICE PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-823 LOC {0 1.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {{259 0 0 0-29325 {}}} SUCCS {{258 0 0 0-29330 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29327) {AREA_SCORE {} NAME COMP_LOOP:k:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-824 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {} SUCCS {{259 0 0 0-29328 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29328) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#50 TYPE READSLICE PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-825 LOC {0 1.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {{259 0 0 0-29327 {}}} SUCCS {{259 0 0 0-29329 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29329) {AREA_SCORE {} NAME VEC_LOOP:conc#35 TYPE CONCATENATE PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-826 LOC {0 1.0 1 0.34312499999999996 1 0.34312499999999996 5 0.34312499999999996} PREDS {{259 0 0 0-29328 {}}} SUCCS {{259 0 0 0-29330 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29330) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 2 NAME VEC_LOOP:acc#16 TYPE ACCU DELAY {1.01 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-827 LOC {1 0.0 1 0.34312499999999996 1 0.34312499999999996 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-29329 {}} {258 0 0 0-29326 {}}} SUCCS {{258 0 0 0-29333 {}} {258 0 0 0-29357 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29331) {AREA_SCORE {} NAME VEC_LOOP:j:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-828 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-29371 {}}} SUCCS {{259 0 0 0-29332 {}} {130 0 0 0-29370 {}} {256 0 0 0-29371 {}}} CYCLES {}}
set a(0-29332) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(1-0)#1 TYPE READSLICE PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-829 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-29331 {}}} SUCCS {{259 0 0 0-29333 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29333) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-830 LOC {1 0.125625 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-29332 {}} {258 0 0 0-29330 {}}} SUCCS {{259 0 3.750 0-29334 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29334) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-831 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-29333 {}} {774 0 3.750 0-29365 {}} {774 0 3.750 0-29358 {}}} SUCCS {{258 0 0 0-29350 {}} {256 0 0 0-29358 {}} {258 0 0 0-29360 {}} {256 0 0 0-29365 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29335) {AREA_SCORE {} NAME COMP_LOOP:k:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-832 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-29336 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29336) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#51 TYPE READSLICE PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-833 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-29335 {}}} SUCCS {{259 0 0 0-29337 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29337) {AREA_SCORE {} NAME VEC_LOOP:conc#36 TYPE CONCATENATE PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-834 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-29336 {}}} SUCCS {{258 0 0 0-29339 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29338) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-835 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-29339 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29339) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#38 TYPE ACCU DELAY {1.03 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-836 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-29338 {}} {258 0 0 0-29337 {}}} SUCCS {{258 0 0 0-29342 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29340) {AREA_SCORE {} NAME VEC_LOOP:j:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-837 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-29371 {}}} SUCCS {{259 0 0 0-29341 {}} {130 0 0 0-29370 {}} {256 0 0 0-29371 {}}} CYCLES {}}
set a(0-29341) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(9-0) TYPE READSLICE PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-838 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-29340 {}}} SUCCS {{259 0 0 0-29342 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29342) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-839 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-29341 {}} {258 0 0 0-29339 {}}} SUCCS {{259 0 3.750 0-29343 {}} {258 0 3.750 0-29365 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29343) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-840 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-29342 {}} {774 0 3.750 0-29365 {}} {774 0 3.750 0-29358 {}}} SUCCS {{259 0 0 0-29344 {}} {256 0 0 0-29358 {}} {256 0 0 0-29365 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29344) {AREA_SCORE {} NAME COMP_LOOP-13:mult.x TYPE {C-CORE PORT} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-841 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-29343 {}} {128 0 0 0-29348 {}}} SUCCS {{258 0 0 0-29348 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29345) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y TYPE {C-CORE PORT} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-842 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29348 {}}} SUCCS {{258 0 0 0-29348 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29346) {AREA_SCORE {} NAME COMP_LOOP-13:mult.y_ TYPE {C-CORE PORT} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-843 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29348 {}}} SUCCS {{258 0 0 0-29348 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29347) {AREA_SCORE {} NAME COMP_LOOP-13:mult.p TYPE {C-CORE PORT} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-844 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29348 {}}} SUCCS {{259 0 0 0-29348 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29348) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-13:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-845 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-29347 {}} {258 0 0 0-29346 {}} {258 0 0 0-29345 {}} {258 0 0 0-29344 {}}} SUCCS {{128 0 0 0-29344 {}} {128 0 0 0-29345 {}} {128 0 0 0-29346 {}} {128 0 0 0-29347 {}} {259 0 0 0-29349 {}}} CYCLES {}}
set a(0-29349) {AREA_SCORE {} NAME COMP_LOOP-13:mult.return TYPE {C-CORE PORT} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-846 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-29348 {}}} SUCCS {{259 0 0 0-29350 {}} {258 0 0 0-29359 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29350) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-847 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-29349 {}} {258 0 0 0-29334 {}}} SUCCS {{259 0 0 0-29351 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29351) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.base TYPE {C-CORE PORT} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-848 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-29350 {}} {128 0 0 0-29353 {}}} SUCCS {{258 0 0 0-29353 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29352) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.m TYPE {C-CORE PORT} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-849 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-29353 {}}} SUCCS {{259 0 0 0-29353 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29353) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-13:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-850 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-29352 {}} {258 0 0 0-29351 {}}} SUCCS {{128 0 0 0-29351 {}} {128 0 0 0-29352 {}} {259 0 0 0-29354 {}}} CYCLES {}}
set a(0-29354) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_add.return TYPE {C-CORE PORT} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-851 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29353 {}}} SUCCS {{258 0 3.750 0-29358 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29355) {AREA_SCORE {} NAME VEC_LOOP:j:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-852 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-29371 {}}} SUCCS {{259 0 0 0-29356 {}} {130 0 0 0-29370 {}} {256 0 0 0-29371 {}}} CYCLES {}}
set a(0-29356) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(1-0) TYPE READSLICE PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-853 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-29355 {}}} SUCCS {{259 0 0 0-29357 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29357) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-854 LOC {1 0.125625 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29356 {}} {258 0 0 0-29330 {}}} SUCCS {{259 0 3.750 0-29358 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29358) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#24 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-855 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-29358 {}} {259 0 3.750 0-29357 {}} {258 0 3.750 0-29354 {}} {256 0 0 0-29343 {}} {256 0 0 0-29334 {}} {774 0 0 0-29365 {}}} SUCCS {{774 0 3.750 0-29334 {}} {774 0 3.750 0-29343 {}} {774 0 0 0-29358 {}} {258 0 0 0-29365 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29359) {AREA_SCORE {} NAME COMP_LOOP-13:factor2:not TYPE NOT PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-856 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-29349 {}}} SUCCS {{259 0 0 0-29360 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29360) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-13:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-857 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-29359 {}} {258 0 0 0-29334 {}}} SUCCS {{259 0 0 0-29361 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29361) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-858 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-29360 {}} {128 0 0 0-29363 {}}} SUCCS {{258 0 0 0-29363 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29362) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-859 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-29363 {}}} SUCCS {{259 0 0 0-29363 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29363) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-13:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-860 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-29362 {}} {258 0 0 0-29361 {}}} SUCCS {{128 0 0 0-29361 {}} {128 0 0 0-29362 {}} {259 0 0 0-29364 {}}} CYCLES {}}
set a(0-29364) {AREA_SCORE {} NAME COMP_LOOP-13:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-861 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-29363 {}}} SUCCS {{259 0 3.750 0-29365 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29365) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#25 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-862 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-29365 {}} {259 0 3.750 0-29364 {}} {258 0 0 0-29358 {}} {256 0 0 0-29343 {}} {258 0 3.750 0-29342 {}} {256 0 0 0-29334 {}}} SUCCS {{774 0 3.750 0-29334 {}} {774 0 3.750 0-29343 {}} {774 0 0 0-29358 {}} {774 0 0 0-29365 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29366) {AREA_SCORE {} NAME VEC_LOOP:j:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-863 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-29371 {}}} SUCCS {{259 0 0 0-29367 {}} {130 0 0 0-29370 {}} {256 0 0 0-29371 {}}} CYCLES {}}
set a(0-29367) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(9-0)#1 TYPE READSLICE PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-864 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-29366 {}}} SUCCS {{259 0 0 0-29368 {}} {130 0 0 0-29370 {}}} CYCLES {}}
set a(0-29368) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-13:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-865 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-29367 {}}} SUCCS {{259 0 0 0-29369 {}} {130 0 0 0-29370 {}} {258 0 0 0-29371 {}}} CYCLES {}}
set a(0-29369) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#13(10:0))(10) TYPE READSLICE PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-866 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29368 {}}} SUCCS {{259 0 0 0-29370 {}}} CYCLES {}}
set a(0-29370) {AREA_SCORE {} NAME COMP_LOOP-13:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28531 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-867 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29369 {}} {130 0 0 0-29368 {}} {130 0 0 0-29367 {}} {130 0 0 0-29366 {}} {130 0 0 0-29365 {}} {130 0 0 0-29364 {}} {130 0 0 0-29362 {}} {130 0 0 0-29361 {}} {130 0 0 0-29360 {}} {130 0 0 0-29359 {}} {130 0 0 0-29358 {}} {130 0 0 0-29357 {}} {130 0 0 0-29356 {}} {130 0 0 0-29355 {}} {130 0 0 0-29354 {}} {130 0 0 0-29352 {}} {130 0 0 0-29351 {}} {130 0 0 0-29350 {}} {130 0 0 0-29349 {}} {130 0 0 0-29347 {}} {130 0 0 0-29346 {}} {130 0 0 0-29345 {}} {130 0 0 0-29344 {}} {130 0 0 0-29343 {}} {130 0 0 0-29342 {}} {130 0 0 0-29341 {}} {130 0 0 0-29340 {}} {130 0 0 0-29339 {}} {130 0 0 0-29338 {}} {130 0 0 0-29337 {}} {130 0 0 0-29336 {}} {130 0 0 0-29335 {}} {130 0 0 0-29334 {}} {130 0 0 0-29333 {}} {130 0 0 0-29332 {}} {130 0 0 0-29331 {}} {130 0 0 0-29330 {}} {130 0 0 0-29329 {}} {130 0 0 0-29328 {}} {130 0 0 0-29327 {}} {130 0 0 0-29326 {}} {130 0 0 0-29325 {}}} SUCCS {{129 0 0 0-29371 {}}} CYCLES {}}
set a(0-29371) {AREA_SCORE {} NAME asn(VEC_LOOP:j#13(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28531 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-29371 {}} {129 0 0 0-29370 {}} {258 0 0 0-29368 {}} {256 0 0 0-29366 {}} {256 0 0 0-29355 {}} {256 0 0 0-29340 {}} {256 0 0 0-29331 {}} {256 0 0 0-29325 {}}} SUCCS {{774 0 0 0-29325 {}} {774 0 0 0-29331 {}} {774 0 0 0-29340 {}} {774 0 0 0-29355 {}} {774 0 0 0-29366 {}} {772 0 0 0-29371 {}}} CYCLES {}}
set a(0-28531) {CHI {0-29325 0-29326 0-29327 0-29328 0-29329 0-29330 0-29331 0-29332 0-29333 0-29334 0-29335 0-29336 0-29337 0-29338 0-29339 0-29340 0-29341 0-29342 0-29343 0-29344 0-29345 0-29346 0-29347 0-29348 0-29349 0-29350 0-29351 0-29352 0-29353 0-29354 0-29355 0-29356 0-29357 0-29358 0-29359 0-29360 0-29361 0-29362 0-29363 0-29364 0-29365 0-29366 0-29367 0-29368 0-29369 0-29370 0-29371} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-13:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-868 LOC {15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-29324 {}} {258 0 0 0-29323 {}} {130 0 0 0-29322 {}} {258 0 0 0-29321 {}} {130 0 0 0-29320 {}} {130 0 0 0-29319 {}} {130 0 0 0-29318 {}} {130 0 0 0-29317 {}} {130 0 0 0-29316 {}} {64 0 0 0-29315 {}} {64 0 0 0-28530 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-29324 {}} {131 0 0 0-29372 {}} {130 0 0 0-29373 {}} {130 0 0 0-29374 {}} {130 0 0 0-29375 {}} {130 0 0 0-29376 {}} {130 0 0 0-29377 {}} {130 0 0 0-29378 {}} {130 0 0 0-29379 {}} {130 0 0 0-29380 {}} {130 0 0 0-29381 {}} {64 0 0 0-28532 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29372) {AREA_SCORE {} NAME COMP_LOOP-14:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-869 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{131 0 0 0-28531 {}}} SUCCS {{259 0 0 0-29373 {}} {130 0 0 0-29381 {}}} CYCLES {}}
set a(0-29373) {AREA_SCORE {} NAME COMP_LOOP-14:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-870 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{259 0 0 0-29372 {}} {130 0 0 0-28531 {}}} SUCCS {{259 0 0 0-29374 {}} {130 0 0 0-29381 {}}} CYCLES {}}
set a(0-29374) {AREA_SCORE {} NAME COMP_LOOP-14:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-871 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{259 0 0 0-29373 {}} {130 0 0 0-28531 {}}} SUCCS {{258 0 0 0-29378 {}} {130 0 0 0-29381 {}}} CYCLES {}}
set a(0-29375) {AREA_SCORE {} NAME COMP_LOOP:k:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-872 LOC {15 1.0 16 0.0 16 0.0 16 0.0 16 0.8687499999999999} PREDS {{130 0 0 0-28531 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29376 {}} {130 0 0 0-29381 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29376) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#52 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-873 LOC {15 1.0 16 0.0 16 0.0 16 0.8687499999999999} PREDS {{259 0 0 0-29375 {}} {130 0 0 0-28531 {}}} SUCCS {{259 0 0 0-29377 {}} {130 0 0 0-29381 {}}} CYCLES {}}
set a(0-29377) {AREA_SCORE {} NAME COMP_LOOP:conc#39 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-874 LOC {15 1.0 16 0.8687499999999999 16 0.8687499999999999 16 0.8687499999999999} PREDS {{259 0 0 0-29376 {}} {130 0 0 0-28531 {}}} SUCCS {{259 0 0 0-29378 {}} {130 0 0 0-29381 {}}} CYCLES {}}
set a(0-29378) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-14:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-875 LOC {16 0.0 16 0.8687499999999999 16 0.8687499999999999 16 0.9999998749999999 16 0.9999998749999999} PREDS {{259 0 0 0-29377 {}} {258 0 0 0-29374 {}} {130 0 0 0-28531 {}}} SUCCS {{259 0 0 0-29379 {}} {130 0 0 0-29381 {}}} CYCLES {}}
set a(0-29379) {AREA_SCORE {} NAME COMP_LOOP-14:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-876 LOC {16 0.13125 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-29378 {}} {130 0 0 0-28531 {}}} SUCCS {{259 0 0 0-29380 {}} {130 0 0 0-29381 {}}} CYCLES {}}
set a(0-29380) {AREA_SCORE {} NAME COMP_LOOP-14:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-877 LOC {16 0.13125 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-29379 {}} {130 0 0 0-28531 {}}} SUCCS {{259 0 0 0-29381 {}}} CYCLES {}}
set a(0-29381) {AREA_SCORE {} NAME COMP_LOOP-14:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-878 LOC {16 0.13125 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-29380 {}} {130 0 0 0-29379 {}} {130 0 0 0-29378 {}} {130 0 0 0-29377 {}} {130 0 0 0-29376 {}} {130 0 0 0-29375 {}} {130 0 0 0-29374 {}} {130 0 0 0-29373 {}} {130 0 0 0-29372 {}} {130 0 0 0-28531 {}}} SUCCS {{128 0 0 0-29388 {}} {64 0 0 0-28532 {}}} CYCLES {}}
set a(0-29382) {AREA_SCORE {} NAME COMP_LOOP:k:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-879 LOC {0 1.0 13 0.0 13 0.0 13 0.0 15 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29383 {}} {130 0 0 0-28532 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29383) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#53 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-880 LOC {0 1.0 13 0.0 13 0.0 15 0.09843439999999999} PREDS {{259 0 0 0-29382 {}}} SUCCS {{259 0 0 0-29384 {}} {130 0 0 0-28532 {}}} CYCLES {}}
set a(0-29384) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#13 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-881 LOC {0 1.0 13 0.09843439999999999 13 0.09843439999999999 15 0.09843439999999999} PREDS {{259 0 0 0-29383 {}}} SUCCS {{259 0 0 0-29385 {}} {130 0 0 0-28532 {}}} CYCLES {}}
set a(0-29385) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-14:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-882 LOC {1 0.18687499999999999 13 0.09843439999999999 13 0.09843439999999999 13 0.5624998775 15 0.5624998775} PREDS {{259 0 0 0-29384 {}} {258 0 0 0-28634 {}}} SUCCS {{259 0 3.000 0-29386 {}} {258 0 3.000 0-29387 {}} {130 0 0 0-28532 {}}} CYCLES {}}
set a(0-29386) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-883 LOC {2 1.0 13 0.95 13 1.0 14 0.2999998749999999 16 0.2999998749999999} PREDS {{259 0 3.000 0-29385 {}}} SUCCS {{258 0 0 0-28532 {}}} CYCLES {}}
set a(0-29387) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#13 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-884 LOC {2 1.0 13 0.95 13 1.0 14 0.2999998749999999 16 0.2999998749999999} PREDS {{258 0 3.000 0-29385 {}}} SUCCS {{258 0 0 0-28532 {}}} CYCLES {}}
set a(0-29388) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#14(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-885 LOC {16 0.0 16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{128 0 0 0-29381 {}} {772 0 0 0-28532 {}}} SUCCS {{259 0 0 0-28532 {}}} CYCLES {}}
set a(0-29389) {AREA_SCORE {} NAME VEC_LOOP:j:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-886 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-29429 {}}} SUCCS {{259 0 0 0-29390 {}} {130 0 0 0-29428 {}} {256 0 0 0-29429 {}}} CYCLES {}}
set a(0-29390) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(10:0))(9-0) TYPE READSLICE PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-887 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-29389 {}}} SUCCS {{258 0 0 0-29394 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29391) {AREA_SCORE {} NAME COMP_LOOP:k:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-888 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-29392 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29392) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#54 TYPE READSLICE PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-889 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-29391 {}}} SUCCS {{259 0 0 0-29393 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29393) {AREA_SCORE {} NAME VEC_LOOP:conc#38 TYPE CONCATENATE PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-890 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-29392 {}}} SUCCS {{259 0 0 0-29394 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29394) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-891 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-29393 {}} {258 0 0 0-29390 {}}} SUCCS {{259 0 3.750 0-29395 {}} {258 0 3.750 0-29416 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29395) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-892 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-29394 {}} {774 0 3.750 0-29423 {}} {774 0 3.750 0-29416 {}}} SUCCS {{258 0 0 0-29411 {}} {256 0 0 0-29416 {}} {258 0 0 0-29418 {}} {256 0 0 0-29423 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29396) {AREA_SCORE {} NAME COMP_LOOP:k:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-893 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-29397 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29397) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#55 TYPE READSLICE PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-894 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-29396 {}}} SUCCS {{259 0 0 0-29398 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29398) {AREA_SCORE {} NAME VEC_LOOP:conc#39 TYPE CONCATENATE PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-895 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-29397 {}}} SUCCS {{258 0 0 0-29400 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29399) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-896 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-29400 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29400) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#39 TYPE ACCU DELAY {1.03 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-897 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-29399 {}} {258 0 0 0-29398 {}}} SUCCS {{258 0 0 0-29403 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29401) {AREA_SCORE {} NAME VEC_LOOP:j:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-898 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-29429 {}}} SUCCS {{259 0 0 0-29402 {}} {130 0 0 0-29428 {}} {256 0 0 0-29429 {}}} CYCLES {}}
set a(0-29402) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(10:0))(9-0)#1 TYPE READSLICE PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-899 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-29401 {}}} SUCCS {{259 0 0 0-29403 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29403) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-900 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-29402 {}} {258 0 0 0-29400 {}}} SUCCS {{259 0 3.750 0-29404 {}} {258 0 3.750 0-29423 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29404) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-901 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-29403 {}} {774 0 3.750 0-29423 {}} {774 0 3.750 0-29416 {}}} SUCCS {{259 0 0 0-29405 {}} {256 0 0 0-29416 {}} {256 0 0 0-29423 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29405) {AREA_SCORE {} NAME COMP_LOOP-14:mult.x TYPE {C-CORE PORT} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-902 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-29404 {}} {128 0 0 0-29409 {}}} SUCCS {{258 0 0 0-29409 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29406) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y TYPE {C-CORE PORT} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-903 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29409 {}}} SUCCS {{258 0 0 0-29409 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29407) {AREA_SCORE {} NAME COMP_LOOP-14:mult.y_ TYPE {C-CORE PORT} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-904 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29409 {}}} SUCCS {{258 0 0 0-29409 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29408) {AREA_SCORE {} NAME COMP_LOOP-14:mult.p TYPE {C-CORE PORT} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-905 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29409 {}}} SUCCS {{259 0 0 0-29409 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29409) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-14:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-906 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-29408 {}} {258 0 0 0-29407 {}} {258 0 0 0-29406 {}} {258 0 0 0-29405 {}}} SUCCS {{128 0 0 0-29405 {}} {128 0 0 0-29406 {}} {128 0 0 0-29407 {}} {128 0 0 0-29408 {}} {259 0 0 0-29410 {}}} CYCLES {}}
set a(0-29410) {AREA_SCORE {} NAME COMP_LOOP-14:mult.return TYPE {C-CORE PORT} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-907 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-29409 {}}} SUCCS {{259 0 0 0-29411 {}} {258 0 0 0-29417 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29411) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-908 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-29410 {}} {258 0 0 0-29395 {}}} SUCCS {{259 0 0 0-29412 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29412) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.base TYPE {C-CORE PORT} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-909 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-29411 {}} {128 0 0 0-29414 {}}} SUCCS {{258 0 0 0-29414 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29413) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.m TYPE {C-CORE PORT} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-910 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-29414 {}}} SUCCS {{259 0 0 0-29414 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29414) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-14:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-911 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-29413 {}} {258 0 0 0-29412 {}}} SUCCS {{128 0 0 0-29412 {}} {128 0 0 0-29413 {}} {259 0 0 0-29415 {}}} CYCLES {}}
set a(0-29415) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_add.return TYPE {C-CORE PORT} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-912 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29414 {}}} SUCCS {{259 0 3.750 0-29416 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29416) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#26 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-913 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-29416 {}} {259 0 3.750 0-29415 {}} {256 0 0 0-29404 {}} {256 0 0 0-29395 {}} {258 0 3.750 0-29394 {}} {774 0 0 0-29423 {}}} SUCCS {{774 0 3.750 0-29395 {}} {774 0 3.750 0-29404 {}} {774 0 0 0-29416 {}} {258 0 0 0-29423 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29417) {AREA_SCORE {} NAME COMP_LOOP-14:factor2:not TYPE NOT PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-914 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-29410 {}}} SUCCS {{259 0 0 0-29418 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29418) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-14:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-915 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-29417 {}} {258 0 0 0-29395 {}}} SUCCS {{259 0 0 0-29419 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29419) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-916 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-29418 {}} {128 0 0 0-29421 {}}} SUCCS {{258 0 0 0-29421 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29420) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-917 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-29421 {}}} SUCCS {{259 0 0 0-29421 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29421) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-14:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-918 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-29420 {}} {258 0 0 0-29419 {}}} SUCCS {{128 0 0 0-29419 {}} {128 0 0 0-29420 {}} {259 0 0 0-29422 {}}} CYCLES {}}
set a(0-29422) {AREA_SCORE {} NAME COMP_LOOP-14:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-919 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-29421 {}}} SUCCS {{259 0 3.750 0-29423 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29423) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#27 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-920 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-29423 {}} {259 0 3.750 0-29422 {}} {258 0 0 0-29416 {}} {256 0 0 0-29404 {}} {258 0 3.750 0-29403 {}} {256 0 0 0-29395 {}}} SUCCS {{774 0 3.750 0-29395 {}} {774 0 3.750 0-29404 {}} {774 0 0 0-29416 {}} {774 0 0 0-29423 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29424) {AREA_SCORE {} NAME VEC_LOOP:j:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-921 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-29429 {}}} SUCCS {{259 0 0 0-29425 {}} {130 0 0 0-29428 {}} {256 0 0 0-29429 {}}} CYCLES {}}
set a(0-29425) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(10:0))(9-0)#2 TYPE READSLICE PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-922 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-29424 {}}} SUCCS {{259 0 0 0-29426 {}} {130 0 0 0-29428 {}}} CYCLES {}}
set a(0-29426) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-14:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-923 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-29425 {}}} SUCCS {{259 0 0 0-29427 {}} {130 0 0 0-29428 {}} {258 0 0 0-29429 {}}} CYCLES {}}
set a(0-29427) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#14(10:0))(10) TYPE READSLICE PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-924 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29426 {}}} SUCCS {{259 0 0 0-29428 {}}} CYCLES {}}
set a(0-29428) {AREA_SCORE {} NAME COMP_LOOP-14:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28532 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-925 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29427 {}} {130 0 0 0-29426 {}} {130 0 0 0-29425 {}} {130 0 0 0-29424 {}} {130 0 0 0-29423 {}} {130 0 0 0-29422 {}} {130 0 0 0-29420 {}} {130 0 0 0-29419 {}} {130 0 0 0-29418 {}} {130 0 0 0-29417 {}} {130 0 0 0-29416 {}} {130 0 0 0-29415 {}} {130 0 0 0-29413 {}} {130 0 0 0-29412 {}} {130 0 0 0-29411 {}} {130 0 0 0-29410 {}} {130 0 0 0-29408 {}} {130 0 0 0-29407 {}} {130 0 0 0-29406 {}} {130 0 0 0-29405 {}} {130 0 0 0-29404 {}} {130 0 0 0-29403 {}} {130 0 0 0-29402 {}} {130 0 0 0-29401 {}} {130 0 0 0-29400 {}} {130 0 0 0-29399 {}} {130 0 0 0-29398 {}} {130 0 0 0-29397 {}} {130 0 0 0-29396 {}} {130 0 0 0-29395 {}} {130 0 0 0-29394 {}} {130 0 0 0-29393 {}} {130 0 0 0-29392 {}} {130 0 0 0-29391 {}} {130 0 0 0-29390 {}} {130 0 0 0-29389 {}}} SUCCS {{129 0 0 0-29429 {}}} CYCLES {}}
set a(0-29429) {AREA_SCORE {} NAME asn(VEC_LOOP:j#14(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28532 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-29429 {}} {129 0 0 0-29428 {}} {258 0 0 0-29426 {}} {256 0 0 0-29424 {}} {256 0 0 0-29401 {}} {256 0 0 0-29389 {}}} SUCCS {{774 0 0 0-29389 {}} {774 0 0 0-29401 {}} {774 0 0 0-29424 {}} {772 0 0 0-29429 {}}} CYCLES {}}
set a(0-28532) {CHI {0-29389 0-29390 0-29391 0-29392 0-29393 0-29394 0-29395 0-29396 0-29397 0-29398 0-29399 0-29400 0-29401 0-29402 0-29403 0-29404 0-29405 0-29406 0-29407 0-29408 0-29409 0-29410 0-29411 0-29412 0-29413 0-29414 0-29415 0-29416 0-29417 0-29418 0-29419 0-29420 0-29421 0-29422 0-29423 0-29424 0-29425 0-29426 0-29427 0-29428 0-29429} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-14:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-926 LOC {16 1.0 16 1.0 16 1.0 16 1.0} PREDS {{259 0 0 0-29388 {}} {258 0 0 0-29387 {}} {258 0 0 0-29386 {}} {130 0 0 0-29385 {}} {130 0 0 0-29384 {}} {130 0 0 0-29383 {}} {130 0 0 0-29382 {}} {64 0 0 0-29381 {}} {64 0 0 0-28531 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-29388 {}} {131 0 0 0-29430 {}} {130 0 0 0-29431 {}} {130 0 0 0-29432 {}} {130 0 0 0-29433 {}} {130 0 0 0-29434 {}} {130 0 0 0-29435 {}} {130 0 0 0-29436 {}} {130 0 0 0-29437 {}} {130 0 0 0-29438 {}} {130 0 0 0-29439 {}} {64 0 0 0-28533 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29430) {AREA_SCORE {} NAME COMP_LOOP-15:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-927 LOC {16 1.0 17 0.8687499999999999 17 0.8687499999999999 17 0.8687499999999999} PREDS {{131 0 0 0-28532 {}}} SUCCS {{259 0 0 0-29431 {}} {130 0 0 0-29439 {}}} CYCLES {}}
set a(0-29431) {AREA_SCORE {} NAME COMP_LOOP-15:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-928 LOC {16 1.0 17 0.8687499999999999 17 0.8687499999999999 17 0.8687499999999999} PREDS {{259 0 0 0-29430 {}} {130 0 0 0-28532 {}}} SUCCS {{259 0 0 0-29432 {}} {130 0 0 0-29439 {}}} CYCLES {}}
set a(0-29432) {AREA_SCORE {} NAME COMP_LOOP-15:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-929 LOC {16 1.0 17 0.8687499999999999 17 0.8687499999999999 17 0.8687499999999999} PREDS {{259 0 0 0-29431 {}} {130 0 0 0-28532 {}}} SUCCS {{258 0 0 0-29436 {}} {130 0 0 0-29439 {}}} CYCLES {}}
set a(0-29433) {AREA_SCORE {} NAME COMP_LOOP:k:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-930 LOC {16 1.0 17 0.0 17 0.0 17 0.0 17 0.8687499999999999} PREDS {{130 0 0 0-28532 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29434 {}} {130 0 0 0-29439 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29434) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#56 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-931 LOC {16 1.0 17 0.0 17 0.0 17 0.8687499999999999} PREDS {{259 0 0 0-29433 {}} {130 0 0 0-28532 {}}} SUCCS {{259 0 0 0-29435 {}} {130 0 0 0-29439 {}}} CYCLES {}}
set a(0-29435) {AREA_SCORE {} NAME COMP_LOOP:conc#42 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-932 LOC {16 1.0 17 0.8687499999999999 17 0.8687499999999999 17 0.8687499999999999} PREDS {{259 0 0 0-29434 {}} {130 0 0 0-28532 {}}} SUCCS {{259 0 0 0-29436 {}} {130 0 0 0-29439 {}}} CYCLES {}}
set a(0-29436) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-15:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-933 LOC {17 0.0 17 0.8687499999999999 17 0.8687499999999999 17 0.9999998749999999 17 0.9999998749999999} PREDS {{259 0 0 0-29435 {}} {258 0 0 0-29432 {}} {130 0 0 0-28532 {}}} SUCCS {{259 0 0 0-29437 {}} {130 0 0 0-29439 {}}} CYCLES {}}
set a(0-29437) {AREA_SCORE {} NAME COMP_LOOP-15:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-934 LOC {17 0.13125 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-29436 {}} {130 0 0 0-28532 {}}} SUCCS {{259 0 0 0-29438 {}} {130 0 0 0-29439 {}}} CYCLES {}}
set a(0-29438) {AREA_SCORE {} NAME COMP_LOOP-15:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-935 LOC {17 0.13125 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-29437 {}} {130 0 0 0-28532 {}}} SUCCS {{259 0 0 0-29439 {}}} CYCLES {}}
set a(0-29439) {AREA_SCORE {} NAME COMP_LOOP-15:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-936 LOC {17 0.13125 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-29438 {}} {130 0 0 0-29437 {}} {130 0 0 0-29436 {}} {130 0 0 0-29435 {}} {130 0 0 0-29434 {}} {130 0 0 0-29433 {}} {130 0 0 0-29432 {}} {130 0 0 0-29431 {}} {130 0 0 0-29430 {}} {130 0 0 0-28532 {}}} SUCCS {{128 0 0 0-29448 {}} {64 0 0 0-28533 {}}} CYCLES {}}
set a(0-29440) {AREA_SCORE {} NAME COMP_LOOP:k:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-937 LOC {0 1.0 14 0.0 14 0.0 14 0.0 16 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29441 {}} {130 0 0 0-28533 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29441) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#57 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-938 LOC {0 1.0 14 0.0 14 0.0 16 0.09843439999999999} PREDS {{259 0 0 0-29440 {}}} SUCCS {{259 0 0 0-29442 {}} {130 0 0 0-28533 {}}} CYCLES {}}
set a(0-29442) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#14 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-939 LOC {0 1.0 14 0.09843439999999999 14 0.09843439999999999 16 0.09843439999999999} PREDS {{259 0 0 0-29441 {}}} SUCCS {{259 0 0 0-29443 {}} {130 0 0 0-28533 {}}} CYCLES {}}
set a(0-29443) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-15:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-940 LOC {1 0.18687499999999999 14 0.09843439999999999 14 0.09843439999999999 14 0.5624998775 16 0.5624998775} PREDS {{259 0 0 0-29442 {}} {258 0 0 0-28693 {}}} SUCCS {{259 0 0 0-29444 {}} {258 0 0 0-29446 {}} {130 0 0 0-28533 {}}} CYCLES {}}
set a(0-29444) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#69 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-941 LOC {1 0.6509406 14 0.5625 14 0.5625 16 0.5625} PREDS {{259 0 0 0-29443 {}}} SUCCS {{259 0 3.000 0-29445 {}} {130 0 0 0-28533 {}}} CYCLES {}}
set a(0-29445) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-942 LOC {2 1.0 14 0.95 14 1.0 15 0.2999998749999999 17 0.2999998749999999} PREDS {{259 0 3.000 0-29444 {}}} SUCCS {{258 0 0 0-28533 {}}} CYCLES {}}
set a(0-29446) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#7 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-943 LOC {1 0.6509406 14 0.5625 14 0.5625 16 0.5625} PREDS {{258 0 0 0-29443 {}}} SUCCS {{259 0 3.000 0-29447 {}} {130 0 0 0-28533 {}}} CYCLES {}}
set a(0-29447) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#14 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-944 LOC {2 1.0 14 0.95 14 1.0 15 0.2999998749999999 17 0.2999998749999999} PREDS {{259 0 3.000 0-29446 {}}} SUCCS {{258 0 0 0-28533 {}}} CYCLES {}}
set a(0-29448) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#15(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-945 LOC {17 0.0 17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{128 0 0 0-29439 {}} {772 0 0 0-28533 {}}} SUCCS {{259 0 0 0-28533 {}}} CYCLES {}}
set a(0-29449) {AREA_SCORE {} NAME VEC_LOOP:j:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-946 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {{774 0 0 0-29495 {}}} SUCCS {{259 0 0 0-29450 {}} {130 0 0 0-29494 {}} {256 0 0 0-29495 {}}} CYCLES {}}
set a(0-29450) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(9-1) TYPE READSLICE PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-947 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-29449 {}}} SUCCS {{258 0 0 0-29454 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29451) {AREA_SCORE {} NAME COMP_LOOP:k:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-948 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {} SUCCS {{259 0 0 0-29452 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29452) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#58 TYPE READSLICE PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-949 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-29451 {}}} SUCCS {{259 0 0 0-29453 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29453) {AREA_SCORE {} NAME VEC_LOOP:conc#41 TYPE CONCATENATE PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-950 LOC {0 1.0 1 0.34125 1 0.34125 5 0.34125} PREDS {{259 0 0 0-29452 {}}} SUCCS {{259 0 0 0-29454 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29454) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME VEC_LOOP:acc#17 TYPE ACCU DELAY {1.02 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-951 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-29453 {}} {258 0 0 0-29450 {}}} SUCCS {{258 0 0 0-29457 {}} {258 0 0 0-29481 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29455) {AREA_SCORE {} NAME VEC_LOOP:j:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-952 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-29495 {}}} SUCCS {{259 0 0 0-29456 {}} {130 0 0 0-29494 {}} {256 0 0 0-29495 {}}} CYCLES {}}
set a(0-29456) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(0)#1 TYPE READSLICE PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-953 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-29455 {}}} SUCCS {{259 0 0 0-29457 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29457) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-954 LOC {1 0.1275 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-29456 {}} {258 0 0 0-29454 {}}} SUCCS {{259 0 3.750 0-29458 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29458) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-955 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-29457 {}} {774 0 3.750 0-29489 {}} {774 0 3.750 0-29482 {}}} SUCCS {{258 0 0 0-29474 {}} {256 0 0 0-29482 {}} {258 0 0 0-29484 {}} {256 0 0 0-29489 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29459) {AREA_SCORE {} NAME COMP_LOOP:k:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-956 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-29460 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29460) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#59 TYPE READSLICE PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-957 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-29459 {}}} SUCCS {{259 0 0 0-29461 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29461) {AREA_SCORE {} NAME VEC_LOOP:conc#42 TYPE CONCATENATE PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-958 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-29460 {}}} SUCCS {{258 0 0 0-29463 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29462) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-959 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-29463 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29463) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#40 TYPE ACCU DELAY {1.03 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-960 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-29462 {}} {258 0 0 0-29461 {}}} SUCCS {{258 0 0 0-29466 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29464) {AREA_SCORE {} NAME VEC_LOOP:j:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-961 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-29495 {}}} SUCCS {{259 0 0 0-29465 {}} {130 0 0 0-29494 {}} {256 0 0 0-29495 {}}} CYCLES {}}
set a(0-29465) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(9-0) TYPE READSLICE PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-962 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-29464 {}}} SUCCS {{259 0 0 0-29466 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29466) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-963 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-29465 {}} {258 0 0 0-29463 {}}} SUCCS {{259 0 3.750 0-29467 {}} {258 0 3.750 0-29489 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29467) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-964 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-29466 {}} {774 0 3.750 0-29489 {}} {774 0 3.750 0-29482 {}}} SUCCS {{259 0 0 0-29468 {}} {256 0 0 0-29482 {}} {256 0 0 0-29489 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29468) {AREA_SCORE {} NAME COMP_LOOP-15:mult.x TYPE {C-CORE PORT} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-965 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-29467 {}} {128 0 0 0-29472 {}}} SUCCS {{258 0 0 0-29472 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29469) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y TYPE {C-CORE PORT} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-966 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29472 {}}} SUCCS {{258 0 0 0-29472 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29470) {AREA_SCORE {} NAME COMP_LOOP-15:mult.y_ TYPE {C-CORE PORT} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-967 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29472 {}}} SUCCS {{258 0 0 0-29472 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29471) {AREA_SCORE {} NAME COMP_LOOP-15:mult.p TYPE {C-CORE PORT} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-968 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29472 {}}} SUCCS {{259 0 0 0-29472 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29472) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-15:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-969 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-29471 {}} {258 0 0 0-29470 {}} {258 0 0 0-29469 {}} {258 0 0 0-29468 {}}} SUCCS {{128 0 0 0-29468 {}} {128 0 0 0-29469 {}} {128 0 0 0-29470 {}} {128 0 0 0-29471 {}} {259 0 0 0-29473 {}}} CYCLES {}}
set a(0-29473) {AREA_SCORE {} NAME COMP_LOOP-15:mult.return TYPE {C-CORE PORT} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-970 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-29472 {}}} SUCCS {{259 0 0 0-29474 {}} {258 0 0 0-29483 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29474) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-971 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-29473 {}} {258 0 0 0-29458 {}}} SUCCS {{259 0 0 0-29475 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29475) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.base TYPE {C-CORE PORT} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-972 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-29474 {}} {128 0 0 0-29477 {}}} SUCCS {{258 0 0 0-29477 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29476) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.m TYPE {C-CORE PORT} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-973 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-29477 {}}} SUCCS {{259 0 0 0-29477 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29477) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-15:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-974 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-29476 {}} {258 0 0 0-29475 {}}} SUCCS {{128 0 0 0-29475 {}} {128 0 0 0-29476 {}} {259 0 0 0-29478 {}}} CYCLES {}}
set a(0-29478) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_add.return TYPE {C-CORE PORT} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-975 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29477 {}}} SUCCS {{258 0 3.750 0-29482 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29479) {AREA_SCORE {} NAME VEC_LOOP:j:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-976 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-29495 {}}} SUCCS {{259 0 0 0-29480 {}} {130 0 0 0-29494 {}} {256 0 0 0-29495 {}}} CYCLES {}}
set a(0-29480) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(0) TYPE READSLICE PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-977 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-29479 {}}} SUCCS {{259 0 0 0-29481 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29481) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-978 LOC {1 0.1275 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29480 {}} {258 0 0 0-29454 {}}} SUCCS {{259 0 3.750 0-29482 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29482) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#28 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-979 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-29482 {}} {259 0 3.750 0-29481 {}} {258 0 3.750 0-29478 {}} {256 0 0 0-29467 {}} {256 0 0 0-29458 {}} {774 0 0 0-29489 {}}} SUCCS {{774 0 3.750 0-29458 {}} {774 0 3.750 0-29467 {}} {774 0 0 0-29482 {}} {258 0 0 0-29489 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29483) {AREA_SCORE {} NAME COMP_LOOP-15:factor2:not TYPE NOT PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-980 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-29473 {}}} SUCCS {{259 0 0 0-29484 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29484) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-15:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-981 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-29483 {}} {258 0 0 0-29458 {}}} SUCCS {{259 0 0 0-29485 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29485) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-982 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-29484 {}} {128 0 0 0-29487 {}}} SUCCS {{258 0 0 0-29487 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29486) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-983 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-29487 {}}} SUCCS {{259 0 0 0-29487 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29487) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-15:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-984 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-29486 {}} {258 0 0 0-29485 {}}} SUCCS {{128 0 0 0-29485 {}} {128 0 0 0-29486 {}} {259 0 0 0-29488 {}}} CYCLES {}}
set a(0-29488) {AREA_SCORE {} NAME COMP_LOOP-15:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-985 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-29487 {}}} SUCCS {{259 0 3.750 0-29489 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29489) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#29 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-986 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-29489 {}} {259 0 3.750 0-29488 {}} {258 0 0 0-29482 {}} {256 0 0 0-29467 {}} {258 0 3.750 0-29466 {}} {256 0 0 0-29458 {}}} SUCCS {{774 0 3.750 0-29458 {}} {774 0 3.750 0-29467 {}} {774 0 0 0-29482 {}} {774 0 0 0-29489 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29490) {AREA_SCORE {} NAME VEC_LOOP:j:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-987 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-29495 {}}} SUCCS {{259 0 0 0-29491 {}} {130 0 0 0-29494 {}} {256 0 0 0-29495 {}}} CYCLES {}}
set a(0-29491) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(9-0)#1 TYPE READSLICE PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-988 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-29490 {}}} SUCCS {{259 0 0 0-29492 {}} {130 0 0 0-29494 {}}} CYCLES {}}
set a(0-29492) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-15:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-989 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-29491 {}}} SUCCS {{259 0 0 0-29493 {}} {130 0 0 0-29494 {}} {258 0 0 0-29495 {}}} CYCLES {}}
set a(0-29493) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#15(10:0))(10) TYPE READSLICE PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-990 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29492 {}}} SUCCS {{259 0 0 0-29494 {}}} CYCLES {}}
set a(0-29494) {AREA_SCORE {} NAME COMP_LOOP-15:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28533 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-991 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29493 {}} {130 0 0 0-29492 {}} {130 0 0 0-29491 {}} {130 0 0 0-29490 {}} {130 0 0 0-29489 {}} {130 0 0 0-29488 {}} {130 0 0 0-29486 {}} {130 0 0 0-29485 {}} {130 0 0 0-29484 {}} {130 0 0 0-29483 {}} {130 0 0 0-29482 {}} {130 0 0 0-29481 {}} {130 0 0 0-29480 {}} {130 0 0 0-29479 {}} {130 0 0 0-29478 {}} {130 0 0 0-29476 {}} {130 0 0 0-29475 {}} {130 0 0 0-29474 {}} {130 0 0 0-29473 {}} {130 0 0 0-29471 {}} {130 0 0 0-29470 {}} {130 0 0 0-29469 {}} {130 0 0 0-29468 {}} {130 0 0 0-29467 {}} {130 0 0 0-29466 {}} {130 0 0 0-29465 {}} {130 0 0 0-29464 {}} {130 0 0 0-29463 {}} {130 0 0 0-29462 {}} {130 0 0 0-29461 {}} {130 0 0 0-29460 {}} {130 0 0 0-29459 {}} {130 0 0 0-29458 {}} {130 0 0 0-29457 {}} {130 0 0 0-29456 {}} {130 0 0 0-29455 {}} {130 0 0 0-29454 {}} {130 0 0 0-29453 {}} {130 0 0 0-29452 {}} {130 0 0 0-29451 {}} {130 0 0 0-29450 {}} {130 0 0 0-29449 {}}} SUCCS {{129 0 0 0-29495 {}}} CYCLES {}}
set a(0-29495) {AREA_SCORE {} NAME asn(VEC_LOOP:j#15(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28533 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-29495 {}} {129 0 0 0-29494 {}} {258 0 0 0-29492 {}} {256 0 0 0-29490 {}} {256 0 0 0-29479 {}} {256 0 0 0-29464 {}} {256 0 0 0-29455 {}} {256 0 0 0-29449 {}}} SUCCS {{774 0 0 0-29449 {}} {774 0 0 0-29455 {}} {774 0 0 0-29464 {}} {774 0 0 0-29479 {}} {774 0 0 0-29490 {}} {772 0 0 0-29495 {}}} CYCLES {}}
set a(0-28533) {CHI {0-29449 0-29450 0-29451 0-29452 0-29453 0-29454 0-29455 0-29456 0-29457 0-29458 0-29459 0-29460 0-29461 0-29462 0-29463 0-29464 0-29465 0-29466 0-29467 0-29468 0-29469 0-29470 0-29471 0-29472 0-29473 0-29474 0-29475 0-29476 0-29477 0-29478 0-29479 0-29480 0-29481 0-29482 0-29483 0-29484 0-29485 0-29486 0-29487 0-29488 0-29489 0-29490 0-29491 0-29492 0-29493 0-29494 0-29495} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-15:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-992 LOC {17 1.0 17 1.0 17 1.0 17 1.0} PREDS {{259 0 0 0-29448 {}} {258 0 0 0-29447 {}} {130 0 0 0-29446 {}} {258 0 0 0-29445 {}} {130 0 0 0-29444 {}} {130 0 0 0-29443 {}} {130 0 0 0-29442 {}} {130 0 0 0-29441 {}} {130 0 0 0-29440 {}} {64 0 0 0-29439 {}} {64 0 0 0-28532 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-29448 {}} {131 0 0 0-29496 {}} {130 0 0 0-29497 {}} {130 0 0 0-29498 {}} {130 0 0 0-29499 {}} {130 0 0 0-29500 {}} {130 0 0 0-29501 {}} {130 0 0 0-29502 {}} {130 0 0 0-29503 {}} {130 0 0 0-29504 {}} {130 0 0 0-29505 {}} {64 0 0 0-28534 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29496) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-5) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-993 LOC {17 1.0 18 0.87625 18 0.87625 18 0.87625} PREDS {{131 0 0 0-28533 {}}} SUCCS {{259 0 0 0-29497 {}} {130 0 0 0-29505 {}}} CYCLES {}}
set a(0-29497) {AREA_SCORE {} NAME COMP_LOOP-16:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-994 LOC {17 1.0 18 0.87625 18 0.87625 18 0.87625} PREDS {{259 0 0 0-29496 {}} {130 0 0 0-28533 {}}} SUCCS {{259 0 0 0-29498 {}} {130 0 0 0-29505 {}}} CYCLES {}}
set a(0-29498) {AREA_SCORE {} NAME COMP_LOOP-16:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-995 LOC {17 1.0 18 0.87625 18 0.87625 18 0.87625} PREDS {{259 0 0 0-29497 {}} {130 0 0 0-28533 {}}} SUCCS {{258 0 0 0-29502 {}} {130 0 0 0-29505 {}}} CYCLES {}}
set a(0-29499) {AREA_SCORE {} NAME COMP_LOOP:k:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-996 LOC {17 1.0 18 0.0 18 0.0 18 0.0 18 0.87625} PREDS {{130 0 0 0-28533 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29500 {}} {130 0 0 0-29505 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29500) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#60 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-997 LOC {17 1.0 18 0.0 18 0.0 18 0.87625} PREDS {{259 0 0 0-29499 {}} {130 0 0 0-28533 {}}} SUCCS {{259 0 0 0-29501 {}} {130 0 0 0-29505 {}}} CYCLES {}}
set a(0-29501) {AREA_SCORE {} NAME COMP_LOOP:conc#45 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-998 LOC {17 1.0 18 0.87625 18 0.87625 18 0.87625} PREDS {{259 0 0 0-29500 {}} {130 0 0 0-28533 {}}} SUCCS {{259 0 0 0-29502 {}} {130 0 0 0-29505 {}}} CYCLES {}}
set a(0-29502) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME COMP_LOOP:acc#4 TYPE ACCU DELAY {0.99 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-999 LOC {18 0.0 18 0.87625 18 0.87625 18 0.999999875 18 0.999999875} PREDS {{259 0 0 0-29501 {}} {258 0 0 0-29498 {}} {130 0 0 0-28533 {}}} SUCCS {{259 0 0 0-29503 {}} {130 0 0 0-29505 {}}} CYCLES {}}
set a(0-29503) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#4)(6) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1000 LOC {18 0.12375 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-29502 {}} {130 0 0 0-28533 {}}} SUCCS {{259 0 0 0-29504 {}} {130 0 0 0-29505 {}}} CYCLES {}}
set a(0-29504) {AREA_SCORE {} NAME COMP_LOOP-16:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1001 LOC {18 0.12375 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-29503 {}} {130 0 0 0-28533 {}}} SUCCS {{259 0 0 0-29505 {}}} CYCLES {}}
set a(0-29505) {AREA_SCORE {} NAME COMP_LOOP-16:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1002 LOC {18 0.12375 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-29504 {}} {130 0 0 0-29503 {}} {130 0 0 0-29502 {}} {130 0 0 0-29501 {}} {130 0 0 0-29500 {}} {130 0 0 0-29499 {}} {130 0 0 0-29498 {}} {130 0 0 0-29497 {}} {130 0 0 0-29496 {}} {130 0 0 0-28533 {}}} SUCCS {{128 0 0 0-29512 {}} {64 0 0 0-28534 {}}} CYCLES {}}
set a(0-29506) {AREA_SCORE {} NAME COMP_LOOP:k:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1003 LOC {0 1.0 15 0.0 15 0.0 15 0.0 17 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29507 {}} {130 0 0 0-28534 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29507) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#61 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1004 LOC {0 1.0 15 0.0 15 0.0 17 0.09843439999999999} PREDS {{259 0 0 0-29506 {}}} SUCCS {{259 0 0 0-29508 {}} {130 0 0 0-28534 {}}} CYCLES {}}
set a(0-29508) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#15 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1005 LOC {0 1.0 15 0.09843439999999999 15 0.09843439999999999 17 0.09843439999999999} PREDS {{259 0 0 0-29507 {}}} SUCCS {{259 0 0 0-29509 {}} {130 0 0 0-28534 {}}} CYCLES {}}
set a(0-29509) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-16:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1006 LOC {1 0.18687499999999999 15 0.09843439999999999 15 0.09843439999999999 15 0.5624998775 17 0.5624998775} PREDS {{259 0 0 0-29508 {}} {258 0 0 0-28634 {}}} SUCCS {{259 0 3.000 0-29510 {}} {258 0 3.000 0-29511 {}} {130 0 0 0-28534 {}}} CYCLES {}}
set a(0-29510) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1007 LOC {2 1.0 15 0.95 15 1.0 16 0.2999998749999999 18 0.2999998749999999} PREDS {{259 0 3.000 0-29509 {}}} SUCCS {{258 0 0 0-28534 {}}} CYCLES {}}
set a(0-29511) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#15 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1008 LOC {2 1.0 15 0.95 15 1.0 16 0.2999998749999999 18 0.2999998749999999} PREDS {{258 0 3.000 0-29509 {}}} SUCCS {{258 0 0 0-28534 {}}} CYCLES {}}
set a(0-29512) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#16(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1009 LOC {18 0.0 18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{128 0 0 0-29505 {}} {772 0 0 0-28534 {}}} SUCCS {{259 0 0 0-28534 {}}} CYCLES {}}
set a(0-29513) {AREA_SCORE {} NAME VEC_LOOP:j:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1010 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-29553 {}}} SUCCS {{259 0 0 0-29514 {}} {130 0 0 0-29552 {}} {256 0 0 0-29553 {}}} CYCLES {}}
set a(0-29514) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#16(10:0))(9-0) TYPE READSLICE PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1011 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-29513 {}}} SUCCS {{258 0 0 0-29518 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29515) {AREA_SCORE {} NAME COMP_LOOP:k:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1012 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-29516 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29516) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#62 TYPE READSLICE PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1013 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-29515 {}}} SUCCS {{259 0 0 0-29517 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29517) {AREA_SCORE {} NAME VEC_LOOP:conc#44 TYPE CONCATENATE PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1014 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-29516 {}}} SUCCS {{259 0 0 0-29518 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29518) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1015 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-29517 {}} {258 0 0 0-29514 {}}} SUCCS {{259 0 3.750 0-29519 {}} {258 0 3.750 0-29540 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29519) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1016 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-29518 {}} {774 0 3.750 0-29547 {}} {774 0 3.750 0-29540 {}}} SUCCS {{258 0 0 0-29535 {}} {256 0 0 0-29540 {}} {258 0 0 0-29542 {}} {256 0 0 0-29547 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29520) {AREA_SCORE {} NAME COMP_LOOP:k:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1017 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-29521 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29521) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#63 TYPE READSLICE PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1018 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-29520 {}}} SUCCS {{259 0 0 0-29522 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29522) {AREA_SCORE {} NAME VEC_LOOP:conc#45 TYPE CONCATENATE PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1019 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-29521 {}}} SUCCS {{258 0 0 0-29524 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29523) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1020 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-29524 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29524) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#41 TYPE ACCU DELAY {1.03 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1021 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-29523 {}} {258 0 0 0-29522 {}}} SUCCS {{258 0 0 0-29527 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29525) {AREA_SCORE {} NAME VEC_LOOP:j:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1022 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-29553 {}}} SUCCS {{259 0 0 0-29526 {}} {130 0 0 0-29552 {}} {256 0 0 0-29553 {}}} CYCLES {}}
set a(0-29526) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#16(10:0))(9-0)#1 TYPE READSLICE PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1023 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-29525 {}}} SUCCS {{259 0 0 0-29527 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29527) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1024 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-29526 {}} {258 0 0 0-29524 {}}} SUCCS {{259 0 3.750 0-29528 {}} {258 0 3.750 0-29547 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29528) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1025 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-29527 {}} {774 0 3.750 0-29547 {}} {774 0 3.750 0-29540 {}}} SUCCS {{259 0 0 0-29529 {}} {256 0 0 0-29540 {}} {256 0 0 0-29547 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29529) {AREA_SCORE {} NAME COMP_LOOP-16:mult.x TYPE {C-CORE PORT} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1026 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-29528 {}} {128 0 0 0-29533 {}}} SUCCS {{258 0 0 0-29533 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29530) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y TYPE {C-CORE PORT} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1027 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29533 {}}} SUCCS {{258 0 0 0-29533 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29531) {AREA_SCORE {} NAME COMP_LOOP-16:mult.y_ TYPE {C-CORE PORT} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1028 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29533 {}}} SUCCS {{258 0 0 0-29533 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29532) {AREA_SCORE {} NAME COMP_LOOP-16:mult.p TYPE {C-CORE PORT} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1029 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29533 {}}} SUCCS {{259 0 0 0-29533 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29533) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-16:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1030 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-29532 {}} {258 0 0 0-29531 {}} {258 0 0 0-29530 {}} {258 0 0 0-29529 {}}} SUCCS {{128 0 0 0-29529 {}} {128 0 0 0-29530 {}} {128 0 0 0-29531 {}} {128 0 0 0-29532 {}} {259 0 0 0-29534 {}}} CYCLES {}}
set a(0-29534) {AREA_SCORE {} NAME COMP_LOOP-16:mult.return TYPE {C-CORE PORT} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1031 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-29533 {}}} SUCCS {{259 0 0 0-29535 {}} {258 0 0 0-29541 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29535) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1032 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-29534 {}} {258 0 0 0-29519 {}}} SUCCS {{259 0 0 0-29536 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29536) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.base TYPE {C-CORE PORT} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1033 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-29535 {}} {128 0 0 0-29538 {}}} SUCCS {{258 0 0 0-29538 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29537) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.m TYPE {C-CORE PORT} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1034 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-29538 {}}} SUCCS {{259 0 0 0-29538 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29538) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-16:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1035 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-29537 {}} {258 0 0 0-29536 {}}} SUCCS {{128 0 0 0-29536 {}} {128 0 0 0-29537 {}} {259 0 0 0-29539 {}}} CYCLES {}}
set a(0-29539) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_add.return TYPE {C-CORE PORT} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1036 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29538 {}}} SUCCS {{259 0 3.750 0-29540 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29540) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#30 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1037 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-29540 {}} {259 0 3.750 0-29539 {}} {256 0 0 0-29528 {}} {256 0 0 0-29519 {}} {258 0 3.750 0-29518 {}} {774 0 0 0-29547 {}}} SUCCS {{774 0 3.750 0-29519 {}} {774 0 3.750 0-29528 {}} {774 0 0 0-29540 {}} {258 0 0 0-29547 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29541) {AREA_SCORE {} NAME COMP_LOOP-16:factor2:not TYPE NOT PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1038 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-29534 {}}} SUCCS {{259 0 0 0-29542 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29542) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-16:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1039 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-29541 {}} {258 0 0 0-29519 {}}} SUCCS {{259 0 0 0-29543 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29543) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1040 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-29542 {}} {128 0 0 0-29545 {}}} SUCCS {{258 0 0 0-29545 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29544) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1041 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-29545 {}}} SUCCS {{259 0 0 0-29545 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29545) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-16:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1042 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-29544 {}} {258 0 0 0-29543 {}}} SUCCS {{128 0 0 0-29543 {}} {128 0 0 0-29544 {}} {259 0 0 0-29546 {}}} CYCLES {}}
set a(0-29546) {AREA_SCORE {} NAME COMP_LOOP-16:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1043 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-29545 {}}} SUCCS {{259 0 3.750 0-29547 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29547) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#31 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1044 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-29547 {}} {259 0 3.750 0-29546 {}} {258 0 0 0-29540 {}} {256 0 0 0-29528 {}} {258 0 3.750 0-29527 {}} {256 0 0 0-29519 {}}} SUCCS {{774 0 3.750 0-29519 {}} {774 0 3.750 0-29528 {}} {774 0 0 0-29540 {}} {774 0 0 0-29547 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29548) {AREA_SCORE {} NAME VEC_LOOP:j:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1045 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-29553 {}}} SUCCS {{259 0 0 0-29549 {}} {130 0 0 0-29552 {}} {256 0 0 0-29553 {}}} CYCLES {}}
set a(0-29549) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#16(10:0))(9-0)#2 TYPE READSLICE PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1046 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-29548 {}}} SUCCS {{259 0 0 0-29550 {}} {130 0 0 0-29552 {}}} CYCLES {}}
set a(0-29550) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-16:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1047 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-29549 {}}} SUCCS {{259 0 0 0-29551 {}} {130 0 0 0-29552 {}} {258 0 0 0-29553 {}}} CYCLES {}}
set a(0-29551) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#16(10:0))(10) TYPE READSLICE PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1048 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29550 {}}} SUCCS {{259 0 0 0-29552 {}}} CYCLES {}}
set a(0-29552) {AREA_SCORE {} NAME COMP_LOOP-16:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28534 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1049 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29551 {}} {130 0 0 0-29550 {}} {130 0 0 0-29549 {}} {130 0 0 0-29548 {}} {130 0 0 0-29547 {}} {130 0 0 0-29546 {}} {130 0 0 0-29544 {}} {130 0 0 0-29543 {}} {130 0 0 0-29542 {}} {130 0 0 0-29541 {}} {130 0 0 0-29540 {}} {130 0 0 0-29539 {}} {130 0 0 0-29537 {}} {130 0 0 0-29536 {}} {130 0 0 0-29535 {}} {130 0 0 0-29534 {}} {130 0 0 0-29532 {}} {130 0 0 0-29531 {}} {130 0 0 0-29530 {}} {130 0 0 0-29529 {}} {130 0 0 0-29528 {}} {130 0 0 0-29527 {}} {130 0 0 0-29526 {}} {130 0 0 0-29525 {}} {130 0 0 0-29524 {}} {130 0 0 0-29523 {}} {130 0 0 0-29522 {}} {130 0 0 0-29521 {}} {130 0 0 0-29520 {}} {130 0 0 0-29519 {}} {130 0 0 0-29518 {}} {130 0 0 0-29517 {}} {130 0 0 0-29516 {}} {130 0 0 0-29515 {}} {130 0 0 0-29514 {}} {130 0 0 0-29513 {}}} SUCCS {{129 0 0 0-29553 {}}} CYCLES {}}
set a(0-29553) {AREA_SCORE {} NAME asn(VEC_LOOP:j#16(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28534 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-29553 {}} {129 0 0 0-29552 {}} {258 0 0 0-29550 {}} {256 0 0 0-29548 {}} {256 0 0 0-29525 {}} {256 0 0 0-29513 {}}} SUCCS {{774 0 0 0-29513 {}} {774 0 0 0-29525 {}} {774 0 0 0-29548 {}} {772 0 0 0-29553 {}}} CYCLES {}}
set a(0-28534) {CHI {0-29513 0-29514 0-29515 0-29516 0-29517 0-29518 0-29519 0-29520 0-29521 0-29522 0-29523 0-29524 0-29525 0-29526 0-29527 0-29528 0-29529 0-29530 0-29531 0-29532 0-29533 0-29534 0-29535 0-29536 0-29537 0-29538 0-29539 0-29540 0-29541 0-29542 0-29543 0-29544 0-29545 0-29546 0-29547 0-29548 0-29549 0-29550 0-29551 0-29552 0-29553} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-16:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1050 LOC {18 1.0 18 1.0 18 1.0 18 1.0} PREDS {{259 0 0 0-29512 {}} {258 0 0 0-29511 {}} {258 0 0 0-29510 {}} {130 0 0 0-29509 {}} {130 0 0 0-29508 {}} {130 0 0 0-29507 {}} {130 0 0 0-29506 {}} {64 0 0 0-29505 {}} {64 0 0 0-28533 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-29512 {}} {131 0 0 0-29554 {}} {130 0 0 0-29555 {}} {130 0 0 0-29556 {}} {130 0 0 0-29557 {}} {130 0 0 0-29558 {}} {130 0 0 0-29559 {}} {130 0 0 0-29560 {}} {130 0 0 0-29561 {}} {130 0 0 0-29562 {}} {130 0 0 0-29563 {}} {64 0 0 0-28535 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29554) {AREA_SCORE {} NAME COMP_LOOP-17:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1051 LOC {18 1.0 19 0.8687499999999999 19 0.8687499999999999 19 0.8687499999999999} PREDS {{131 0 0 0-28534 {}}} SUCCS {{259 0 0 0-29555 {}} {130 0 0 0-29563 {}}} CYCLES {}}
set a(0-29555) {AREA_SCORE {} NAME COMP_LOOP-17:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1052 LOC {18 1.0 19 0.8687499999999999 19 0.8687499999999999 19 0.8687499999999999} PREDS {{259 0 0 0-29554 {}} {130 0 0 0-28534 {}}} SUCCS {{259 0 0 0-29556 {}} {130 0 0 0-29563 {}}} CYCLES {}}
set a(0-29556) {AREA_SCORE {} NAME COMP_LOOP-17:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1053 LOC {18 1.0 19 0.8687499999999999 19 0.8687499999999999 19 0.8687499999999999} PREDS {{259 0 0 0-29555 {}} {130 0 0 0-28534 {}}} SUCCS {{258 0 0 0-29560 {}} {130 0 0 0-29563 {}}} CYCLES {}}
set a(0-29557) {AREA_SCORE {} NAME COMP_LOOP:k:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1054 LOC {18 1.0 19 0.0 19 0.0 19 0.0 19 0.8687499999999999} PREDS {{130 0 0 0-28534 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29558 {}} {130 0 0 0-29563 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29558) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#64 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1055 LOC {18 1.0 19 0.0 19 0.0 19 0.8687499999999999} PREDS {{259 0 0 0-29557 {}} {130 0 0 0-28534 {}}} SUCCS {{259 0 0 0-29559 {}} {130 0 0 0-29563 {}}} CYCLES {}}
set a(0-29559) {AREA_SCORE {} NAME COMP_LOOP:conc#48 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1056 LOC {18 1.0 19 0.8687499999999999 19 0.8687499999999999 19 0.8687499999999999} PREDS {{259 0 0 0-29558 {}} {130 0 0 0-28534 {}}} SUCCS {{259 0 0 0-29560 {}} {130 0 0 0-29563 {}}} CYCLES {}}
set a(0-29560) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-17:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1057 LOC {19 0.0 19 0.8687499999999999 19 0.8687499999999999 19 0.9999998749999999 19 0.9999998749999999} PREDS {{259 0 0 0-29559 {}} {258 0 0 0-29556 {}} {130 0 0 0-28534 {}}} SUCCS {{259 0 0 0-29561 {}} {130 0 0 0-29563 {}}} CYCLES {}}
set a(0-29561) {AREA_SCORE {} NAME COMP_LOOP-17:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1058 LOC {19 0.13125 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-29560 {}} {130 0 0 0-28534 {}}} SUCCS {{259 0 0 0-29562 {}} {130 0 0 0-29563 {}}} CYCLES {}}
set a(0-29562) {AREA_SCORE {} NAME COMP_LOOP-17:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1059 LOC {19 0.13125 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-29561 {}} {130 0 0 0-28534 {}}} SUCCS {{259 0 0 0-29563 {}}} CYCLES {}}
set a(0-29563) {AREA_SCORE {} NAME COMP_LOOP-17:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1060 LOC {19 0.13125 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-29562 {}} {130 0 0 0-29561 {}} {130 0 0 0-29560 {}} {130 0 0 0-29559 {}} {130 0 0 0-29558 {}} {130 0 0 0-29557 {}} {130 0 0 0-29556 {}} {130 0 0 0-29555 {}} {130 0 0 0-29554 {}} {130 0 0 0-28534 {}}} SUCCS {{128 0 0 0-29573 {}} {64 0 0 0-28535 {}}} CYCLES {}}
set a(0-29564) {AREA_SCORE 5.20 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,6) QUANTITY 1 NAME COMP_LOOP-17:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1061 LOC {1 0.118125 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 18 0.098434275} PREDS {{258 0 0 0-28566 {}}} SUCCS {{258 0 0 0-29568 {}} {130 0 0 0-28535 {}}} CYCLES {}}
set a(0-29565) {AREA_SCORE {} NAME COMP_LOOP:k:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1062 LOC {0 1.0 16 0.0 16 0.0 16 0.0 18 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29566 {}} {130 0 0 0-28535 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29566) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#65 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1063 LOC {0 1.0 16 0.0 16 0.0 18 0.09843439999999999} PREDS {{259 0 0 0-29565 {}}} SUCCS {{259 0 0 0-29567 {}} {130 0 0 0-28535 {}}} CYCLES {}}
set a(0-29567) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#16 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1064 LOC {0 1.0 16 0.09843439999999999 16 0.09843439999999999 18 0.09843439999999999} PREDS {{259 0 0 0-29566 {}}} SUCCS {{259 0 0 0-29568 {}} {130 0 0 0-28535 {}}} CYCLES {}}
set a(0-29568) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-17:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1065 LOC {1 0.18687499999999999 16 0.09843439999999999 16 0.09843439999999999 16 0.5624998775 18 0.5624998775} PREDS {{259 0 0 0-29567 {}} {258 0 0 0-29564 {}}} SUCCS {{259 0 0 0-29569 {}} {258 0 0 0-29571 {}} {130 0 0 0-28535 {}}} CYCLES {}}
set a(0-29569) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#70 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1066 LOC {1 0.6509406 16 0.5625 16 0.5625 18 0.5625} PREDS {{259 0 0 0-29568 {}}} SUCCS {{259 0 3.000 0-29570 {}} {130 0 0 0-28535 {}}} CYCLES {}}
set a(0-29570) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1067 LOC {2 1.0 16 0.95 16 1.0 17 0.2999998749999999 19 0.2999998749999999} PREDS {{259 0 3.000 0-29569 {}}} SUCCS {{258 0 0 0-28535 {}}} CYCLES {}}
set a(0-29571) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#8 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1068 LOC {1 0.6509406 16 0.5625 16 0.5625 18 0.5625} PREDS {{258 0 0 0-29568 {}}} SUCCS {{259 0 3.000 0-29572 {}} {130 0 0 0-28535 {}}} CYCLES {}}
set a(0-29572) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#16 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1069 LOC {2 1.0 16 0.95 16 1.0 17 0.2999998749999999 19 0.2999998749999999} PREDS {{259 0 3.000 0-29571 {}}} SUCCS {{258 0 0 0-28535 {}}} CYCLES {}}
set a(0-29573) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#17(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1070 LOC {19 0.0 19 1.0 19 1.0 19 1.0 19 1.0} PREDS {{128 0 0 0-29563 {}} {772 0 0 0-28535 {}}} SUCCS {{259 0 0 0-28535 {}}} CYCLES {}}
set a(0-29574) {AREA_SCORE {} NAME VEC_LOOP:j:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1071 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34687504999999996} PREDS {{774 0 0 0-29620 {}}} SUCCS {{259 0 0 0-29575 {}} {130 0 0 0-29619 {}} {256 0 0 0-29620 {}}} CYCLES {}}
set a(0-29575) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(10:0))(9-4) TYPE READSLICE PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1072 LOC {0 1.0 1 0.0 1 0.0 5 0.34687504999999996} PREDS {{259 0 0 0-29574 {}}} SUCCS {{258 0 0 0-29579 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29576) {AREA_SCORE {} NAME COMP_LOOP:k:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1073 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34687504999999996} PREDS {} SUCCS {{259 0 0 0-29577 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29577) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#66 TYPE READSLICE PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1074 LOC {0 1.0 1 0.0 1 0.0 5 0.34687504999999996} PREDS {{259 0 0 0-29576 {}}} SUCCS {{259 0 0 0-29578 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29578) {AREA_SCORE {} NAME VEC_LOOP:conc#47 TYPE CONCATENATE PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1075 LOC {0 1.0 1 0.34687504999999996 1 0.34687504999999996 5 0.34687504999999996} PREDS {{259 0 0 0-29577 {}}} SUCCS {{259 0 0 0-29579 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29579) {AREA_SCORE 6.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(6,0,6,0,6) QUANTITY 1 NAME VEC_LOOP:acc#18 TYPE ACCU DELAY {0.97 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1076 LOC {1 0.0 1 0.34687504999999996 1 0.34687504999999996 1 0.46874992499999996 5 0.46874992499999996} PREDS {{259 0 0 0-29578 {}} {258 0 0 0-29575 {}}} SUCCS {{258 0 0 0-29582 {}} {258 0 0 0-29606 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29580) {AREA_SCORE {} NAME VEC_LOOP:j:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1077 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-29620 {}}} SUCCS {{259 0 0 0-29581 {}} {130 0 0 0-29619 {}} {256 0 0 0-29620 {}}} CYCLES {}}
set a(0-29581) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(10:0))(3-0)#1 TYPE READSLICE PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1078 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-29580 {}}} SUCCS {{259 0 0 0-29582 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29582) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1079 LOC {1 0.12187495 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-29581 {}} {258 0 0 0-29579 {}}} SUCCS {{259 0 3.750 0-29583 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29583) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#32 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1080 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-29582 {}} {774 0 3.750 0-29614 {}} {774 0 3.750 0-29607 {}}} SUCCS {{258 0 0 0-29599 {}} {256 0 0 0-29607 {}} {258 0 0 0-29609 {}} {256 0 0 0-29614 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29584) {AREA_SCORE {} NAME COMP_LOOP:k:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1081 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-29585 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29585) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#67 TYPE READSLICE PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1082 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-29584 {}}} SUCCS {{259 0 0 0-29586 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29586) {AREA_SCORE {} NAME VEC_LOOP:conc#48 TYPE CONCATENATE PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1083 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-29585 {}}} SUCCS {{258 0 0 0-29588 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29587) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1084 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-29588 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29588) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#42 TYPE ACCU DELAY {1.03 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1085 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-29587 {}} {258 0 0 0-29586 {}}} SUCCS {{258 0 0 0-29591 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29589) {AREA_SCORE {} NAME VEC_LOOP:j:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1086 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-29620 {}}} SUCCS {{259 0 0 0-29590 {}} {130 0 0 0-29619 {}} {256 0 0 0-29620 {}}} CYCLES {}}
set a(0-29590) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(10:0))(9-0) TYPE READSLICE PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1087 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-29589 {}}} SUCCS {{259 0 0 0-29591 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29591) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-17:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1088 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-29590 {}} {258 0 0 0-29588 {}}} SUCCS {{259 0 3.750 0-29592 {}} {258 0 3.750 0-29614 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29592) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#33 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1089 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-29591 {}} {774 0 3.750 0-29614 {}} {774 0 3.750 0-29607 {}}} SUCCS {{259 0 0 0-29593 {}} {256 0 0 0-29607 {}} {256 0 0 0-29614 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29593) {AREA_SCORE {} NAME COMP_LOOP-17:mult.x TYPE {C-CORE PORT} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1090 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-29592 {}} {128 0 0 0-29597 {}}} SUCCS {{258 0 0 0-29597 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29594) {AREA_SCORE {} NAME COMP_LOOP-17:mult.y TYPE {C-CORE PORT} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1091 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29597 {}}} SUCCS {{258 0 0 0-29597 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29595) {AREA_SCORE {} NAME COMP_LOOP-17:mult.y_ TYPE {C-CORE PORT} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1092 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29597 {}}} SUCCS {{258 0 0 0-29597 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29596) {AREA_SCORE {} NAME COMP_LOOP-17:mult.p TYPE {C-CORE PORT} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1093 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29597 {}}} SUCCS {{259 0 0 0-29597 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29597) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-17:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1094 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-29596 {}} {258 0 0 0-29595 {}} {258 0 0 0-29594 {}} {258 0 0 0-29593 {}}} SUCCS {{128 0 0 0-29593 {}} {128 0 0 0-29594 {}} {128 0 0 0-29595 {}} {128 0 0 0-29596 {}} {259 0 0 0-29598 {}}} CYCLES {}}
set a(0-29598) {AREA_SCORE {} NAME COMP_LOOP-17:mult.return TYPE {C-CORE PORT} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1095 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-29597 {}}} SUCCS {{259 0 0 0-29599 {}} {258 0 0 0-29608 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29599) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-17:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1096 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-29598 {}} {258 0 0 0-29583 {}}} SUCCS {{259 0 0 0-29600 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29600) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.base TYPE {C-CORE PORT} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1097 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-29599 {}} {128 0 0 0-29602 {}}} SUCCS {{258 0 0 0-29602 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29601) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.m TYPE {C-CORE PORT} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1098 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-29602 {}}} SUCCS {{259 0 0 0-29602 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29602) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-17:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1099 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-29601 {}} {258 0 0 0-29600 {}}} SUCCS {{128 0 0 0-29600 {}} {128 0 0 0-29601 {}} {259 0 0 0-29603 {}}} CYCLES {}}
set a(0-29603) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_add.return TYPE {C-CORE PORT} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1100 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29602 {}}} SUCCS {{258 0 3.750 0-29607 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29604) {AREA_SCORE {} NAME VEC_LOOP:j:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1101 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-29620 {}}} SUCCS {{259 0 0 0-29605 {}} {130 0 0 0-29619 {}} {256 0 0 0-29620 {}}} CYCLES {}}
set a(0-29605) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(10:0))(3-0) TYPE READSLICE PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1102 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-29604 {}}} SUCCS {{259 0 0 0-29606 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29606) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1103 LOC {1 0.12187495 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29605 {}} {258 0 0 0-29579 {}}} SUCCS {{259 0 3.750 0-29607 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29607) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#32 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1104 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-29607 {}} {259 0 3.750 0-29606 {}} {258 0 3.750 0-29603 {}} {256 0 0 0-29592 {}} {256 0 0 0-29583 {}} {774 0 0 0-29614 {}}} SUCCS {{774 0 3.750 0-29583 {}} {774 0 3.750 0-29592 {}} {774 0 0 0-29607 {}} {258 0 0 0-29614 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29608) {AREA_SCORE {} NAME COMP_LOOP-17:factor2:not TYPE NOT PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1105 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-29598 {}}} SUCCS {{259 0 0 0-29609 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29609) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-17:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1106 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-29608 {}} {258 0 0 0-29583 {}}} SUCCS {{259 0 0 0-29610 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29610) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1107 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-29609 {}} {128 0 0 0-29612 {}}} SUCCS {{258 0 0 0-29612 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29611) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1108 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-29612 {}}} SUCCS {{259 0 0 0-29612 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29612) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-17:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1109 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-29611 {}} {258 0 0 0-29610 {}}} SUCCS {{128 0 0 0-29610 {}} {128 0 0 0-29611 {}} {259 0 0 0-29613 {}}} CYCLES {}}
set a(0-29613) {AREA_SCORE {} NAME COMP_LOOP-17:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1110 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-29612 {}}} SUCCS {{259 0 3.750 0-29614 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29614) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#33 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1111 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-29614 {}} {259 0 3.750 0-29613 {}} {258 0 0 0-29607 {}} {256 0 0 0-29592 {}} {258 0 3.750 0-29591 {}} {256 0 0 0-29583 {}}} SUCCS {{774 0 3.750 0-29583 {}} {774 0 3.750 0-29592 {}} {774 0 0 0-29607 {}} {774 0 0 0-29614 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29615) {AREA_SCORE {} NAME VEC_LOOP:j:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1112 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-29620 {}}} SUCCS {{259 0 0 0-29616 {}} {130 0 0 0-29619 {}} {256 0 0 0-29620 {}}} CYCLES {}}
set a(0-29616) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(10:0))(9-0)#1 TYPE READSLICE PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1113 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-29615 {}}} SUCCS {{259 0 0 0-29617 {}} {130 0 0 0-29619 {}}} CYCLES {}}
set a(0-29617) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-17:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1114 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-29616 {}}} SUCCS {{259 0 0 0-29618 {}} {130 0 0 0-29619 {}} {258 0 0 0-29620 {}}} CYCLES {}}
set a(0-29618) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#17(10:0))(10) TYPE READSLICE PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1115 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29617 {}}} SUCCS {{259 0 0 0-29619 {}}} CYCLES {}}
set a(0-29619) {AREA_SCORE {} NAME COMP_LOOP-17:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28535 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1116 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29618 {}} {130 0 0 0-29617 {}} {130 0 0 0-29616 {}} {130 0 0 0-29615 {}} {130 0 0 0-29614 {}} {130 0 0 0-29613 {}} {130 0 0 0-29611 {}} {130 0 0 0-29610 {}} {130 0 0 0-29609 {}} {130 0 0 0-29608 {}} {130 0 0 0-29607 {}} {130 0 0 0-29606 {}} {130 0 0 0-29605 {}} {130 0 0 0-29604 {}} {130 0 0 0-29603 {}} {130 0 0 0-29601 {}} {130 0 0 0-29600 {}} {130 0 0 0-29599 {}} {130 0 0 0-29598 {}} {130 0 0 0-29596 {}} {130 0 0 0-29595 {}} {130 0 0 0-29594 {}} {130 0 0 0-29593 {}} {130 0 0 0-29592 {}} {130 0 0 0-29591 {}} {130 0 0 0-29590 {}} {130 0 0 0-29589 {}} {130 0 0 0-29588 {}} {130 0 0 0-29587 {}} {130 0 0 0-29586 {}} {130 0 0 0-29585 {}} {130 0 0 0-29584 {}} {130 0 0 0-29583 {}} {130 0 0 0-29582 {}} {130 0 0 0-29581 {}} {130 0 0 0-29580 {}} {130 0 0 0-29579 {}} {130 0 0 0-29578 {}} {130 0 0 0-29577 {}} {130 0 0 0-29576 {}} {130 0 0 0-29575 {}} {130 0 0 0-29574 {}}} SUCCS {{129 0 0 0-29620 {}}} CYCLES {}}
set a(0-29620) {AREA_SCORE {} NAME asn(VEC_LOOP:j#17(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28535 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-29620 {}} {129 0 0 0-29619 {}} {258 0 0 0-29617 {}} {256 0 0 0-29615 {}} {256 0 0 0-29604 {}} {256 0 0 0-29589 {}} {256 0 0 0-29580 {}} {256 0 0 0-29574 {}}} SUCCS {{774 0 0 0-29574 {}} {774 0 0 0-29580 {}} {774 0 0 0-29589 {}} {774 0 0 0-29604 {}} {774 0 0 0-29615 {}} {772 0 0 0-29620 {}}} CYCLES {}}
set a(0-28535) {CHI {0-29574 0-29575 0-29576 0-29577 0-29578 0-29579 0-29580 0-29581 0-29582 0-29583 0-29584 0-29585 0-29586 0-29587 0-29588 0-29589 0-29590 0-29591 0-29592 0-29593 0-29594 0-29595 0-29596 0-29597 0-29598 0-29599 0-29600 0-29601 0-29602 0-29603 0-29604 0-29605 0-29606 0-29607 0-29608 0-29609 0-29610 0-29611 0-29612 0-29613 0-29614 0-29615 0-29616 0-29617 0-29618 0-29619 0-29620} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-17:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1117 LOC {19 1.0 19 1.0 19 1.0 19 1.0} PREDS {{259 0 0 0-29573 {}} {258 0 0 0-29572 {}} {130 0 0 0-29571 {}} {258 0 0 0-29570 {}} {130 0 0 0-29569 {}} {130 0 0 0-29568 {}} {130 0 0 0-29567 {}} {130 0 0 0-29566 {}} {130 0 0 0-29565 {}} {130 0 0 0-29564 {}} {64 0 0 0-29563 {}} {64 0 0 0-28534 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-29573 {}} {131 0 0 0-29621 {}} {130 0 0 0-29622 {}} {130 0 0 0-29623 {}} {130 0 0 0-29624 {}} {130 0 0 0-29625 {}} {130 0 0 0-29626 {}} {130 0 0 0-29627 {}} {130 0 0 0-29628 {}} {130 0 0 0-29629 {}} {130 0 0 0-29630 {}} {64 0 0 0-28536 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29621) {AREA_SCORE {} NAME COMP_LOOP-18:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1118 LOC {19 1.0 20 0.8687499999999999 20 0.8687499999999999 20 0.8687499999999999} PREDS {{131 0 0 0-28535 {}}} SUCCS {{259 0 0 0-29622 {}} {130 0 0 0-29630 {}}} CYCLES {}}
set a(0-29622) {AREA_SCORE {} NAME COMP_LOOP-18:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1119 LOC {19 1.0 20 0.8687499999999999 20 0.8687499999999999 20 0.8687499999999999} PREDS {{259 0 0 0-29621 {}} {130 0 0 0-28535 {}}} SUCCS {{259 0 0 0-29623 {}} {130 0 0 0-29630 {}}} CYCLES {}}
set a(0-29623) {AREA_SCORE {} NAME COMP_LOOP-18:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1120 LOC {19 1.0 20 0.8687499999999999 20 0.8687499999999999 20 0.8687499999999999} PREDS {{259 0 0 0-29622 {}} {130 0 0 0-28535 {}}} SUCCS {{258 0 0 0-29627 {}} {130 0 0 0-29630 {}}} CYCLES {}}
set a(0-29624) {AREA_SCORE {} NAME COMP_LOOP:k:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1121 LOC {19 1.0 20 0.0 20 0.0 20 0.0 20 0.8687499999999999} PREDS {{130 0 0 0-28535 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29625 {}} {130 0 0 0-29630 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29625) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#68 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1122 LOC {19 1.0 20 0.0 20 0.0 20 0.8687499999999999} PREDS {{259 0 0 0-29624 {}} {130 0 0 0-28535 {}}} SUCCS {{259 0 0 0-29626 {}} {130 0 0 0-29630 {}}} CYCLES {}}
set a(0-29626) {AREA_SCORE {} NAME COMP_LOOP:conc#51 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1123 LOC {19 1.0 20 0.8687499999999999 20 0.8687499999999999 20 0.8687499999999999} PREDS {{259 0 0 0-29625 {}} {130 0 0 0-28535 {}}} SUCCS {{259 0 0 0-29627 {}} {130 0 0 0-29630 {}}} CYCLES {}}
set a(0-29627) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-18:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1124 LOC {20 0.0 20 0.8687499999999999 20 0.8687499999999999 20 0.9999998749999999 20 0.9999998749999999} PREDS {{259 0 0 0-29626 {}} {258 0 0 0-29623 {}} {130 0 0 0-28535 {}}} SUCCS {{259 0 0 0-29628 {}} {130 0 0 0-29630 {}}} CYCLES {}}
set a(0-29628) {AREA_SCORE {} NAME COMP_LOOP-18:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1125 LOC {20 0.13125 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-29627 {}} {130 0 0 0-28535 {}}} SUCCS {{259 0 0 0-29629 {}} {130 0 0 0-29630 {}}} CYCLES {}}
set a(0-29629) {AREA_SCORE {} NAME COMP_LOOP-18:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1126 LOC {20 0.13125 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-29628 {}} {130 0 0 0-28535 {}}} SUCCS {{259 0 0 0-29630 {}}} CYCLES {}}
set a(0-29630) {AREA_SCORE {} NAME COMP_LOOP-18:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1127 LOC {20 0.13125 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-29629 {}} {130 0 0 0-29628 {}} {130 0 0 0-29627 {}} {130 0 0 0-29626 {}} {130 0 0 0-29625 {}} {130 0 0 0-29624 {}} {130 0 0 0-29623 {}} {130 0 0 0-29622 {}} {130 0 0 0-29621 {}} {130 0 0 0-28535 {}}} SUCCS {{128 0 0 0-29637 {}} {64 0 0 0-28536 {}}} CYCLES {}}
set a(0-29631) {AREA_SCORE {} NAME COMP_LOOP:k:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1128 LOC {0 1.0 17 0.0 17 0.0 17 0.0 19 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29632 {}} {130 0 0 0-28536 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29632) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#69 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1129 LOC {0 1.0 17 0.0 17 0.0 19 0.09843439999999999} PREDS {{259 0 0 0-29631 {}}} SUCCS {{259 0 0 0-29633 {}} {130 0 0 0-28536 {}}} CYCLES {}}
set a(0-29633) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#17 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1130 LOC {0 1.0 17 0.09843439999999999 17 0.09843439999999999 19 0.09843439999999999} PREDS {{259 0 0 0-29632 {}}} SUCCS {{259 0 0 0-29634 {}} {130 0 0 0-28536 {}}} CYCLES {}}
set a(0-29634) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-18:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1131 LOC {1 0.18687499999999999 17 0.09843439999999999 17 0.09843439999999999 17 0.5624998775 19 0.5624998775} PREDS {{259 0 0 0-29633 {}} {258 0 0 0-28634 {}}} SUCCS {{259 0 3.000 0-29635 {}} {258 0 3.000 0-29636 {}} {130 0 0 0-28536 {}}} CYCLES {}}
set a(0-29635) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1132 LOC {2 1.0 17 0.95 17 1.0 18 0.2999998749999999 20 0.2999998749999999} PREDS {{259 0 3.000 0-29634 {}}} SUCCS {{258 0 0 0-28536 {}}} CYCLES {}}
set a(0-29636) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#17 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1133 LOC {2 1.0 17 0.95 17 1.0 18 0.2999998749999999 20 0.2999998749999999} PREDS {{258 0 3.000 0-29634 {}}} SUCCS {{258 0 0 0-28536 {}}} CYCLES {}}
set a(0-29637) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#18(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1134 LOC {20 0.0 20 1.0 20 1.0 20 1.0 20 1.0} PREDS {{128 0 0 0-29630 {}} {772 0 0 0-28536 {}}} SUCCS {{259 0 0 0-28536 {}}} CYCLES {}}
set a(0-29638) {AREA_SCORE {} NAME VEC_LOOP:j:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1135 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-29678 {}}} SUCCS {{259 0 0 0-29639 {}} {130 0 0 0-29677 {}} {256 0 0 0-29678 {}}} CYCLES {}}
set a(0-29639) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#18(10:0))(9-0) TYPE READSLICE PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1136 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-29638 {}}} SUCCS {{258 0 0 0-29643 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29640) {AREA_SCORE {} NAME COMP_LOOP:k:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1137 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-29641 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29641) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#70 TYPE READSLICE PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1138 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-29640 {}}} SUCCS {{259 0 0 0-29642 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29642) {AREA_SCORE {} NAME VEC_LOOP:conc#50 TYPE CONCATENATE PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1139 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-29641 {}}} SUCCS {{259 0 0 0-29643 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29643) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1140 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-29642 {}} {258 0 0 0-29639 {}}} SUCCS {{259 0 3.750 0-29644 {}} {258 0 3.750 0-29665 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29644) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#34 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1141 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-29643 {}} {774 0 3.750 0-29672 {}} {774 0 3.750 0-29665 {}}} SUCCS {{258 0 0 0-29660 {}} {256 0 0 0-29665 {}} {258 0 0 0-29667 {}} {256 0 0 0-29672 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29645) {AREA_SCORE {} NAME COMP_LOOP:k:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1142 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-29646 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29646) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#71 TYPE READSLICE PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1143 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-29645 {}}} SUCCS {{259 0 0 0-29647 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29647) {AREA_SCORE {} NAME VEC_LOOP:conc#51 TYPE CONCATENATE PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1144 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-29646 {}}} SUCCS {{258 0 0 0-29649 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29648) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1145 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-29649 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29649) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#43 TYPE ACCU DELAY {1.03 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1146 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-29648 {}} {258 0 0 0-29647 {}}} SUCCS {{258 0 0 0-29652 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29650) {AREA_SCORE {} NAME VEC_LOOP:j:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1147 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-29678 {}}} SUCCS {{259 0 0 0-29651 {}} {130 0 0 0-29677 {}} {256 0 0 0-29678 {}}} CYCLES {}}
set a(0-29651) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#18(10:0))(9-0)#1 TYPE READSLICE PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1148 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-29650 {}}} SUCCS {{259 0 0 0-29652 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29652) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1149 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-29651 {}} {258 0 0 0-29649 {}}} SUCCS {{259 0 3.750 0-29653 {}} {258 0 3.750 0-29672 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29653) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#35 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1150 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-29652 {}} {774 0 3.750 0-29672 {}} {774 0 3.750 0-29665 {}}} SUCCS {{259 0 0 0-29654 {}} {256 0 0 0-29665 {}} {256 0 0 0-29672 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29654) {AREA_SCORE {} NAME COMP_LOOP-18:mult.x TYPE {C-CORE PORT} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1151 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-29653 {}} {128 0 0 0-29658 {}}} SUCCS {{258 0 0 0-29658 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29655) {AREA_SCORE {} NAME COMP_LOOP-18:mult.y TYPE {C-CORE PORT} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1152 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29658 {}}} SUCCS {{258 0 0 0-29658 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29656) {AREA_SCORE {} NAME COMP_LOOP-18:mult.y_ TYPE {C-CORE PORT} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1153 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29658 {}}} SUCCS {{258 0 0 0-29658 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29657) {AREA_SCORE {} NAME COMP_LOOP-18:mult.p TYPE {C-CORE PORT} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1154 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29658 {}}} SUCCS {{259 0 0 0-29658 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29658) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-18:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1155 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-29657 {}} {258 0 0 0-29656 {}} {258 0 0 0-29655 {}} {258 0 0 0-29654 {}}} SUCCS {{128 0 0 0-29654 {}} {128 0 0 0-29655 {}} {128 0 0 0-29656 {}} {128 0 0 0-29657 {}} {259 0 0 0-29659 {}}} CYCLES {}}
set a(0-29659) {AREA_SCORE {} NAME COMP_LOOP-18:mult.return TYPE {C-CORE PORT} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1156 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-29658 {}}} SUCCS {{259 0 0 0-29660 {}} {258 0 0 0-29666 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29660) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1157 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-29659 {}} {258 0 0 0-29644 {}}} SUCCS {{259 0 0 0-29661 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29661) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.base TYPE {C-CORE PORT} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1158 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-29660 {}} {128 0 0 0-29663 {}}} SUCCS {{258 0 0 0-29663 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29662) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.m TYPE {C-CORE PORT} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1159 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-29663 {}}} SUCCS {{259 0 0 0-29663 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29663) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-18:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1160 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-29662 {}} {258 0 0 0-29661 {}}} SUCCS {{128 0 0 0-29661 {}} {128 0 0 0-29662 {}} {259 0 0 0-29664 {}}} CYCLES {}}
set a(0-29664) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_add.return TYPE {C-CORE PORT} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1161 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29663 {}}} SUCCS {{259 0 3.750 0-29665 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29665) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#34 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1162 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-29665 {}} {259 0 3.750 0-29664 {}} {256 0 0 0-29653 {}} {256 0 0 0-29644 {}} {258 0 3.750 0-29643 {}} {774 0 0 0-29672 {}}} SUCCS {{774 0 3.750 0-29644 {}} {774 0 3.750 0-29653 {}} {774 0 0 0-29665 {}} {258 0 0 0-29672 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29666) {AREA_SCORE {} NAME COMP_LOOP-18:factor2:not TYPE NOT PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1163 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-29659 {}}} SUCCS {{259 0 0 0-29667 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29667) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-18:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1164 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-29666 {}} {258 0 0 0-29644 {}}} SUCCS {{259 0 0 0-29668 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29668) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1165 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-29667 {}} {128 0 0 0-29670 {}}} SUCCS {{258 0 0 0-29670 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29669) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1166 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-29670 {}}} SUCCS {{259 0 0 0-29670 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29670) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-18:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1167 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-29669 {}} {258 0 0 0-29668 {}}} SUCCS {{128 0 0 0-29668 {}} {128 0 0 0-29669 {}} {259 0 0 0-29671 {}}} CYCLES {}}
set a(0-29671) {AREA_SCORE {} NAME COMP_LOOP-18:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1168 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-29670 {}}} SUCCS {{259 0 3.750 0-29672 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29672) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#35 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1169 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-29672 {}} {259 0 3.750 0-29671 {}} {258 0 0 0-29665 {}} {256 0 0 0-29653 {}} {258 0 3.750 0-29652 {}} {256 0 0 0-29644 {}}} SUCCS {{774 0 3.750 0-29644 {}} {774 0 3.750 0-29653 {}} {774 0 0 0-29665 {}} {774 0 0 0-29672 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29673) {AREA_SCORE {} NAME VEC_LOOP:j:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1170 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-29678 {}}} SUCCS {{259 0 0 0-29674 {}} {130 0 0 0-29677 {}} {256 0 0 0-29678 {}}} CYCLES {}}
set a(0-29674) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#18(10:0))(9-0)#2 TYPE READSLICE PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1171 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-29673 {}}} SUCCS {{259 0 0 0-29675 {}} {130 0 0 0-29677 {}}} CYCLES {}}
set a(0-29675) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-18:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1172 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-29674 {}}} SUCCS {{259 0 0 0-29676 {}} {130 0 0 0-29677 {}} {258 0 0 0-29678 {}}} CYCLES {}}
set a(0-29676) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#18(10:0))(10) TYPE READSLICE PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1173 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29675 {}}} SUCCS {{259 0 0 0-29677 {}}} CYCLES {}}
set a(0-29677) {AREA_SCORE {} NAME COMP_LOOP-18:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28536 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1174 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29676 {}} {130 0 0 0-29675 {}} {130 0 0 0-29674 {}} {130 0 0 0-29673 {}} {130 0 0 0-29672 {}} {130 0 0 0-29671 {}} {130 0 0 0-29669 {}} {130 0 0 0-29668 {}} {130 0 0 0-29667 {}} {130 0 0 0-29666 {}} {130 0 0 0-29665 {}} {130 0 0 0-29664 {}} {130 0 0 0-29662 {}} {130 0 0 0-29661 {}} {130 0 0 0-29660 {}} {130 0 0 0-29659 {}} {130 0 0 0-29657 {}} {130 0 0 0-29656 {}} {130 0 0 0-29655 {}} {130 0 0 0-29654 {}} {130 0 0 0-29653 {}} {130 0 0 0-29652 {}} {130 0 0 0-29651 {}} {130 0 0 0-29650 {}} {130 0 0 0-29649 {}} {130 0 0 0-29648 {}} {130 0 0 0-29647 {}} {130 0 0 0-29646 {}} {130 0 0 0-29645 {}} {130 0 0 0-29644 {}} {130 0 0 0-29643 {}} {130 0 0 0-29642 {}} {130 0 0 0-29641 {}} {130 0 0 0-29640 {}} {130 0 0 0-29639 {}} {130 0 0 0-29638 {}}} SUCCS {{129 0 0 0-29678 {}}} CYCLES {}}
set a(0-29678) {AREA_SCORE {} NAME asn(VEC_LOOP:j#18(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28536 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-29678 {}} {129 0 0 0-29677 {}} {258 0 0 0-29675 {}} {256 0 0 0-29673 {}} {256 0 0 0-29650 {}} {256 0 0 0-29638 {}}} SUCCS {{774 0 0 0-29638 {}} {774 0 0 0-29650 {}} {774 0 0 0-29673 {}} {772 0 0 0-29678 {}}} CYCLES {}}
set a(0-28536) {CHI {0-29638 0-29639 0-29640 0-29641 0-29642 0-29643 0-29644 0-29645 0-29646 0-29647 0-29648 0-29649 0-29650 0-29651 0-29652 0-29653 0-29654 0-29655 0-29656 0-29657 0-29658 0-29659 0-29660 0-29661 0-29662 0-29663 0-29664 0-29665 0-29666 0-29667 0-29668 0-29669 0-29670 0-29671 0-29672 0-29673 0-29674 0-29675 0-29676 0-29677 0-29678} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-18:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1175 LOC {20 1.0 20 1.0 20 1.0 20 1.0} PREDS {{259 0 0 0-29637 {}} {258 0 0 0-29636 {}} {258 0 0 0-29635 {}} {130 0 0 0-29634 {}} {130 0 0 0-29633 {}} {130 0 0 0-29632 {}} {130 0 0 0-29631 {}} {64 0 0 0-29630 {}} {64 0 0 0-28535 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-29637 {}} {131 0 0 0-29679 {}} {130 0 0 0-29680 {}} {130 0 0 0-29681 {}} {130 0 0 0-29682 {}} {130 0 0 0-29683 {}} {130 0 0 0-29684 {}} {130 0 0 0-29685 {}} {130 0 0 0-29686 {}} {130 0 0 0-29687 {}} {130 0 0 0-29688 {}} {64 0 0 0-28537 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29679) {AREA_SCORE {} NAME COMP_LOOP-19:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1176 LOC {20 1.0 21 0.8687499999999999 21 0.8687499999999999 21 0.8687499999999999} PREDS {{131 0 0 0-28536 {}}} SUCCS {{259 0 0 0-29680 {}} {130 0 0 0-29688 {}}} CYCLES {}}
set a(0-29680) {AREA_SCORE {} NAME COMP_LOOP-19:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1177 LOC {20 1.0 21 0.8687499999999999 21 0.8687499999999999 21 0.8687499999999999} PREDS {{259 0 0 0-29679 {}} {130 0 0 0-28536 {}}} SUCCS {{259 0 0 0-29681 {}} {130 0 0 0-29688 {}}} CYCLES {}}
set a(0-29681) {AREA_SCORE {} NAME COMP_LOOP-19:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1178 LOC {20 1.0 21 0.8687499999999999 21 0.8687499999999999 21 0.8687499999999999} PREDS {{259 0 0 0-29680 {}} {130 0 0 0-28536 {}}} SUCCS {{258 0 0 0-29685 {}} {130 0 0 0-29688 {}}} CYCLES {}}
set a(0-29682) {AREA_SCORE {} NAME COMP_LOOP:k:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1179 LOC {20 1.0 21 0.0 21 0.0 21 0.0 21 0.8687499999999999} PREDS {{130 0 0 0-28536 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29683 {}} {130 0 0 0-29688 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29683) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#72 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1180 LOC {20 1.0 21 0.0 21 0.0 21 0.8687499999999999} PREDS {{259 0 0 0-29682 {}} {130 0 0 0-28536 {}}} SUCCS {{259 0 0 0-29684 {}} {130 0 0 0-29688 {}}} CYCLES {}}
set a(0-29684) {AREA_SCORE {} NAME COMP_LOOP:conc#54 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1181 LOC {20 1.0 21 0.8687499999999999 21 0.8687499999999999 21 0.8687499999999999} PREDS {{259 0 0 0-29683 {}} {130 0 0 0-28536 {}}} SUCCS {{259 0 0 0-29685 {}} {130 0 0 0-29688 {}}} CYCLES {}}
set a(0-29685) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-19:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1182 LOC {21 0.0 21 0.8687499999999999 21 0.8687499999999999 21 0.9999998749999999 21 0.9999998749999999} PREDS {{259 0 0 0-29684 {}} {258 0 0 0-29681 {}} {130 0 0 0-28536 {}}} SUCCS {{259 0 0 0-29686 {}} {130 0 0 0-29688 {}}} CYCLES {}}
set a(0-29686) {AREA_SCORE {} NAME COMP_LOOP-19:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1183 LOC {21 0.13125 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-29685 {}} {130 0 0 0-28536 {}}} SUCCS {{259 0 0 0-29687 {}} {130 0 0 0-29688 {}}} CYCLES {}}
set a(0-29687) {AREA_SCORE {} NAME COMP_LOOP-19:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1184 LOC {21 0.13125 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-29686 {}} {130 0 0 0-28536 {}}} SUCCS {{259 0 0 0-29688 {}}} CYCLES {}}
set a(0-29688) {AREA_SCORE {} NAME COMP_LOOP-19:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1185 LOC {21 0.13125 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-29687 {}} {130 0 0 0-29686 {}} {130 0 0 0-29685 {}} {130 0 0 0-29684 {}} {130 0 0 0-29683 {}} {130 0 0 0-29682 {}} {130 0 0 0-29681 {}} {130 0 0 0-29680 {}} {130 0 0 0-29679 {}} {130 0 0 0-28536 {}}} SUCCS {{128 0 0 0-29697 {}} {64 0 0 0-28537 {}}} CYCLES {}}
set a(0-29689) {AREA_SCORE {} NAME COMP_LOOP:k:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1186 LOC {0 1.0 18 0.0 18 0.0 18 0.0 20 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29690 {}} {130 0 0 0-28537 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29690) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#73 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1187 LOC {0 1.0 18 0.0 18 0.0 20 0.09843439999999999} PREDS {{259 0 0 0-29689 {}}} SUCCS {{259 0 0 0-29691 {}} {130 0 0 0-28537 {}}} CYCLES {}}
set a(0-29691) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#18 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1188 LOC {0 1.0 18 0.09843439999999999 18 0.09843439999999999 20 0.09843439999999999} PREDS {{259 0 0 0-29690 {}}} SUCCS {{259 0 0 0-29692 {}} {130 0 0 0-28537 {}}} CYCLES {}}
set a(0-29692) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-19:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1189 LOC {1 0.18687499999999999 18 0.09843439999999999 18 0.09843439999999999 18 0.5624998775 20 0.5624998775} PREDS {{259 0 0 0-29691 {}} {258 0 0 0-28693 {}}} SUCCS {{259 0 0 0-29693 {}} {258 0 0 0-29695 {}} {130 0 0 0-28537 {}}} CYCLES {}}
set a(0-29693) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#71 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1190 LOC {1 0.6509406 18 0.5625 18 0.5625 20 0.5625} PREDS {{259 0 0 0-29692 {}}} SUCCS {{259 0 3.000 0-29694 {}} {130 0 0 0-28537 {}}} CYCLES {}}
set a(0-29694) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1191 LOC {2 1.0 18 0.95 18 1.0 19 0.2999998749999999 21 0.2999998749999999} PREDS {{259 0 3.000 0-29693 {}}} SUCCS {{258 0 0 0-28537 {}}} CYCLES {}}
set a(0-29695) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#9 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1192 LOC {1 0.6509406 18 0.5625 18 0.5625 20 0.5625} PREDS {{258 0 0 0-29692 {}}} SUCCS {{259 0 3.000 0-29696 {}} {130 0 0 0-28537 {}}} CYCLES {}}
set a(0-29696) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#18 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1193 LOC {2 1.0 18 0.95 18 1.0 19 0.2999998749999999 21 0.2999998749999999} PREDS {{259 0 3.000 0-29695 {}}} SUCCS {{258 0 0 0-28537 {}}} CYCLES {}}
set a(0-29697) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#19(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1194 LOC {21 0.0 21 1.0 21 1.0 21 1.0 21 1.0} PREDS {{128 0 0 0-29688 {}} {772 0 0 0-28537 {}}} SUCCS {{259 0 0 0-28537 {}}} CYCLES {}}
set a(0-29698) {AREA_SCORE {} NAME VEC_LOOP:j:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1195 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {{774 0 0 0-29744 {}}} SUCCS {{259 0 0 0-29699 {}} {130 0 0 0-29743 {}} {256 0 0 0-29744 {}}} CYCLES {}}
set a(0-29699) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(10:0))(9-1) TYPE READSLICE PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1196 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-29698 {}}} SUCCS {{258 0 0 0-29703 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29700) {AREA_SCORE {} NAME COMP_LOOP:k:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1197 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {} SUCCS {{259 0 0 0-29701 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29701) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#74 TYPE READSLICE PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1198 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-29700 {}}} SUCCS {{259 0 0 0-29702 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29702) {AREA_SCORE {} NAME VEC_LOOP:conc#53 TYPE CONCATENATE PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1199 LOC {0 1.0 1 0.34125 1 0.34125 5 0.34125} PREDS {{259 0 0 0-29701 {}}} SUCCS {{259 0 0 0-29703 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29703) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME VEC_LOOP:acc#19 TYPE ACCU DELAY {1.02 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1200 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-29702 {}} {258 0 0 0-29699 {}}} SUCCS {{258 0 0 0-29706 {}} {258 0 0 0-29730 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29704) {AREA_SCORE {} NAME VEC_LOOP:j:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1201 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-29744 {}}} SUCCS {{259 0 0 0-29705 {}} {130 0 0 0-29743 {}} {256 0 0 0-29744 {}}} CYCLES {}}
set a(0-29705) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(10:0))(0)#1 TYPE READSLICE PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1202 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-29704 {}}} SUCCS {{259 0 0 0-29706 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29706) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1203 LOC {1 0.1275 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-29705 {}} {258 0 0 0-29703 {}}} SUCCS {{259 0 3.750 0-29707 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29707) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#36 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1204 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-29706 {}} {774 0 3.750 0-29738 {}} {774 0 3.750 0-29731 {}}} SUCCS {{258 0 0 0-29723 {}} {256 0 0 0-29731 {}} {258 0 0 0-29733 {}} {256 0 0 0-29738 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29708) {AREA_SCORE {} NAME COMP_LOOP:k:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1205 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-29709 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29709) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#75 TYPE READSLICE PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1206 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-29708 {}}} SUCCS {{259 0 0 0-29710 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29710) {AREA_SCORE {} NAME VEC_LOOP:conc#54 TYPE CONCATENATE PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1207 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-29709 {}}} SUCCS {{258 0 0 0-29712 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29711) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1208 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-29712 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29712) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#44 TYPE ACCU DELAY {1.03 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1209 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-29711 {}} {258 0 0 0-29710 {}}} SUCCS {{258 0 0 0-29715 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29713) {AREA_SCORE {} NAME VEC_LOOP:j:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1210 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-29744 {}}} SUCCS {{259 0 0 0-29714 {}} {130 0 0 0-29743 {}} {256 0 0 0-29744 {}}} CYCLES {}}
set a(0-29714) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(10:0))(9-0) TYPE READSLICE PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1211 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-29713 {}}} SUCCS {{259 0 0 0-29715 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29715) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-19:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1212 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-29714 {}} {258 0 0 0-29712 {}}} SUCCS {{259 0 3.750 0-29716 {}} {258 0 3.750 0-29738 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29716) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#37 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1213 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-29715 {}} {774 0 3.750 0-29738 {}} {774 0 3.750 0-29731 {}}} SUCCS {{259 0 0 0-29717 {}} {256 0 0 0-29731 {}} {256 0 0 0-29738 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29717) {AREA_SCORE {} NAME COMP_LOOP-19:mult.x TYPE {C-CORE PORT} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1214 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-29716 {}} {128 0 0 0-29721 {}}} SUCCS {{258 0 0 0-29721 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29718) {AREA_SCORE {} NAME COMP_LOOP-19:mult.y TYPE {C-CORE PORT} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1215 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29721 {}}} SUCCS {{258 0 0 0-29721 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29719) {AREA_SCORE {} NAME COMP_LOOP-19:mult.y_ TYPE {C-CORE PORT} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1216 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29721 {}}} SUCCS {{258 0 0 0-29721 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29720) {AREA_SCORE {} NAME COMP_LOOP-19:mult.p TYPE {C-CORE PORT} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1217 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29721 {}}} SUCCS {{259 0 0 0-29721 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29721) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-19:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1218 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-29720 {}} {258 0 0 0-29719 {}} {258 0 0 0-29718 {}} {258 0 0 0-29717 {}}} SUCCS {{128 0 0 0-29717 {}} {128 0 0 0-29718 {}} {128 0 0 0-29719 {}} {128 0 0 0-29720 {}} {259 0 0 0-29722 {}}} CYCLES {}}
set a(0-29722) {AREA_SCORE {} NAME COMP_LOOP-19:mult.return TYPE {C-CORE PORT} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1219 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-29721 {}}} SUCCS {{259 0 0 0-29723 {}} {258 0 0 0-29732 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29723) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-19:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1220 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-29722 {}} {258 0 0 0-29707 {}}} SUCCS {{259 0 0 0-29724 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29724) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.base TYPE {C-CORE PORT} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1221 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-29723 {}} {128 0 0 0-29726 {}}} SUCCS {{258 0 0 0-29726 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29725) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.m TYPE {C-CORE PORT} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1222 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-29726 {}}} SUCCS {{259 0 0 0-29726 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29726) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-19:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1223 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-29725 {}} {258 0 0 0-29724 {}}} SUCCS {{128 0 0 0-29724 {}} {128 0 0 0-29725 {}} {259 0 0 0-29727 {}}} CYCLES {}}
set a(0-29727) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_add.return TYPE {C-CORE PORT} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1224 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29726 {}}} SUCCS {{258 0 3.750 0-29731 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29728) {AREA_SCORE {} NAME VEC_LOOP:j:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1225 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-29744 {}}} SUCCS {{259 0 0 0-29729 {}} {130 0 0 0-29743 {}} {256 0 0 0-29744 {}}} CYCLES {}}
set a(0-29729) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(10:0))(0) TYPE READSLICE PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1226 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-29728 {}}} SUCCS {{259 0 0 0-29730 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29730) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1227 LOC {1 0.1275 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29729 {}} {258 0 0 0-29703 {}}} SUCCS {{259 0 3.750 0-29731 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29731) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#36 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1228 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-29731 {}} {259 0 3.750 0-29730 {}} {258 0 3.750 0-29727 {}} {256 0 0 0-29716 {}} {256 0 0 0-29707 {}} {774 0 0 0-29738 {}}} SUCCS {{774 0 3.750 0-29707 {}} {774 0 3.750 0-29716 {}} {774 0 0 0-29731 {}} {258 0 0 0-29738 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29732) {AREA_SCORE {} NAME COMP_LOOP-19:factor2:not TYPE NOT PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1229 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-29722 {}}} SUCCS {{259 0 0 0-29733 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29733) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-19:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1230 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-29732 {}} {258 0 0 0-29707 {}}} SUCCS {{259 0 0 0-29734 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29734) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1231 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-29733 {}} {128 0 0 0-29736 {}}} SUCCS {{258 0 0 0-29736 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29735) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1232 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-29736 {}}} SUCCS {{259 0 0 0-29736 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29736) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-19:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1233 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-29735 {}} {258 0 0 0-29734 {}}} SUCCS {{128 0 0 0-29734 {}} {128 0 0 0-29735 {}} {259 0 0 0-29737 {}}} CYCLES {}}
set a(0-29737) {AREA_SCORE {} NAME COMP_LOOP-19:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1234 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-29736 {}}} SUCCS {{259 0 3.750 0-29738 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29738) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#37 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1235 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-29738 {}} {259 0 3.750 0-29737 {}} {258 0 0 0-29731 {}} {256 0 0 0-29716 {}} {258 0 3.750 0-29715 {}} {256 0 0 0-29707 {}}} SUCCS {{774 0 3.750 0-29707 {}} {774 0 3.750 0-29716 {}} {774 0 0 0-29731 {}} {774 0 0 0-29738 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29739) {AREA_SCORE {} NAME VEC_LOOP:j:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1236 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-29744 {}}} SUCCS {{259 0 0 0-29740 {}} {130 0 0 0-29743 {}} {256 0 0 0-29744 {}}} CYCLES {}}
set a(0-29740) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(10:0))(9-0)#1 TYPE READSLICE PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1237 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-29739 {}}} SUCCS {{259 0 0 0-29741 {}} {130 0 0 0-29743 {}}} CYCLES {}}
set a(0-29741) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-19:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1238 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-29740 {}}} SUCCS {{259 0 0 0-29742 {}} {130 0 0 0-29743 {}} {258 0 0 0-29744 {}}} CYCLES {}}
set a(0-29742) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#19(10:0))(10) TYPE READSLICE PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1239 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29741 {}}} SUCCS {{259 0 0 0-29743 {}}} CYCLES {}}
set a(0-29743) {AREA_SCORE {} NAME COMP_LOOP-19:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28537 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1240 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29742 {}} {130 0 0 0-29741 {}} {130 0 0 0-29740 {}} {130 0 0 0-29739 {}} {130 0 0 0-29738 {}} {130 0 0 0-29737 {}} {130 0 0 0-29735 {}} {130 0 0 0-29734 {}} {130 0 0 0-29733 {}} {130 0 0 0-29732 {}} {130 0 0 0-29731 {}} {130 0 0 0-29730 {}} {130 0 0 0-29729 {}} {130 0 0 0-29728 {}} {130 0 0 0-29727 {}} {130 0 0 0-29725 {}} {130 0 0 0-29724 {}} {130 0 0 0-29723 {}} {130 0 0 0-29722 {}} {130 0 0 0-29720 {}} {130 0 0 0-29719 {}} {130 0 0 0-29718 {}} {130 0 0 0-29717 {}} {130 0 0 0-29716 {}} {130 0 0 0-29715 {}} {130 0 0 0-29714 {}} {130 0 0 0-29713 {}} {130 0 0 0-29712 {}} {130 0 0 0-29711 {}} {130 0 0 0-29710 {}} {130 0 0 0-29709 {}} {130 0 0 0-29708 {}} {130 0 0 0-29707 {}} {130 0 0 0-29706 {}} {130 0 0 0-29705 {}} {130 0 0 0-29704 {}} {130 0 0 0-29703 {}} {130 0 0 0-29702 {}} {130 0 0 0-29701 {}} {130 0 0 0-29700 {}} {130 0 0 0-29699 {}} {130 0 0 0-29698 {}}} SUCCS {{129 0 0 0-29744 {}}} CYCLES {}}
set a(0-29744) {AREA_SCORE {} NAME asn(VEC_LOOP:j#19(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28537 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-29744 {}} {129 0 0 0-29743 {}} {258 0 0 0-29741 {}} {256 0 0 0-29739 {}} {256 0 0 0-29728 {}} {256 0 0 0-29713 {}} {256 0 0 0-29704 {}} {256 0 0 0-29698 {}}} SUCCS {{774 0 0 0-29698 {}} {774 0 0 0-29704 {}} {774 0 0 0-29713 {}} {774 0 0 0-29728 {}} {774 0 0 0-29739 {}} {772 0 0 0-29744 {}}} CYCLES {}}
set a(0-28537) {CHI {0-29698 0-29699 0-29700 0-29701 0-29702 0-29703 0-29704 0-29705 0-29706 0-29707 0-29708 0-29709 0-29710 0-29711 0-29712 0-29713 0-29714 0-29715 0-29716 0-29717 0-29718 0-29719 0-29720 0-29721 0-29722 0-29723 0-29724 0-29725 0-29726 0-29727 0-29728 0-29729 0-29730 0-29731 0-29732 0-29733 0-29734 0-29735 0-29736 0-29737 0-29738 0-29739 0-29740 0-29741 0-29742 0-29743 0-29744} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-19:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1241 LOC {21 1.0 21 1.0 21 1.0 21 1.0} PREDS {{259 0 0 0-29697 {}} {258 0 0 0-29696 {}} {130 0 0 0-29695 {}} {258 0 0 0-29694 {}} {130 0 0 0-29693 {}} {130 0 0 0-29692 {}} {130 0 0 0-29691 {}} {130 0 0 0-29690 {}} {130 0 0 0-29689 {}} {64 0 0 0-29688 {}} {64 0 0 0-28536 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-29697 {}} {131 0 0 0-29745 {}} {130 0 0 0-29746 {}} {130 0 0 0-29747 {}} {130 0 0 0-29748 {}} {130 0 0 0-29749 {}} {130 0 0 0-29750 {}} {130 0 0 0-29751 {}} {130 0 0 0-29752 {}} {130 0 0 0-29753 {}} {130 0 0 0-29754 {}} {64 0 0 0-28538 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29745) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3)#2 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1242 LOC {21 1.0 22 0.8724999999999999 22 0.8724999999999999 22 0.8724999999999999} PREDS {{131 0 0 0-28537 {}}} SUCCS {{259 0 0 0-29746 {}} {130 0 0 0-29754 {}}} CYCLES {}}
set a(0-29746) {AREA_SCORE {} NAME COMP_LOOP-20:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1243 LOC {21 1.0 22 0.8724999999999999 22 0.8724999999999999 22 0.8724999999999999} PREDS {{259 0 0 0-29745 {}} {130 0 0 0-28537 {}}} SUCCS {{259 0 0 0-29747 {}} {130 0 0 0-29754 {}}} CYCLES {}}
set a(0-29747) {AREA_SCORE {} NAME COMP_LOOP-20:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1244 LOC {21 1.0 22 0.8724999999999999 22 0.8724999999999999 22 0.8724999999999999} PREDS {{259 0 0 0-29746 {}} {130 0 0 0-28537 {}}} SUCCS {{258 0 0 0-29751 {}} {130 0 0 0-29754 {}}} CYCLES {}}
set a(0-29748) {AREA_SCORE {} NAME COMP_LOOP:k:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1245 LOC {21 1.0 22 0.0 22 0.0 22 0.0 22 0.8724999999999999} PREDS {{130 0 0 0-28537 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29749 {}} {130 0 0 0-29754 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29749) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#76 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1246 LOC {21 1.0 22 0.0 22 0.0 22 0.8724999999999999} PREDS {{259 0 0 0-29748 {}} {130 0 0 0-28537 {}}} SUCCS {{259 0 0 0-29750 {}} {130 0 0 0-29754 {}}} CYCLES {}}
set a(0-29750) {AREA_SCORE {} NAME COMP_LOOP:conc#57 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1247 LOC {21 1.0 22 0.8724999999999999 22 0.8724999999999999 22 0.8724999999999999} PREDS {{259 0 0 0-29749 {}} {130 0 0 0-28537 {}}} SUCCS {{259 0 0 0-29751 {}} {130 0 0 0-29754 {}}} CYCLES {}}
set a(0-29751) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME COMP_LOOP:acc#5 TYPE ACCU DELAY {1.02 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1248 LOC {22 0.0 22 0.8724999999999999 22 0.8724999999999999 22 0.999999875 22 0.999999875} PREDS {{259 0 0 0-29750 {}} {258 0 0 0-29747 {}} {130 0 0 0-28537 {}}} SUCCS {{259 0 0 0-29752 {}} {130 0 0 0-29754 {}}} CYCLES {}}
set a(0-29752) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#5)(8) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1249 LOC {22 0.1275 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-29751 {}} {130 0 0 0-28537 {}}} SUCCS {{259 0 0 0-29753 {}} {130 0 0 0-29754 {}}} CYCLES {}}
set a(0-29753) {AREA_SCORE {} NAME COMP_LOOP-20:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1250 LOC {22 0.1275 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-29752 {}} {130 0 0 0-28537 {}}} SUCCS {{259 0 0 0-29754 {}}} CYCLES {}}
set a(0-29754) {AREA_SCORE {} NAME COMP_LOOP-20:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1251 LOC {22 0.1275 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-29753 {}} {130 0 0 0-29752 {}} {130 0 0 0-29751 {}} {130 0 0 0-29750 {}} {130 0 0 0-29749 {}} {130 0 0 0-29748 {}} {130 0 0 0-29747 {}} {130 0 0 0-29746 {}} {130 0 0 0-29745 {}} {130 0 0 0-28537 {}}} SUCCS {{128 0 0 0-29761 {}} {64 0 0 0-28538 {}}} CYCLES {}}
set a(0-29755) {AREA_SCORE {} NAME COMP_LOOP:k:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1252 LOC {0 1.0 19 0.0 19 0.0 19 0.0 21 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29756 {}} {130 0 0 0-28538 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29756) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#77 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1253 LOC {0 1.0 19 0.0 19 0.0 21 0.09843439999999999} PREDS {{259 0 0 0-29755 {}}} SUCCS {{259 0 0 0-29757 {}} {130 0 0 0-28538 {}}} CYCLES {}}
set a(0-29757) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#19 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1254 LOC {0 1.0 19 0.09843439999999999 19 0.09843439999999999 21 0.09843439999999999} PREDS {{259 0 0 0-29756 {}}} SUCCS {{259 0 0 0-29758 {}} {130 0 0 0-28538 {}}} CYCLES {}}
set a(0-29758) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-20:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1255 LOC {1 0.18687499999999999 19 0.09843439999999999 19 0.09843439999999999 19 0.5624998775 21 0.5624998775} PREDS {{259 0 0 0-29757 {}} {258 0 0 0-28634 {}}} SUCCS {{259 0 3.000 0-29759 {}} {258 0 3.000 0-29760 {}} {130 0 0 0-28538 {}}} CYCLES {}}
set a(0-29759) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1256 LOC {2 1.0 19 0.95 19 1.0 20 0.2999998749999999 22 0.2999998749999999} PREDS {{259 0 3.000 0-29758 {}}} SUCCS {{258 0 0 0-28538 {}}} CYCLES {}}
set a(0-29760) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#19 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1257 LOC {2 1.0 19 0.95 19 1.0 20 0.2999998749999999 22 0.2999998749999999} PREDS {{258 0 3.000 0-29758 {}}} SUCCS {{258 0 0 0-28538 {}}} CYCLES {}}
set a(0-29761) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#20(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1258 LOC {22 0.0 22 1.0 22 1.0 22 1.0 22 1.0} PREDS {{128 0 0 0-29754 {}} {772 0 0 0-28538 {}}} SUCCS {{259 0 0 0-28538 {}}} CYCLES {}}
set a(0-29762) {AREA_SCORE {} NAME VEC_LOOP:j:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1259 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-29802 {}}} SUCCS {{259 0 0 0-29763 {}} {130 0 0 0-29801 {}} {256 0 0 0-29802 {}}} CYCLES {}}
set a(0-29763) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#20(10:0))(9-0) TYPE READSLICE PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1260 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-29762 {}}} SUCCS {{258 0 0 0-29767 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29764) {AREA_SCORE {} NAME COMP_LOOP:k:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1261 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-29765 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29765) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#78 TYPE READSLICE PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1262 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-29764 {}}} SUCCS {{259 0 0 0-29766 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29766) {AREA_SCORE {} NAME VEC_LOOP:conc#56 TYPE CONCATENATE PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1263 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-29765 {}}} SUCCS {{259 0 0 0-29767 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29767) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1264 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-29766 {}} {258 0 0 0-29763 {}}} SUCCS {{259 0 3.750 0-29768 {}} {258 0 3.750 0-29789 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29768) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#38 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1265 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-29767 {}} {774 0 3.750 0-29796 {}} {774 0 3.750 0-29789 {}}} SUCCS {{258 0 0 0-29784 {}} {256 0 0 0-29789 {}} {258 0 0 0-29791 {}} {256 0 0 0-29796 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29769) {AREA_SCORE {} NAME COMP_LOOP:k:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1266 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-29770 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29770) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#79 TYPE READSLICE PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1267 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-29769 {}}} SUCCS {{259 0 0 0-29771 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29771) {AREA_SCORE {} NAME VEC_LOOP:conc#57 TYPE CONCATENATE PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1268 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-29770 {}}} SUCCS {{258 0 0 0-29773 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29772) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1269 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-29773 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29773) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#45 TYPE ACCU DELAY {1.03 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1270 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-29772 {}} {258 0 0 0-29771 {}}} SUCCS {{258 0 0 0-29776 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29774) {AREA_SCORE {} NAME VEC_LOOP:j:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1271 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-29802 {}}} SUCCS {{259 0 0 0-29775 {}} {130 0 0 0-29801 {}} {256 0 0 0-29802 {}}} CYCLES {}}
set a(0-29775) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#20(10:0))(9-0)#1 TYPE READSLICE PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1272 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-29774 {}}} SUCCS {{259 0 0 0-29776 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29776) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1273 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-29775 {}} {258 0 0 0-29773 {}}} SUCCS {{259 0 3.750 0-29777 {}} {258 0 3.750 0-29796 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29777) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#39 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1274 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-29776 {}} {774 0 3.750 0-29796 {}} {774 0 3.750 0-29789 {}}} SUCCS {{259 0 0 0-29778 {}} {256 0 0 0-29789 {}} {256 0 0 0-29796 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29778) {AREA_SCORE {} NAME COMP_LOOP-20:mult.x TYPE {C-CORE PORT} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1275 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-29777 {}} {128 0 0 0-29782 {}}} SUCCS {{258 0 0 0-29782 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29779) {AREA_SCORE {} NAME COMP_LOOP-20:mult.y TYPE {C-CORE PORT} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1276 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29782 {}}} SUCCS {{258 0 0 0-29782 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29780) {AREA_SCORE {} NAME COMP_LOOP-20:mult.y_ TYPE {C-CORE PORT} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1277 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29782 {}}} SUCCS {{258 0 0 0-29782 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29781) {AREA_SCORE {} NAME COMP_LOOP-20:mult.p TYPE {C-CORE PORT} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1278 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29782 {}}} SUCCS {{259 0 0 0-29782 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29782) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-20:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1279 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-29781 {}} {258 0 0 0-29780 {}} {258 0 0 0-29779 {}} {258 0 0 0-29778 {}}} SUCCS {{128 0 0 0-29778 {}} {128 0 0 0-29779 {}} {128 0 0 0-29780 {}} {128 0 0 0-29781 {}} {259 0 0 0-29783 {}}} CYCLES {}}
set a(0-29783) {AREA_SCORE {} NAME COMP_LOOP-20:mult.return TYPE {C-CORE PORT} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1280 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-29782 {}}} SUCCS {{259 0 0 0-29784 {}} {258 0 0 0-29790 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29784) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1281 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-29783 {}} {258 0 0 0-29768 {}}} SUCCS {{259 0 0 0-29785 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29785) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.base TYPE {C-CORE PORT} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1282 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-29784 {}} {128 0 0 0-29787 {}}} SUCCS {{258 0 0 0-29787 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29786) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.m TYPE {C-CORE PORT} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1283 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-29787 {}}} SUCCS {{259 0 0 0-29787 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29787) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-20:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1284 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-29786 {}} {258 0 0 0-29785 {}}} SUCCS {{128 0 0 0-29785 {}} {128 0 0 0-29786 {}} {259 0 0 0-29788 {}}} CYCLES {}}
set a(0-29788) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_add.return TYPE {C-CORE PORT} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1285 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29787 {}}} SUCCS {{259 0 3.750 0-29789 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29789) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#38 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1286 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-29789 {}} {259 0 3.750 0-29788 {}} {256 0 0 0-29777 {}} {256 0 0 0-29768 {}} {258 0 3.750 0-29767 {}} {774 0 0 0-29796 {}}} SUCCS {{774 0 3.750 0-29768 {}} {774 0 3.750 0-29777 {}} {774 0 0 0-29789 {}} {258 0 0 0-29796 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29790) {AREA_SCORE {} NAME COMP_LOOP-20:factor2:not TYPE NOT PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1287 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-29783 {}}} SUCCS {{259 0 0 0-29791 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29791) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-20:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1288 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-29790 {}} {258 0 0 0-29768 {}}} SUCCS {{259 0 0 0-29792 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29792) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1289 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-29791 {}} {128 0 0 0-29794 {}}} SUCCS {{258 0 0 0-29794 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29793) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1290 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-29794 {}}} SUCCS {{259 0 0 0-29794 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29794) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-20:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1291 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-29793 {}} {258 0 0 0-29792 {}}} SUCCS {{128 0 0 0-29792 {}} {128 0 0 0-29793 {}} {259 0 0 0-29795 {}}} CYCLES {}}
set a(0-29795) {AREA_SCORE {} NAME COMP_LOOP-20:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1292 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-29794 {}}} SUCCS {{259 0 3.750 0-29796 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29796) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#39 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1293 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-29796 {}} {259 0 3.750 0-29795 {}} {258 0 0 0-29789 {}} {256 0 0 0-29777 {}} {258 0 3.750 0-29776 {}} {256 0 0 0-29768 {}}} SUCCS {{774 0 3.750 0-29768 {}} {774 0 3.750 0-29777 {}} {774 0 0 0-29789 {}} {774 0 0 0-29796 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29797) {AREA_SCORE {} NAME VEC_LOOP:j:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1294 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-29802 {}}} SUCCS {{259 0 0 0-29798 {}} {130 0 0 0-29801 {}} {256 0 0 0-29802 {}}} CYCLES {}}
set a(0-29798) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#20(10:0))(9-0)#2 TYPE READSLICE PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1295 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-29797 {}}} SUCCS {{259 0 0 0-29799 {}} {130 0 0 0-29801 {}}} CYCLES {}}
set a(0-29799) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-20:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1296 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-29798 {}}} SUCCS {{259 0 0 0-29800 {}} {130 0 0 0-29801 {}} {258 0 0 0-29802 {}}} CYCLES {}}
set a(0-29800) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#20(10:0))(10) TYPE READSLICE PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1297 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29799 {}}} SUCCS {{259 0 0 0-29801 {}}} CYCLES {}}
set a(0-29801) {AREA_SCORE {} NAME COMP_LOOP-20:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28538 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1298 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29800 {}} {130 0 0 0-29799 {}} {130 0 0 0-29798 {}} {130 0 0 0-29797 {}} {130 0 0 0-29796 {}} {130 0 0 0-29795 {}} {130 0 0 0-29793 {}} {130 0 0 0-29792 {}} {130 0 0 0-29791 {}} {130 0 0 0-29790 {}} {130 0 0 0-29789 {}} {130 0 0 0-29788 {}} {130 0 0 0-29786 {}} {130 0 0 0-29785 {}} {130 0 0 0-29784 {}} {130 0 0 0-29783 {}} {130 0 0 0-29781 {}} {130 0 0 0-29780 {}} {130 0 0 0-29779 {}} {130 0 0 0-29778 {}} {130 0 0 0-29777 {}} {130 0 0 0-29776 {}} {130 0 0 0-29775 {}} {130 0 0 0-29774 {}} {130 0 0 0-29773 {}} {130 0 0 0-29772 {}} {130 0 0 0-29771 {}} {130 0 0 0-29770 {}} {130 0 0 0-29769 {}} {130 0 0 0-29768 {}} {130 0 0 0-29767 {}} {130 0 0 0-29766 {}} {130 0 0 0-29765 {}} {130 0 0 0-29764 {}} {130 0 0 0-29763 {}} {130 0 0 0-29762 {}}} SUCCS {{129 0 0 0-29802 {}}} CYCLES {}}
set a(0-29802) {AREA_SCORE {} NAME asn(VEC_LOOP:j#20(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28538 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-29802 {}} {129 0 0 0-29801 {}} {258 0 0 0-29799 {}} {256 0 0 0-29797 {}} {256 0 0 0-29774 {}} {256 0 0 0-29762 {}}} SUCCS {{774 0 0 0-29762 {}} {774 0 0 0-29774 {}} {774 0 0 0-29797 {}} {772 0 0 0-29802 {}}} CYCLES {}}
set a(0-28538) {CHI {0-29762 0-29763 0-29764 0-29765 0-29766 0-29767 0-29768 0-29769 0-29770 0-29771 0-29772 0-29773 0-29774 0-29775 0-29776 0-29777 0-29778 0-29779 0-29780 0-29781 0-29782 0-29783 0-29784 0-29785 0-29786 0-29787 0-29788 0-29789 0-29790 0-29791 0-29792 0-29793 0-29794 0-29795 0-29796 0-29797 0-29798 0-29799 0-29800 0-29801 0-29802} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-20:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1299 LOC {22 1.0 22 1.0 22 1.0 22 1.0} PREDS {{259 0 0 0-29761 {}} {258 0 0 0-29760 {}} {258 0 0 0-29759 {}} {130 0 0 0-29758 {}} {130 0 0 0-29757 {}} {130 0 0 0-29756 {}} {130 0 0 0-29755 {}} {64 0 0 0-29754 {}} {64 0 0 0-28537 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-29761 {}} {131 0 0 0-29803 {}} {130 0 0 0-29804 {}} {130 0 0 0-29805 {}} {130 0 0 0-29806 {}} {130 0 0 0-29807 {}} {130 0 0 0-29808 {}} {130 0 0 0-29809 {}} {130 0 0 0-29810 {}} {130 0 0 0-29811 {}} {130 0 0 0-29812 {}} {64 0 0 0-28539 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29803) {AREA_SCORE {} NAME COMP_LOOP-21:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1300 LOC {22 1.0 23 0.8687499999999999 23 0.8687499999999999 23 0.8687499999999999} PREDS {{131 0 0 0-28538 {}}} SUCCS {{259 0 0 0-29804 {}} {130 0 0 0-29812 {}}} CYCLES {}}
set a(0-29804) {AREA_SCORE {} NAME COMP_LOOP-21:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1301 LOC {22 1.0 23 0.8687499999999999 23 0.8687499999999999 23 0.8687499999999999} PREDS {{259 0 0 0-29803 {}} {130 0 0 0-28538 {}}} SUCCS {{259 0 0 0-29805 {}} {130 0 0 0-29812 {}}} CYCLES {}}
set a(0-29805) {AREA_SCORE {} NAME COMP_LOOP-21:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1302 LOC {22 1.0 23 0.8687499999999999 23 0.8687499999999999 23 0.8687499999999999} PREDS {{259 0 0 0-29804 {}} {130 0 0 0-28538 {}}} SUCCS {{258 0 0 0-29809 {}} {130 0 0 0-29812 {}}} CYCLES {}}
set a(0-29806) {AREA_SCORE {} NAME COMP_LOOP:k:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1303 LOC {22 1.0 23 0.0 23 0.0 23 0.0 23 0.8687499999999999} PREDS {{130 0 0 0-28538 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29807 {}} {130 0 0 0-29812 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29807) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#80 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1304 LOC {22 1.0 23 0.0 23 0.0 23 0.8687499999999999} PREDS {{259 0 0 0-29806 {}} {130 0 0 0-28538 {}}} SUCCS {{259 0 0 0-29808 {}} {130 0 0 0-29812 {}}} CYCLES {}}
set a(0-29808) {AREA_SCORE {} NAME COMP_LOOP:conc#60 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1305 LOC {22 1.0 23 0.8687499999999999 23 0.8687499999999999 23 0.8687499999999999} PREDS {{259 0 0 0-29807 {}} {130 0 0 0-28538 {}}} SUCCS {{259 0 0 0-29809 {}} {130 0 0 0-29812 {}}} CYCLES {}}
set a(0-29809) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-21:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1306 LOC {23 0.0 23 0.8687499999999999 23 0.8687499999999999 23 0.9999998749999999 23 0.9999998749999999} PREDS {{259 0 0 0-29808 {}} {258 0 0 0-29805 {}} {130 0 0 0-28538 {}}} SUCCS {{259 0 0 0-29810 {}} {130 0 0 0-29812 {}}} CYCLES {}}
set a(0-29810) {AREA_SCORE {} NAME COMP_LOOP-21:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1307 LOC {23 0.13125 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-29809 {}} {130 0 0 0-28538 {}}} SUCCS {{259 0 0 0-29811 {}} {130 0 0 0-29812 {}}} CYCLES {}}
set a(0-29811) {AREA_SCORE {} NAME COMP_LOOP-21:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1308 LOC {23 0.13125 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-29810 {}} {130 0 0 0-28538 {}}} SUCCS {{259 0 0 0-29812 {}}} CYCLES {}}
set a(0-29812) {AREA_SCORE {} NAME COMP_LOOP-21:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1309 LOC {23 0.13125 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-29811 {}} {130 0 0 0-29810 {}} {130 0 0 0-29809 {}} {130 0 0 0-29808 {}} {130 0 0 0-29807 {}} {130 0 0 0-29806 {}} {130 0 0 0-29805 {}} {130 0 0 0-29804 {}} {130 0 0 0-29803 {}} {130 0 0 0-28538 {}}} SUCCS {{128 0 0 0-29821 {}} {64 0 0 0-28539 {}}} CYCLES {}}
set a(0-29813) {AREA_SCORE {} NAME COMP_LOOP:k:asn#80 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1310 LOC {0 1.0 20 0.0 20 0.0 20 0.0 22 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29814 {}} {130 0 0 0-28539 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29814) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#81 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1311 LOC {0 1.0 20 0.0 20 0.0 22 0.09843439999999999} PREDS {{259 0 0 0-29813 {}}} SUCCS {{259 0 0 0-29815 {}} {130 0 0 0-28539 {}}} CYCLES {}}
set a(0-29815) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#20 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1312 LOC {0 1.0 20 0.09843439999999999 20 0.09843439999999999 22 0.09843439999999999} PREDS {{259 0 0 0-29814 {}}} SUCCS {{259 0 0 0-29816 {}} {130 0 0 0-28539 {}}} CYCLES {}}
set a(0-29816) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-21:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1313 LOC {1 0.18687499999999999 20 0.09843439999999999 20 0.09843439999999999 20 0.5624998775 22 0.5624998775} PREDS {{259 0 0 0-29815 {}} {258 0 0 0-28818 {}}} SUCCS {{259 0 0 0-29817 {}} {258 0 0 0-29819 {}} {130 0 0 0-28539 {}}} CYCLES {}}
set a(0-29817) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#72 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1314 LOC {1 0.6509406 20 0.5625 20 0.5625 22 0.5625} PREDS {{259 0 0 0-29816 {}}} SUCCS {{259 0 3.000 0-29818 {}} {130 0 0 0-28539 {}}} CYCLES {}}
set a(0-29818) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1315 LOC {2 1.0 20 0.95 20 1.0 21 0.2999998749999999 23 0.2999998749999999} PREDS {{259 0 3.000 0-29817 {}}} SUCCS {{258 0 0 0-28539 {}}} CYCLES {}}
set a(0-29819) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#10 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1316 LOC {1 0.6509406 20 0.5625 20 0.5625 22 0.5625} PREDS {{258 0 0 0-29816 {}}} SUCCS {{259 0 3.000 0-29820 {}} {130 0 0 0-28539 {}}} CYCLES {}}
set a(0-29820) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#20 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1317 LOC {2 1.0 20 0.95 20 1.0 21 0.2999998749999999 23 0.2999998749999999} PREDS {{259 0 3.000 0-29819 {}}} SUCCS {{258 0 0 0-28539 {}}} CYCLES {}}
set a(0-29821) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#21(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1318 LOC {23 0.0 23 1.0 23 1.0 23 1.0 23 1.0} PREDS {{128 0 0 0-29812 {}} {772 0 0 0-28539 {}}} SUCCS {{259 0 0 0-28539 {}}} CYCLES {}}
set a(0-29822) {AREA_SCORE {} NAME VEC_LOOP:j:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1319 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {{774 0 0 0-29868 {}}} SUCCS {{259 0 0 0-29823 {}} {130 0 0 0-29867 {}} {256 0 0 0-29868 {}}} CYCLES {}}
set a(0-29823) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(10:0))(9-2) TYPE READSLICE PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1320 LOC {0 1.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {{259 0 0 0-29822 {}}} SUCCS {{258 0 0 0-29827 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29824) {AREA_SCORE {} NAME COMP_LOOP:k:asn#81 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1321 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {} SUCCS {{259 0 0 0-29825 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29825) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#82 TYPE READSLICE PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1322 LOC {0 1.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {{259 0 0 0-29824 {}}} SUCCS {{259 0 0 0-29826 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29826) {AREA_SCORE {} NAME VEC_LOOP:conc#59 TYPE CONCATENATE PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1323 LOC {0 1.0 1 0.34312499999999996 1 0.34312499999999996 5 0.34312499999999996} PREDS {{259 0 0 0-29825 {}}} SUCCS {{259 0 0 0-29827 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29827) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 2 NAME VEC_LOOP:acc#20 TYPE ACCU DELAY {1.01 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1324 LOC {1 0.0 1 0.34312499999999996 1 0.34312499999999996 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-29826 {}} {258 0 0 0-29823 {}}} SUCCS {{258 0 0 0-29830 {}} {258 0 0 0-29854 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29828) {AREA_SCORE {} NAME VEC_LOOP:j:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1325 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-29868 {}}} SUCCS {{259 0 0 0-29829 {}} {130 0 0 0-29867 {}} {256 0 0 0-29868 {}}} CYCLES {}}
set a(0-29829) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(10:0))(1-0)#1 TYPE READSLICE PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1326 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-29828 {}}} SUCCS {{259 0 0 0-29830 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29830) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1327 LOC {1 0.125625 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-29829 {}} {258 0 0 0-29827 {}}} SUCCS {{259 0 3.750 0-29831 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29831) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#40 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1328 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-29830 {}} {774 0 3.750 0-29862 {}} {774 0 3.750 0-29855 {}}} SUCCS {{258 0 0 0-29847 {}} {256 0 0 0-29855 {}} {258 0 0 0-29857 {}} {256 0 0 0-29862 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29832) {AREA_SCORE {} NAME COMP_LOOP:k:asn#82 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1329 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-29833 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29833) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#83 TYPE READSLICE PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1330 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-29832 {}}} SUCCS {{259 0 0 0-29834 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29834) {AREA_SCORE {} NAME VEC_LOOP:conc#60 TYPE CONCATENATE PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1331 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-29833 {}}} SUCCS {{258 0 0 0-29836 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29835) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1332 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-29836 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29836) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#46 TYPE ACCU DELAY {1.03 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1333 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-29835 {}} {258 0 0 0-29834 {}}} SUCCS {{258 0 0 0-29839 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29837) {AREA_SCORE {} NAME VEC_LOOP:j:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1334 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-29868 {}}} SUCCS {{259 0 0 0-29838 {}} {130 0 0 0-29867 {}} {256 0 0 0-29868 {}}} CYCLES {}}
set a(0-29838) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(10:0))(9-0) TYPE READSLICE PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1335 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-29837 {}}} SUCCS {{259 0 0 0-29839 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29839) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-21:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1336 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-29838 {}} {258 0 0 0-29836 {}}} SUCCS {{259 0 3.750 0-29840 {}} {258 0 3.750 0-29862 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29840) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#41 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1337 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-29839 {}} {774 0 3.750 0-29862 {}} {774 0 3.750 0-29855 {}}} SUCCS {{259 0 0 0-29841 {}} {256 0 0 0-29855 {}} {256 0 0 0-29862 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29841) {AREA_SCORE {} NAME COMP_LOOP-21:mult.x TYPE {C-CORE PORT} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1338 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-29840 {}} {128 0 0 0-29845 {}}} SUCCS {{258 0 0 0-29845 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29842) {AREA_SCORE {} NAME COMP_LOOP-21:mult.y TYPE {C-CORE PORT} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1339 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29845 {}}} SUCCS {{258 0 0 0-29845 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29843) {AREA_SCORE {} NAME COMP_LOOP-21:mult.y_ TYPE {C-CORE PORT} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1340 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29845 {}}} SUCCS {{258 0 0 0-29845 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29844) {AREA_SCORE {} NAME COMP_LOOP-21:mult.p TYPE {C-CORE PORT} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1341 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29845 {}}} SUCCS {{259 0 0 0-29845 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29845) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-21:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1342 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-29844 {}} {258 0 0 0-29843 {}} {258 0 0 0-29842 {}} {258 0 0 0-29841 {}}} SUCCS {{128 0 0 0-29841 {}} {128 0 0 0-29842 {}} {128 0 0 0-29843 {}} {128 0 0 0-29844 {}} {259 0 0 0-29846 {}}} CYCLES {}}
set a(0-29846) {AREA_SCORE {} NAME COMP_LOOP-21:mult.return TYPE {C-CORE PORT} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1343 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-29845 {}}} SUCCS {{259 0 0 0-29847 {}} {258 0 0 0-29856 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29847) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-21:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1344 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-29846 {}} {258 0 0 0-29831 {}}} SUCCS {{259 0 0 0-29848 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29848) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.base TYPE {C-CORE PORT} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1345 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-29847 {}} {128 0 0 0-29850 {}}} SUCCS {{258 0 0 0-29850 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29849) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.m TYPE {C-CORE PORT} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1346 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-29850 {}}} SUCCS {{259 0 0 0-29850 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29850) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-21:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1347 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-29849 {}} {258 0 0 0-29848 {}}} SUCCS {{128 0 0 0-29848 {}} {128 0 0 0-29849 {}} {259 0 0 0-29851 {}}} CYCLES {}}
set a(0-29851) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_add.return TYPE {C-CORE PORT} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1348 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29850 {}}} SUCCS {{258 0 3.750 0-29855 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29852) {AREA_SCORE {} NAME VEC_LOOP:j:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1349 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-29868 {}}} SUCCS {{259 0 0 0-29853 {}} {130 0 0 0-29867 {}} {256 0 0 0-29868 {}}} CYCLES {}}
set a(0-29853) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(10:0))(1-0) TYPE READSLICE PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1350 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-29852 {}}} SUCCS {{259 0 0 0-29854 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29854) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1351 LOC {1 0.125625 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29853 {}} {258 0 0 0-29827 {}}} SUCCS {{259 0 3.750 0-29855 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29855) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#40 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1352 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-29855 {}} {259 0 3.750 0-29854 {}} {258 0 3.750 0-29851 {}} {256 0 0 0-29840 {}} {256 0 0 0-29831 {}} {774 0 0 0-29862 {}}} SUCCS {{774 0 3.750 0-29831 {}} {774 0 3.750 0-29840 {}} {774 0 0 0-29855 {}} {258 0 0 0-29862 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29856) {AREA_SCORE {} NAME COMP_LOOP-21:factor2:not TYPE NOT PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1353 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-29846 {}}} SUCCS {{259 0 0 0-29857 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29857) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-21:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1354 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-29856 {}} {258 0 0 0-29831 {}}} SUCCS {{259 0 0 0-29858 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29858) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1355 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-29857 {}} {128 0 0 0-29860 {}}} SUCCS {{258 0 0 0-29860 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29859) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1356 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-29860 {}}} SUCCS {{259 0 0 0-29860 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29860) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-21:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1357 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-29859 {}} {258 0 0 0-29858 {}}} SUCCS {{128 0 0 0-29858 {}} {128 0 0 0-29859 {}} {259 0 0 0-29861 {}}} CYCLES {}}
set a(0-29861) {AREA_SCORE {} NAME COMP_LOOP-21:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1358 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-29860 {}}} SUCCS {{259 0 3.750 0-29862 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29862) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#41 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1359 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-29862 {}} {259 0 3.750 0-29861 {}} {258 0 0 0-29855 {}} {256 0 0 0-29840 {}} {258 0 3.750 0-29839 {}} {256 0 0 0-29831 {}}} SUCCS {{774 0 3.750 0-29831 {}} {774 0 3.750 0-29840 {}} {774 0 0 0-29855 {}} {774 0 0 0-29862 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29863) {AREA_SCORE {} NAME VEC_LOOP:j:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1360 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-29868 {}}} SUCCS {{259 0 0 0-29864 {}} {130 0 0 0-29867 {}} {256 0 0 0-29868 {}}} CYCLES {}}
set a(0-29864) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(10:0))(9-0)#1 TYPE READSLICE PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1361 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-29863 {}}} SUCCS {{259 0 0 0-29865 {}} {130 0 0 0-29867 {}}} CYCLES {}}
set a(0-29865) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-21:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1362 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-29864 {}}} SUCCS {{259 0 0 0-29866 {}} {130 0 0 0-29867 {}} {258 0 0 0-29868 {}}} CYCLES {}}
set a(0-29866) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#21(10:0))(10) TYPE READSLICE PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1363 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29865 {}}} SUCCS {{259 0 0 0-29867 {}}} CYCLES {}}
set a(0-29867) {AREA_SCORE {} NAME COMP_LOOP-21:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28539 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1364 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29866 {}} {130 0 0 0-29865 {}} {130 0 0 0-29864 {}} {130 0 0 0-29863 {}} {130 0 0 0-29862 {}} {130 0 0 0-29861 {}} {130 0 0 0-29859 {}} {130 0 0 0-29858 {}} {130 0 0 0-29857 {}} {130 0 0 0-29856 {}} {130 0 0 0-29855 {}} {130 0 0 0-29854 {}} {130 0 0 0-29853 {}} {130 0 0 0-29852 {}} {130 0 0 0-29851 {}} {130 0 0 0-29849 {}} {130 0 0 0-29848 {}} {130 0 0 0-29847 {}} {130 0 0 0-29846 {}} {130 0 0 0-29844 {}} {130 0 0 0-29843 {}} {130 0 0 0-29842 {}} {130 0 0 0-29841 {}} {130 0 0 0-29840 {}} {130 0 0 0-29839 {}} {130 0 0 0-29838 {}} {130 0 0 0-29837 {}} {130 0 0 0-29836 {}} {130 0 0 0-29835 {}} {130 0 0 0-29834 {}} {130 0 0 0-29833 {}} {130 0 0 0-29832 {}} {130 0 0 0-29831 {}} {130 0 0 0-29830 {}} {130 0 0 0-29829 {}} {130 0 0 0-29828 {}} {130 0 0 0-29827 {}} {130 0 0 0-29826 {}} {130 0 0 0-29825 {}} {130 0 0 0-29824 {}} {130 0 0 0-29823 {}} {130 0 0 0-29822 {}}} SUCCS {{129 0 0 0-29868 {}}} CYCLES {}}
set a(0-29868) {AREA_SCORE {} NAME asn(VEC_LOOP:j#21(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28539 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-29868 {}} {129 0 0 0-29867 {}} {258 0 0 0-29865 {}} {256 0 0 0-29863 {}} {256 0 0 0-29852 {}} {256 0 0 0-29837 {}} {256 0 0 0-29828 {}} {256 0 0 0-29822 {}}} SUCCS {{774 0 0 0-29822 {}} {774 0 0 0-29828 {}} {774 0 0 0-29837 {}} {774 0 0 0-29852 {}} {774 0 0 0-29863 {}} {772 0 0 0-29868 {}}} CYCLES {}}
set a(0-28539) {CHI {0-29822 0-29823 0-29824 0-29825 0-29826 0-29827 0-29828 0-29829 0-29830 0-29831 0-29832 0-29833 0-29834 0-29835 0-29836 0-29837 0-29838 0-29839 0-29840 0-29841 0-29842 0-29843 0-29844 0-29845 0-29846 0-29847 0-29848 0-29849 0-29850 0-29851 0-29852 0-29853 0-29854 0-29855 0-29856 0-29857 0-29858 0-29859 0-29860 0-29861 0-29862 0-29863 0-29864 0-29865 0-29866 0-29867 0-29868} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-21:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1365 LOC {23 1.0 23 1.0 23 1.0 23 1.0} PREDS {{259 0 0 0-29821 {}} {258 0 0 0-29820 {}} {130 0 0 0-29819 {}} {258 0 0 0-29818 {}} {130 0 0 0-29817 {}} {130 0 0 0-29816 {}} {130 0 0 0-29815 {}} {130 0 0 0-29814 {}} {130 0 0 0-29813 {}} {64 0 0 0-29812 {}} {64 0 0 0-28538 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-29821 {}} {131 0 0 0-29869 {}} {130 0 0 0-29870 {}} {130 0 0 0-29871 {}} {130 0 0 0-29872 {}} {130 0 0 0-29873 {}} {130 0 0 0-29874 {}} {130 0 0 0-29875 {}} {130 0 0 0-29876 {}} {130 0 0 0-29877 {}} {130 0 0 0-29878 {}} {64 0 0 0-28540 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29869) {AREA_SCORE {} NAME COMP_LOOP-22:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1366 LOC {23 1.0 24 0.8687499999999999 24 0.8687499999999999 24 0.8687499999999999} PREDS {{131 0 0 0-28539 {}}} SUCCS {{259 0 0 0-29870 {}} {130 0 0 0-29878 {}}} CYCLES {}}
set a(0-29870) {AREA_SCORE {} NAME COMP_LOOP-22:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1367 LOC {23 1.0 24 0.8687499999999999 24 0.8687499999999999 24 0.8687499999999999} PREDS {{259 0 0 0-29869 {}} {130 0 0 0-28539 {}}} SUCCS {{259 0 0 0-29871 {}} {130 0 0 0-29878 {}}} CYCLES {}}
set a(0-29871) {AREA_SCORE {} NAME COMP_LOOP-22:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1368 LOC {23 1.0 24 0.8687499999999999 24 0.8687499999999999 24 0.8687499999999999} PREDS {{259 0 0 0-29870 {}} {130 0 0 0-28539 {}}} SUCCS {{258 0 0 0-29875 {}} {130 0 0 0-29878 {}}} CYCLES {}}
set a(0-29872) {AREA_SCORE {} NAME COMP_LOOP:k:asn#83 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1369 LOC {23 1.0 24 0.0 24 0.0 24 0.0 24 0.8687499999999999} PREDS {{130 0 0 0-28539 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29873 {}} {130 0 0 0-29878 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29873) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#84 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1370 LOC {23 1.0 24 0.0 24 0.0 24 0.8687499999999999} PREDS {{259 0 0 0-29872 {}} {130 0 0 0-28539 {}}} SUCCS {{259 0 0 0-29874 {}} {130 0 0 0-29878 {}}} CYCLES {}}
set a(0-29874) {AREA_SCORE {} NAME COMP_LOOP:conc#63 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1371 LOC {23 1.0 24 0.8687499999999999 24 0.8687499999999999 24 0.8687499999999999} PREDS {{259 0 0 0-29873 {}} {130 0 0 0-28539 {}}} SUCCS {{259 0 0 0-29875 {}} {130 0 0 0-29878 {}}} CYCLES {}}
set a(0-29875) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-22:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1372 LOC {24 0.0 24 0.8687499999999999 24 0.8687499999999999 24 0.9999998749999999 24 0.9999998749999999} PREDS {{259 0 0 0-29874 {}} {258 0 0 0-29871 {}} {130 0 0 0-28539 {}}} SUCCS {{259 0 0 0-29876 {}} {130 0 0 0-29878 {}}} CYCLES {}}
set a(0-29876) {AREA_SCORE {} NAME COMP_LOOP-22:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1373 LOC {24 0.13125 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-29875 {}} {130 0 0 0-28539 {}}} SUCCS {{259 0 0 0-29877 {}} {130 0 0 0-29878 {}}} CYCLES {}}
set a(0-29877) {AREA_SCORE {} NAME COMP_LOOP-22:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1374 LOC {24 0.13125 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-29876 {}} {130 0 0 0-28539 {}}} SUCCS {{259 0 0 0-29878 {}}} CYCLES {}}
set a(0-29878) {AREA_SCORE {} NAME COMP_LOOP-22:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1375 LOC {24 0.13125 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-29877 {}} {130 0 0 0-29876 {}} {130 0 0 0-29875 {}} {130 0 0 0-29874 {}} {130 0 0 0-29873 {}} {130 0 0 0-29872 {}} {130 0 0 0-29871 {}} {130 0 0 0-29870 {}} {130 0 0 0-29869 {}} {130 0 0 0-28539 {}}} SUCCS {{128 0 0 0-29885 {}} {64 0 0 0-28540 {}}} CYCLES {}}
set a(0-29879) {AREA_SCORE {} NAME COMP_LOOP:k:asn#84 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1376 LOC {0 1.0 21 0.0 21 0.0 21 0.0 23 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29880 {}} {130 0 0 0-28540 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29880) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#85 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1377 LOC {0 1.0 21 0.0 21 0.0 23 0.09843439999999999} PREDS {{259 0 0 0-29879 {}}} SUCCS {{259 0 0 0-29881 {}} {130 0 0 0-28540 {}}} CYCLES {}}
set a(0-29881) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#21 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1378 LOC {0 1.0 21 0.09843439999999999 21 0.09843439999999999 23 0.09843439999999999} PREDS {{259 0 0 0-29880 {}}} SUCCS {{259 0 0 0-29882 {}} {130 0 0 0-28540 {}}} CYCLES {}}
set a(0-29882) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-22:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1379 LOC {1 0.18687499999999999 21 0.09843439999999999 21 0.09843439999999999 21 0.5624998775 23 0.5624998775} PREDS {{259 0 0 0-29881 {}} {258 0 0 0-28634 {}}} SUCCS {{259 0 3.000 0-29883 {}} {258 0 3.000 0-29884 {}} {130 0 0 0-28540 {}}} CYCLES {}}
set a(0-29883) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1380 LOC {2 1.0 21 0.95 21 1.0 22 0.2999998749999999 24 0.2999998749999999} PREDS {{259 0 3.000 0-29882 {}}} SUCCS {{258 0 0 0-28540 {}}} CYCLES {}}
set a(0-29884) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#21 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1381 LOC {2 1.0 21 0.95 21 1.0 22 0.2999998749999999 24 0.2999998749999999} PREDS {{258 0 3.000 0-29882 {}}} SUCCS {{258 0 0 0-28540 {}}} CYCLES {}}
set a(0-29885) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#22(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1382 LOC {24 0.0 24 1.0 24 1.0 24 1.0 24 1.0} PREDS {{128 0 0 0-29878 {}} {772 0 0 0-28540 {}}} SUCCS {{259 0 0 0-28540 {}}} CYCLES {}}
set a(0-29886) {AREA_SCORE {} NAME VEC_LOOP:j:asn#80 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1383 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-29926 {}}} SUCCS {{259 0 0 0-29887 {}} {130 0 0 0-29925 {}} {256 0 0 0-29926 {}}} CYCLES {}}
set a(0-29887) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#22(10:0))(9-0) TYPE READSLICE PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1384 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-29886 {}}} SUCCS {{258 0 0 0-29891 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29888) {AREA_SCORE {} NAME COMP_LOOP:k:asn#85 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1385 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-29889 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29889) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#86 TYPE READSLICE PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1386 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-29888 {}}} SUCCS {{259 0 0 0-29890 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29890) {AREA_SCORE {} NAME VEC_LOOP:conc#62 TYPE CONCATENATE PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1387 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-29889 {}}} SUCCS {{259 0 0 0-29891 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29891) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1388 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-29890 {}} {258 0 0 0-29887 {}}} SUCCS {{259 0 3.750 0-29892 {}} {258 0 3.750 0-29913 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29892) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#42 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1389 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-29891 {}} {774 0 3.750 0-29920 {}} {774 0 3.750 0-29913 {}}} SUCCS {{258 0 0 0-29908 {}} {256 0 0 0-29913 {}} {258 0 0 0-29915 {}} {256 0 0 0-29920 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29893) {AREA_SCORE {} NAME COMP_LOOP:k:asn#86 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1390 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-29894 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29894) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#87 TYPE READSLICE PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1391 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-29893 {}}} SUCCS {{259 0 0 0-29895 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29895) {AREA_SCORE {} NAME VEC_LOOP:conc#63 TYPE CONCATENATE PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1392 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-29894 {}}} SUCCS {{258 0 0 0-29897 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29896) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1393 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-29897 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29897) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#47 TYPE ACCU DELAY {1.03 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1394 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-29896 {}} {258 0 0 0-29895 {}}} SUCCS {{258 0 0 0-29900 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29898) {AREA_SCORE {} NAME VEC_LOOP:j:asn#81 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1395 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-29926 {}}} SUCCS {{259 0 0 0-29899 {}} {130 0 0 0-29925 {}} {256 0 0 0-29926 {}}} CYCLES {}}
set a(0-29899) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#22(10:0))(9-0)#1 TYPE READSLICE PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1396 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-29898 {}}} SUCCS {{259 0 0 0-29900 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29900) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1397 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-29899 {}} {258 0 0 0-29897 {}}} SUCCS {{259 0 3.750 0-29901 {}} {258 0 3.750 0-29920 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29901) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#43 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1398 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-29900 {}} {774 0 3.750 0-29920 {}} {774 0 3.750 0-29913 {}}} SUCCS {{259 0 0 0-29902 {}} {256 0 0 0-29913 {}} {256 0 0 0-29920 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29902) {AREA_SCORE {} NAME COMP_LOOP-22:mult.x TYPE {C-CORE PORT} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1399 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-29901 {}} {128 0 0 0-29906 {}}} SUCCS {{258 0 0 0-29906 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29903) {AREA_SCORE {} NAME COMP_LOOP-22:mult.y TYPE {C-CORE PORT} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1400 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29906 {}}} SUCCS {{258 0 0 0-29906 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29904) {AREA_SCORE {} NAME COMP_LOOP-22:mult.y_ TYPE {C-CORE PORT} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1401 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29906 {}}} SUCCS {{258 0 0 0-29906 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29905) {AREA_SCORE {} NAME COMP_LOOP-22:mult.p TYPE {C-CORE PORT} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1402 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29906 {}}} SUCCS {{259 0 0 0-29906 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29906) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-22:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1403 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-29905 {}} {258 0 0 0-29904 {}} {258 0 0 0-29903 {}} {258 0 0 0-29902 {}}} SUCCS {{128 0 0 0-29902 {}} {128 0 0 0-29903 {}} {128 0 0 0-29904 {}} {128 0 0 0-29905 {}} {259 0 0 0-29907 {}}} CYCLES {}}
set a(0-29907) {AREA_SCORE {} NAME COMP_LOOP-22:mult.return TYPE {C-CORE PORT} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1404 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-29906 {}}} SUCCS {{259 0 0 0-29908 {}} {258 0 0 0-29914 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29908) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1405 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-29907 {}} {258 0 0 0-29892 {}}} SUCCS {{259 0 0 0-29909 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29909) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.base TYPE {C-CORE PORT} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1406 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-29908 {}} {128 0 0 0-29911 {}}} SUCCS {{258 0 0 0-29911 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29910) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.m TYPE {C-CORE PORT} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1407 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-29911 {}}} SUCCS {{259 0 0 0-29911 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29911) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-22:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1408 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-29910 {}} {258 0 0 0-29909 {}}} SUCCS {{128 0 0 0-29909 {}} {128 0 0 0-29910 {}} {259 0 0 0-29912 {}}} CYCLES {}}
set a(0-29912) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_add.return TYPE {C-CORE PORT} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1409 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29911 {}}} SUCCS {{259 0 3.750 0-29913 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29913) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#42 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1410 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-29913 {}} {259 0 3.750 0-29912 {}} {256 0 0 0-29901 {}} {256 0 0 0-29892 {}} {258 0 3.750 0-29891 {}} {774 0 0 0-29920 {}}} SUCCS {{774 0 3.750 0-29892 {}} {774 0 3.750 0-29901 {}} {774 0 0 0-29913 {}} {258 0 0 0-29920 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29914) {AREA_SCORE {} NAME COMP_LOOP-22:factor2:not TYPE NOT PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1411 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-29907 {}}} SUCCS {{259 0 0 0-29915 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29915) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-22:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1412 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-29914 {}} {258 0 0 0-29892 {}}} SUCCS {{259 0 0 0-29916 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29916) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1413 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-29915 {}} {128 0 0 0-29918 {}}} SUCCS {{258 0 0 0-29918 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29917) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1414 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-29918 {}}} SUCCS {{259 0 0 0-29918 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29918) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-22:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1415 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-29917 {}} {258 0 0 0-29916 {}}} SUCCS {{128 0 0 0-29916 {}} {128 0 0 0-29917 {}} {259 0 0 0-29919 {}}} CYCLES {}}
set a(0-29919) {AREA_SCORE {} NAME COMP_LOOP-22:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1416 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-29918 {}}} SUCCS {{259 0 3.750 0-29920 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29920) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#43 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1417 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-29920 {}} {259 0 3.750 0-29919 {}} {258 0 0 0-29913 {}} {256 0 0 0-29901 {}} {258 0 3.750 0-29900 {}} {256 0 0 0-29892 {}}} SUCCS {{774 0 3.750 0-29892 {}} {774 0 3.750 0-29901 {}} {774 0 0 0-29913 {}} {774 0 0 0-29920 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29921) {AREA_SCORE {} NAME VEC_LOOP:j:asn#82 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1418 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-29926 {}}} SUCCS {{259 0 0 0-29922 {}} {130 0 0 0-29925 {}} {256 0 0 0-29926 {}}} CYCLES {}}
set a(0-29922) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#22(10:0))(9-0)#2 TYPE READSLICE PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1419 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-29921 {}}} SUCCS {{259 0 0 0-29923 {}} {130 0 0 0-29925 {}}} CYCLES {}}
set a(0-29923) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-22:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1420 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-29922 {}}} SUCCS {{259 0 0 0-29924 {}} {130 0 0 0-29925 {}} {258 0 0 0-29926 {}}} CYCLES {}}
set a(0-29924) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#22(10:0))(10) TYPE READSLICE PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1421 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29923 {}}} SUCCS {{259 0 0 0-29925 {}}} CYCLES {}}
set a(0-29925) {AREA_SCORE {} NAME COMP_LOOP-22:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28540 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1422 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29924 {}} {130 0 0 0-29923 {}} {130 0 0 0-29922 {}} {130 0 0 0-29921 {}} {130 0 0 0-29920 {}} {130 0 0 0-29919 {}} {130 0 0 0-29917 {}} {130 0 0 0-29916 {}} {130 0 0 0-29915 {}} {130 0 0 0-29914 {}} {130 0 0 0-29913 {}} {130 0 0 0-29912 {}} {130 0 0 0-29910 {}} {130 0 0 0-29909 {}} {130 0 0 0-29908 {}} {130 0 0 0-29907 {}} {130 0 0 0-29905 {}} {130 0 0 0-29904 {}} {130 0 0 0-29903 {}} {130 0 0 0-29902 {}} {130 0 0 0-29901 {}} {130 0 0 0-29900 {}} {130 0 0 0-29899 {}} {130 0 0 0-29898 {}} {130 0 0 0-29897 {}} {130 0 0 0-29896 {}} {130 0 0 0-29895 {}} {130 0 0 0-29894 {}} {130 0 0 0-29893 {}} {130 0 0 0-29892 {}} {130 0 0 0-29891 {}} {130 0 0 0-29890 {}} {130 0 0 0-29889 {}} {130 0 0 0-29888 {}} {130 0 0 0-29887 {}} {130 0 0 0-29886 {}}} SUCCS {{129 0 0 0-29926 {}}} CYCLES {}}
set a(0-29926) {AREA_SCORE {} NAME asn(VEC_LOOP:j#22(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28540 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-29926 {}} {129 0 0 0-29925 {}} {258 0 0 0-29923 {}} {256 0 0 0-29921 {}} {256 0 0 0-29898 {}} {256 0 0 0-29886 {}}} SUCCS {{774 0 0 0-29886 {}} {774 0 0 0-29898 {}} {774 0 0 0-29921 {}} {772 0 0 0-29926 {}}} CYCLES {}}
set a(0-28540) {CHI {0-29886 0-29887 0-29888 0-29889 0-29890 0-29891 0-29892 0-29893 0-29894 0-29895 0-29896 0-29897 0-29898 0-29899 0-29900 0-29901 0-29902 0-29903 0-29904 0-29905 0-29906 0-29907 0-29908 0-29909 0-29910 0-29911 0-29912 0-29913 0-29914 0-29915 0-29916 0-29917 0-29918 0-29919 0-29920 0-29921 0-29922 0-29923 0-29924 0-29925 0-29926} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-22:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1423 LOC {24 1.0 24 1.0 24 1.0 24 1.0} PREDS {{259 0 0 0-29885 {}} {258 0 0 0-29884 {}} {258 0 0 0-29883 {}} {130 0 0 0-29882 {}} {130 0 0 0-29881 {}} {130 0 0 0-29880 {}} {130 0 0 0-29879 {}} {64 0 0 0-29878 {}} {64 0 0 0-28539 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-29885 {}} {131 0 0 0-29927 {}} {130 0 0 0-29928 {}} {130 0 0 0-29929 {}} {130 0 0 0-29930 {}} {130 0 0 0-29931 {}} {130 0 0 0-29932 {}} {130 0 0 0-29933 {}} {130 0 0 0-29934 {}} {130 0 0 0-29935 {}} {130 0 0 0-29936 {}} {64 0 0 0-28541 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29927) {AREA_SCORE {} NAME COMP_LOOP-23:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1424 LOC {24 1.0 25 0.8687499999999999 25 0.8687499999999999 25 0.8687499999999999} PREDS {{131 0 0 0-28540 {}}} SUCCS {{259 0 0 0-29928 {}} {130 0 0 0-29936 {}}} CYCLES {}}
set a(0-29928) {AREA_SCORE {} NAME COMP_LOOP-23:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1425 LOC {24 1.0 25 0.8687499999999999 25 0.8687499999999999 25 0.8687499999999999} PREDS {{259 0 0 0-29927 {}} {130 0 0 0-28540 {}}} SUCCS {{259 0 0 0-29929 {}} {130 0 0 0-29936 {}}} CYCLES {}}
set a(0-29929) {AREA_SCORE {} NAME COMP_LOOP-23:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1426 LOC {24 1.0 25 0.8687499999999999 25 0.8687499999999999 25 0.8687499999999999} PREDS {{259 0 0 0-29928 {}} {130 0 0 0-28540 {}}} SUCCS {{258 0 0 0-29933 {}} {130 0 0 0-29936 {}}} CYCLES {}}
set a(0-29930) {AREA_SCORE {} NAME COMP_LOOP:k:asn#87 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1427 LOC {24 1.0 25 0.0 25 0.0 25 0.0 25 0.8687499999999999} PREDS {{130 0 0 0-28540 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29931 {}} {130 0 0 0-29936 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29931) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#89 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1428 LOC {24 1.0 25 0.0 25 0.0 25 0.8687499999999999} PREDS {{259 0 0 0-29930 {}} {130 0 0 0-28540 {}}} SUCCS {{259 0 0 0-29932 {}} {130 0 0 0-29936 {}}} CYCLES {}}
set a(0-29932) {AREA_SCORE {} NAME COMP_LOOP:conc#66 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1429 LOC {24 1.0 25 0.8687499999999999 25 0.8687499999999999 25 0.8687499999999999} PREDS {{259 0 0 0-29931 {}} {130 0 0 0-28540 {}}} SUCCS {{259 0 0 0-29933 {}} {130 0 0 0-29936 {}}} CYCLES {}}
set a(0-29933) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-23:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1430 LOC {25 0.0 25 0.8687499999999999 25 0.8687499999999999 25 0.9999998749999999 25 0.9999998749999999} PREDS {{259 0 0 0-29932 {}} {258 0 0 0-29929 {}} {130 0 0 0-28540 {}}} SUCCS {{259 0 0 0-29934 {}} {130 0 0 0-29936 {}}} CYCLES {}}
set a(0-29934) {AREA_SCORE {} NAME COMP_LOOP-23:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1431 LOC {25 0.13125 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-29933 {}} {130 0 0 0-28540 {}}} SUCCS {{259 0 0 0-29935 {}} {130 0 0 0-29936 {}}} CYCLES {}}
set a(0-29935) {AREA_SCORE {} NAME COMP_LOOP-23:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1432 LOC {25 0.13125 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-29934 {}} {130 0 0 0-28540 {}}} SUCCS {{259 0 0 0-29936 {}}} CYCLES {}}
set a(0-29936) {AREA_SCORE {} NAME COMP_LOOP-23:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1433 LOC {25 0.13125 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-29935 {}} {130 0 0 0-29934 {}} {130 0 0 0-29933 {}} {130 0 0 0-29932 {}} {130 0 0 0-29931 {}} {130 0 0 0-29930 {}} {130 0 0 0-29929 {}} {130 0 0 0-29928 {}} {130 0 0 0-29927 {}} {130 0 0 0-28540 {}}} SUCCS {{128 0 0 0-29945 {}} {64 0 0 0-28541 {}}} CYCLES {}}
set a(0-29937) {AREA_SCORE {} NAME COMP_LOOP:k:asn#88 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1434 LOC {0 1.0 22 0.0 22 0.0 22 0.0 24 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29938 {}} {130 0 0 0-28541 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29938) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#44 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1435 LOC {0 1.0 22 0.0 22 0.0 24 0.09843439999999999} PREDS {{259 0 0 0-29937 {}}} SUCCS {{259 0 0 0-29939 {}} {130 0 0 0-28541 {}}} CYCLES {}}
set a(0-29939) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#22 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1436 LOC {0 1.0 22 0.09843439999999999 22 0.09843439999999999 24 0.09843439999999999} PREDS {{259 0 0 0-29938 {}}} SUCCS {{259 0 0 0-29940 {}} {130 0 0 0-28541 {}}} CYCLES {}}
set a(0-29940) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-23:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1437 LOC {1 0.18687499999999999 22 0.09843439999999999 22 0.09843439999999999 22 0.5624998775 24 0.5624998775} PREDS {{259 0 0 0-29939 {}} {258 0 0 0-28693 {}}} SUCCS {{259 0 0 0-29941 {}} {258 0 0 0-29943 {}} {130 0 0 0-28541 {}}} CYCLES {}}
set a(0-29941) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#73 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1438 LOC {1 0.6509406 22 0.5625 22 0.5625 24 0.5625} PREDS {{259 0 0 0-29940 {}}} SUCCS {{259 0 3.000 0-29942 {}} {130 0 0 0-28541 {}}} CYCLES {}}
set a(0-29942) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1439 LOC {2 1.0 22 0.95 22 1.0 23 0.2999998749999999 25 0.2999998749999999} PREDS {{259 0 3.000 0-29941 {}}} SUCCS {{258 0 0 0-28541 {}}} CYCLES {}}
set a(0-29943) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#11 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1440 LOC {1 0.6509406 22 0.5625 22 0.5625 24 0.5625} PREDS {{258 0 0 0-29940 {}}} SUCCS {{259 0 3.000 0-29944 {}} {130 0 0 0-28541 {}}} CYCLES {}}
set a(0-29944) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#22 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1441 LOC {2 1.0 22 0.95 22 1.0 23 0.2999998749999999 25 0.2999998749999999} PREDS {{259 0 3.000 0-29943 {}}} SUCCS {{258 0 0 0-28541 {}}} CYCLES {}}
set a(0-29945) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#23(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1442 LOC {25 0.0 25 1.0 25 1.0 25 1.0 25 1.0} PREDS {{128 0 0 0-29936 {}} {772 0 0 0-28541 {}}} SUCCS {{259 0 0 0-28541 {}}} CYCLES {}}
set a(0-29946) {AREA_SCORE {} NAME VEC_LOOP:j:asn#83 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1443 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {{774 0 0 0-29992 {}}} SUCCS {{259 0 0 0-29947 {}} {130 0 0 0-29991 {}} {256 0 0 0-29992 {}}} CYCLES {}}
set a(0-29947) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(10:0))(9-1) TYPE READSLICE PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1444 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-29946 {}}} SUCCS {{258 0 0 0-29951 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29948) {AREA_SCORE {} NAME COMP_LOOP:k:asn#89 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1445 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {} SUCCS {{259 0 0 0-29949 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29949) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#90 TYPE READSLICE PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1446 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-29948 {}}} SUCCS {{259 0 0 0-29950 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29950) {AREA_SCORE {} NAME VEC_LOOP:conc#65 TYPE CONCATENATE PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1447 LOC {0 1.0 1 0.34125 1 0.34125 5 0.34125} PREDS {{259 0 0 0-29949 {}}} SUCCS {{259 0 0 0-29951 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29951) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME VEC_LOOP:acc#21 TYPE ACCU DELAY {1.02 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1448 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-29950 {}} {258 0 0 0-29947 {}}} SUCCS {{258 0 0 0-29954 {}} {258 0 0 0-29978 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29952) {AREA_SCORE {} NAME VEC_LOOP:j:asn#84 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1449 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-29992 {}}} SUCCS {{259 0 0 0-29953 {}} {130 0 0 0-29991 {}} {256 0 0 0-29992 {}}} CYCLES {}}
set a(0-29953) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(10:0))(0)#1 TYPE READSLICE PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1450 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-29952 {}}} SUCCS {{259 0 0 0-29954 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29954) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1451 LOC {1 0.1275 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-29953 {}} {258 0 0 0-29951 {}}} SUCCS {{259 0 3.750 0-29955 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29955) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#44 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1452 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-29954 {}} {774 0 3.750 0-29986 {}} {774 0 3.750 0-29979 {}}} SUCCS {{258 0 0 0-29971 {}} {256 0 0 0-29979 {}} {258 0 0 0-29981 {}} {256 0 0 0-29986 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29956) {AREA_SCORE {} NAME COMP_LOOP:k:asn#90 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1453 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-29957 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29957) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#91 TYPE READSLICE PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1454 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-29956 {}}} SUCCS {{259 0 0 0-29958 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29958) {AREA_SCORE {} NAME VEC_LOOP:conc#66 TYPE CONCATENATE PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1455 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-29957 {}}} SUCCS {{258 0 0 0-29960 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29959) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1456 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-29960 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29960) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#48 TYPE ACCU DELAY {1.03 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1457 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-29959 {}} {258 0 0 0-29958 {}}} SUCCS {{258 0 0 0-29963 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29961) {AREA_SCORE {} NAME VEC_LOOP:j:asn#85 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1458 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-29992 {}}} SUCCS {{259 0 0 0-29962 {}} {130 0 0 0-29991 {}} {256 0 0 0-29992 {}}} CYCLES {}}
set a(0-29962) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(10:0))(9-0) TYPE READSLICE PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1459 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-29961 {}}} SUCCS {{259 0 0 0-29963 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29963) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-23:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1460 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-29962 {}} {258 0 0 0-29960 {}}} SUCCS {{259 0 3.750 0-29964 {}} {258 0 3.750 0-29986 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29964) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#45 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1461 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-29963 {}} {774 0 3.750 0-29986 {}} {774 0 3.750 0-29979 {}}} SUCCS {{259 0 0 0-29965 {}} {256 0 0 0-29979 {}} {256 0 0 0-29986 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29965) {AREA_SCORE {} NAME COMP_LOOP-23:mult.x TYPE {C-CORE PORT} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1462 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-29964 {}} {128 0 0 0-29969 {}}} SUCCS {{258 0 0 0-29969 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29966) {AREA_SCORE {} NAME COMP_LOOP-23:mult.y TYPE {C-CORE PORT} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1463 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29969 {}}} SUCCS {{258 0 0 0-29969 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29967) {AREA_SCORE {} NAME COMP_LOOP-23:mult.y_ TYPE {C-CORE PORT} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1464 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29969 {}}} SUCCS {{258 0 0 0-29969 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29968) {AREA_SCORE {} NAME COMP_LOOP-23:mult.p TYPE {C-CORE PORT} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1465 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-29969 {}}} SUCCS {{259 0 0 0-29969 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29969) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-23:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1466 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-29968 {}} {258 0 0 0-29967 {}} {258 0 0 0-29966 {}} {258 0 0 0-29965 {}}} SUCCS {{128 0 0 0-29965 {}} {128 0 0 0-29966 {}} {128 0 0 0-29967 {}} {128 0 0 0-29968 {}} {259 0 0 0-29970 {}}} CYCLES {}}
set a(0-29970) {AREA_SCORE {} NAME COMP_LOOP-23:mult.return TYPE {C-CORE PORT} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1467 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-29969 {}}} SUCCS {{259 0 0 0-29971 {}} {258 0 0 0-29980 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29971) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-23:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1468 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-29970 {}} {258 0 0 0-29955 {}}} SUCCS {{259 0 0 0-29972 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29972) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.base TYPE {C-CORE PORT} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1469 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-29971 {}} {128 0 0 0-29974 {}}} SUCCS {{258 0 0 0-29974 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29973) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.m TYPE {C-CORE PORT} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1470 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-29974 {}}} SUCCS {{259 0 0 0-29974 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29974) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-23:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1471 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-29973 {}} {258 0 0 0-29972 {}}} SUCCS {{128 0 0 0-29972 {}} {128 0 0 0-29973 {}} {259 0 0 0-29975 {}}} CYCLES {}}
set a(0-29975) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_add.return TYPE {C-CORE PORT} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1472 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29974 {}}} SUCCS {{258 0 3.750 0-29979 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29976) {AREA_SCORE {} NAME VEC_LOOP:j:asn#86 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1473 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-29992 {}}} SUCCS {{259 0 0 0-29977 {}} {130 0 0 0-29991 {}} {256 0 0 0-29992 {}}} CYCLES {}}
set a(0-29977) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(10:0))(0) TYPE READSLICE PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1474 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-29976 {}}} SUCCS {{259 0 0 0-29978 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29978) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1475 LOC {1 0.1275 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-29977 {}} {258 0 0 0-29951 {}}} SUCCS {{259 0 3.750 0-29979 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29979) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#44 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1476 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-29979 {}} {259 0 3.750 0-29978 {}} {258 0 3.750 0-29975 {}} {256 0 0 0-29964 {}} {256 0 0 0-29955 {}} {774 0 0 0-29986 {}}} SUCCS {{774 0 3.750 0-29955 {}} {774 0 3.750 0-29964 {}} {774 0 0 0-29979 {}} {258 0 0 0-29986 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29980) {AREA_SCORE {} NAME COMP_LOOP-23:factor2:not TYPE NOT PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1477 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-29970 {}}} SUCCS {{259 0 0 0-29981 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29981) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-23:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1478 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-29980 {}} {258 0 0 0-29955 {}}} SUCCS {{259 0 0 0-29982 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29982) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1479 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-29981 {}} {128 0 0 0-29984 {}}} SUCCS {{258 0 0 0-29984 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29983) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1480 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-29984 {}}} SUCCS {{259 0 0 0-29984 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29984) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-23:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1481 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-29983 {}} {258 0 0 0-29982 {}}} SUCCS {{128 0 0 0-29982 {}} {128 0 0 0-29983 {}} {259 0 0 0-29985 {}}} CYCLES {}}
set a(0-29985) {AREA_SCORE {} NAME COMP_LOOP-23:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1482 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-29984 {}}} SUCCS {{259 0 3.750 0-29986 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29986) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#45 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1483 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-29986 {}} {259 0 3.750 0-29985 {}} {258 0 0 0-29979 {}} {256 0 0 0-29964 {}} {258 0 3.750 0-29963 {}} {256 0 0 0-29955 {}}} SUCCS {{774 0 3.750 0-29955 {}} {774 0 3.750 0-29964 {}} {774 0 0 0-29979 {}} {774 0 0 0-29986 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29987) {AREA_SCORE {} NAME VEC_LOOP:j:asn#87 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1484 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-29992 {}}} SUCCS {{259 0 0 0-29988 {}} {130 0 0 0-29991 {}} {256 0 0 0-29992 {}}} CYCLES {}}
set a(0-29988) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(10:0))(9-0)#1 TYPE READSLICE PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1485 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-29987 {}}} SUCCS {{259 0 0 0-29989 {}} {130 0 0 0-29991 {}}} CYCLES {}}
set a(0-29989) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-23:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1486 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-29988 {}}} SUCCS {{259 0 0 0-29990 {}} {130 0 0 0-29991 {}} {258 0 0 0-29992 {}}} CYCLES {}}
set a(0-29990) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#23(10:0))(10) TYPE READSLICE PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1487 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29989 {}}} SUCCS {{259 0 0 0-29991 {}}} CYCLES {}}
set a(0-29991) {AREA_SCORE {} NAME COMP_LOOP-23:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28541 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1488 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-29990 {}} {130 0 0 0-29989 {}} {130 0 0 0-29988 {}} {130 0 0 0-29987 {}} {130 0 0 0-29986 {}} {130 0 0 0-29985 {}} {130 0 0 0-29983 {}} {130 0 0 0-29982 {}} {130 0 0 0-29981 {}} {130 0 0 0-29980 {}} {130 0 0 0-29979 {}} {130 0 0 0-29978 {}} {130 0 0 0-29977 {}} {130 0 0 0-29976 {}} {130 0 0 0-29975 {}} {130 0 0 0-29973 {}} {130 0 0 0-29972 {}} {130 0 0 0-29971 {}} {130 0 0 0-29970 {}} {130 0 0 0-29968 {}} {130 0 0 0-29967 {}} {130 0 0 0-29966 {}} {130 0 0 0-29965 {}} {130 0 0 0-29964 {}} {130 0 0 0-29963 {}} {130 0 0 0-29962 {}} {130 0 0 0-29961 {}} {130 0 0 0-29960 {}} {130 0 0 0-29959 {}} {130 0 0 0-29958 {}} {130 0 0 0-29957 {}} {130 0 0 0-29956 {}} {130 0 0 0-29955 {}} {130 0 0 0-29954 {}} {130 0 0 0-29953 {}} {130 0 0 0-29952 {}} {130 0 0 0-29951 {}} {130 0 0 0-29950 {}} {130 0 0 0-29949 {}} {130 0 0 0-29948 {}} {130 0 0 0-29947 {}} {130 0 0 0-29946 {}}} SUCCS {{129 0 0 0-29992 {}}} CYCLES {}}
set a(0-29992) {AREA_SCORE {} NAME asn(VEC_LOOP:j#23(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28541 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-29992 {}} {129 0 0 0-29991 {}} {258 0 0 0-29989 {}} {256 0 0 0-29987 {}} {256 0 0 0-29976 {}} {256 0 0 0-29961 {}} {256 0 0 0-29952 {}} {256 0 0 0-29946 {}}} SUCCS {{774 0 0 0-29946 {}} {774 0 0 0-29952 {}} {774 0 0 0-29961 {}} {774 0 0 0-29976 {}} {774 0 0 0-29987 {}} {772 0 0 0-29992 {}}} CYCLES {}}
set a(0-28541) {CHI {0-29946 0-29947 0-29948 0-29949 0-29950 0-29951 0-29952 0-29953 0-29954 0-29955 0-29956 0-29957 0-29958 0-29959 0-29960 0-29961 0-29962 0-29963 0-29964 0-29965 0-29966 0-29967 0-29968 0-29969 0-29970 0-29971 0-29972 0-29973 0-29974 0-29975 0-29976 0-29977 0-29978 0-29979 0-29980 0-29981 0-29982 0-29983 0-29984 0-29985 0-29986 0-29987 0-29988 0-29989 0-29990 0-29991 0-29992} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-23:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1489 LOC {25 1.0 25 1.0 25 1.0 25 1.0} PREDS {{259 0 0 0-29945 {}} {258 0 0 0-29944 {}} {130 0 0 0-29943 {}} {258 0 0 0-29942 {}} {130 0 0 0-29941 {}} {130 0 0 0-29940 {}} {130 0 0 0-29939 {}} {130 0 0 0-29938 {}} {130 0 0 0-29937 {}} {64 0 0 0-29936 {}} {64 0 0 0-28540 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-29945 {}} {131 0 0 0-29993 {}} {130 0 0 0-29994 {}} {130 0 0 0-29995 {}} {130 0 0 0-29996 {}} {130 0 0 0-29997 {}} {130 0 0 0-29998 {}} {130 0 0 0-29999 {}} {130 0 0 0-30000 {}} {130 0 0 0-30001 {}} {130 0 0 0-30002 {}} {64 0 0 0-28542 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29993) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-4)#1 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1490 LOC {25 1.0 26 0.874375 26 0.874375 26 0.874375} PREDS {{131 0 0 0-28541 {}}} SUCCS {{259 0 0 0-29994 {}} {130 0 0 0-30002 {}}} CYCLES {}}
set a(0-29994) {AREA_SCORE {} NAME COMP_LOOP-24:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1491 LOC {25 1.0 26 0.874375 26 0.874375 26 0.874375} PREDS {{259 0 0 0-29993 {}} {130 0 0 0-28541 {}}} SUCCS {{259 0 0 0-29995 {}} {130 0 0 0-30002 {}}} CYCLES {}}
set a(0-29995) {AREA_SCORE {} NAME COMP_LOOP-24:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1492 LOC {25 1.0 26 0.874375 26 0.874375 26 0.874375} PREDS {{259 0 0 0-29994 {}} {130 0 0 0-28541 {}}} SUCCS {{258 0 0 0-29999 {}} {130 0 0 0-30002 {}}} CYCLES {}}
set a(0-29996) {AREA_SCORE {} NAME COMP_LOOP:k:asn#91 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1493 LOC {25 1.0 26 0.0 26 0.0 26 0.0 26 0.874375} PREDS {{130 0 0 0-28541 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-29997 {}} {130 0 0 0-30002 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-29997) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#92 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1494 LOC {25 1.0 26 0.0 26 0.0 26 0.874375} PREDS {{259 0 0 0-29996 {}} {130 0 0 0-28541 {}}} SUCCS {{259 0 0 0-29998 {}} {130 0 0 0-30002 {}}} CYCLES {}}
set a(0-29998) {AREA_SCORE {} NAME COMP_LOOP:conc#69 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1495 LOC {25 1.0 26 0.874375 26 0.874375 26 0.874375} PREDS {{259 0 0 0-29997 {}} {130 0 0 0-28541 {}}} SUCCS {{259 0 0 0-29999 {}} {130 0 0 0-30002 {}}} CYCLES {}}
set a(0-29999) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 2 NAME COMP_LOOP:acc#6 TYPE ACCU DELAY {1.01 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1496 LOC {26 0.0 26 0.874375 26 0.874375 26 0.9999998750000001 26 0.9999998750000001} PREDS {{259 0 0 0-29998 {}} {258 0 0 0-29995 {}} {130 0 0 0-28541 {}}} SUCCS {{259 0 0 0-30000 {}} {130 0 0 0-30002 {}}} CYCLES {}}
set a(0-30000) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#6)(7) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1497 LOC {26 0.125625 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-29999 {}} {130 0 0 0-28541 {}}} SUCCS {{259 0 0 0-30001 {}} {130 0 0 0-30002 {}}} CYCLES {}}
set a(0-30001) {AREA_SCORE {} NAME COMP_LOOP-24:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1498 LOC {26 0.125625 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-30000 {}} {130 0 0 0-28541 {}}} SUCCS {{259 0 0 0-30002 {}}} CYCLES {}}
set a(0-30002) {AREA_SCORE {} NAME COMP_LOOP-24:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1499 LOC {26 0.125625 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-30001 {}} {130 0 0 0-30000 {}} {130 0 0 0-29999 {}} {130 0 0 0-29998 {}} {130 0 0 0-29997 {}} {130 0 0 0-29996 {}} {130 0 0 0-29995 {}} {130 0 0 0-29994 {}} {130 0 0 0-29993 {}} {130 0 0 0-28541 {}}} SUCCS {{128 0 0 0-30009 {}} {64 0 0 0-28542 {}}} CYCLES {}}
set a(0-30003) {AREA_SCORE {} NAME COMP_LOOP:k:asn#92 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1500 LOC {0 1.0 23 0.0 23 0.0 23 0.0 25 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30004 {}} {130 0 0 0-28542 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30004) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#93 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1501 LOC {0 1.0 23 0.0 23 0.0 25 0.09843439999999999} PREDS {{259 0 0 0-30003 {}}} SUCCS {{259 0 0 0-30005 {}} {130 0 0 0-28542 {}}} CYCLES {}}
set a(0-30005) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#23 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1502 LOC {0 1.0 23 0.09843439999999999 23 0.09843439999999999 25 0.09843439999999999} PREDS {{259 0 0 0-30004 {}}} SUCCS {{259 0 0 0-30006 {}} {130 0 0 0-28542 {}}} CYCLES {}}
set a(0-30006) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-24:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1503 LOC {1 0.18687499999999999 23 0.09843439999999999 23 0.09843439999999999 23 0.5624998775 25 0.5624998775} PREDS {{259 0 0 0-30005 {}} {258 0 0 0-28634 {}}} SUCCS {{259 0 3.000 0-30007 {}} {258 0 3.000 0-30008 {}} {130 0 0 0-28542 {}}} CYCLES {}}
set a(0-30007) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1504 LOC {2 1.0 23 0.95 23 1.0 24 0.2999998749999999 26 0.2999998749999999} PREDS {{259 0 3.000 0-30006 {}}} SUCCS {{258 0 0 0-28542 {}}} CYCLES {}}
set a(0-30008) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#23 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1505 LOC {2 1.0 23 0.95 23 1.0 24 0.2999998749999999 26 0.2999998749999999} PREDS {{258 0 3.000 0-30006 {}}} SUCCS {{258 0 0 0-28542 {}}} CYCLES {}}
set a(0-30009) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#24(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1506 LOC {26 0.0 26 1.0 26 1.0 26 1.0 26 1.0} PREDS {{128 0 0 0-30002 {}} {772 0 0 0-28542 {}}} SUCCS {{259 0 0 0-28542 {}}} CYCLES {}}
set a(0-30010) {AREA_SCORE {} NAME VEC_LOOP:j:asn#88 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1507 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-30050 {}}} SUCCS {{259 0 0 0-30011 {}} {130 0 0 0-30049 {}} {256 0 0 0-30050 {}}} CYCLES {}}
set a(0-30011) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#24(10:0))(9-0) TYPE READSLICE PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1508 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-30010 {}}} SUCCS {{258 0 0 0-30015 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30012) {AREA_SCORE {} NAME COMP_LOOP:k:asn#93 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1509 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-30013 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30013) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#94 TYPE READSLICE PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1510 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-30012 {}}} SUCCS {{259 0 0 0-30014 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30014) {AREA_SCORE {} NAME VEC_LOOP:conc#68 TYPE CONCATENATE PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1511 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-30013 {}}} SUCCS {{259 0 0 0-30015 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30015) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1512 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-30014 {}} {258 0 0 0-30011 {}}} SUCCS {{259 0 3.750 0-30016 {}} {258 0 3.750 0-30037 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30016) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#46 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1513 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-30015 {}} {774 0 3.750 0-30044 {}} {774 0 3.750 0-30037 {}}} SUCCS {{258 0 0 0-30032 {}} {256 0 0 0-30037 {}} {258 0 0 0-30039 {}} {256 0 0 0-30044 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30017) {AREA_SCORE {} NAME COMP_LOOP:k:asn#94 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1514 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-30018 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30018) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#95 TYPE READSLICE PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1515 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-30017 {}}} SUCCS {{259 0 0 0-30019 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30019) {AREA_SCORE {} NAME VEC_LOOP:conc#69 TYPE CONCATENATE PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1516 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-30018 {}}} SUCCS {{258 0 0 0-30021 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30020) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1517 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-30021 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30021) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#49 TYPE ACCU DELAY {1.03 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1518 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-30020 {}} {258 0 0 0-30019 {}}} SUCCS {{258 0 0 0-30024 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30022) {AREA_SCORE {} NAME VEC_LOOP:j:asn#89 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1519 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-30050 {}}} SUCCS {{259 0 0 0-30023 {}} {130 0 0 0-30049 {}} {256 0 0 0-30050 {}}} CYCLES {}}
set a(0-30023) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#24(10:0))(9-0)#1 TYPE READSLICE PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1520 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-30022 {}}} SUCCS {{259 0 0 0-30024 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30024) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1521 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-30023 {}} {258 0 0 0-30021 {}}} SUCCS {{259 0 3.750 0-30025 {}} {258 0 3.750 0-30044 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30025) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#47 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1522 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-30024 {}} {774 0 3.750 0-30044 {}} {774 0 3.750 0-30037 {}}} SUCCS {{259 0 0 0-30026 {}} {256 0 0 0-30037 {}} {256 0 0 0-30044 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30026) {AREA_SCORE {} NAME COMP_LOOP-24:mult.x TYPE {C-CORE PORT} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1523 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-30025 {}} {128 0 0 0-30030 {}}} SUCCS {{258 0 0 0-30030 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30027) {AREA_SCORE {} NAME COMP_LOOP-24:mult.y TYPE {C-CORE PORT} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1524 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30030 {}}} SUCCS {{258 0 0 0-30030 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30028) {AREA_SCORE {} NAME COMP_LOOP-24:mult.y_ TYPE {C-CORE PORT} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1525 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30030 {}}} SUCCS {{258 0 0 0-30030 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30029) {AREA_SCORE {} NAME COMP_LOOP-24:mult.p TYPE {C-CORE PORT} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1526 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30030 {}}} SUCCS {{259 0 0 0-30030 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30030) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-24:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1527 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-30029 {}} {258 0 0 0-30028 {}} {258 0 0 0-30027 {}} {258 0 0 0-30026 {}}} SUCCS {{128 0 0 0-30026 {}} {128 0 0 0-30027 {}} {128 0 0 0-30028 {}} {128 0 0 0-30029 {}} {259 0 0 0-30031 {}}} CYCLES {}}
set a(0-30031) {AREA_SCORE {} NAME COMP_LOOP-24:mult.return TYPE {C-CORE PORT} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1528 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-30030 {}}} SUCCS {{259 0 0 0-30032 {}} {258 0 0 0-30038 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30032) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1529 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-30031 {}} {258 0 0 0-30016 {}}} SUCCS {{259 0 0 0-30033 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30033) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.base TYPE {C-CORE PORT} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1530 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-30032 {}} {128 0 0 0-30035 {}}} SUCCS {{258 0 0 0-30035 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30034) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.m TYPE {C-CORE PORT} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1531 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-30035 {}}} SUCCS {{259 0 0 0-30035 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30035) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-24:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1532 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-30034 {}} {258 0 0 0-30033 {}}} SUCCS {{128 0 0 0-30033 {}} {128 0 0 0-30034 {}} {259 0 0 0-30036 {}}} CYCLES {}}
set a(0-30036) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_add.return TYPE {C-CORE PORT} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1533 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-30035 {}}} SUCCS {{259 0 3.750 0-30037 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30037) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#46 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1534 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-30037 {}} {259 0 3.750 0-30036 {}} {256 0 0 0-30025 {}} {256 0 0 0-30016 {}} {258 0 3.750 0-30015 {}} {774 0 0 0-30044 {}}} SUCCS {{774 0 3.750 0-30016 {}} {774 0 3.750 0-30025 {}} {774 0 0 0-30037 {}} {258 0 0 0-30044 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30038) {AREA_SCORE {} NAME COMP_LOOP-24:factor2:not TYPE NOT PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1535 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-30031 {}}} SUCCS {{259 0 0 0-30039 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30039) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-24:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1536 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-30038 {}} {258 0 0 0-30016 {}}} SUCCS {{259 0 0 0-30040 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30040) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1537 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-30039 {}} {128 0 0 0-30042 {}}} SUCCS {{258 0 0 0-30042 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30041) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1538 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-30042 {}}} SUCCS {{259 0 0 0-30042 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30042) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-24:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1539 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-30041 {}} {258 0 0 0-30040 {}}} SUCCS {{128 0 0 0-30040 {}} {128 0 0 0-30041 {}} {259 0 0 0-30043 {}}} CYCLES {}}
set a(0-30043) {AREA_SCORE {} NAME COMP_LOOP-24:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1540 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-30042 {}}} SUCCS {{259 0 3.750 0-30044 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30044) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#47 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1541 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-30044 {}} {259 0 3.750 0-30043 {}} {258 0 0 0-30037 {}} {256 0 0 0-30025 {}} {258 0 3.750 0-30024 {}} {256 0 0 0-30016 {}}} SUCCS {{774 0 3.750 0-30016 {}} {774 0 3.750 0-30025 {}} {774 0 0 0-30037 {}} {774 0 0 0-30044 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30045) {AREA_SCORE {} NAME VEC_LOOP:j:asn#90 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1542 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-30050 {}}} SUCCS {{259 0 0 0-30046 {}} {130 0 0 0-30049 {}} {256 0 0 0-30050 {}}} CYCLES {}}
set a(0-30046) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#24(10:0))(9-0)#2 TYPE READSLICE PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1543 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-30045 {}}} SUCCS {{259 0 0 0-30047 {}} {130 0 0 0-30049 {}}} CYCLES {}}
set a(0-30047) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-24:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1544 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-30046 {}}} SUCCS {{259 0 0 0-30048 {}} {130 0 0 0-30049 {}} {258 0 0 0-30050 {}}} CYCLES {}}
set a(0-30048) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#24(10:0))(10) TYPE READSLICE PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1545 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30047 {}}} SUCCS {{259 0 0 0-30049 {}}} CYCLES {}}
set a(0-30049) {AREA_SCORE {} NAME COMP_LOOP-24:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28542 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1546 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30048 {}} {130 0 0 0-30047 {}} {130 0 0 0-30046 {}} {130 0 0 0-30045 {}} {130 0 0 0-30044 {}} {130 0 0 0-30043 {}} {130 0 0 0-30041 {}} {130 0 0 0-30040 {}} {130 0 0 0-30039 {}} {130 0 0 0-30038 {}} {130 0 0 0-30037 {}} {130 0 0 0-30036 {}} {130 0 0 0-30034 {}} {130 0 0 0-30033 {}} {130 0 0 0-30032 {}} {130 0 0 0-30031 {}} {130 0 0 0-30029 {}} {130 0 0 0-30028 {}} {130 0 0 0-30027 {}} {130 0 0 0-30026 {}} {130 0 0 0-30025 {}} {130 0 0 0-30024 {}} {130 0 0 0-30023 {}} {130 0 0 0-30022 {}} {130 0 0 0-30021 {}} {130 0 0 0-30020 {}} {130 0 0 0-30019 {}} {130 0 0 0-30018 {}} {130 0 0 0-30017 {}} {130 0 0 0-30016 {}} {130 0 0 0-30015 {}} {130 0 0 0-30014 {}} {130 0 0 0-30013 {}} {130 0 0 0-30012 {}} {130 0 0 0-30011 {}} {130 0 0 0-30010 {}}} SUCCS {{129 0 0 0-30050 {}}} CYCLES {}}
set a(0-30050) {AREA_SCORE {} NAME asn(VEC_LOOP:j#24(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28542 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-30050 {}} {129 0 0 0-30049 {}} {258 0 0 0-30047 {}} {256 0 0 0-30045 {}} {256 0 0 0-30022 {}} {256 0 0 0-30010 {}}} SUCCS {{774 0 0 0-30010 {}} {774 0 0 0-30022 {}} {774 0 0 0-30045 {}} {772 0 0 0-30050 {}}} CYCLES {}}
set a(0-28542) {CHI {0-30010 0-30011 0-30012 0-30013 0-30014 0-30015 0-30016 0-30017 0-30018 0-30019 0-30020 0-30021 0-30022 0-30023 0-30024 0-30025 0-30026 0-30027 0-30028 0-30029 0-30030 0-30031 0-30032 0-30033 0-30034 0-30035 0-30036 0-30037 0-30038 0-30039 0-30040 0-30041 0-30042 0-30043 0-30044 0-30045 0-30046 0-30047 0-30048 0-30049 0-30050} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-24:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1547 LOC {26 1.0 26 1.0 26 1.0 26 1.0} PREDS {{259 0 0 0-30009 {}} {258 0 0 0-30008 {}} {258 0 0 0-30007 {}} {130 0 0 0-30006 {}} {130 0 0 0-30005 {}} {130 0 0 0-30004 {}} {130 0 0 0-30003 {}} {64 0 0 0-30002 {}} {64 0 0 0-28541 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-30009 {}} {131 0 0 0-30051 {}} {130 0 0 0-30052 {}} {130 0 0 0-30053 {}} {130 0 0 0-30054 {}} {130 0 0 0-30055 {}} {130 0 0 0-30056 {}} {130 0 0 0-30057 {}} {130 0 0 0-30058 {}} {130 0 0 0-30059 {}} {130 0 0 0-30060 {}} {64 0 0 0-28543 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30051) {AREA_SCORE {} NAME COMP_LOOP-25:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1548 LOC {26 1.0 27 0.8687499999999999 27 0.8687499999999999 27 0.8687499999999999} PREDS {{131 0 0 0-28542 {}}} SUCCS {{259 0 0 0-30052 {}} {130 0 0 0-30060 {}}} CYCLES {}}
set a(0-30052) {AREA_SCORE {} NAME COMP_LOOP-25:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1549 LOC {26 1.0 27 0.8687499999999999 27 0.8687499999999999 27 0.8687499999999999} PREDS {{259 0 0 0-30051 {}} {130 0 0 0-28542 {}}} SUCCS {{259 0 0 0-30053 {}} {130 0 0 0-30060 {}}} CYCLES {}}
set a(0-30053) {AREA_SCORE {} NAME COMP_LOOP-25:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1550 LOC {26 1.0 27 0.8687499999999999 27 0.8687499999999999 27 0.8687499999999999} PREDS {{259 0 0 0-30052 {}} {130 0 0 0-28542 {}}} SUCCS {{258 0 0 0-30057 {}} {130 0 0 0-30060 {}}} CYCLES {}}
set a(0-30054) {AREA_SCORE {} NAME COMP_LOOP:k:asn#95 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1551 LOC {26 1.0 27 0.0 27 0.0 27 0.0 27 0.8687499999999999} PREDS {{130 0 0 0-28542 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30055 {}} {130 0 0 0-30060 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30055) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#96 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1552 LOC {26 1.0 27 0.0 27 0.0 27 0.8687499999999999} PREDS {{259 0 0 0-30054 {}} {130 0 0 0-28542 {}}} SUCCS {{259 0 0 0-30056 {}} {130 0 0 0-30060 {}}} CYCLES {}}
set a(0-30056) {AREA_SCORE {} NAME COMP_LOOP:conc#72 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1553 LOC {26 1.0 27 0.8687499999999999 27 0.8687499999999999 27 0.8687499999999999} PREDS {{259 0 0 0-30055 {}} {130 0 0 0-28542 {}}} SUCCS {{259 0 0 0-30057 {}} {130 0 0 0-30060 {}}} CYCLES {}}
set a(0-30057) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-25:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1554 LOC {27 0.0 27 0.8687499999999999 27 0.8687499999999999 27 0.9999998749999999 27 0.9999998749999999} PREDS {{259 0 0 0-30056 {}} {258 0 0 0-30053 {}} {130 0 0 0-28542 {}}} SUCCS {{259 0 0 0-30058 {}} {130 0 0 0-30060 {}}} CYCLES {}}
set a(0-30058) {AREA_SCORE {} NAME COMP_LOOP-25:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1555 LOC {27 0.13125 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-30057 {}} {130 0 0 0-28542 {}}} SUCCS {{259 0 0 0-30059 {}} {130 0 0 0-30060 {}}} CYCLES {}}
set a(0-30059) {AREA_SCORE {} NAME COMP_LOOP-25:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1556 LOC {27 0.13125 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-30058 {}} {130 0 0 0-28542 {}}} SUCCS {{259 0 0 0-30060 {}}} CYCLES {}}
set a(0-30060) {AREA_SCORE {} NAME COMP_LOOP-25:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1557 LOC {27 0.13125 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-30059 {}} {130 0 0 0-30058 {}} {130 0 0 0-30057 {}} {130 0 0 0-30056 {}} {130 0 0 0-30055 {}} {130 0 0 0-30054 {}} {130 0 0 0-30053 {}} {130 0 0 0-30052 {}} {130 0 0 0-30051 {}} {130 0 0 0-28542 {}}} SUCCS {{128 0 0 0-30069 {}} {64 0 0 0-28543 {}}} CYCLES {}}
set a(0-30061) {AREA_SCORE {} NAME COMP_LOOP:k:asn#96 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1558 LOC {0 1.0 24 0.0 24 0.0 24 0.0 26 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30062 {}} {130 0 0 0-28543 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30062) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#97 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1559 LOC {0 1.0 24 0.0 24 0.0 26 0.09843439999999999} PREDS {{259 0 0 0-30061 {}}} SUCCS {{259 0 0 0-30063 {}} {130 0 0 0-28543 {}}} CYCLES {}}
set a(0-30063) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#24 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1560 LOC {0 1.0 24 0.09843439999999999 24 0.09843439999999999 26 0.09843439999999999} PREDS {{259 0 0 0-30062 {}}} SUCCS {{259 0 0 0-30064 {}} {130 0 0 0-28543 {}}} CYCLES {}}
set a(0-30064) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-25:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1561 LOC {1 0.18687499999999999 24 0.09843439999999999 24 0.09843439999999999 24 0.5624998775 26 0.5624998775} PREDS {{259 0 0 0-30063 {}} {258 0 0 0-29067 {}}} SUCCS {{259 0 0 0-30065 {}} {258 0 0 0-30067 {}} {130 0 0 0-28543 {}}} CYCLES {}}
set a(0-30065) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#74 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1562 LOC {1 0.6509406 24 0.5625 24 0.5625 26 0.5625} PREDS {{259 0 0 0-30064 {}}} SUCCS {{259 0 3.000 0-30066 {}} {130 0 0 0-28543 {}}} CYCLES {}}
set a(0-30066) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1563 LOC {2 1.0 24 0.95 24 1.0 25 0.2999998749999999 27 0.2999998749999999} PREDS {{259 0 3.000 0-30065 {}}} SUCCS {{258 0 0 0-28543 {}}} CYCLES {}}
set a(0-30067) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#12 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1564 LOC {1 0.6509406 24 0.5625 24 0.5625 26 0.5625} PREDS {{258 0 0 0-30064 {}}} SUCCS {{259 0 3.000 0-30068 {}} {130 0 0 0-28543 {}}} CYCLES {}}
set a(0-30068) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#24 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1565 LOC {2 1.0 24 0.95 24 1.0 25 0.2999998749999999 27 0.2999998749999999} PREDS {{259 0 3.000 0-30067 {}}} SUCCS {{258 0 0 0-28543 {}}} CYCLES {}}
set a(0-30069) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#25(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1566 LOC {27 0.0 27 1.0 27 1.0 27 1.0 27 1.0} PREDS {{128 0 0 0-30060 {}} {772 0 0 0-28543 {}}} SUCCS {{259 0 0 0-28543 {}}} CYCLES {}}
set a(0-30070) {AREA_SCORE {} NAME VEC_LOOP:j:asn#91 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1567 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.345} PREDS {{774 0 0 0-30116 {}}} SUCCS {{259 0 0 0-30071 {}} {130 0 0 0-30115 {}} {256 0 0 0-30116 {}}} CYCLES {}}
set a(0-30071) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(10:0))(9-3) TYPE READSLICE PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1568 LOC {0 1.0 1 0.0 1 0.0 5 0.345} PREDS {{259 0 0 0-30070 {}}} SUCCS {{258 0 0 0-30075 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30072) {AREA_SCORE {} NAME COMP_LOOP:k:asn#97 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1569 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.345} PREDS {} SUCCS {{259 0 0 0-30073 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30073) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#98 TYPE READSLICE PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1570 LOC {0 1.0 1 0.0 1 0.0 5 0.345} PREDS {{259 0 0 0-30072 {}}} SUCCS {{259 0 0 0-30074 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30074) {AREA_SCORE {} NAME VEC_LOOP:conc#71 TYPE CONCATENATE PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1571 LOC {0 1.0 1 0.345 1 0.345 5 0.345} PREDS {{259 0 0 0-30073 {}}} SUCCS {{259 0 0 0-30075 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30075) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,7,0,7) QUANTITY 1 NAME VEC_LOOP:acc#22 TYPE ACCU DELAY {0.99 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1572 LOC {1 0.0 1 0.345 1 0.345 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-30074 {}} {258 0 0 0-30071 {}}} SUCCS {{258 0 0 0-30078 {}} {258 0 0 0-30102 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30076) {AREA_SCORE {} NAME VEC_LOOP:j:asn#92 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1573 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-30116 {}}} SUCCS {{259 0 0 0-30077 {}} {130 0 0 0-30115 {}} {256 0 0 0-30116 {}}} CYCLES {}}
set a(0-30077) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(10:0))(2-0)#1 TYPE READSLICE PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1574 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-30076 {}}} SUCCS {{259 0 0 0-30078 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30078) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1575 LOC {1 0.12375 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-30077 {}} {258 0 0 0-30075 {}}} SUCCS {{259 0 3.750 0-30079 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30079) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#48 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1576 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-30078 {}} {774 0 3.750 0-30110 {}} {774 0 3.750 0-30103 {}}} SUCCS {{258 0 0 0-30095 {}} {256 0 0 0-30103 {}} {258 0 0 0-30105 {}} {256 0 0 0-30110 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30080) {AREA_SCORE {} NAME COMP_LOOP:k:asn#98 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1577 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-30081 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30081) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#99 TYPE READSLICE PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1578 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-30080 {}}} SUCCS {{259 0 0 0-30082 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30082) {AREA_SCORE {} NAME VEC_LOOP:conc#72 TYPE CONCATENATE PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1579 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-30081 {}}} SUCCS {{258 0 0 0-30084 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30083) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1580 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-30084 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30084) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#50 TYPE ACCU DELAY {1.03 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1581 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-30083 {}} {258 0 0 0-30082 {}}} SUCCS {{258 0 0 0-30087 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30085) {AREA_SCORE {} NAME VEC_LOOP:j:asn#93 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1582 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-30116 {}}} SUCCS {{259 0 0 0-30086 {}} {130 0 0 0-30115 {}} {256 0 0 0-30116 {}}} CYCLES {}}
set a(0-30086) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(10:0))(9-0) TYPE READSLICE PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1583 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-30085 {}}} SUCCS {{259 0 0 0-30087 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30087) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-25:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1584 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-30086 {}} {258 0 0 0-30084 {}}} SUCCS {{259 0 3.750 0-30088 {}} {258 0 3.750 0-30110 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30088) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#49 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1585 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-30087 {}} {774 0 3.750 0-30110 {}} {774 0 3.750 0-30103 {}}} SUCCS {{259 0 0 0-30089 {}} {256 0 0 0-30103 {}} {256 0 0 0-30110 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30089) {AREA_SCORE {} NAME COMP_LOOP-25:mult.x TYPE {C-CORE PORT} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1586 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-30088 {}} {128 0 0 0-30093 {}}} SUCCS {{258 0 0 0-30093 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30090) {AREA_SCORE {} NAME COMP_LOOP-25:mult.y TYPE {C-CORE PORT} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1587 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30093 {}}} SUCCS {{258 0 0 0-30093 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30091) {AREA_SCORE {} NAME COMP_LOOP-25:mult.y_ TYPE {C-CORE PORT} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1588 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30093 {}}} SUCCS {{258 0 0 0-30093 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30092) {AREA_SCORE {} NAME COMP_LOOP-25:mult.p TYPE {C-CORE PORT} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1589 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30093 {}}} SUCCS {{259 0 0 0-30093 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30093) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-25:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1590 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-30092 {}} {258 0 0 0-30091 {}} {258 0 0 0-30090 {}} {258 0 0 0-30089 {}}} SUCCS {{128 0 0 0-30089 {}} {128 0 0 0-30090 {}} {128 0 0 0-30091 {}} {128 0 0 0-30092 {}} {259 0 0 0-30094 {}}} CYCLES {}}
set a(0-30094) {AREA_SCORE {} NAME COMP_LOOP-25:mult.return TYPE {C-CORE PORT} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1591 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-30093 {}}} SUCCS {{259 0 0 0-30095 {}} {258 0 0 0-30104 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30095) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-25:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1592 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-30094 {}} {258 0 0 0-30079 {}}} SUCCS {{259 0 0 0-30096 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30096) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.base TYPE {C-CORE PORT} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1593 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-30095 {}} {128 0 0 0-30098 {}}} SUCCS {{258 0 0 0-30098 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30097) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.m TYPE {C-CORE PORT} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1594 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-30098 {}}} SUCCS {{259 0 0 0-30098 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30098) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-25:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1595 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-30097 {}} {258 0 0 0-30096 {}}} SUCCS {{128 0 0 0-30096 {}} {128 0 0 0-30097 {}} {259 0 0 0-30099 {}}} CYCLES {}}
set a(0-30099) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_add.return TYPE {C-CORE PORT} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1596 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-30098 {}}} SUCCS {{258 0 3.750 0-30103 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30100) {AREA_SCORE {} NAME VEC_LOOP:j:asn#94 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1597 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-30116 {}}} SUCCS {{259 0 0 0-30101 {}} {130 0 0 0-30115 {}} {256 0 0 0-30116 {}}} CYCLES {}}
set a(0-30101) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(10:0))(2-0) TYPE READSLICE PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1598 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-30100 {}}} SUCCS {{259 0 0 0-30102 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30102) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1599 LOC {1 0.12375 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-30101 {}} {258 0 0 0-30075 {}}} SUCCS {{259 0 3.750 0-30103 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30103) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#48 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1600 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-30103 {}} {259 0 3.750 0-30102 {}} {258 0 3.750 0-30099 {}} {256 0 0 0-30088 {}} {256 0 0 0-30079 {}} {774 0 0 0-30110 {}}} SUCCS {{774 0 3.750 0-30079 {}} {774 0 3.750 0-30088 {}} {774 0 0 0-30103 {}} {258 0 0 0-30110 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30104) {AREA_SCORE {} NAME COMP_LOOP-25:factor2:not TYPE NOT PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1601 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-30094 {}}} SUCCS {{259 0 0 0-30105 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30105) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-25:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1602 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-30104 {}} {258 0 0 0-30079 {}}} SUCCS {{259 0 0 0-30106 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30106) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1603 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-30105 {}} {128 0 0 0-30108 {}}} SUCCS {{258 0 0 0-30108 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30107) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1604 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-30108 {}}} SUCCS {{259 0 0 0-30108 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30108) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-25:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1605 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-30107 {}} {258 0 0 0-30106 {}}} SUCCS {{128 0 0 0-30106 {}} {128 0 0 0-30107 {}} {259 0 0 0-30109 {}}} CYCLES {}}
set a(0-30109) {AREA_SCORE {} NAME COMP_LOOP-25:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1606 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-30108 {}}} SUCCS {{259 0 3.750 0-30110 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30110) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#49 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1607 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-30110 {}} {259 0 3.750 0-30109 {}} {258 0 0 0-30103 {}} {256 0 0 0-30088 {}} {258 0 3.750 0-30087 {}} {256 0 0 0-30079 {}}} SUCCS {{774 0 3.750 0-30079 {}} {774 0 3.750 0-30088 {}} {774 0 0 0-30103 {}} {774 0 0 0-30110 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30111) {AREA_SCORE {} NAME VEC_LOOP:j:asn#95 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1608 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-30116 {}}} SUCCS {{259 0 0 0-30112 {}} {130 0 0 0-30115 {}} {256 0 0 0-30116 {}}} CYCLES {}}
set a(0-30112) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(10:0))(9-0)#1 TYPE READSLICE PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1609 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-30111 {}}} SUCCS {{259 0 0 0-30113 {}} {130 0 0 0-30115 {}}} CYCLES {}}
set a(0-30113) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-25:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1610 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-30112 {}}} SUCCS {{259 0 0 0-30114 {}} {130 0 0 0-30115 {}} {258 0 0 0-30116 {}}} CYCLES {}}
set a(0-30114) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#25(10:0))(10) TYPE READSLICE PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1611 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30113 {}}} SUCCS {{259 0 0 0-30115 {}}} CYCLES {}}
set a(0-30115) {AREA_SCORE {} NAME COMP_LOOP-25:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28543 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1612 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30114 {}} {130 0 0 0-30113 {}} {130 0 0 0-30112 {}} {130 0 0 0-30111 {}} {130 0 0 0-30110 {}} {130 0 0 0-30109 {}} {130 0 0 0-30107 {}} {130 0 0 0-30106 {}} {130 0 0 0-30105 {}} {130 0 0 0-30104 {}} {130 0 0 0-30103 {}} {130 0 0 0-30102 {}} {130 0 0 0-30101 {}} {130 0 0 0-30100 {}} {130 0 0 0-30099 {}} {130 0 0 0-30097 {}} {130 0 0 0-30096 {}} {130 0 0 0-30095 {}} {130 0 0 0-30094 {}} {130 0 0 0-30092 {}} {130 0 0 0-30091 {}} {130 0 0 0-30090 {}} {130 0 0 0-30089 {}} {130 0 0 0-30088 {}} {130 0 0 0-30087 {}} {130 0 0 0-30086 {}} {130 0 0 0-30085 {}} {130 0 0 0-30084 {}} {130 0 0 0-30083 {}} {130 0 0 0-30082 {}} {130 0 0 0-30081 {}} {130 0 0 0-30080 {}} {130 0 0 0-30079 {}} {130 0 0 0-30078 {}} {130 0 0 0-30077 {}} {130 0 0 0-30076 {}} {130 0 0 0-30075 {}} {130 0 0 0-30074 {}} {130 0 0 0-30073 {}} {130 0 0 0-30072 {}} {130 0 0 0-30071 {}} {130 0 0 0-30070 {}}} SUCCS {{129 0 0 0-30116 {}}} CYCLES {}}
set a(0-30116) {AREA_SCORE {} NAME asn(VEC_LOOP:j#25(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28543 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-30116 {}} {129 0 0 0-30115 {}} {258 0 0 0-30113 {}} {256 0 0 0-30111 {}} {256 0 0 0-30100 {}} {256 0 0 0-30085 {}} {256 0 0 0-30076 {}} {256 0 0 0-30070 {}}} SUCCS {{774 0 0 0-30070 {}} {774 0 0 0-30076 {}} {774 0 0 0-30085 {}} {774 0 0 0-30100 {}} {774 0 0 0-30111 {}} {772 0 0 0-30116 {}}} CYCLES {}}
set a(0-28543) {CHI {0-30070 0-30071 0-30072 0-30073 0-30074 0-30075 0-30076 0-30077 0-30078 0-30079 0-30080 0-30081 0-30082 0-30083 0-30084 0-30085 0-30086 0-30087 0-30088 0-30089 0-30090 0-30091 0-30092 0-30093 0-30094 0-30095 0-30096 0-30097 0-30098 0-30099 0-30100 0-30101 0-30102 0-30103 0-30104 0-30105 0-30106 0-30107 0-30108 0-30109 0-30110 0-30111 0-30112 0-30113 0-30114 0-30115 0-30116} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-25:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1613 LOC {27 1.0 27 1.0 27 1.0 27 1.0} PREDS {{259 0 0 0-30069 {}} {258 0 0 0-30068 {}} {130 0 0 0-30067 {}} {258 0 0 0-30066 {}} {130 0 0 0-30065 {}} {130 0 0 0-30064 {}} {130 0 0 0-30063 {}} {130 0 0 0-30062 {}} {130 0 0 0-30061 {}} {64 0 0 0-30060 {}} {64 0 0 0-28542 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-30069 {}} {131 0 0 0-30117 {}} {130 0 0 0-30118 {}} {130 0 0 0-30119 {}} {130 0 0 0-30120 {}} {130 0 0 0-30121 {}} {130 0 0 0-30122 {}} {130 0 0 0-30123 {}} {130 0 0 0-30124 {}} {130 0 0 0-30125 {}} {130 0 0 0-30126 {}} {64 0 0 0-28544 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30117) {AREA_SCORE {} NAME COMP_LOOP-26:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1614 LOC {27 1.0 28 0.8687499999999999 28 0.8687499999999999 28 0.8687499999999999} PREDS {{131 0 0 0-28543 {}}} SUCCS {{259 0 0 0-30118 {}} {130 0 0 0-30126 {}}} CYCLES {}}
set a(0-30118) {AREA_SCORE {} NAME COMP_LOOP-26:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1615 LOC {27 1.0 28 0.8687499999999999 28 0.8687499999999999 28 0.8687499999999999} PREDS {{259 0 0 0-30117 {}} {130 0 0 0-28543 {}}} SUCCS {{259 0 0 0-30119 {}} {130 0 0 0-30126 {}}} CYCLES {}}
set a(0-30119) {AREA_SCORE {} NAME COMP_LOOP-26:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1616 LOC {27 1.0 28 0.8687499999999999 28 0.8687499999999999 28 0.8687499999999999} PREDS {{259 0 0 0-30118 {}} {130 0 0 0-28543 {}}} SUCCS {{258 0 0 0-30123 {}} {130 0 0 0-30126 {}}} CYCLES {}}
set a(0-30120) {AREA_SCORE {} NAME COMP_LOOP:k:asn#99 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1617 LOC {27 1.0 28 0.0 28 0.0 28 0.0 28 0.8687499999999999} PREDS {{130 0 0 0-28543 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30121 {}} {130 0 0 0-30126 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30121) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#100 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1618 LOC {27 1.0 28 0.0 28 0.0 28 0.8687499999999999} PREDS {{259 0 0 0-30120 {}} {130 0 0 0-28543 {}}} SUCCS {{259 0 0 0-30122 {}} {130 0 0 0-30126 {}}} CYCLES {}}
set a(0-30122) {AREA_SCORE {} NAME COMP_LOOP:conc#75 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1619 LOC {27 1.0 28 0.8687499999999999 28 0.8687499999999999 28 0.8687499999999999} PREDS {{259 0 0 0-30121 {}} {130 0 0 0-28543 {}}} SUCCS {{259 0 0 0-30123 {}} {130 0 0 0-30126 {}}} CYCLES {}}
set a(0-30123) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-26:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1620 LOC {28 0.0 28 0.8687499999999999 28 0.8687499999999999 28 0.9999998749999999 28 0.9999998749999999} PREDS {{259 0 0 0-30122 {}} {258 0 0 0-30119 {}} {130 0 0 0-28543 {}}} SUCCS {{259 0 0 0-30124 {}} {130 0 0 0-30126 {}}} CYCLES {}}
set a(0-30124) {AREA_SCORE {} NAME COMP_LOOP-26:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1621 LOC {28 0.13125 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-30123 {}} {130 0 0 0-28543 {}}} SUCCS {{259 0 0 0-30125 {}} {130 0 0 0-30126 {}}} CYCLES {}}
set a(0-30125) {AREA_SCORE {} NAME COMP_LOOP-26:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1622 LOC {28 0.13125 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-30124 {}} {130 0 0 0-28543 {}}} SUCCS {{259 0 0 0-30126 {}}} CYCLES {}}
set a(0-30126) {AREA_SCORE {} NAME COMP_LOOP-26:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1623 LOC {28 0.13125 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-30125 {}} {130 0 0 0-30124 {}} {130 0 0 0-30123 {}} {130 0 0 0-30122 {}} {130 0 0 0-30121 {}} {130 0 0 0-30120 {}} {130 0 0 0-30119 {}} {130 0 0 0-30118 {}} {130 0 0 0-30117 {}} {130 0 0 0-28543 {}}} SUCCS {{128 0 0 0-30133 {}} {64 0 0 0-28544 {}}} CYCLES {}}
set a(0-30127) {AREA_SCORE {} NAME COMP_LOOP:k:asn#100 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1624 LOC {0 1.0 25 0.0 25 0.0 25 0.0 27 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30128 {}} {130 0 0 0-28544 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30128) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#101 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1625 LOC {0 1.0 25 0.0 25 0.0 27 0.09843439999999999} PREDS {{259 0 0 0-30127 {}}} SUCCS {{259 0 0 0-30129 {}} {130 0 0 0-28544 {}}} CYCLES {}}
set a(0-30129) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#25 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1626 LOC {0 1.0 25 0.09843439999999999 25 0.09843439999999999 27 0.09843439999999999} PREDS {{259 0 0 0-30128 {}}} SUCCS {{259 0 0 0-30130 {}} {130 0 0 0-28544 {}}} CYCLES {}}
set a(0-30130) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-26:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1627 LOC {1 0.18687499999999999 25 0.09843439999999999 25 0.09843439999999999 25 0.5624998775 27 0.5624998775} PREDS {{259 0 0 0-30129 {}} {258 0 0 0-28634 {}}} SUCCS {{259 0 3.000 0-30131 {}} {258 0 3.000 0-30132 {}} {130 0 0 0-28544 {}}} CYCLES {}}
set a(0-30131) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1628 LOC {2 1.0 25 0.95 25 1.0 26 0.2999998749999999 28 0.2999998749999999} PREDS {{259 0 3.000 0-30130 {}}} SUCCS {{258 0 0 0-28544 {}}} CYCLES {}}
set a(0-30132) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#25 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1629 LOC {2 1.0 25 0.95 25 1.0 26 0.2999998749999999 28 0.2999998749999999} PREDS {{258 0 3.000 0-30130 {}}} SUCCS {{258 0 0 0-28544 {}}} CYCLES {}}
set a(0-30133) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#26(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1630 LOC {28 0.0 28 1.0 28 1.0 28 1.0 28 1.0} PREDS {{128 0 0 0-30126 {}} {772 0 0 0-28544 {}}} SUCCS {{259 0 0 0-28544 {}}} CYCLES {}}
set a(0-30134) {AREA_SCORE {} NAME VEC_LOOP:j:asn#96 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1631 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-30174 {}}} SUCCS {{259 0 0 0-30135 {}} {130 0 0 0-30173 {}} {256 0 0 0-30174 {}}} CYCLES {}}
set a(0-30135) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#26(10:0))(9-0) TYPE READSLICE PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1632 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-30134 {}}} SUCCS {{258 0 0 0-30139 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30136) {AREA_SCORE {} NAME COMP_LOOP:k:asn#101 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1633 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-30137 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30137) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#102 TYPE READSLICE PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1634 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-30136 {}}} SUCCS {{259 0 0 0-30138 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30138) {AREA_SCORE {} NAME VEC_LOOP:conc#74 TYPE CONCATENATE PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1635 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-30137 {}}} SUCCS {{259 0 0 0-30139 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30139) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1636 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-30138 {}} {258 0 0 0-30135 {}}} SUCCS {{259 0 3.750 0-30140 {}} {258 0 3.750 0-30161 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30140) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#50 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1637 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-30139 {}} {774 0 3.750 0-30168 {}} {774 0 3.750 0-30161 {}}} SUCCS {{258 0 0 0-30156 {}} {256 0 0 0-30161 {}} {258 0 0 0-30163 {}} {256 0 0 0-30168 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30141) {AREA_SCORE {} NAME COMP_LOOP:k:asn#102 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1638 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-30142 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30142) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#103 TYPE READSLICE PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1639 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-30141 {}}} SUCCS {{259 0 0 0-30143 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30143) {AREA_SCORE {} NAME VEC_LOOP:conc#75 TYPE CONCATENATE PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1640 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-30142 {}}} SUCCS {{258 0 0 0-30145 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30144) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1641 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-30145 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30145) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#51 TYPE ACCU DELAY {1.03 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1642 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-30144 {}} {258 0 0 0-30143 {}}} SUCCS {{258 0 0 0-30148 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30146) {AREA_SCORE {} NAME VEC_LOOP:j:asn#97 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1643 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-30174 {}}} SUCCS {{259 0 0 0-30147 {}} {130 0 0 0-30173 {}} {256 0 0 0-30174 {}}} CYCLES {}}
set a(0-30147) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#26(10:0))(9-0)#1 TYPE READSLICE PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1644 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-30146 {}}} SUCCS {{259 0 0 0-30148 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30148) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1645 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-30147 {}} {258 0 0 0-30145 {}}} SUCCS {{259 0 3.750 0-30149 {}} {258 0 3.750 0-30168 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30149) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#51 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1646 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-30148 {}} {774 0 3.750 0-30168 {}} {774 0 3.750 0-30161 {}}} SUCCS {{259 0 0 0-30150 {}} {256 0 0 0-30161 {}} {256 0 0 0-30168 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30150) {AREA_SCORE {} NAME COMP_LOOP-26:mult.x TYPE {C-CORE PORT} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1647 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-30149 {}} {128 0 0 0-30154 {}}} SUCCS {{258 0 0 0-30154 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30151) {AREA_SCORE {} NAME COMP_LOOP-26:mult.y TYPE {C-CORE PORT} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1648 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30154 {}}} SUCCS {{258 0 0 0-30154 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30152) {AREA_SCORE {} NAME COMP_LOOP-26:mult.y_ TYPE {C-CORE PORT} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1649 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30154 {}}} SUCCS {{258 0 0 0-30154 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30153) {AREA_SCORE {} NAME COMP_LOOP-26:mult.p TYPE {C-CORE PORT} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1650 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30154 {}}} SUCCS {{259 0 0 0-30154 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30154) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-26:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1651 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-30153 {}} {258 0 0 0-30152 {}} {258 0 0 0-30151 {}} {258 0 0 0-30150 {}}} SUCCS {{128 0 0 0-30150 {}} {128 0 0 0-30151 {}} {128 0 0 0-30152 {}} {128 0 0 0-30153 {}} {259 0 0 0-30155 {}}} CYCLES {}}
set a(0-30155) {AREA_SCORE {} NAME COMP_LOOP-26:mult.return TYPE {C-CORE PORT} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1652 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-30154 {}}} SUCCS {{259 0 0 0-30156 {}} {258 0 0 0-30162 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30156) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1653 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-30155 {}} {258 0 0 0-30140 {}}} SUCCS {{259 0 0 0-30157 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30157) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.base TYPE {C-CORE PORT} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1654 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-30156 {}} {128 0 0 0-30159 {}}} SUCCS {{258 0 0 0-30159 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30158) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.m TYPE {C-CORE PORT} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1655 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-30159 {}}} SUCCS {{259 0 0 0-30159 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30159) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-26:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1656 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-30158 {}} {258 0 0 0-30157 {}}} SUCCS {{128 0 0 0-30157 {}} {128 0 0 0-30158 {}} {259 0 0 0-30160 {}}} CYCLES {}}
set a(0-30160) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_add.return TYPE {C-CORE PORT} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1657 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-30159 {}}} SUCCS {{259 0 3.750 0-30161 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30161) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#50 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1658 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-30161 {}} {259 0 3.750 0-30160 {}} {256 0 0 0-30149 {}} {256 0 0 0-30140 {}} {258 0 3.750 0-30139 {}} {774 0 0 0-30168 {}}} SUCCS {{774 0 3.750 0-30140 {}} {774 0 3.750 0-30149 {}} {774 0 0 0-30161 {}} {258 0 0 0-30168 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30162) {AREA_SCORE {} NAME COMP_LOOP-26:factor2:not TYPE NOT PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1659 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-30155 {}}} SUCCS {{259 0 0 0-30163 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30163) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-26:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1660 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-30162 {}} {258 0 0 0-30140 {}}} SUCCS {{259 0 0 0-30164 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30164) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1661 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-30163 {}} {128 0 0 0-30166 {}}} SUCCS {{258 0 0 0-30166 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30165) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1662 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-30166 {}}} SUCCS {{259 0 0 0-30166 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30166) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-26:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1663 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-30165 {}} {258 0 0 0-30164 {}}} SUCCS {{128 0 0 0-30164 {}} {128 0 0 0-30165 {}} {259 0 0 0-30167 {}}} CYCLES {}}
set a(0-30167) {AREA_SCORE {} NAME COMP_LOOP-26:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1664 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-30166 {}}} SUCCS {{259 0 3.750 0-30168 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30168) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#51 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1665 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-30168 {}} {259 0 3.750 0-30167 {}} {258 0 0 0-30161 {}} {256 0 0 0-30149 {}} {258 0 3.750 0-30148 {}} {256 0 0 0-30140 {}}} SUCCS {{774 0 3.750 0-30140 {}} {774 0 3.750 0-30149 {}} {774 0 0 0-30161 {}} {774 0 0 0-30168 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30169) {AREA_SCORE {} NAME VEC_LOOP:j:asn#98 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1666 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-30174 {}}} SUCCS {{259 0 0 0-30170 {}} {130 0 0 0-30173 {}} {256 0 0 0-30174 {}}} CYCLES {}}
set a(0-30170) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#26(10:0))(9-0)#2 TYPE READSLICE PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1667 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-30169 {}}} SUCCS {{259 0 0 0-30171 {}} {130 0 0 0-30173 {}}} CYCLES {}}
set a(0-30171) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-26:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1668 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-30170 {}}} SUCCS {{259 0 0 0-30172 {}} {130 0 0 0-30173 {}} {258 0 0 0-30174 {}}} CYCLES {}}
set a(0-30172) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#26(10:0))(10) TYPE READSLICE PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1669 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30171 {}}} SUCCS {{259 0 0 0-30173 {}}} CYCLES {}}
set a(0-30173) {AREA_SCORE {} NAME COMP_LOOP-26:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28544 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1670 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30172 {}} {130 0 0 0-30171 {}} {130 0 0 0-30170 {}} {130 0 0 0-30169 {}} {130 0 0 0-30168 {}} {130 0 0 0-30167 {}} {130 0 0 0-30165 {}} {130 0 0 0-30164 {}} {130 0 0 0-30163 {}} {130 0 0 0-30162 {}} {130 0 0 0-30161 {}} {130 0 0 0-30160 {}} {130 0 0 0-30158 {}} {130 0 0 0-30157 {}} {130 0 0 0-30156 {}} {130 0 0 0-30155 {}} {130 0 0 0-30153 {}} {130 0 0 0-30152 {}} {130 0 0 0-30151 {}} {130 0 0 0-30150 {}} {130 0 0 0-30149 {}} {130 0 0 0-30148 {}} {130 0 0 0-30147 {}} {130 0 0 0-30146 {}} {130 0 0 0-30145 {}} {130 0 0 0-30144 {}} {130 0 0 0-30143 {}} {130 0 0 0-30142 {}} {130 0 0 0-30141 {}} {130 0 0 0-30140 {}} {130 0 0 0-30139 {}} {130 0 0 0-30138 {}} {130 0 0 0-30137 {}} {130 0 0 0-30136 {}} {130 0 0 0-30135 {}} {130 0 0 0-30134 {}}} SUCCS {{129 0 0 0-30174 {}}} CYCLES {}}
set a(0-30174) {AREA_SCORE {} NAME asn(VEC_LOOP:j#26(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28544 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-30174 {}} {129 0 0 0-30173 {}} {258 0 0 0-30171 {}} {256 0 0 0-30169 {}} {256 0 0 0-30146 {}} {256 0 0 0-30134 {}}} SUCCS {{774 0 0 0-30134 {}} {774 0 0 0-30146 {}} {774 0 0 0-30169 {}} {772 0 0 0-30174 {}}} CYCLES {}}
set a(0-28544) {CHI {0-30134 0-30135 0-30136 0-30137 0-30138 0-30139 0-30140 0-30141 0-30142 0-30143 0-30144 0-30145 0-30146 0-30147 0-30148 0-30149 0-30150 0-30151 0-30152 0-30153 0-30154 0-30155 0-30156 0-30157 0-30158 0-30159 0-30160 0-30161 0-30162 0-30163 0-30164 0-30165 0-30166 0-30167 0-30168 0-30169 0-30170 0-30171 0-30172 0-30173 0-30174} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-26:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1671 LOC {28 1.0 28 1.0 28 1.0 28 1.0} PREDS {{259 0 0 0-30133 {}} {258 0 0 0-30132 {}} {258 0 0 0-30131 {}} {130 0 0 0-30130 {}} {130 0 0 0-30129 {}} {130 0 0 0-30128 {}} {130 0 0 0-30127 {}} {64 0 0 0-30126 {}} {64 0 0 0-28543 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-30133 {}} {131 0 0 0-30175 {}} {130 0 0 0-30176 {}} {130 0 0 0-30177 {}} {130 0 0 0-30178 {}} {130 0 0 0-30179 {}} {130 0 0 0-30180 {}} {130 0 0 0-30181 {}} {130 0 0 0-30182 {}} {130 0 0 0-30183 {}} {130 0 0 0-30184 {}} {64 0 0 0-28545 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30175) {AREA_SCORE {} NAME COMP_LOOP-27:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1672 LOC {28 1.0 29 0.8687499999999999 29 0.8687499999999999 29 0.8687499999999999} PREDS {{131 0 0 0-28544 {}}} SUCCS {{259 0 0 0-30176 {}} {130 0 0 0-30184 {}}} CYCLES {}}
set a(0-30176) {AREA_SCORE {} NAME COMP_LOOP-27:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1673 LOC {28 1.0 29 0.8687499999999999 29 0.8687499999999999 29 0.8687499999999999} PREDS {{259 0 0 0-30175 {}} {130 0 0 0-28544 {}}} SUCCS {{259 0 0 0-30177 {}} {130 0 0 0-30184 {}}} CYCLES {}}
set a(0-30177) {AREA_SCORE {} NAME COMP_LOOP-27:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1674 LOC {28 1.0 29 0.8687499999999999 29 0.8687499999999999 29 0.8687499999999999} PREDS {{259 0 0 0-30176 {}} {130 0 0 0-28544 {}}} SUCCS {{258 0 0 0-30181 {}} {130 0 0 0-30184 {}}} CYCLES {}}
set a(0-30178) {AREA_SCORE {} NAME COMP_LOOP:k:asn#103 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1675 LOC {28 1.0 29 0.0 29 0.0 29 0.0 29 0.8687499999999999} PREDS {{130 0 0 0-28544 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30179 {}} {130 0 0 0-30184 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30179) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#104 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1676 LOC {28 1.0 29 0.0 29 0.0 29 0.8687499999999999} PREDS {{259 0 0 0-30178 {}} {130 0 0 0-28544 {}}} SUCCS {{259 0 0 0-30180 {}} {130 0 0 0-30184 {}}} CYCLES {}}
set a(0-30180) {AREA_SCORE {} NAME COMP_LOOP:conc#78 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1677 LOC {28 1.0 29 0.8687499999999999 29 0.8687499999999999 29 0.8687499999999999} PREDS {{259 0 0 0-30179 {}} {130 0 0 0-28544 {}}} SUCCS {{259 0 0 0-30181 {}} {130 0 0 0-30184 {}}} CYCLES {}}
set a(0-30181) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-27:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1678 LOC {29 0.0 29 0.8687499999999999 29 0.8687499999999999 29 0.9999998749999999 29 0.9999998749999999} PREDS {{259 0 0 0-30180 {}} {258 0 0 0-30177 {}} {130 0 0 0-28544 {}}} SUCCS {{259 0 0 0-30182 {}} {130 0 0 0-30184 {}}} CYCLES {}}
set a(0-30182) {AREA_SCORE {} NAME COMP_LOOP-27:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1679 LOC {29 0.13125 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-30181 {}} {130 0 0 0-28544 {}}} SUCCS {{259 0 0 0-30183 {}} {130 0 0 0-30184 {}}} CYCLES {}}
set a(0-30183) {AREA_SCORE {} NAME COMP_LOOP-27:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1680 LOC {29 0.13125 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-30182 {}} {130 0 0 0-28544 {}}} SUCCS {{259 0 0 0-30184 {}}} CYCLES {}}
set a(0-30184) {AREA_SCORE {} NAME COMP_LOOP-27:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1681 LOC {29 0.13125 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-30183 {}} {130 0 0 0-30182 {}} {130 0 0 0-30181 {}} {130 0 0 0-30180 {}} {130 0 0 0-30179 {}} {130 0 0 0-30178 {}} {130 0 0 0-30177 {}} {130 0 0 0-30176 {}} {130 0 0 0-30175 {}} {130 0 0 0-28544 {}}} SUCCS {{128 0 0 0-30193 {}} {64 0 0 0-28545 {}}} CYCLES {}}
set a(0-30185) {AREA_SCORE {} NAME COMP_LOOP:k:asn#104 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1682 LOC {0 1.0 26 0.0 26 0.0 26 0.0 28 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30186 {}} {130 0 0 0-28545 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30186) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#105 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1683 LOC {0 1.0 26 0.0 26 0.0 28 0.09843439999999999} PREDS {{259 0 0 0-30185 {}}} SUCCS {{259 0 0 0-30187 {}} {130 0 0 0-28545 {}}} CYCLES {}}
set a(0-30187) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#26 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1684 LOC {0 1.0 26 0.09843439999999999 26 0.09843439999999999 28 0.09843439999999999} PREDS {{259 0 0 0-30186 {}}} SUCCS {{259 0 0 0-30188 {}} {130 0 0 0-28545 {}}} CYCLES {}}
set a(0-30188) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-27:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1685 LOC {1 0.18687499999999999 26 0.09843439999999999 26 0.09843439999999999 26 0.5624998775 28 0.5624998775} PREDS {{259 0 0 0-30187 {}} {258 0 0 0-28693 {}}} SUCCS {{259 0 0 0-30189 {}} {258 0 0 0-30191 {}} {130 0 0 0-28545 {}}} CYCLES {}}
set a(0-30189) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#75 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1686 LOC {1 0.6509406 26 0.5625 26 0.5625 28 0.5625} PREDS {{259 0 0 0-30188 {}}} SUCCS {{259 0 3.000 0-30190 {}} {130 0 0 0-28545 {}}} CYCLES {}}
set a(0-30190) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1687 LOC {2 1.0 26 0.95 26 1.0 27 0.2999998749999999 29 0.2999998749999999} PREDS {{259 0 3.000 0-30189 {}}} SUCCS {{258 0 0 0-28545 {}}} CYCLES {}}
set a(0-30191) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#13 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1688 LOC {1 0.6509406 26 0.5625 26 0.5625 28 0.5625} PREDS {{258 0 0 0-30188 {}}} SUCCS {{259 0 3.000 0-30192 {}} {130 0 0 0-28545 {}}} CYCLES {}}
set a(0-30192) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#26 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1689 LOC {2 1.0 26 0.95 26 1.0 27 0.2999998749999999 29 0.2999998749999999} PREDS {{259 0 3.000 0-30191 {}}} SUCCS {{258 0 0 0-28545 {}}} CYCLES {}}
set a(0-30193) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#27(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1690 LOC {29 0.0 29 1.0 29 1.0 29 1.0 29 1.0} PREDS {{128 0 0 0-30184 {}} {772 0 0 0-28545 {}}} SUCCS {{259 0 0 0-28545 {}}} CYCLES {}}
set a(0-30194) {AREA_SCORE {} NAME VEC_LOOP:j:asn#99 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1691 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {{774 0 0 0-30240 {}}} SUCCS {{259 0 0 0-30195 {}} {130 0 0 0-30239 {}} {256 0 0 0-30240 {}}} CYCLES {}}
set a(0-30195) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(10:0))(9-1) TYPE READSLICE PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1692 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-30194 {}}} SUCCS {{258 0 0 0-30199 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30196) {AREA_SCORE {} NAME COMP_LOOP:k:asn#105 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1693 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {} SUCCS {{259 0 0 0-30197 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30197) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#106 TYPE READSLICE PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1694 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-30196 {}}} SUCCS {{259 0 0 0-30198 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30198) {AREA_SCORE {} NAME VEC_LOOP:conc#77 TYPE CONCATENATE PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1695 LOC {0 1.0 1 0.34125 1 0.34125 5 0.34125} PREDS {{259 0 0 0-30197 {}}} SUCCS {{259 0 0 0-30199 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30199) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME VEC_LOOP:acc#23 TYPE ACCU DELAY {1.02 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1696 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-30198 {}} {258 0 0 0-30195 {}}} SUCCS {{258 0 0 0-30202 {}} {258 0 0 0-30226 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30200) {AREA_SCORE {} NAME VEC_LOOP:j:asn#100 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1697 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-30240 {}}} SUCCS {{259 0 0 0-30201 {}} {130 0 0 0-30239 {}} {256 0 0 0-30240 {}}} CYCLES {}}
set a(0-30201) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(10:0))(0)#1 TYPE READSLICE PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1698 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-30200 {}}} SUCCS {{259 0 0 0-30202 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30202) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1699 LOC {1 0.1275 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-30201 {}} {258 0 0 0-30199 {}}} SUCCS {{259 0 3.750 0-30203 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30203) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#52 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1700 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-30202 {}} {774 0 3.750 0-30234 {}} {774 0 3.750 0-30227 {}}} SUCCS {{258 0 0 0-30219 {}} {256 0 0 0-30227 {}} {258 0 0 0-30229 {}} {256 0 0 0-30234 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30204) {AREA_SCORE {} NAME COMP_LOOP:k:asn#106 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1701 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-30205 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30205) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#107 TYPE READSLICE PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1702 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-30204 {}}} SUCCS {{259 0 0 0-30206 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30206) {AREA_SCORE {} NAME VEC_LOOP:conc#78 TYPE CONCATENATE PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1703 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-30205 {}}} SUCCS {{258 0 0 0-30208 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30207) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1704 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-30208 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30208) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#52 TYPE ACCU DELAY {1.03 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1705 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-30207 {}} {258 0 0 0-30206 {}}} SUCCS {{258 0 0 0-30211 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30209) {AREA_SCORE {} NAME VEC_LOOP:j:asn#101 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1706 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-30240 {}}} SUCCS {{259 0 0 0-30210 {}} {130 0 0 0-30239 {}} {256 0 0 0-30240 {}}} CYCLES {}}
set a(0-30210) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(10:0))(9-0) TYPE READSLICE PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1707 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-30209 {}}} SUCCS {{259 0 0 0-30211 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30211) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-27:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1708 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-30210 {}} {258 0 0 0-30208 {}}} SUCCS {{259 0 3.750 0-30212 {}} {258 0 3.750 0-30234 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30212) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#53 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1709 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-30211 {}} {774 0 3.750 0-30234 {}} {774 0 3.750 0-30227 {}}} SUCCS {{259 0 0 0-30213 {}} {256 0 0 0-30227 {}} {256 0 0 0-30234 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30213) {AREA_SCORE {} NAME COMP_LOOP-27:mult.x TYPE {C-CORE PORT} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1710 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-30212 {}} {128 0 0 0-30217 {}}} SUCCS {{258 0 0 0-30217 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30214) {AREA_SCORE {} NAME COMP_LOOP-27:mult.y TYPE {C-CORE PORT} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1711 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30217 {}}} SUCCS {{258 0 0 0-30217 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30215) {AREA_SCORE {} NAME COMP_LOOP-27:mult.y_ TYPE {C-CORE PORT} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1712 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30217 {}}} SUCCS {{258 0 0 0-30217 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30216) {AREA_SCORE {} NAME COMP_LOOP-27:mult.p TYPE {C-CORE PORT} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1713 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30217 {}}} SUCCS {{259 0 0 0-30217 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30217) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-27:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1714 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-30216 {}} {258 0 0 0-30215 {}} {258 0 0 0-30214 {}} {258 0 0 0-30213 {}}} SUCCS {{128 0 0 0-30213 {}} {128 0 0 0-30214 {}} {128 0 0 0-30215 {}} {128 0 0 0-30216 {}} {259 0 0 0-30218 {}}} CYCLES {}}
set a(0-30218) {AREA_SCORE {} NAME COMP_LOOP-27:mult.return TYPE {C-CORE PORT} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1715 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-30217 {}}} SUCCS {{259 0 0 0-30219 {}} {258 0 0 0-30228 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30219) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-27:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1716 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-30218 {}} {258 0 0 0-30203 {}}} SUCCS {{259 0 0 0-30220 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30220) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.base TYPE {C-CORE PORT} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1717 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-30219 {}} {128 0 0 0-30222 {}}} SUCCS {{258 0 0 0-30222 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30221) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.m TYPE {C-CORE PORT} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1718 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-30222 {}}} SUCCS {{259 0 0 0-30222 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30222) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-27:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1719 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-30221 {}} {258 0 0 0-30220 {}}} SUCCS {{128 0 0 0-30220 {}} {128 0 0 0-30221 {}} {259 0 0 0-30223 {}}} CYCLES {}}
set a(0-30223) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_add.return TYPE {C-CORE PORT} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1720 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-30222 {}}} SUCCS {{258 0 3.750 0-30227 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30224) {AREA_SCORE {} NAME VEC_LOOP:j:asn#102 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1721 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-30240 {}}} SUCCS {{259 0 0 0-30225 {}} {130 0 0 0-30239 {}} {256 0 0 0-30240 {}}} CYCLES {}}
set a(0-30225) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(10:0))(0) TYPE READSLICE PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1722 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-30224 {}}} SUCCS {{259 0 0 0-30226 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30226) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1723 LOC {1 0.1275 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-30225 {}} {258 0 0 0-30199 {}}} SUCCS {{259 0 3.750 0-30227 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30227) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#52 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1724 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-30227 {}} {259 0 3.750 0-30226 {}} {258 0 3.750 0-30223 {}} {256 0 0 0-30212 {}} {256 0 0 0-30203 {}} {774 0 0 0-30234 {}}} SUCCS {{774 0 3.750 0-30203 {}} {774 0 3.750 0-30212 {}} {774 0 0 0-30227 {}} {258 0 0 0-30234 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30228) {AREA_SCORE {} NAME COMP_LOOP-27:factor2:not TYPE NOT PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1725 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-30218 {}}} SUCCS {{259 0 0 0-30229 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30229) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-27:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1726 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-30228 {}} {258 0 0 0-30203 {}}} SUCCS {{259 0 0 0-30230 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30230) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1727 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-30229 {}} {128 0 0 0-30232 {}}} SUCCS {{258 0 0 0-30232 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30231) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1728 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-30232 {}}} SUCCS {{259 0 0 0-30232 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30232) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-27:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1729 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-30231 {}} {258 0 0 0-30230 {}}} SUCCS {{128 0 0 0-30230 {}} {128 0 0 0-30231 {}} {259 0 0 0-30233 {}}} CYCLES {}}
set a(0-30233) {AREA_SCORE {} NAME COMP_LOOP-27:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1730 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-30232 {}}} SUCCS {{259 0 3.750 0-30234 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30234) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#53 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1731 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-30234 {}} {259 0 3.750 0-30233 {}} {258 0 0 0-30227 {}} {256 0 0 0-30212 {}} {258 0 3.750 0-30211 {}} {256 0 0 0-30203 {}}} SUCCS {{774 0 3.750 0-30203 {}} {774 0 3.750 0-30212 {}} {774 0 0 0-30227 {}} {774 0 0 0-30234 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30235) {AREA_SCORE {} NAME VEC_LOOP:j:asn#103 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1732 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-30240 {}}} SUCCS {{259 0 0 0-30236 {}} {130 0 0 0-30239 {}} {256 0 0 0-30240 {}}} CYCLES {}}
set a(0-30236) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(10:0))(9-0)#1 TYPE READSLICE PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1733 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-30235 {}}} SUCCS {{259 0 0 0-30237 {}} {130 0 0 0-30239 {}}} CYCLES {}}
set a(0-30237) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-27:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1734 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-30236 {}}} SUCCS {{259 0 0 0-30238 {}} {130 0 0 0-30239 {}} {258 0 0 0-30240 {}}} CYCLES {}}
set a(0-30238) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#27(10:0))(10) TYPE READSLICE PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1735 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30237 {}}} SUCCS {{259 0 0 0-30239 {}}} CYCLES {}}
set a(0-30239) {AREA_SCORE {} NAME COMP_LOOP-27:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28545 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1736 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30238 {}} {130 0 0 0-30237 {}} {130 0 0 0-30236 {}} {130 0 0 0-30235 {}} {130 0 0 0-30234 {}} {130 0 0 0-30233 {}} {130 0 0 0-30231 {}} {130 0 0 0-30230 {}} {130 0 0 0-30229 {}} {130 0 0 0-30228 {}} {130 0 0 0-30227 {}} {130 0 0 0-30226 {}} {130 0 0 0-30225 {}} {130 0 0 0-30224 {}} {130 0 0 0-30223 {}} {130 0 0 0-30221 {}} {130 0 0 0-30220 {}} {130 0 0 0-30219 {}} {130 0 0 0-30218 {}} {130 0 0 0-30216 {}} {130 0 0 0-30215 {}} {130 0 0 0-30214 {}} {130 0 0 0-30213 {}} {130 0 0 0-30212 {}} {130 0 0 0-30211 {}} {130 0 0 0-30210 {}} {130 0 0 0-30209 {}} {130 0 0 0-30208 {}} {130 0 0 0-30207 {}} {130 0 0 0-30206 {}} {130 0 0 0-30205 {}} {130 0 0 0-30204 {}} {130 0 0 0-30203 {}} {130 0 0 0-30202 {}} {130 0 0 0-30201 {}} {130 0 0 0-30200 {}} {130 0 0 0-30199 {}} {130 0 0 0-30198 {}} {130 0 0 0-30197 {}} {130 0 0 0-30196 {}} {130 0 0 0-30195 {}} {130 0 0 0-30194 {}}} SUCCS {{129 0 0 0-30240 {}}} CYCLES {}}
set a(0-30240) {AREA_SCORE {} NAME asn(VEC_LOOP:j#27(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28545 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-30240 {}} {129 0 0 0-30239 {}} {258 0 0 0-30237 {}} {256 0 0 0-30235 {}} {256 0 0 0-30224 {}} {256 0 0 0-30209 {}} {256 0 0 0-30200 {}} {256 0 0 0-30194 {}}} SUCCS {{774 0 0 0-30194 {}} {774 0 0 0-30200 {}} {774 0 0 0-30209 {}} {774 0 0 0-30224 {}} {774 0 0 0-30235 {}} {772 0 0 0-30240 {}}} CYCLES {}}
set a(0-28545) {CHI {0-30194 0-30195 0-30196 0-30197 0-30198 0-30199 0-30200 0-30201 0-30202 0-30203 0-30204 0-30205 0-30206 0-30207 0-30208 0-30209 0-30210 0-30211 0-30212 0-30213 0-30214 0-30215 0-30216 0-30217 0-30218 0-30219 0-30220 0-30221 0-30222 0-30223 0-30224 0-30225 0-30226 0-30227 0-30228 0-30229 0-30230 0-30231 0-30232 0-30233 0-30234 0-30235 0-30236 0-30237 0-30238 0-30239 0-30240} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-27:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1737 LOC {29 1.0 29 1.0 29 1.0 29 1.0} PREDS {{259 0 0 0-30193 {}} {258 0 0 0-30192 {}} {130 0 0 0-30191 {}} {258 0 0 0-30190 {}} {130 0 0 0-30189 {}} {130 0 0 0-30188 {}} {130 0 0 0-30187 {}} {130 0 0 0-30186 {}} {130 0 0 0-30185 {}} {64 0 0 0-30184 {}} {64 0 0 0-28544 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-30193 {}} {131 0 0 0-30241 {}} {130 0 0 0-30242 {}} {130 0 0 0-30243 {}} {130 0 0 0-30244 {}} {130 0 0 0-30245 {}} {130 0 0 0-30246 {}} {130 0 0 0-30247 {}} {130 0 0 0-30248 {}} {130 0 0 0-30249 {}} {130 0 0 0-30250 {}} {64 0 0 0-28546 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30241) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3)#3 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1738 LOC {29 1.0 30 0.8724999999999999 30 0.8724999999999999 30 0.8724999999999999} PREDS {{131 0 0 0-28545 {}}} SUCCS {{259 0 0 0-30242 {}} {130 0 0 0-30250 {}}} CYCLES {}}
set a(0-30242) {AREA_SCORE {} NAME COMP_LOOP-28:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1739 LOC {29 1.0 30 0.8724999999999999 30 0.8724999999999999 30 0.8724999999999999} PREDS {{259 0 0 0-30241 {}} {130 0 0 0-28545 {}}} SUCCS {{259 0 0 0-30243 {}} {130 0 0 0-30250 {}}} CYCLES {}}
set a(0-30243) {AREA_SCORE {} NAME COMP_LOOP-28:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1740 LOC {29 1.0 30 0.8724999999999999 30 0.8724999999999999 30 0.8724999999999999} PREDS {{259 0 0 0-30242 {}} {130 0 0 0-28545 {}}} SUCCS {{258 0 0 0-30247 {}} {130 0 0 0-30250 {}}} CYCLES {}}
set a(0-30244) {AREA_SCORE {} NAME COMP_LOOP:k:asn#107 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1741 LOC {29 1.0 30 0.0 30 0.0 30 0.0 30 0.8724999999999999} PREDS {{130 0 0 0-28545 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30245 {}} {130 0 0 0-30250 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30245) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#108 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1742 LOC {29 1.0 30 0.0 30 0.0 30 0.8724999999999999} PREDS {{259 0 0 0-30244 {}} {130 0 0 0-28545 {}}} SUCCS {{259 0 0 0-30246 {}} {130 0 0 0-30250 {}}} CYCLES {}}
set a(0-30246) {AREA_SCORE {} NAME COMP_LOOP:conc#81 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1743 LOC {29 1.0 30 0.8724999999999999 30 0.8724999999999999 30 0.8724999999999999} PREDS {{259 0 0 0-30245 {}} {130 0 0 0-28545 {}}} SUCCS {{259 0 0 0-30247 {}} {130 0 0 0-30250 {}}} CYCLES {}}
set a(0-30247) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME COMP_LOOP:acc#7 TYPE ACCU DELAY {1.02 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1744 LOC {30 0.0 30 0.8724999999999999 30 0.8724999999999999 30 0.999999875 30 0.999999875} PREDS {{259 0 0 0-30246 {}} {258 0 0 0-30243 {}} {130 0 0 0-28545 {}}} SUCCS {{259 0 0 0-30248 {}} {130 0 0 0-30250 {}}} CYCLES {}}
set a(0-30248) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#7)(8) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1745 LOC {30 0.1275 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-30247 {}} {130 0 0 0-28545 {}}} SUCCS {{259 0 0 0-30249 {}} {130 0 0 0-30250 {}}} CYCLES {}}
set a(0-30249) {AREA_SCORE {} NAME COMP_LOOP-28:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1746 LOC {30 0.1275 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-30248 {}} {130 0 0 0-28545 {}}} SUCCS {{259 0 0 0-30250 {}}} CYCLES {}}
set a(0-30250) {AREA_SCORE {} NAME COMP_LOOP-28:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1747 LOC {30 0.1275 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-30249 {}} {130 0 0 0-30248 {}} {130 0 0 0-30247 {}} {130 0 0 0-30246 {}} {130 0 0 0-30245 {}} {130 0 0 0-30244 {}} {130 0 0 0-30243 {}} {130 0 0 0-30242 {}} {130 0 0 0-30241 {}} {130 0 0 0-28545 {}}} SUCCS {{128 0 0 0-30257 {}} {64 0 0 0-28546 {}}} CYCLES {}}
set a(0-30251) {AREA_SCORE {} NAME COMP_LOOP:k:asn#108 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1748 LOC {0 1.0 27 0.0 27 0.0 27 0.0 29 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30252 {}} {130 0 0 0-28546 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30252) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#109 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1749 LOC {0 1.0 27 0.0 27 0.0 29 0.09843439999999999} PREDS {{259 0 0 0-30251 {}}} SUCCS {{259 0 0 0-30253 {}} {130 0 0 0-28546 {}}} CYCLES {}}
set a(0-30253) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#27 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1750 LOC {0 1.0 27 0.09843439999999999 27 0.09843439999999999 29 0.09843439999999999} PREDS {{259 0 0 0-30252 {}}} SUCCS {{259 0 0 0-30254 {}} {130 0 0 0-28546 {}}} CYCLES {}}
set a(0-30254) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-28:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1751 LOC {1 0.18687499999999999 27 0.09843439999999999 27 0.09843439999999999 27 0.5624998775 29 0.5624998775} PREDS {{259 0 0 0-30253 {}} {258 0 0 0-28634 {}}} SUCCS {{259 0 3.000 0-30255 {}} {258 0 3.000 0-30256 {}} {130 0 0 0-28546 {}}} CYCLES {}}
set a(0-30255) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1752 LOC {2 1.0 27 0.95 27 1.0 28 0.2999998749999999 30 0.2999998749999999} PREDS {{259 0 3.000 0-30254 {}}} SUCCS {{258 0 0 0-28546 {}}} CYCLES {}}
set a(0-30256) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#27 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1753 LOC {2 1.0 27 0.95 27 1.0 28 0.2999998749999999 30 0.2999998749999999} PREDS {{258 0 3.000 0-30254 {}}} SUCCS {{258 0 0 0-28546 {}}} CYCLES {}}
set a(0-30257) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#28(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1754 LOC {30 0.0 30 1.0 30 1.0 30 1.0 30 1.0} PREDS {{128 0 0 0-30250 {}} {772 0 0 0-28546 {}}} SUCCS {{259 0 0 0-28546 {}}} CYCLES {}}
set a(0-30258) {AREA_SCORE {} NAME VEC_LOOP:j:asn#104 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1755 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-30298 {}}} SUCCS {{259 0 0 0-30259 {}} {130 0 0 0-30297 {}} {256 0 0 0-30298 {}}} CYCLES {}}
set a(0-30259) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#28(10:0))(9-0) TYPE READSLICE PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1756 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-30258 {}}} SUCCS {{258 0 0 0-30263 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30260) {AREA_SCORE {} NAME COMP_LOOP:k:asn#109 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1757 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-30261 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30261) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#110 TYPE READSLICE PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1758 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-30260 {}}} SUCCS {{259 0 0 0-30262 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30262) {AREA_SCORE {} NAME VEC_LOOP:conc#80 TYPE CONCATENATE PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1759 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-30261 {}}} SUCCS {{259 0 0 0-30263 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30263) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1760 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-30262 {}} {258 0 0 0-30259 {}}} SUCCS {{259 0 3.750 0-30264 {}} {258 0 3.750 0-30285 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30264) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#54 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1761 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-30263 {}} {774 0 3.750 0-30292 {}} {774 0 3.750 0-30285 {}}} SUCCS {{258 0 0 0-30280 {}} {256 0 0 0-30285 {}} {258 0 0 0-30287 {}} {256 0 0 0-30292 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30265) {AREA_SCORE {} NAME COMP_LOOP:k:asn#110 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1762 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-30266 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30266) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#111 TYPE READSLICE PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1763 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-30265 {}}} SUCCS {{259 0 0 0-30267 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30267) {AREA_SCORE {} NAME VEC_LOOP:conc#81 TYPE CONCATENATE PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1764 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-30266 {}}} SUCCS {{258 0 0 0-30269 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30268) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1765 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-30269 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30269) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#53 TYPE ACCU DELAY {1.03 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1766 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-30268 {}} {258 0 0 0-30267 {}}} SUCCS {{258 0 0 0-30272 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30270) {AREA_SCORE {} NAME VEC_LOOP:j:asn#105 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1767 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-30298 {}}} SUCCS {{259 0 0 0-30271 {}} {130 0 0 0-30297 {}} {256 0 0 0-30298 {}}} CYCLES {}}
set a(0-30271) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#28(10:0))(9-0)#1 TYPE READSLICE PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1768 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-30270 {}}} SUCCS {{259 0 0 0-30272 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30272) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1769 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-30271 {}} {258 0 0 0-30269 {}}} SUCCS {{259 0 3.750 0-30273 {}} {258 0 3.750 0-30292 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30273) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#55 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1770 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-30272 {}} {774 0 3.750 0-30292 {}} {774 0 3.750 0-30285 {}}} SUCCS {{259 0 0 0-30274 {}} {256 0 0 0-30285 {}} {256 0 0 0-30292 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30274) {AREA_SCORE {} NAME COMP_LOOP-28:mult.x TYPE {C-CORE PORT} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1771 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-30273 {}} {128 0 0 0-30278 {}}} SUCCS {{258 0 0 0-30278 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30275) {AREA_SCORE {} NAME COMP_LOOP-28:mult.y TYPE {C-CORE PORT} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1772 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30278 {}}} SUCCS {{258 0 0 0-30278 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30276) {AREA_SCORE {} NAME COMP_LOOP-28:mult.y_ TYPE {C-CORE PORT} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1773 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30278 {}}} SUCCS {{258 0 0 0-30278 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30277) {AREA_SCORE {} NAME COMP_LOOP-28:mult.p TYPE {C-CORE PORT} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1774 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30278 {}}} SUCCS {{259 0 0 0-30278 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30278) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-28:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1775 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-30277 {}} {258 0 0 0-30276 {}} {258 0 0 0-30275 {}} {258 0 0 0-30274 {}}} SUCCS {{128 0 0 0-30274 {}} {128 0 0 0-30275 {}} {128 0 0 0-30276 {}} {128 0 0 0-30277 {}} {259 0 0 0-30279 {}}} CYCLES {}}
set a(0-30279) {AREA_SCORE {} NAME COMP_LOOP-28:mult.return TYPE {C-CORE PORT} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1776 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-30278 {}}} SUCCS {{259 0 0 0-30280 {}} {258 0 0 0-30286 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30280) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1777 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-30279 {}} {258 0 0 0-30264 {}}} SUCCS {{259 0 0 0-30281 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30281) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.base TYPE {C-CORE PORT} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1778 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-30280 {}} {128 0 0 0-30283 {}}} SUCCS {{258 0 0 0-30283 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30282) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.m TYPE {C-CORE PORT} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1779 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-30283 {}}} SUCCS {{259 0 0 0-30283 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30283) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-28:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1780 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-30282 {}} {258 0 0 0-30281 {}}} SUCCS {{128 0 0 0-30281 {}} {128 0 0 0-30282 {}} {259 0 0 0-30284 {}}} CYCLES {}}
set a(0-30284) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_add.return TYPE {C-CORE PORT} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1781 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-30283 {}}} SUCCS {{259 0 3.750 0-30285 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30285) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#54 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1782 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-30285 {}} {259 0 3.750 0-30284 {}} {256 0 0 0-30273 {}} {256 0 0 0-30264 {}} {258 0 3.750 0-30263 {}} {774 0 0 0-30292 {}}} SUCCS {{774 0 3.750 0-30264 {}} {774 0 3.750 0-30273 {}} {774 0 0 0-30285 {}} {258 0 0 0-30292 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30286) {AREA_SCORE {} NAME COMP_LOOP-28:factor2:not TYPE NOT PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1783 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-30279 {}}} SUCCS {{259 0 0 0-30287 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30287) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-28:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1784 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-30286 {}} {258 0 0 0-30264 {}}} SUCCS {{259 0 0 0-30288 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30288) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1785 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-30287 {}} {128 0 0 0-30290 {}}} SUCCS {{258 0 0 0-30290 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30289) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1786 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-30290 {}}} SUCCS {{259 0 0 0-30290 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30290) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-28:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1787 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-30289 {}} {258 0 0 0-30288 {}}} SUCCS {{128 0 0 0-30288 {}} {128 0 0 0-30289 {}} {259 0 0 0-30291 {}}} CYCLES {}}
set a(0-30291) {AREA_SCORE {} NAME COMP_LOOP-28:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1788 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-30290 {}}} SUCCS {{259 0 3.750 0-30292 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30292) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#55 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1789 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-30292 {}} {259 0 3.750 0-30291 {}} {258 0 0 0-30285 {}} {256 0 0 0-30273 {}} {258 0 3.750 0-30272 {}} {256 0 0 0-30264 {}}} SUCCS {{774 0 3.750 0-30264 {}} {774 0 3.750 0-30273 {}} {774 0 0 0-30285 {}} {774 0 0 0-30292 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30293) {AREA_SCORE {} NAME VEC_LOOP:j:asn#106 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1790 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-30298 {}}} SUCCS {{259 0 0 0-30294 {}} {130 0 0 0-30297 {}} {256 0 0 0-30298 {}}} CYCLES {}}
set a(0-30294) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#28(10:0))(9-0)#2 TYPE READSLICE PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1791 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-30293 {}}} SUCCS {{259 0 0 0-30295 {}} {130 0 0 0-30297 {}}} CYCLES {}}
set a(0-30295) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-28:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1792 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-30294 {}}} SUCCS {{259 0 0 0-30296 {}} {130 0 0 0-30297 {}} {258 0 0 0-30298 {}}} CYCLES {}}
set a(0-30296) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#28(10:0))(10) TYPE READSLICE PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1793 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30295 {}}} SUCCS {{259 0 0 0-30297 {}}} CYCLES {}}
set a(0-30297) {AREA_SCORE {} NAME COMP_LOOP-28:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28546 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1794 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30296 {}} {130 0 0 0-30295 {}} {130 0 0 0-30294 {}} {130 0 0 0-30293 {}} {130 0 0 0-30292 {}} {130 0 0 0-30291 {}} {130 0 0 0-30289 {}} {130 0 0 0-30288 {}} {130 0 0 0-30287 {}} {130 0 0 0-30286 {}} {130 0 0 0-30285 {}} {130 0 0 0-30284 {}} {130 0 0 0-30282 {}} {130 0 0 0-30281 {}} {130 0 0 0-30280 {}} {130 0 0 0-30279 {}} {130 0 0 0-30277 {}} {130 0 0 0-30276 {}} {130 0 0 0-30275 {}} {130 0 0 0-30274 {}} {130 0 0 0-30273 {}} {130 0 0 0-30272 {}} {130 0 0 0-30271 {}} {130 0 0 0-30270 {}} {130 0 0 0-30269 {}} {130 0 0 0-30268 {}} {130 0 0 0-30267 {}} {130 0 0 0-30266 {}} {130 0 0 0-30265 {}} {130 0 0 0-30264 {}} {130 0 0 0-30263 {}} {130 0 0 0-30262 {}} {130 0 0 0-30261 {}} {130 0 0 0-30260 {}} {130 0 0 0-30259 {}} {130 0 0 0-30258 {}}} SUCCS {{129 0 0 0-30298 {}}} CYCLES {}}
set a(0-30298) {AREA_SCORE {} NAME asn(VEC_LOOP:j#28(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28546 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-30298 {}} {129 0 0 0-30297 {}} {258 0 0 0-30295 {}} {256 0 0 0-30293 {}} {256 0 0 0-30270 {}} {256 0 0 0-30258 {}}} SUCCS {{774 0 0 0-30258 {}} {774 0 0 0-30270 {}} {774 0 0 0-30293 {}} {772 0 0 0-30298 {}}} CYCLES {}}
set a(0-28546) {CHI {0-30258 0-30259 0-30260 0-30261 0-30262 0-30263 0-30264 0-30265 0-30266 0-30267 0-30268 0-30269 0-30270 0-30271 0-30272 0-30273 0-30274 0-30275 0-30276 0-30277 0-30278 0-30279 0-30280 0-30281 0-30282 0-30283 0-30284 0-30285 0-30286 0-30287 0-30288 0-30289 0-30290 0-30291 0-30292 0-30293 0-30294 0-30295 0-30296 0-30297 0-30298} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-28:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1795 LOC {30 1.0 30 1.0 30 1.0 30 1.0} PREDS {{259 0 0 0-30257 {}} {258 0 0 0-30256 {}} {258 0 0 0-30255 {}} {130 0 0 0-30254 {}} {130 0 0 0-30253 {}} {130 0 0 0-30252 {}} {130 0 0 0-30251 {}} {64 0 0 0-30250 {}} {64 0 0 0-28545 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-30257 {}} {131 0 0 0-30299 {}} {130 0 0 0-30300 {}} {130 0 0 0-30301 {}} {130 0 0 0-30302 {}} {130 0 0 0-30303 {}} {130 0 0 0-30304 {}} {130 0 0 0-30305 {}} {130 0 0 0-30306 {}} {130 0 0 0-30307 {}} {130 0 0 0-30308 {}} {64 0 0 0-28547 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30299) {AREA_SCORE {} NAME COMP_LOOP-29:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1796 LOC {30 1.0 31 0.8687499999999999 31 0.8687499999999999 31 0.8687499999999999} PREDS {{131 0 0 0-28546 {}}} SUCCS {{259 0 0 0-30300 {}} {130 0 0 0-30308 {}}} CYCLES {}}
set a(0-30300) {AREA_SCORE {} NAME COMP_LOOP-29:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1797 LOC {30 1.0 31 0.8687499999999999 31 0.8687499999999999 31 0.8687499999999999} PREDS {{259 0 0 0-30299 {}} {130 0 0 0-28546 {}}} SUCCS {{259 0 0 0-30301 {}} {130 0 0 0-30308 {}}} CYCLES {}}
set a(0-30301) {AREA_SCORE {} NAME COMP_LOOP-29:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1798 LOC {30 1.0 31 0.8687499999999999 31 0.8687499999999999 31 0.8687499999999999} PREDS {{259 0 0 0-30300 {}} {130 0 0 0-28546 {}}} SUCCS {{258 0 0 0-30305 {}} {130 0 0 0-30308 {}}} CYCLES {}}
set a(0-30302) {AREA_SCORE {} NAME COMP_LOOP:k:asn#111 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1799 LOC {30 1.0 31 0.0 31 0.0 31 0.0 31 0.8687499999999999} PREDS {{130 0 0 0-28546 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30303 {}} {130 0 0 0-30308 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30303) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#112 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1800 LOC {30 1.0 31 0.0 31 0.0 31 0.8687499999999999} PREDS {{259 0 0 0-30302 {}} {130 0 0 0-28546 {}}} SUCCS {{259 0 0 0-30304 {}} {130 0 0 0-30308 {}}} CYCLES {}}
set a(0-30304) {AREA_SCORE {} NAME COMP_LOOP:conc#84 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1801 LOC {30 1.0 31 0.8687499999999999 31 0.8687499999999999 31 0.8687499999999999} PREDS {{259 0 0 0-30303 {}} {130 0 0 0-28546 {}}} SUCCS {{259 0 0 0-30305 {}} {130 0 0 0-30308 {}}} CYCLES {}}
set a(0-30305) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-29:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1802 LOC {31 0.0 31 0.8687499999999999 31 0.8687499999999999 31 0.9999998749999999 31 0.9999998749999999} PREDS {{259 0 0 0-30304 {}} {258 0 0 0-30301 {}} {130 0 0 0-28546 {}}} SUCCS {{259 0 0 0-30306 {}} {130 0 0 0-30308 {}}} CYCLES {}}
set a(0-30306) {AREA_SCORE {} NAME COMP_LOOP-29:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1803 LOC {31 0.13125 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-30305 {}} {130 0 0 0-28546 {}}} SUCCS {{259 0 0 0-30307 {}} {130 0 0 0-30308 {}}} CYCLES {}}
set a(0-30307) {AREA_SCORE {} NAME COMP_LOOP-29:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1804 LOC {31 0.13125 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-30306 {}} {130 0 0 0-28546 {}}} SUCCS {{259 0 0 0-30308 {}}} CYCLES {}}
set a(0-30308) {AREA_SCORE {} NAME COMP_LOOP-29:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1805 LOC {31 0.13125 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-30307 {}} {130 0 0 0-30306 {}} {130 0 0 0-30305 {}} {130 0 0 0-30304 {}} {130 0 0 0-30303 {}} {130 0 0 0-30302 {}} {130 0 0 0-30301 {}} {130 0 0 0-30300 {}} {130 0 0 0-30299 {}} {130 0 0 0-28546 {}}} SUCCS {{128 0 0 0-30317 {}} {64 0 0 0-28547 {}}} CYCLES {}}
set a(0-30309) {AREA_SCORE {} NAME COMP_LOOP:k:asn#112 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1806 LOC {0 1.0 28 0.0 28 0.0 28 0.0 30 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30310 {}} {130 0 0 0-28547 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30310) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#113 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1807 LOC {0 1.0 28 0.0 28 0.0 30 0.09843439999999999} PREDS {{259 0 0 0-30309 {}}} SUCCS {{259 0 0 0-30311 {}} {130 0 0 0-28547 {}}} CYCLES {}}
set a(0-30311) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#28 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1808 LOC {0 1.0 28 0.09843439999999999 28 0.09843439999999999 30 0.09843439999999999} PREDS {{259 0 0 0-30310 {}}} SUCCS {{259 0 0 0-30312 {}} {130 0 0 0-28547 {}}} CYCLES {}}
set a(0-30312) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-29:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1809 LOC {1 0.18687499999999999 28 0.09843439999999999 28 0.09843439999999999 28 0.5624998775 30 0.5624998775} PREDS {{259 0 0 0-30311 {}} {258 0 0 0-28818 {}}} SUCCS {{259 0 0 0-30313 {}} {258 0 0 0-30315 {}} {130 0 0 0-28547 {}}} CYCLES {}}
set a(0-30313) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#76 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1810 LOC {1 0.6509406 28 0.5625 28 0.5625 30 0.5625} PREDS {{259 0 0 0-30312 {}}} SUCCS {{259 0 3.000 0-30314 {}} {130 0 0 0-28547 {}}} CYCLES {}}
set a(0-30314) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1811 LOC {2 1.0 28 0.95 28 1.0 29 0.2999998749999999 31 0.2999998749999999} PREDS {{259 0 3.000 0-30313 {}}} SUCCS {{258 0 0 0-28547 {}}} CYCLES {}}
set a(0-30315) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#14 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1812 LOC {1 0.6509406 28 0.5625 28 0.5625 30 0.5625} PREDS {{258 0 0 0-30312 {}}} SUCCS {{259 0 3.000 0-30316 {}} {130 0 0 0-28547 {}}} CYCLES {}}
set a(0-30316) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#28 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1813 LOC {2 1.0 28 0.95 28 1.0 29 0.2999998749999999 31 0.2999998749999999} PREDS {{259 0 3.000 0-30315 {}}} SUCCS {{258 0 0 0-28547 {}}} CYCLES {}}
set a(0-30317) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#29(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1814 LOC {31 0.0 31 1.0 31 1.0 31 1.0 31 1.0} PREDS {{128 0 0 0-30308 {}} {772 0 0 0-28547 {}}} SUCCS {{259 0 0 0-28547 {}}} CYCLES {}}
set a(0-30318) {AREA_SCORE {} NAME VEC_LOOP:j:asn#107 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1815 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {{774 0 0 0-30364 {}}} SUCCS {{259 0 0 0-30319 {}} {130 0 0 0-30363 {}} {256 0 0 0-30364 {}}} CYCLES {}}
set a(0-30319) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(10:0))(9-2) TYPE READSLICE PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1816 LOC {0 1.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {{259 0 0 0-30318 {}}} SUCCS {{258 0 0 0-30323 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30320) {AREA_SCORE {} NAME COMP_LOOP:k:asn#113 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1817 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {} SUCCS {{259 0 0 0-30321 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30321) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#114 TYPE READSLICE PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1818 LOC {0 1.0 1 0.0 1 0.0 5 0.34312499999999996} PREDS {{259 0 0 0-30320 {}}} SUCCS {{259 0 0 0-30322 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30322) {AREA_SCORE {} NAME VEC_LOOP:conc#83 TYPE CONCATENATE PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1819 LOC {0 1.0 1 0.34312499999999996 1 0.34312499999999996 5 0.34312499999999996} PREDS {{259 0 0 0-30321 {}}} SUCCS {{259 0 0 0-30323 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30323) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 2 NAME VEC_LOOP:acc#24 TYPE ACCU DELAY {1.01 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1820 LOC {1 0.0 1 0.34312499999999996 1 0.34312499999999996 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-30322 {}} {258 0 0 0-30319 {}}} SUCCS {{258 0 0 0-30326 {}} {258 0 0 0-30350 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30324) {AREA_SCORE {} NAME VEC_LOOP:j:asn#108 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1821 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-30364 {}}} SUCCS {{259 0 0 0-30325 {}} {130 0 0 0-30363 {}} {256 0 0 0-30364 {}}} CYCLES {}}
set a(0-30325) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(10:0))(1-0)#1 TYPE READSLICE PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1822 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-30324 {}}} SUCCS {{259 0 0 0-30326 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30326) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1823 LOC {1 0.125625 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-30325 {}} {258 0 0 0-30323 {}}} SUCCS {{259 0 3.750 0-30327 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30327) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#56 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1824 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-30326 {}} {774 0 3.750 0-30358 {}} {774 0 3.750 0-30351 {}}} SUCCS {{258 0 0 0-30343 {}} {256 0 0 0-30351 {}} {258 0 0 0-30353 {}} {256 0 0 0-30358 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30328) {AREA_SCORE {} NAME COMP_LOOP:k:asn#114 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1825 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-30329 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30329) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#115 TYPE READSLICE PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1826 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-30328 {}}} SUCCS {{259 0 0 0-30330 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30330) {AREA_SCORE {} NAME VEC_LOOP:conc#84 TYPE CONCATENATE PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1827 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-30329 {}}} SUCCS {{258 0 0 0-30332 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30331) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1828 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-30332 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30332) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#54 TYPE ACCU DELAY {1.03 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1829 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-30331 {}} {258 0 0 0-30330 {}}} SUCCS {{258 0 0 0-30335 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30333) {AREA_SCORE {} NAME VEC_LOOP:j:asn#109 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1830 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-30364 {}}} SUCCS {{259 0 0 0-30334 {}} {130 0 0 0-30363 {}} {256 0 0 0-30364 {}}} CYCLES {}}
set a(0-30334) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(10:0))(9-0) TYPE READSLICE PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1831 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-30333 {}}} SUCCS {{259 0 0 0-30335 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30335) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-29:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1832 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-30334 {}} {258 0 0 0-30332 {}}} SUCCS {{259 0 3.750 0-30336 {}} {258 0 3.750 0-30358 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30336) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#57 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1833 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-30335 {}} {774 0 3.750 0-30358 {}} {774 0 3.750 0-30351 {}}} SUCCS {{259 0 0 0-30337 {}} {256 0 0 0-30351 {}} {256 0 0 0-30358 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30337) {AREA_SCORE {} NAME COMP_LOOP-29:mult.x TYPE {C-CORE PORT} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1834 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-30336 {}} {128 0 0 0-30341 {}}} SUCCS {{258 0 0 0-30341 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30338) {AREA_SCORE {} NAME COMP_LOOP-29:mult.y TYPE {C-CORE PORT} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1835 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30341 {}}} SUCCS {{258 0 0 0-30341 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30339) {AREA_SCORE {} NAME COMP_LOOP-29:mult.y_ TYPE {C-CORE PORT} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1836 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30341 {}}} SUCCS {{258 0 0 0-30341 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30340) {AREA_SCORE {} NAME COMP_LOOP-29:mult.p TYPE {C-CORE PORT} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1837 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30341 {}}} SUCCS {{259 0 0 0-30341 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30341) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-29:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1838 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-30340 {}} {258 0 0 0-30339 {}} {258 0 0 0-30338 {}} {258 0 0 0-30337 {}}} SUCCS {{128 0 0 0-30337 {}} {128 0 0 0-30338 {}} {128 0 0 0-30339 {}} {128 0 0 0-30340 {}} {259 0 0 0-30342 {}}} CYCLES {}}
set a(0-30342) {AREA_SCORE {} NAME COMP_LOOP-29:mult.return TYPE {C-CORE PORT} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1839 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-30341 {}}} SUCCS {{259 0 0 0-30343 {}} {258 0 0 0-30352 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30343) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-29:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1840 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-30342 {}} {258 0 0 0-30327 {}}} SUCCS {{259 0 0 0-30344 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30344) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.base TYPE {C-CORE PORT} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1841 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-30343 {}} {128 0 0 0-30346 {}}} SUCCS {{258 0 0 0-30346 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30345) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.m TYPE {C-CORE PORT} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1842 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-30346 {}}} SUCCS {{259 0 0 0-30346 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30346) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-29:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1843 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-30345 {}} {258 0 0 0-30344 {}}} SUCCS {{128 0 0 0-30344 {}} {128 0 0 0-30345 {}} {259 0 0 0-30347 {}}} CYCLES {}}
set a(0-30347) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_add.return TYPE {C-CORE PORT} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1844 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-30346 {}}} SUCCS {{258 0 3.750 0-30351 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30348) {AREA_SCORE {} NAME VEC_LOOP:j:asn#110 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1845 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-30364 {}}} SUCCS {{259 0 0 0-30349 {}} {130 0 0 0-30363 {}} {256 0 0 0-30364 {}}} CYCLES {}}
set a(0-30349) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(10:0))(1-0) TYPE READSLICE PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1846 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-30348 {}}} SUCCS {{259 0 0 0-30350 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30350) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1847 LOC {1 0.125625 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-30349 {}} {258 0 0 0-30323 {}}} SUCCS {{259 0 3.750 0-30351 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30351) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#56 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1848 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-30351 {}} {259 0 3.750 0-30350 {}} {258 0 3.750 0-30347 {}} {256 0 0 0-30336 {}} {256 0 0 0-30327 {}} {774 0 0 0-30358 {}}} SUCCS {{774 0 3.750 0-30327 {}} {774 0 3.750 0-30336 {}} {774 0 0 0-30351 {}} {258 0 0 0-30358 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30352) {AREA_SCORE {} NAME COMP_LOOP-29:factor2:not TYPE NOT PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1849 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-30342 {}}} SUCCS {{259 0 0 0-30353 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30353) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-29:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1850 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-30352 {}} {258 0 0 0-30327 {}}} SUCCS {{259 0 0 0-30354 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30354) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1851 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-30353 {}} {128 0 0 0-30356 {}}} SUCCS {{258 0 0 0-30356 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30355) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1852 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-30356 {}}} SUCCS {{259 0 0 0-30356 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30356) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-29:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1853 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-30355 {}} {258 0 0 0-30354 {}}} SUCCS {{128 0 0 0-30354 {}} {128 0 0 0-30355 {}} {259 0 0 0-30357 {}}} CYCLES {}}
set a(0-30357) {AREA_SCORE {} NAME COMP_LOOP-29:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1854 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-30356 {}}} SUCCS {{259 0 3.750 0-30358 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30358) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#57 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1855 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-30358 {}} {259 0 3.750 0-30357 {}} {258 0 0 0-30351 {}} {256 0 0 0-30336 {}} {258 0 3.750 0-30335 {}} {256 0 0 0-30327 {}}} SUCCS {{774 0 3.750 0-30327 {}} {774 0 3.750 0-30336 {}} {774 0 0 0-30351 {}} {774 0 0 0-30358 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30359) {AREA_SCORE {} NAME VEC_LOOP:j:asn#111 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1856 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-30364 {}}} SUCCS {{259 0 0 0-30360 {}} {130 0 0 0-30363 {}} {256 0 0 0-30364 {}}} CYCLES {}}
set a(0-30360) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(10:0))(9-0)#1 TYPE READSLICE PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1857 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-30359 {}}} SUCCS {{259 0 0 0-30361 {}} {130 0 0 0-30363 {}}} CYCLES {}}
set a(0-30361) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-29:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1858 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-30360 {}}} SUCCS {{259 0 0 0-30362 {}} {130 0 0 0-30363 {}} {258 0 0 0-30364 {}}} CYCLES {}}
set a(0-30362) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#29(10:0))(10) TYPE READSLICE PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1859 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30361 {}}} SUCCS {{259 0 0 0-30363 {}}} CYCLES {}}
set a(0-30363) {AREA_SCORE {} NAME COMP_LOOP-29:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28547 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1860 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30362 {}} {130 0 0 0-30361 {}} {130 0 0 0-30360 {}} {130 0 0 0-30359 {}} {130 0 0 0-30358 {}} {130 0 0 0-30357 {}} {130 0 0 0-30355 {}} {130 0 0 0-30354 {}} {130 0 0 0-30353 {}} {130 0 0 0-30352 {}} {130 0 0 0-30351 {}} {130 0 0 0-30350 {}} {130 0 0 0-30349 {}} {130 0 0 0-30348 {}} {130 0 0 0-30347 {}} {130 0 0 0-30345 {}} {130 0 0 0-30344 {}} {130 0 0 0-30343 {}} {130 0 0 0-30342 {}} {130 0 0 0-30340 {}} {130 0 0 0-30339 {}} {130 0 0 0-30338 {}} {130 0 0 0-30337 {}} {130 0 0 0-30336 {}} {130 0 0 0-30335 {}} {130 0 0 0-30334 {}} {130 0 0 0-30333 {}} {130 0 0 0-30332 {}} {130 0 0 0-30331 {}} {130 0 0 0-30330 {}} {130 0 0 0-30329 {}} {130 0 0 0-30328 {}} {130 0 0 0-30327 {}} {130 0 0 0-30326 {}} {130 0 0 0-30325 {}} {130 0 0 0-30324 {}} {130 0 0 0-30323 {}} {130 0 0 0-30322 {}} {130 0 0 0-30321 {}} {130 0 0 0-30320 {}} {130 0 0 0-30319 {}} {130 0 0 0-30318 {}}} SUCCS {{129 0 0 0-30364 {}}} CYCLES {}}
set a(0-30364) {AREA_SCORE {} NAME asn(VEC_LOOP:j#29(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28547 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-30364 {}} {129 0 0 0-30363 {}} {258 0 0 0-30361 {}} {256 0 0 0-30359 {}} {256 0 0 0-30348 {}} {256 0 0 0-30333 {}} {256 0 0 0-30324 {}} {256 0 0 0-30318 {}}} SUCCS {{774 0 0 0-30318 {}} {774 0 0 0-30324 {}} {774 0 0 0-30333 {}} {774 0 0 0-30348 {}} {774 0 0 0-30359 {}} {772 0 0 0-30364 {}}} CYCLES {}}
set a(0-28547) {CHI {0-30318 0-30319 0-30320 0-30321 0-30322 0-30323 0-30324 0-30325 0-30326 0-30327 0-30328 0-30329 0-30330 0-30331 0-30332 0-30333 0-30334 0-30335 0-30336 0-30337 0-30338 0-30339 0-30340 0-30341 0-30342 0-30343 0-30344 0-30345 0-30346 0-30347 0-30348 0-30349 0-30350 0-30351 0-30352 0-30353 0-30354 0-30355 0-30356 0-30357 0-30358 0-30359 0-30360 0-30361 0-30362 0-30363 0-30364} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-29:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1861 LOC {31 1.0 31 1.0 31 1.0 31 1.0} PREDS {{259 0 0 0-30317 {}} {258 0 0 0-30316 {}} {130 0 0 0-30315 {}} {258 0 0 0-30314 {}} {130 0 0 0-30313 {}} {130 0 0 0-30312 {}} {130 0 0 0-30311 {}} {130 0 0 0-30310 {}} {130 0 0 0-30309 {}} {64 0 0 0-30308 {}} {64 0 0 0-28546 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-30317 {}} {131 0 0 0-30365 {}} {130 0 0 0-30366 {}} {130 0 0 0-30367 {}} {130 0 0 0-30368 {}} {130 0 0 0-30369 {}} {130 0 0 0-30370 {}} {130 0 0 0-30371 {}} {130 0 0 0-30372 {}} {130 0 0 0-30373 {}} {130 0 0 0-30374 {}} {64 0 0 0-28548 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30365) {AREA_SCORE {} NAME COMP_LOOP-30:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1862 LOC {31 1.0 32 0.8687499999999999 32 0.8687499999999999 32 0.8687499999999999} PREDS {{131 0 0 0-28547 {}}} SUCCS {{259 0 0 0-30366 {}} {130 0 0 0-30374 {}}} CYCLES {}}
set a(0-30366) {AREA_SCORE {} NAME COMP_LOOP-30:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1863 LOC {31 1.0 32 0.8687499999999999 32 0.8687499999999999 32 0.8687499999999999} PREDS {{259 0 0 0-30365 {}} {130 0 0 0-28547 {}}} SUCCS {{259 0 0 0-30367 {}} {130 0 0 0-30374 {}}} CYCLES {}}
set a(0-30367) {AREA_SCORE {} NAME COMP_LOOP-30:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1864 LOC {31 1.0 32 0.8687499999999999 32 0.8687499999999999 32 0.8687499999999999} PREDS {{259 0 0 0-30366 {}} {130 0 0 0-28547 {}}} SUCCS {{258 0 0 0-30371 {}} {130 0 0 0-30374 {}}} CYCLES {}}
set a(0-30368) {AREA_SCORE {} NAME COMP_LOOP:k:asn#115 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1865 LOC {31 1.0 32 0.0 32 0.0 32 0.0 32 0.8687499999999999} PREDS {{130 0 0 0-28547 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30369 {}} {130 0 0 0-30374 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30369) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#116 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1866 LOC {31 1.0 32 0.0 32 0.0 32 0.8687499999999999} PREDS {{259 0 0 0-30368 {}} {130 0 0 0-28547 {}}} SUCCS {{259 0 0 0-30370 {}} {130 0 0 0-30374 {}}} CYCLES {}}
set a(0-30370) {AREA_SCORE {} NAME COMP_LOOP:conc#87 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1867 LOC {31 1.0 32 0.8687499999999999 32 0.8687499999999999 32 0.8687499999999999} PREDS {{259 0 0 0-30369 {}} {130 0 0 0-28547 {}}} SUCCS {{259 0 0 0-30371 {}} {130 0 0 0-30374 {}}} CYCLES {}}
set a(0-30371) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-30:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1868 LOC {32 0.0 32 0.8687499999999999 32 0.8687499999999999 32 0.9999998749999999 32 0.9999998749999999} PREDS {{259 0 0 0-30370 {}} {258 0 0 0-30367 {}} {130 0 0 0-28547 {}}} SUCCS {{259 0 0 0-30372 {}} {130 0 0 0-30374 {}}} CYCLES {}}
set a(0-30372) {AREA_SCORE {} NAME COMP_LOOP-30:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1869 LOC {32 0.13125 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-30371 {}} {130 0 0 0-28547 {}}} SUCCS {{259 0 0 0-30373 {}} {130 0 0 0-30374 {}}} CYCLES {}}
set a(0-30373) {AREA_SCORE {} NAME COMP_LOOP-30:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1870 LOC {32 0.13125 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-30372 {}} {130 0 0 0-28547 {}}} SUCCS {{259 0 0 0-30374 {}}} CYCLES {}}
set a(0-30374) {AREA_SCORE {} NAME COMP_LOOP-30:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1871 LOC {32 0.13125 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-30373 {}} {130 0 0 0-30372 {}} {130 0 0 0-30371 {}} {130 0 0 0-30370 {}} {130 0 0 0-30369 {}} {130 0 0 0-30368 {}} {130 0 0 0-30367 {}} {130 0 0 0-30366 {}} {130 0 0 0-30365 {}} {130 0 0 0-28547 {}}} SUCCS {{128 0 0 0-30381 {}} {64 0 0 0-28548 {}}} CYCLES {}}
set a(0-30375) {AREA_SCORE {} NAME COMP_LOOP:k:asn#116 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1872 LOC {0 1.0 29 0.0 29 0.0 29 0.0 31 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30376 {}} {130 0 0 0-28548 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30376) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#117 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1873 LOC {0 1.0 29 0.0 29 0.0 31 0.09843439999999999} PREDS {{259 0 0 0-30375 {}}} SUCCS {{259 0 0 0-30377 {}} {130 0 0 0-28548 {}}} CYCLES {}}
set a(0-30377) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#29 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1874 LOC {0 1.0 29 0.09843439999999999 29 0.09843439999999999 31 0.09843439999999999} PREDS {{259 0 0 0-30376 {}}} SUCCS {{259 0 0 0-30378 {}} {130 0 0 0-28548 {}}} CYCLES {}}
set a(0-30378) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-30:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1875 LOC {1 0.18687499999999999 29 0.09843439999999999 29 0.09843439999999999 29 0.5624998775 31 0.5624998775} PREDS {{259 0 0 0-30377 {}} {258 0 0 0-28634 {}}} SUCCS {{259 0 3.000 0-30379 {}} {258 0 3.000 0-30380 {}} {130 0 0 0-28548 {}}} CYCLES {}}
set a(0-30379) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1876 LOC {2 1.0 29 0.95 29 1.0 30 0.2999998749999999 32 0.2999998749999999} PREDS {{259 0 3.000 0-30378 {}}} SUCCS {{258 0 0 0-28548 {}}} CYCLES {}}
set a(0-30380) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#29 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1877 LOC {2 1.0 29 0.95 29 1.0 30 0.2999998749999999 32 0.2999998749999999} PREDS {{258 0 3.000 0-30378 {}}} SUCCS {{258 0 0 0-28548 {}}} CYCLES {}}
set a(0-30381) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#30(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1878 LOC {32 0.0 32 1.0 32 1.0 32 1.0 32 1.0} PREDS {{128 0 0 0-30374 {}} {772 0 0 0-28548 {}}} SUCCS {{259 0 0 0-28548 {}}} CYCLES {}}
set a(0-30382) {AREA_SCORE {} NAME VEC_LOOP:j:asn#112 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1879 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-30422 {}}} SUCCS {{259 0 0 0-30383 {}} {130 0 0 0-30421 {}} {256 0 0 0-30422 {}}} CYCLES {}}
set a(0-30383) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#30(10:0))(9-0) TYPE READSLICE PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1880 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-30382 {}}} SUCCS {{258 0 0 0-30387 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30384) {AREA_SCORE {} NAME COMP_LOOP:k:asn#117 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1881 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-30385 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30385) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#118 TYPE READSLICE PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1882 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-30384 {}}} SUCCS {{259 0 0 0-30386 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30386) {AREA_SCORE {} NAME VEC_LOOP:conc#86 TYPE CONCATENATE PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1883 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-30385 {}}} SUCCS {{259 0 0 0-30387 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30387) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1884 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-30386 {}} {258 0 0 0-30383 {}}} SUCCS {{259 0 3.750 0-30388 {}} {258 0 3.750 0-30409 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30388) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#58 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1885 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-30387 {}} {774 0 3.750 0-30416 {}} {774 0 3.750 0-30409 {}}} SUCCS {{258 0 0 0-30404 {}} {256 0 0 0-30409 {}} {258 0 0 0-30411 {}} {256 0 0 0-30416 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30389) {AREA_SCORE {} NAME COMP_LOOP:k:asn#118 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1886 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-30390 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30390) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#119 TYPE READSLICE PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1887 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-30389 {}}} SUCCS {{259 0 0 0-30391 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30391) {AREA_SCORE {} NAME VEC_LOOP:conc#87 TYPE CONCATENATE PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1888 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-30390 {}}} SUCCS {{258 0 0 0-30393 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30392) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1889 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-30393 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30393) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#55 TYPE ACCU DELAY {1.03 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1890 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-30392 {}} {258 0 0 0-30391 {}}} SUCCS {{258 0 0 0-30396 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30394) {AREA_SCORE {} NAME VEC_LOOP:j:asn#113 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1891 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-30422 {}}} SUCCS {{259 0 0 0-30395 {}} {130 0 0 0-30421 {}} {256 0 0 0-30422 {}}} CYCLES {}}
set a(0-30395) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#30(10:0))(9-0)#1 TYPE READSLICE PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1892 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-30394 {}}} SUCCS {{259 0 0 0-30396 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30396) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1893 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-30395 {}} {258 0 0 0-30393 {}}} SUCCS {{259 0 3.750 0-30397 {}} {258 0 3.750 0-30416 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30397) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#59 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1894 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-30396 {}} {774 0 3.750 0-30416 {}} {774 0 3.750 0-30409 {}}} SUCCS {{259 0 0 0-30398 {}} {256 0 0 0-30409 {}} {256 0 0 0-30416 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30398) {AREA_SCORE {} NAME COMP_LOOP-30:mult.x TYPE {C-CORE PORT} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1895 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-30397 {}} {128 0 0 0-30402 {}}} SUCCS {{258 0 0 0-30402 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30399) {AREA_SCORE {} NAME COMP_LOOP-30:mult.y TYPE {C-CORE PORT} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1896 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30402 {}}} SUCCS {{258 0 0 0-30402 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30400) {AREA_SCORE {} NAME COMP_LOOP-30:mult.y_ TYPE {C-CORE PORT} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1897 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30402 {}}} SUCCS {{258 0 0 0-30402 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30401) {AREA_SCORE {} NAME COMP_LOOP-30:mult.p TYPE {C-CORE PORT} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1898 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30402 {}}} SUCCS {{259 0 0 0-30402 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30402) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-30:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1899 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-30401 {}} {258 0 0 0-30400 {}} {258 0 0 0-30399 {}} {258 0 0 0-30398 {}}} SUCCS {{128 0 0 0-30398 {}} {128 0 0 0-30399 {}} {128 0 0 0-30400 {}} {128 0 0 0-30401 {}} {259 0 0 0-30403 {}}} CYCLES {}}
set a(0-30403) {AREA_SCORE {} NAME COMP_LOOP-30:mult.return TYPE {C-CORE PORT} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1900 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-30402 {}}} SUCCS {{259 0 0 0-30404 {}} {258 0 0 0-30410 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30404) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1901 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-30403 {}} {258 0 0 0-30388 {}}} SUCCS {{259 0 0 0-30405 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30405) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.base TYPE {C-CORE PORT} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1902 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-30404 {}} {128 0 0 0-30407 {}}} SUCCS {{258 0 0 0-30407 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30406) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.m TYPE {C-CORE PORT} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1903 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-30407 {}}} SUCCS {{259 0 0 0-30407 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30407) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-30:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1904 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-30406 {}} {258 0 0 0-30405 {}}} SUCCS {{128 0 0 0-30405 {}} {128 0 0 0-30406 {}} {259 0 0 0-30408 {}}} CYCLES {}}
set a(0-30408) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_add.return TYPE {C-CORE PORT} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1905 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-30407 {}}} SUCCS {{259 0 3.750 0-30409 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30409) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#58 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1906 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-30409 {}} {259 0 3.750 0-30408 {}} {256 0 0 0-30397 {}} {256 0 0 0-30388 {}} {258 0 3.750 0-30387 {}} {774 0 0 0-30416 {}}} SUCCS {{774 0 3.750 0-30388 {}} {774 0 3.750 0-30397 {}} {774 0 0 0-30409 {}} {258 0 0 0-30416 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30410) {AREA_SCORE {} NAME COMP_LOOP-30:factor2:not TYPE NOT PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1907 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-30403 {}}} SUCCS {{259 0 0 0-30411 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30411) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-30:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1908 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-30410 {}} {258 0 0 0-30388 {}}} SUCCS {{259 0 0 0-30412 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30412) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1909 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-30411 {}} {128 0 0 0-30414 {}}} SUCCS {{258 0 0 0-30414 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30413) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1910 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-30414 {}}} SUCCS {{259 0 0 0-30414 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30414) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-30:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1911 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-30413 {}} {258 0 0 0-30412 {}}} SUCCS {{128 0 0 0-30412 {}} {128 0 0 0-30413 {}} {259 0 0 0-30415 {}}} CYCLES {}}
set a(0-30415) {AREA_SCORE {} NAME COMP_LOOP-30:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1912 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-30414 {}}} SUCCS {{259 0 3.750 0-30416 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30416) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#59 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1913 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-30416 {}} {259 0 3.750 0-30415 {}} {258 0 0 0-30409 {}} {256 0 0 0-30397 {}} {258 0 3.750 0-30396 {}} {256 0 0 0-30388 {}}} SUCCS {{774 0 3.750 0-30388 {}} {774 0 3.750 0-30397 {}} {774 0 0 0-30409 {}} {774 0 0 0-30416 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30417) {AREA_SCORE {} NAME VEC_LOOP:j:asn#114 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1914 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-30422 {}}} SUCCS {{259 0 0 0-30418 {}} {130 0 0 0-30421 {}} {256 0 0 0-30422 {}}} CYCLES {}}
set a(0-30418) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#30(10:0))(9-0)#2 TYPE READSLICE PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1915 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-30417 {}}} SUCCS {{259 0 0 0-30419 {}} {130 0 0 0-30421 {}}} CYCLES {}}
set a(0-30419) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-30:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1916 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-30418 {}}} SUCCS {{259 0 0 0-30420 {}} {130 0 0 0-30421 {}} {258 0 0 0-30422 {}}} CYCLES {}}
set a(0-30420) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#30(10:0))(10) TYPE READSLICE PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1917 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30419 {}}} SUCCS {{259 0 0 0-30421 {}}} CYCLES {}}
set a(0-30421) {AREA_SCORE {} NAME COMP_LOOP-30:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28548 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1918 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30420 {}} {130 0 0 0-30419 {}} {130 0 0 0-30418 {}} {130 0 0 0-30417 {}} {130 0 0 0-30416 {}} {130 0 0 0-30415 {}} {130 0 0 0-30413 {}} {130 0 0 0-30412 {}} {130 0 0 0-30411 {}} {130 0 0 0-30410 {}} {130 0 0 0-30409 {}} {130 0 0 0-30408 {}} {130 0 0 0-30406 {}} {130 0 0 0-30405 {}} {130 0 0 0-30404 {}} {130 0 0 0-30403 {}} {130 0 0 0-30401 {}} {130 0 0 0-30400 {}} {130 0 0 0-30399 {}} {130 0 0 0-30398 {}} {130 0 0 0-30397 {}} {130 0 0 0-30396 {}} {130 0 0 0-30395 {}} {130 0 0 0-30394 {}} {130 0 0 0-30393 {}} {130 0 0 0-30392 {}} {130 0 0 0-30391 {}} {130 0 0 0-30390 {}} {130 0 0 0-30389 {}} {130 0 0 0-30388 {}} {130 0 0 0-30387 {}} {130 0 0 0-30386 {}} {130 0 0 0-30385 {}} {130 0 0 0-30384 {}} {130 0 0 0-30383 {}} {130 0 0 0-30382 {}}} SUCCS {{129 0 0 0-30422 {}}} CYCLES {}}
set a(0-30422) {AREA_SCORE {} NAME asn(VEC_LOOP:j#30(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28548 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-30422 {}} {129 0 0 0-30421 {}} {258 0 0 0-30419 {}} {256 0 0 0-30417 {}} {256 0 0 0-30394 {}} {256 0 0 0-30382 {}}} SUCCS {{774 0 0 0-30382 {}} {774 0 0 0-30394 {}} {774 0 0 0-30417 {}} {772 0 0 0-30422 {}}} CYCLES {}}
set a(0-28548) {CHI {0-30382 0-30383 0-30384 0-30385 0-30386 0-30387 0-30388 0-30389 0-30390 0-30391 0-30392 0-30393 0-30394 0-30395 0-30396 0-30397 0-30398 0-30399 0-30400 0-30401 0-30402 0-30403 0-30404 0-30405 0-30406 0-30407 0-30408 0-30409 0-30410 0-30411 0-30412 0-30413 0-30414 0-30415 0-30416 0-30417 0-30418 0-30419 0-30420 0-30421 0-30422} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-30:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1919 LOC {32 1.0 32 1.0 32 1.0 32 1.0} PREDS {{259 0 0 0-30381 {}} {258 0 0 0-30380 {}} {258 0 0 0-30379 {}} {130 0 0 0-30378 {}} {130 0 0 0-30377 {}} {130 0 0 0-30376 {}} {130 0 0 0-30375 {}} {64 0 0 0-30374 {}} {64 0 0 0-28547 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-30381 {}} {131 0 0 0-30423 {}} {130 0 0 0-30424 {}} {130 0 0 0-30425 {}} {130 0 0 0-30426 {}} {130 0 0 0-30427 {}} {130 0 0 0-30428 {}} {130 0 0 0-30429 {}} {130 0 0 0-30430 {}} {130 0 0 0-30431 {}} {130 0 0 0-30432 {}} {64 0 0 0-28549 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30423) {AREA_SCORE {} NAME COMP_LOOP-31:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1920 LOC {32 1.0 33 0.8687499999999999 33 0.8687499999999999 33 0.8687499999999999} PREDS {{131 0 0 0-28548 {}}} SUCCS {{259 0 0 0-30424 {}} {130 0 0 0-30432 {}}} CYCLES {}}
set a(0-30424) {AREA_SCORE {} NAME COMP_LOOP-31:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1921 LOC {32 1.0 33 0.8687499999999999 33 0.8687499999999999 33 0.8687499999999999} PREDS {{259 0 0 0-30423 {}} {130 0 0 0-28548 {}}} SUCCS {{259 0 0 0-30425 {}} {130 0 0 0-30432 {}}} CYCLES {}}
set a(0-30425) {AREA_SCORE {} NAME COMP_LOOP-31:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1922 LOC {32 1.0 33 0.8687499999999999 33 0.8687499999999999 33 0.8687499999999999} PREDS {{259 0 0 0-30424 {}} {130 0 0 0-28548 {}}} SUCCS {{258 0 0 0-30429 {}} {130 0 0 0-30432 {}}} CYCLES {}}
set a(0-30426) {AREA_SCORE {} NAME COMP_LOOP:k:asn#119 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1923 LOC {32 1.0 33 0.0 33 0.0 33 0.0 33 0.8687499999999999} PREDS {{130 0 0 0-28548 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30427 {}} {130 0 0 0-30432 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30427) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#120 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1924 LOC {32 1.0 33 0.0 33 0.0 33 0.8687499999999999} PREDS {{259 0 0 0-30426 {}} {130 0 0 0-28548 {}}} SUCCS {{259 0 0 0-30428 {}} {130 0 0 0-30432 {}}} CYCLES {}}
set a(0-30428) {AREA_SCORE {} NAME COMP_LOOP:conc#90 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1925 LOC {32 1.0 33 0.8687499999999999 33 0.8687499999999999 33 0.8687499999999999} PREDS {{259 0 0 0-30427 {}} {130 0 0 0-28548 {}}} SUCCS {{259 0 0 0-30429 {}} {130 0 0 0-30432 {}}} CYCLES {}}
set a(0-30429) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-31:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1926 LOC {33 0.0 33 0.8687499999999999 33 0.8687499999999999 33 0.9999998749999999 33 0.9999998749999999} PREDS {{259 0 0 0-30428 {}} {258 0 0 0-30425 {}} {130 0 0 0-28548 {}}} SUCCS {{259 0 0 0-30430 {}} {130 0 0 0-30432 {}}} CYCLES {}}
set a(0-30430) {AREA_SCORE {} NAME COMP_LOOP-31:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1927 LOC {33 0.13125 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-30429 {}} {130 0 0 0-28548 {}}} SUCCS {{259 0 0 0-30431 {}} {130 0 0 0-30432 {}}} CYCLES {}}
set a(0-30431) {AREA_SCORE {} NAME COMP_LOOP-31:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1928 LOC {33 0.13125 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-30430 {}} {130 0 0 0-28548 {}}} SUCCS {{259 0 0 0-30432 {}}} CYCLES {}}
set a(0-30432) {AREA_SCORE {} NAME COMP_LOOP-31:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1929 LOC {33 0.13125 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-30431 {}} {130 0 0 0-30430 {}} {130 0 0 0-30429 {}} {130 0 0 0-30428 {}} {130 0 0 0-30427 {}} {130 0 0 0-30426 {}} {130 0 0 0-30425 {}} {130 0 0 0-30424 {}} {130 0 0 0-30423 {}} {130 0 0 0-28548 {}}} SUCCS {{128 0 0 0-30441 {}} {64 0 0 0-28549 {}}} CYCLES {}}
set a(0-30433) {AREA_SCORE {} NAME COMP_LOOP:k:asn#120 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1930 LOC {0 1.0 30 0.0 30 0.0 30 0.0 32 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30434 {}} {130 0 0 0-28549 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30434) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#121 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1931 LOC {0 1.0 30 0.0 30 0.0 32 0.09843439999999999} PREDS {{259 0 0 0-30433 {}}} SUCCS {{259 0 0 0-30435 {}} {130 0 0 0-28549 {}}} CYCLES {}}
set a(0-30435) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#30 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1932 LOC {0 1.0 30 0.09843439999999999 30 0.09843439999999999 32 0.09843439999999999} PREDS {{259 0 0 0-30434 {}}} SUCCS {{259 0 0 0-30436 {}} {130 0 0 0-28549 {}}} CYCLES {}}
set a(0-30436) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-31:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1933 LOC {1 0.18687499999999999 30 0.09843439999999999 30 0.09843439999999999 30 0.5624998775 32 0.5624998775} PREDS {{259 0 0 0-30435 {}} {258 0 0 0-28693 {}}} SUCCS {{259 0 0 0-30437 {}} {258 0 0 0-30439 {}} {130 0 0 0-28549 {}}} CYCLES {}}
set a(0-30437) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#77 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1934 LOC {1 0.6509406 30 0.5625 30 0.5625 32 0.5625} PREDS {{259 0 0 0-30436 {}}} SUCCS {{259 0 3.000 0-30438 {}} {130 0 0 0-28549 {}}} CYCLES {}}
set a(0-30438) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1935 LOC {2 1.0 30 0.95 30 1.0 31 0.2999998749999999 33 0.2999998749999999} PREDS {{259 0 3.000 0-30437 {}}} SUCCS {{258 0 0 0-28549 {}}} CYCLES {}}
set a(0-30439) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#15 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1936 LOC {1 0.6509406 30 0.5625 30 0.5625 32 0.5625} PREDS {{258 0 0 0-30436 {}}} SUCCS {{259 0 3.000 0-30440 {}} {130 0 0 0-28549 {}}} CYCLES {}}
set a(0-30440) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#30 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1937 LOC {2 1.0 30 0.95 30 1.0 31 0.2999998749999999 33 0.2999998749999999} PREDS {{259 0 3.000 0-30439 {}}} SUCCS {{258 0 0 0-28549 {}}} CYCLES {}}
set a(0-30441) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#31(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1938 LOC {33 0.0 33 1.0 33 1.0 33 1.0 33 1.0} PREDS {{128 0 0 0-30432 {}} {772 0 0 0-28549 {}}} SUCCS {{259 0 0 0-28549 {}}} CYCLES {}}
set a(0-30442) {AREA_SCORE {} NAME VEC_LOOP:j:asn#115 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1939 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {{774 0 0 0-30488 {}}} SUCCS {{259 0 0 0-30443 {}} {130 0 0 0-30487 {}} {256 0 0 0-30488 {}}} CYCLES {}}
set a(0-30443) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(10:0))(9-1) TYPE READSLICE PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1940 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-30442 {}}} SUCCS {{258 0 0 0-30447 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30444) {AREA_SCORE {} NAME COMP_LOOP:k:asn#121 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1941 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.34125} PREDS {} SUCCS {{259 0 0 0-30445 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30445) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#122 TYPE READSLICE PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1942 LOC {0 1.0 1 0.0 1 0.0 5 0.34125} PREDS {{259 0 0 0-30444 {}}} SUCCS {{259 0 0 0-30446 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30446) {AREA_SCORE {} NAME VEC_LOOP:conc#89 TYPE CONCATENATE PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1943 LOC {0 1.0 1 0.34125 1 0.34125 5 0.34125} PREDS {{259 0 0 0-30445 {}}} SUCCS {{259 0 0 0-30447 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30447) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 4 NAME VEC_LOOP:acc#25 TYPE ACCU DELAY {1.02 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1944 LOC {1 0.0 1 0.34125 1 0.34125 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-30446 {}} {258 0 0 0-30443 {}}} SUCCS {{258 0 0 0-30450 {}} {258 0 0 0-30474 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30448) {AREA_SCORE {} NAME VEC_LOOP:j:asn#116 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1945 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.46875} PREDS {{774 0 0 0-30488 {}}} SUCCS {{259 0 0 0-30449 {}} {130 0 0 0-30487 {}} {256 0 0 0-30488 {}}} CYCLES {}}
set a(0-30449) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(10:0))(0)#1 TYPE READSLICE PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1946 LOC {0 1.0 1 0.0 1 0.0 5 0.46875} PREDS {{259 0 0 0-30448 {}}} SUCCS {{259 0 0 0-30450 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30450) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1947 LOC {1 0.1275 1 0.46875 1 0.46875 5 0.46875} PREDS {{259 0 0 0-30449 {}} {258 0 0 0-30447 {}}} SUCCS {{259 0 3.750 0-30451 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30451) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#60 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1948 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-30450 {}} {774 0 3.750 0-30482 {}} {774 0 3.750 0-30475 {}}} SUCCS {{258 0 0 0-30467 {}} {256 0 0 0-30475 {}} {258 0 0 0-30477 {}} {256 0 0 0-30482 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30452) {AREA_SCORE {} NAME COMP_LOOP:k:asn#122 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1949 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-30453 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30453) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#123 TYPE READSLICE PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1950 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-30452 {}}} SUCCS {{259 0 0 0-30454 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30454) {AREA_SCORE {} NAME VEC_LOOP:conc#90 TYPE CONCATENATE PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1951 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-30453 {}}} SUCCS {{258 0 0 0-30456 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30455) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1952 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-30456 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30456) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#56 TYPE ACCU DELAY {1.03 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1953 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-30455 {}} {258 0 0 0-30454 {}}} SUCCS {{258 0 0 0-30459 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30457) {AREA_SCORE {} NAME VEC_LOOP:j:asn#117 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1954 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-30488 {}}} SUCCS {{259 0 0 0-30458 {}} {130 0 0 0-30487 {}} {256 0 0 0-30488 {}}} CYCLES {}}
set a(0-30458) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(10:0))(9-0) TYPE READSLICE PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1955 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-30457 {}}} SUCCS {{259 0 0 0-30459 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30459) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-31:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1956 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-30458 {}} {258 0 0 0-30456 {}}} SUCCS {{259 0 3.750 0-30460 {}} {258 0 3.750 0-30482 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30460) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#61 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1957 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-30459 {}} {774 0 3.750 0-30482 {}} {774 0 3.750 0-30475 {}}} SUCCS {{259 0 0 0-30461 {}} {256 0 0 0-30475 {}} {256 0 0 0-30482 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30461) {AREA_SCORE {} NAME COMP_LOOP-31:mult.x TYPE {C-CORE PORT} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1958 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-30460 {}} {128 0 0 0-30465 {}}} SUCCS {{258 0 0 0-30465 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30462) {AREA_SCORE {} NAME COMP_LOOP-31:mult.y TYPE {C-CORE PORT} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1959 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30465 {}}} SUCCS {{258 0 0 0-30465 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30463) {AREA_SCORE {} NAME COMP_LOOP-31:mult.y_ TYPE {C-CORE PORT} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1960 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30465 {}}} SUCCS {{258 0 0 0-30465 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30464) {AREA_SCORE {} NAME COMP_LOOP-31:mult.p TYPE {C-CORE PORT} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1961 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30465 {}}} SUCCS {{259 0 0 0-30465 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30465) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-31:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1962 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-30464 {}} {258 0 0 0-30463 {}} {258 0 0 0-30462 {}} {258 0 0 0-30461 {}}} SUCCS {{128 0 0 0-30461 {}} {128 0 0 0-30462 {}} {128 0 0 0-30463 {}} {128 0 0 0-30464 {}} {259 0 0 0-30466 {}}} CYCLES {}}
set a(0-30466) {AREA_SCORE {} NAME COMP_LOOP-31:mult.return TYPE {C-CORE PORT} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1963 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-30465 {}}} SUCCS {{259 0 0 0-30467 {}} {258 0 0 0-30476 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30467) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-31:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1964 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-30466 {}} {258 0 0 0-30451 {}}} SUCCS {{259 0 0 0-30468 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30468) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.base TYPE {C-CORE PORT} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1965 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-30467 {}} {128 0 0 0-30470 {}}} SUCCS {{258 0 0 0-30470 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30469) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.m TYPE {C-CORE PORT} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1966 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-30470 {}}} SUCCS {{259 0 0 0-30470 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30470) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-31:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1967 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-30469 {}} {258 0 0 0-30468 {}}} SUCCS {{128 0 0 0-30468 {}} {128 0 0 0-30469 {}} {259 0 0 0-30471 {}}} CYCLES {}}
set a(0-30471) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_add.return TYPE {C-CORE PORT} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1968 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-30470 {}}} SUCCS {{258 0 3.750 0-30475 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30472) {AREA_SCORE {} NAME VEC_LOOP:j:asn#118 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1969 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.46875} PREDS {{774 0 0 0-30488 {}}} SUCCS {{259 0 0 0-30473 {}} {130 0 0 0-30487 {}} {256 0 0 0-30488 {}}} CYCLES {}}
set a(0-30473) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(10:0))(0) TYPE READSLICE PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1970 LOC {0 1.0 1 0.0 1 0.0 7 0.46875} PREDS {{259 0 0 0-30472 {}}} SUCCS {{259 0 0 0-30474 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30474) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1971 LOC {1 0.1275 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-30473 {}} {258 0 0 0-30447 {}}} SUCCS {{259 0 3.750 0-30475 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30475) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#60 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1972 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-30475 {}} {259 0 3.750 0-30474 {}} {258 0 3.750 0-30471 {}} {256 0 0 0-30460 {}} {256 0 0 0-30451 {}} {774 0 0 0-30482 {}}} SUCCS {{774 0 3.750 0-30451 {}} {774 0 3.750 0-30460 {}} {774 0 0 0-30475 {}} {258 0 0 0-30482 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30476) {AREA_SCORE {} NAME COMP_LOOP-31:factor2:not TYPE NOT PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1973 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-30466 {}}} SUCCS {{259 0 0 0-30477 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30477) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-31:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1974 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-30476 {}} {258 0 0 0-30451 {}}} SUCCS {{259 0 0 0-30478 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30478) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1975 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-30477 {}} {128 0 0 0-30480 {}}} SUCCS {{258 0 0 0-30480 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30479) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1976 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-30480 {}}} SUCCS {{259 0 0 0-30480 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30480) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-31:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1977 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-30479 {}} {258 0 0 0-30478 {}}} SUCCS {{128 0 0 0-30478 {}} {128 0 0 0-30479 {}} {259 0 0 0-30481 {}}} CYCLES {}}
set a(0-30481) {AREA_SCORE {} NAME COMP_LOOP-31:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1978 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-30480 {}}} SUCCS {{259 0 3.750 0-30482 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30482) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#61 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1979 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-30482 {}} {259 0 3.750 0-30481 {}} {258 0 0 0-30475 {}} {256 0 0 0-30460 {}} {258 0 3.750 0-30459 {}} {256 0 0 0-30451 {}}} SUCCS {{774 0 3.750 0-30451 {}} {774 0 3.750 0-30460 {}} {774 0 0 0-30475 {}} {774 0 0 0-30482 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30483) {AREA_SCORE {} NAME VEC_LOOP:j:asn#119 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1980 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-30488 {}}} SUCCS {{259 0 0 0-30484 {}} {130 0 0 0-30487 {}} {256 0 0 0-30488 {}}} CYCLES {}}
set a(0-30484) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(10:0))(9-0)#1 TYPE READSLICE PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1981 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-30483 {}}} SUCCS {{259 0 0 0-30485 {}} {130 0 0 0-30487 {}}} CYCLES {}}
set a(0-30485) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-31:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1982 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-30484 {}}} SUCCS {{259 0 0 0-30486 {}} {130 0 0 0-30487 {}} {258 0 0 0-30488 {}}} CYCLES {}}
set a(0-30486) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#31(10:0))(10) TYPE READSLICE PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1983 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30485 {}}} SUCCS {{259 0 0 0-30487 {}}} CYCLES {}}
set a(0-30487) {AREA_SCORE {} NAME COMP_LOOP-31:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28549 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1984 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30486 {}} {130 0 0 0-30485 {}} {130 0 0 0-30484 {}} {130 0 0 0-30483 {}} {130 0 0 0-30482 {}} {130 0 0 0-30481 {}} {130 0 0 0-30479 {}} {130 0 0 0-30478 {}} {130 0 0 0-30477 {}} {130 0 0 0-30476 {}} {130 0 0 0-30475 {}} {130 0 0 0-30474 {}} {130 0 0 0-30473 {}} {130 0 0 0-30472 {}} {130 0 0 0-30471 {}} {130 0 0 0-30469 {}} {130 0 0 0-30468 {}} {130 0 0 0-30467 {}} {130 0 0 0-30466 {}} {130 0 0 0-30464 {}} {130 0 0 0-30463 {}} {130 0 0 0-30462 {}} {130 0 0 0-30461 {}} {130 0 0 0-30460 {}} {130 0 0 0-30459 {}} {130 0 0 0-30458 {}} {130 0 0 0-30457 {}} {130 0 0 0-30456 {}} {130 0 0 0-30455 {}} {130 0 0 0-30454 {}} {130 0 0 0-30453 {}} {130 0 0 0-30452 {}} {130 0 0 0-30451 {}} {130 0 0 0-30450 {}} {130 0 0 0-30449 {}} {130 0 0 0-30448 {}} {130 0 0 0-30447 {}} {130 0 0 0-30446 {}} {130 0 0 0-30445 {}} {130 0 0 0-30444 {}} {130 0 0 0-30443 {}} {130 0 0 0-30442 {}}} SUCCS {{129 0 0 0-30488 {}}} CYCLES {}}
set a(0-30488) {AREA_SCORE {} NAME asn(VEC_LOOP:j#31(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28549 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-30488 {}} {129 0 0 0-30487 {}} {258 0 0 0-30485 {}} {256 0 0 0-30483 {}} {256 0 0 0-30472 {}} {256 0 0 0-30457 {}} {256 0 0 0-30448 {}} {256 0 0 0-30442 {}}} SUCCS {{774 0 0 0-30442 {}} {774 0 0 0-30448 {}} {774 0 0 0-30457 {}} {774 0 0 0-30472 {}} {774 0 0 0-30483 {}} {772 0 0 0-30488 {}}} CYCLES {}}
set a(0-28549) {CHI {0-30442 0-30443 0-30444 0-30445 0-30446 0-30447 0-30448 0-30449 0-30450 0-30451 0-30452 0-30453 0-30454 0-30455 0-30456 0-30457 0-30458 0-30459 0-30460 0-30461 0-30462 0-30463 0-30464 0-30465 0-30466 0-30467 0-30468 0-30469 0-30470 0-30471 0-30472 0-30473 0-30474 0-30475 0-30476 0-30477 0-30478 0-30479 0-30480 0-30481 0-30482 0-30483 0-30484 0-30485 0-30486 0-30487 0-30488} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-31:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1985 LOC {33 1.0 33 1.0 33 1.0 33 1.0} PREDS {{259 0 0 0-30441 {}} {258 0 0 0-30440 {}} {130 0 0 0-30439 {}} {258 0 0 0-30438 {}} {130 0 0 0-30437 {}} {130 0 0 0-30436 {}} {130 0 0 0-30435 {}} {130 0 0 0-30434 {}} {130 0 0 0-30433 {}} {64 0 0 0-30432 {}} {64 0 0 0-28548 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-30441 {}} {131 0 0 0-30489 {}} {130 0 0 0-30490 {}} {130 0 0 0-30491 {}} {130 0 0 0-30492 {}} {130 0 0 0-30493 {}} {130 0 0 0-30494 {}} {130 0 0 0-30495 {}} {130 0 0 0-30496 {}} {130 0 0 0-30497 {}} {64 0 0 0-28550 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30489) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-6) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1986 LOC {33 1.0 34 0.87812505 34 0.87812505 34 0.87812505} PREDS {{131 0 0 0-28549 {}}} SUCCS {{259 0 0 0-30490 {}} {130 0 0 0-30497 {}}} CYCLES {}}
set a(0-30490) {AREA_SCORE {} NAME COMP_LOOP-32:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1987 LOC {33 1.0 34 0.87812505 34 0.87812505 34 0.87812505} PREDS {{259 0 0 0-30489 {}} {130 0 0 0-28549 {}}} SUCCS {{259 0 0 0-30491 {}} {130 0 0 0-30497 {}}} CYCLES {}}
set a(0-30491) {AREA_SCORE {} NAME COMP_LOOP-32:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1988 LOC {33 1.0 34 0.87812505 34 0.87812505 34 0.87812505} PREDS {{259 0 0 0-30490 {}} {130 0 0 0-28549 {}}} SUCCS {{258 0 0 0-30494 {}} {130 0 0 0-30497 {}}} CYCLES {}}
set a(0-30492) {AREA_SCORE {} NAME COMP_LOOP:k:asn#123 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1989 LOC {33 1.0 34 0.0 34 0.0 34 0.0 34 0.87812505} PREDS {{130 0 0 0-28549 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30493 {}} {130 0 0 0-30497 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30493) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#124 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1990 LOC {33 1.0 34 0.0 34 0.0 34 0.87812505} PREDS {{259 0 0 0-30492 {}} {130 0 0 0-28549 {}}} SUCCS {{259 0 0 0-30494 {}} {130 0 0 0-30497 {}}} CYCLES {}}
set a(0-30494) {AREA_SCORE 6.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(6,0,6,0,6) QUANTITY 1 NAME COMP_LOOP:acc#8 TYPE ACCU DELAY {0.97 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1991 LOC {34 0.0 34 0.87812505 34 0.87812505 34 0.9999999249999999 34 0.9999999249999999} PREDS {{259 0 0 0-30493 {}} {258 0 0 0-30491 {}} {130 0 0 0-28549 {}}} SUCCS {{259 0 0 0-30495 {}} {130 0 0 0-30497 {}}} CYCLES {}}
set a(0-30495) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#8)(5) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1992 LOC {34 0.12187495 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-30494 {}} {130 0 0 0-28549 {}}} SUCCS {{259 0 0 0-30496 {}} {130 0 0 0-30497 {}}} CYCLES {}}
set a(0-30496) {AREA_SCORE {} NAME COMP_LOOP-32:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1993 LOC {34 0.12187495 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-30495 {}} {130 0 0 0-28549 {}}} SUCCS {{259 0 0 0-30497 {}}} CYCLES {}}
set a(0-30497) {AREA_SCORE {} NAME COMP_LOOP-32:break(COMP_LOOP) TYPE TERMINATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1994 LOC {34 0.12187495 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-30496 {}} {130 0 0 0-30495 {}} {130 0 0 0-30494 {}} {130 0 0 0-30493 {}} {130 0 0 0-30492 {}} {130 0 0 0-30491 {}} {130 0 0 0-30490 {}} {130 0 0 0-30489 {}} {130 0 0 0-28549 {}}} SUCCS {{128 0 0 0-30504 {}} {64 0 0 0-28550 {}}} CYCLES {}}
set a(0-30498) {AREA_SCORE {} NAME COMP_LOOP:k:asn#124 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1995 LOC {0 1.0 31 0.0 31 0.0 31 0.0 33 0.09843439999999999} PREDS {{774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30499 {}} {130 0 0 0-28550 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30499) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#125 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1996 LOC {0 1.0 31 0.0 31 0.0 33 0.09843439999999999} PREDS {{259 0 0 0-30498 {}}} SUCCS {{259 0 0 0-30500 {}} {130 0 0 0-28550 {}}} CYCLES {}}
set a(0-30500) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#31 TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1997 LOC {0 1.0 31 0.09843439999999999 31 0.09843439999999999 33 0.09843439999999999} PREDS {{259 0 0 0-30499 {}}} SUCCS {{259 0 0 0-30501 {}} {130 0 0 0-28550 {}}} CYCLES {}}
set a(0-30501) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-32:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1998 LOC {1 0.18687499999999999 31 0.09843439999999999 31 0.09843439999999999 31 0.5624998775 33 0.5624998775} PREDS {{259 0 0 0-30500 {}} {258 0 0 0-28634 {}}} SUCCS {{259 0 3.000 0-30502 {}} {258 0 3.000 0-30503 {}} {130 0 0 0-28550 {}}} CYCLES {}}
set a(0-30502) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-1999 LOC {2 1.0 31 0.95 31 1.0 32 0.2999998749999999 34 0.2999998749999999} PREDS {{259 0 3.000 0-30501 {}}} SUCCS {{258 0 0 0-28550 {}}} CYCLES {}}
set a(0-30503) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#31 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2000 LOC {2 1.0 31 0.95 31 1.0 32 0.2999998749999999 34 0.2999998749999999} PREDS {{258 0 3.000 0-30501 {}}} SUCCS {{258 0 0 0-28550 {}}} CYCLES {}}
set a(0-30504) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2001 LOC {34 0.0 34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{128 0 0 0-30497 {}} {772 0 0 0-28550 {}}} SUCCS {{259 0 0 0-28550 {}}} CYCLES {}}
set a(0-30505) {AREA_SCORE {} NAME VEC_LOOP:j:asn#120 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2002 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {{774 0 0 0-30545 {}}} SUCCS {{259 0 0 0-30506 {}} {130 0 0 0-30544 {}} {256 0 0 0-30545 {}}} CYCLES {}}
set a(0-30506) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2003 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-30505 {}}} SUCCS {{258 0 0 0-30510 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30507) {AREA_SCORE {} NAME COMP_LOOP:k:asn#125 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2004 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.339375} PREDS {} SUCCS {{259 0 0 0-30508 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30508) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#126 TYPE READSLICE PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2005 LOC {0 1.0 1 0.0 1 0.0 5 0.339375} PREDS {{259 0 0 0-30507 {}}} SUCCS {{259 0 0 0-30509 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30509) {AREA_SCORE {} NAME VEC_LOOP:conc#92 TYPE CONCATENATE PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2006 LOC {0 1.0 1 0.339375 1 0.339375 5 0.339375} PREDS {{259 0 0 0-30508 {}}} SUCCS {{259 0 0 0-30510 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30510) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2007 LOC {1 0.0 1 0.339375 1 0.339375 1 0.468749875 5 0.468749875} PREDS {{259 0 0 0-30509 {}} {258 0 0 0-30506 {}}} SUCCS {{259 0 3.750 0-30511 {}} {258 0 3.750 0-30532 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30511) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#62 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2008 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 3.750 0-30510 {}} {774 0 3.750 0-30539 {}} {774 0 3.750 0-30532 {}}} SUCCS {{258 0 0 0-30527 {}} {256 0 0 0-30532 {}} {258 0 0 0-30534 {}} {256 0 0 0-30539 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30512) {AREA_SCORE {} NAME COMP_LOOP:k:asn#126 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2009 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.21} PREDS {} SUCCS {{259 0 0 0-30513 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30513) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#127 TYPE READSLICE PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2010 LOC {0 1.0 1 0.0 1 0.0 1 0.21} PREDS {{259 0 0 0-30512 {}}} SUCCS {{259 0 0 0-30514 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30514) {AREA_SCORE {} NAME VEC_LOOP:conc#93 TYPE CONCATENATE PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2011 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {{259 0 0 0-30513 {}}} SUCCS {{258 0 0 0-30516 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30515) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2012 LOC {0 1.0 1 0.21 1 0.21 1 0.21} PREDS {} SUCCS {{259 0 0 0-30516 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30516) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#57 TYPE ACCU DELAY {1.03 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2013 LOC {1 0.0 1 0.21 1 0.21 1 0.33937487499999996 1 0.33937487499999996} PREDS {{259 0 0 0-30515 {}} {258 0 0 0-30514 {}}} SUCCS {{258 0 0 0-30519 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30517) {AREA_SCORE {} NAME VEC_LOOP:j:asn#121 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2014 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.339375} PREDS {{774 0 0 0-30545 {}}} SUCCS {{259 0 0 0-30518 {}} {130 0 0 0-30544 {}} {256 0 0 0-30545 {}}} CYCLES {}}
set a(0-30518) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2015 LOC {0 1.0 1 0.0 1 0.0 1 0.339375} PREDS {{259 0 0 0-30517 {}}} SUCCS {{259 0 0 0-30519 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30519) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2016 LOC {1 0.129375 1 0.339375 1 0.339375 1 0.468749875 1 0.468749875} PREDS {{259 0 0 0-30518 {}} {258 0 0 0-30516 {}}} SUCCS {{259 0 3.750 0-30520 {}} {258 0 3.750 0-30539 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30520) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#63 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2017 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 3.750 0-30519 {}} {774 0 3.750 0-30539 {}} {774 0 3.750 0-30532 {}}} SUCCS {{259 0 0 0-30521 {}} {256 0 0 0-30532 {}} {256 0 0 0-30539 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30521) {AREA_SCORE {} NAME COMP_LOOP-32:mult.x TYPE {C-CORE PORT} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2018 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-30520 {}} {128 0 0 0-30525 {}}} SUCCS {{258 0 0 0-30525 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30522) {AREA_SCORE {} NAME COMP_LOOP-32:mult.y TYPE {C-CORE PORT} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2019 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30525 {}}} SUCCS {{258 0 0 0-30525 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30523) {AREA_SCORE {} NAME COMP_LOOP-32:mult.y_ TYPE {C-CORE PORT} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2020 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30525 {}}} SUCCS {{258 0 0 0-30525 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30524) {AREA_SCORE {} NAME COMP_LOOP-32:mult.p TYPE {C-CORE PORT} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2021 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-30525 {}}} SUCCS {{259 0 0 0-30525 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30525) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_211a0e259bca55d0a7d87e37cf4e500170bb() QUANTITY 1 MULTICYCLE mult_211a0e259bca55d0a7d87e37cf4e500170bb() MINCLKPRD 8.38 NAME COMP_LOOP-32:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2022 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-30524 {}} {258 0 0 0-30523 {}} {258 0 0 0-30522 {}} {258 0 0 0-30521 {}}} SUCCS {{128 0 0 0-30521 {}} {128 0 0 0-30522 {}} {128 0 0 0-30523 {}} {128 0 0 0-30524 {}} {259 0 0 0-30526 {}}} CYCLES {}}
set a(0-30526) {AREA_SCORE {} NAME COMP_LOOP-32:mult.return TYPE {C-CORE PORT} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2023 LOC {6 0.04 6 0.646875 6 0.646875 6 0.646875} PREDS {{259 0 0 0-30525 {}}} SUCCS {{259 0 0 0-30527 {}} {258 0 0 0-30533 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30527) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2024 LOC {6 0.04 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-30526 {}} {258 0 0 0-30511 {}}} SUCCS {{259 0 0 0-30528 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30528) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.base TYPE {C-CORE PORT} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2025 LOC {6 0.21062499999999998 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-30527 {}} {128 0 0 0-30530 {}}} SUCCS {{258 0 0 0-30530 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30529) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.m TYPE {C-CORE PORT} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2026 LOC {6 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-30530 {}}} SUCCS {{259 0 0 0-30530 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30530) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-32:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2027 LOC {6 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-30529 {}} {258 0 0 0-30528 {}}} SUCCS {{128 0 0 0-30528 {}} {128 0 0 0-30529 {}} {259 0 0 0-30531 {}}} CYCLES {}}
set a(0-30531) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_add.return TYPE {C-CORE PORT} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2028 LOC {7 0.04 7 0.46875 7 0.46875 7 0.46875} PREDS {{259 0 0 0-30530 {}}} SUCCS {{259 0 3.750 0-30532 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30532) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#62 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2029 LOC {7 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-30532 {}} {259 0 3.750 0-30531 {}} {256 0 0 0-30520 {}} {256 0 0 0-30511 {}} {258 0 3.750 0-30510 {}} {774 0 0 0-30539 {}}} SUCCS {{774 0 3.750 0-30511 {}} {774 0 3.750 0-30520 {}} {774 0 0 0-30532 {}} {258 0 0 0-30539 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30533) {AREA_SCORE {} NAME COMP_LOOP-32:factor2:not TYPE NOT PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2030 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-30526 {}}} SUCCS {{259 0 0 0-30534 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30534) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 3 NAME COMP_LOOP-32:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2031 LOC {6 0.04 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-30533 {}} {258 0 0 0-30511 {}}} SUCCS {{259 0 0 0-30535 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30535) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.base TYPE {C-CORE PORT} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2032 LOC {6 0.21062499999999998 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-30534 {}} {128 0 0 0-30537 {}}} SUCCS {{258 0 0 0-30537 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30536) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.m TYPE {C-CORE PORT} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2033 LOC {6 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-30537 {}}} SUCCS {{259 0 0 0-30537 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30537) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-32:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2034 LOC {6 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-30536 {}} {258 0 0 0-30535 {}}} SUCCS {{128 0 0 0-30535 {}} {128 0 0 0-30536 {}} {259 0 0 0-30538 {}}} CYCLES {}}
set a(0-30538) {AREA_SCORE {} NAME COMP_LOOP-32:modulo_sub.return TYPE {C-CORE PORT} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2035 LOC {7 0.04 7 1.0 7 1.0 8 0.46875} PREDS {{259 0 0 0-30537 {}}} SUCCS {{259 0 3.750 0-30539 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30539) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#63 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2036 LOC {8 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-30539 {}} {259 0 3.750 0-30538 {}} {258 0 0 0-30532 {}} {256 0 0 0-30520 {}} {258 0 3.750 0-30519 {}} {256 0 0 0-30511 {}}} SUCCS {{774 0 3.750 0-30511 {}} {774 0 3.750 0-30520 {}} {774 0 0 0-30532 {}} {774 0 0 0-30539 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30540) {AREA_SCORE {} NAME VEC_LOOP:j:asn#122 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2037 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-30545 {}}} SUCCS {{259 0 0 0-30541 {}} {130 0 0 0-30544 {}} {256 0 0 0-30545 {}}} CYCLES {}}
set a(0-30541) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2038 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-30540 {}}} SUCCS {{259 0 0 0-30542 {}} {130 0 0 0-30544 {}}} CYCLES {}}
set a(0-30542) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 23 NAME COMP_LOOP-32:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2039 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-30541 {}}} SUCCS {{259 0 0 0-30543 {}} {130 0 0 0-30544 {}} {258 0 0 0-30545 {}}} CYCLES {}}
set a(0-30543) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2040 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30542 {}}} SUCCS {{259 0 0 0-30544 {}}} CYCLES {}}
set a(0-30544) {AREA_SCORE {} NAME COMP_LOOP-32:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-28550 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2041 LOC {9 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-30543 {}} {130 0 0 0-30542 {}} {130 0 0 0-30541 {}} {130 0 0 0-30540 {}} {130 0 0 0-30539 {}} {130 0 0 0-30538 {}} {130 0 0 0-30536 {}} {130 0 0 0-30535 {}} {130 0 0 0-30534 {}} {130 0 0 0-30533 {}} {130 0 0 0-30532 {}} {130 0 0 0-30531 {}} {130 0 0 0-30529 {}} {130 0 0 0-30528 {}} {130 0 0 0-30527 {}} {130 0 0 0-30526 {}} {130 0 0 0-30524 {}} {130 0 0 0-30523 {}} {130 0 0 0-30522 {}} {130 0 0 0-30521 {}} {130 0 0 0-30520 {}} {130 0 0 0-30519 {}} {130 0 0 0-30518 {}} {130 0 0 0-30517 {}} {130 0 0 0-30516 {}} {130 0 0 0-30515 {}} {130 0 0 0-30514 {}} {130 0 0 0-30513 {}} {130 0 0 0-30512 {}} {130 0 0 0-30511 {}} {130 0 0 0-30510 {}} {130 0 0 0-30509 {}} {130 0 0 0-30508 {}} {130 0 0 0-30507 {}} {130 0 0 0-30506 {}} {130 0 0 0-30505 {}}} SUCCS {{129 0 0 0-30545 {}}} CYCLES {}}
set a(0-30545) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28550 LOC {9 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-30545 {}} {129 0 0 0-30544 {}} {258 0 0 0-30542 {}} {256 0 0 0-30540 {}} {256 0 0 0-30517 {}} {256 0 0 0-30505 {}}} SUCCS {{774 0 0 0-30505 {}} {774 0 0 0-30517 {}} {774 0 0 0-30540 {}} {772 0 0 0-30545 {}}} CYCLES {}}
set a(0-28550) {CHI {0-30505 0-30506 0-30507 0-30508 0-30509 0-30510 0-30511 0-30512 0-30513 0-30514 0-30515 0-30516 0-30517 0-30518 0-30519 0-30520 0-30521 0-30522 0-30523 0-30524 0-30525 0-30526 0-30527 0-30528 0-30529 0-30530 0-30531 0-30532 0-30533 0-30534 0-30535 0-30536 0-30537 0-30538 0-30539 0-30540 0-30541 0-30542 0-30543 0-30544 0-30545} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {2970 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 2970 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 2970 NAME COMP_LOOP-32:VEC_LOOP TYPE LOOP DELAY {29710.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2042 LOC {34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-30504 {}} {258 0 0 0-30503 {}} {258 0 0 0-30502 {}} {130 0 0 0-30501 {}} {130 0 0 0-30500 {}} {130 0 0 0-30499 {}} {130 0 0 0-30498 {}} {64 0 0 0-30497 {}} {64 0 0 0-28549 {}} {774 0 0 0-30549 {}}} SUCCS {{772 0 0 0-30504 {}} {131 0 0 0-30546 {}} {130 0 0 0-30547 {}} {130 0 0 0-30548 {}} {130 0 0 0-30549 {}} {130 0 0 0-30550 {}} {130 0 0 0-30551 {}} {130 0 0 0-30552 {}} {130 0 0 0-30553 {}} {130 0 0 0-30554 {}} {130 0 0 0-30555 {}} {130 0 0 0-30556 {}} {130 0 0 0-30557 {}}} CYCLES {}}
set a(0-30546) {AREA_SCORE {} NAME COMP_LOOP:k:asn#127 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2043 LOC {34 1.0 34 1.0 34 1.0 34 1.0 35 0.7487499999999999} PREDS {{131 0 0 0-28550 {}} {774 0 0 0-30549 {}}} SUCCS {{259 0 0 0-30547 {}} {256 0 0 0-30549 {}}} CYCLES {}}
set a(0-30547) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:5))(4-0)#88 TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2044 LOC {34 1.0 34 1.0 34 1.0 35 0.7487499999999999} PREDS {{259 0 0 0-30546 {}} {130 0 0 0-28550 {}}} SUCCS {{259 0 0 0-30548 {}}} CYCLES {}}
set a(0-30548) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,6) QUANTITY 1 NAME COMP_LOOP:acc#9 TYPE ACCU DELAY {0.96 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2045 LOC {35 0.0 35 0.7487499999999999 35 0.7487499999999999 35 0.8687498749999999 35 0.8687498749999999} PREDS {{259 0 0 0-30547 {}} {130 0 0 0-28550 {}}} SUCCS {{259 0 0 0-30549 {}} {258 0 0 0-30550 {}}} CYCLES {}}
set a(0-30549) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(10:5).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2046 LOC {35 0.12 35 0.8687499999999999 35 0.8687499999999999 35 0.8687499999999999 35 1.0} PREDS {{772 0 0 0-30549 {}} {259 0 0 0-30548 {}} {256 0 0 0-30546 {}} {130 0 0 0-28550 {}} {256 0 0 0-30498 {}} {256 0 0 0-30492 {}} {256 0 0 0-28549 {}} {256 0 0 0-30433 {}} {256 0 0 0-30426 {}} {256 0 0 0-28548 {}} {256 0 0 0-30375 {}} {256 0 0 0-30368 {}} {256 0 0 0-28547 {}} {256 0 0 0-30309 {}} {256 0 0 0-30302 {}} {256 0 0 0-28546 {}} {256 0 0 0-30251 {}} {256 0 0 0-30244 {}} {256 0 0 0-28545 {}} {256 0 0 0-30185 {}} {256 0 0 0-30178 {}} {256 0 0 0-28544 {}} {256 0 0 0-30127 {}} {256 0 0 0-30120 {}} {256 0 0 0-28543 {}} {256 0 0 0-30061 {}} {256 0 0 0-30054 {}} {256 0 0 0-28542 {}} {256 0 0 0-30003 {}} {256 0 0 0-29996 {}} {256 0 0 0-28541 {}} {256 0 0 0-29937 {}} {256 0 0 0-29930 {}} {256 0 0 0-28540 {}} {256 0 0 0-29879 {}} {256 0 0 0-29872 {}} {256 0 0 0-28539 {}} {256 0 0 0-29813 {}} {256 0 0 0-29806 {}} {256 0 0 0-28538 {}} {256 0 0 0-29755 {}} {256 0 0 0-29748 {}} {256 0 0 0-28537 {}} {256 0 0 0-29689 {}} {256 0 0 0-29682 {}} {256 0 0 0-28536 {}} {256 0 0 0-29631 {}} {256 0 0 0-29624 {}} {256 0 0 0-28535 {}} {256 0 0 0-29565 {}} {256 0 0 0-29557 {}} {256 0 0 0-28534 {}} {256 0 0 0-29506 {}} {256 0 0 0-29499 {}} {256 0 0 0-28533 {}} {256 0 0 0-29440 {}} {256 0 0 0-29433 {}} {256 0 0 0-28532 {}} {256 0 0 0-29382 {}} {256 0 0 0-29375 {}} {256 0 0 0-28531 {}} {256 0 0 0-29316 {}} {256 0 0 0-29309 {}} {256 0 0 0-28530 {}} {256 0 0 0-29258 {}} {256 0 0 0-29251 {}} {256 0 0 0-28529 {}} {256 0 0 0-29192 {}} {256 0 0 0-29185 {}} {256 0 0 0-28528 {}} {256 0 0 0-29134 {}} {256 0 0 0-29127 {}} {256 0 0 0-28527 {}} {256 0 0 0-29068 {}} {256 0 0 0-29060 {}} {256 0 0 0-28526 {}} {256 0 0 0-29009 {}} {256 0 0 0-29002 {}} {256 0 0 0-28525 {}} {256 0 0 0-28943 {}} {256 0 0 0-28936 {}} {256 0 0 0-28524 {}} {256 0 0 0-28885 {}} {256 0 0 0-28878 {}} {256 0 0 0-28523 {}} {256 0 0 0-28819 {}} {256 0 0 0-28811 {}} {256 0 0 0-28522 {}} {256 0 0 0-28760 {}} {256 0 0 0-28753 {}} {256 0 0 0-28521 {}} {256 0 0 0-28694 {}} {256 0 0 0-28686 {}} {256 0 0 0-28520 {}} {256 0 0 0-28635 {}} {256 0 0 0-28627 {}} {256 0 0 0-28519 {}} {256 0 0 0-28568 {}}} SUCCS {{774 0 0 0-28568 {}} {774 0 0 0-28519 {}} {774 0 0 0-28627 {}} {774 0 0 0-28635 {}} {774 0 0 0-28520 {}} {774 0 0 0-28686 {}} {774 0 0 0-28694 {}} {774 0 0 0-28521 {}} {774 0 0 0-28753 {}} {774 0 0 0-28760 {}} {774 0 0 0-28522 {}} {774 0 0 0-28811 {}} {774 0 0 0-28819 {}} {774 0 0 0-28523 {}} {774 0 0 0-28878 {}} {774 0 0 0-28885 {}} {774 0 0 0-28524 {}} {774 0 0 0-28936 {}} {774 0 0 0-28943 {}} {774 0 0 0-28525 {}} {774 0 0 0-29002 {}} {774 0 0 0-29009 {}} {774 0 0 0-28526 {}} {774 0 0 0-29060 {}} {774 0 0 0-29068 {}} {774 0 0 0-28527 {}} {774 0 0 0-29127 {}} {774 0 0 0-29134 {}} {774 0 0 0-28528 {}} {774 0 0 0-29185 {}} {774 0 0 0-29192 {}} {774 0 0 0-28529 {}} {774 0 0 0-29251 {}} {774 0 0 0-29258 {}} {774 0 0 0-28530 {}} {774 0 0 0-29309 {}} {774 0 0 0-29316 {}} {774 0 0 0-28531 {}} {774 0 0 0-29375 {}} {774 0 0 0-29382 {}} {774 0 0 0-28532 {}} {774 0 0 0-29433 {}} {774 0 0 0-29440 {}} {774 0 0 0-28533 {}} {774 0 0 0-29499 {}} {774 0 0 0-29506 {}} {774 0 0 0-28534 {}} {774 0 0 0-29557 {}} {774 0 0 0-29565 {}} {774 0 0 0-28535 {}} {774 0 0 0-29624 {}} {774 0 0 0-29631 {}} {774 0 0 0-28536 {}} {774 0 0 0-29682 {}} {774 0 0 0-29689 {}} {774 0 0 0-28537 {}} {774 0 0 0-29748 {}} {774 0 0 0-29755 {}} {774 0 0 0-28538 {}} {774 0 0 0-29806 {}} {774 0 0 0-29813 {}} {774 0 0 0-28539 {}} {774 0 0 0-29872 {}} {774 0 0 0-29879 {}} {774 0 0 0-28540 {}} {774 0 0 0-29930 {}} {774 0 0 0-29937 {}} {774 0 0 0-28541 {}} {774 0 0 0-29996 {}} {774 0 0 0-30003 {}} {774 0 0 0-28542 {}} {774 0 0 0-30054 {}} {774 0 0 0-30061 {}} {774 0 0 0-28543 {}} {774 0 0 0-30120 {}} {774 0 0 0-30127 {}} {774 0 0 0-28544 {}} {774 0 0 0-30178 {}} {774 0 0 0-30185 {}} {774 0 0 0-28545 {}} {774 0 0 0-30244 {}} {774 0 0 0-30251 {}} {774 0 0 0-28546 {}} {774 0 0 0-30302 {}} {774 0 0 0-30309 {}} {774 0 0 0-28547 {}} {774 0 0 0-30368 {}} {774 0 0 0-30375 {}} {774 0 0 0-28548 {}} {774 0 0 0-30426 {}} {774 0 0 0-30433 {}} {774 0 0 0-28549 {}} {774 0 0 0-30492 {}} {774 0 0 0-30498 {}} {774 0 0 0-28550 {}} {774 0 0 0-30546 {}} {772 0 0 0-30549 {}}} CYCLES {}}
set a(0-30550) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2047 LOC {35 0.12 35 0.8687499999999999 35 0.8687499999999999 35 0.8687499999999999} PREDS {{258 0 0 0-30548 {}} {130 0 0 0-28550 {}}} SUCCS {{258 0 0 0-30554 {}}} CYCLES {}}
set a(0-30551) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2048 LOC {34 1.0 35 0.8687499999999999 35 0.8687499999999999 35 0.8687499999999999} PREDS {{130 0 0 0-28550 {}}} SUCCS {{259 0 0 0-30552 {}}} CYCLES {}}
set a(0-30552) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2049 LOC {34 1.0 35 0.8687499999999999 35 0.8687499999999999 35 0.8687499999999999} PREDS {{259 0 0 0-30551 {}} {130 0 0 0-28550 {}}} SUCCS {{259 0 0 0-30553 {}}} CYCLES {}}
set a(0-30553) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2050 LOC {34 1.0 35 0.8687499999999999 35 0.8687499999999999 35 0.8687499999999999} PREDS {{259 0 0 0-30552 {}} {130 0 0 0-28550 {}}} SUCCS {{259 0 0 0-30554 {}}} CYCLES {}}
set a(0-30554) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.05 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2051 LOC {35 0.12 35 0.8687499999999999 35 0.8687499999999999 35 0.9999998749999999 35 0.9999998749999999} PREDS {{259 0 0 0-30553 {}} {258 0 0 0-30550 {}} {130 0 0 0-28550 {}}} SUCCS {{259 0 0 0-30555 {}}} CYCLES {}}
set a(0-30555) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2052 LOC {35 0.25125 35 1.0 35 1.0 35 1.0} PREDS {{259 0 0 0-30554 {}} {130 0 0 0-28550 {}}} SUCCS {{259 0 0 0-30556 {}}} CYCLES {}}
set a(0-30556) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2053 LOC {35 0.25125 35 1.0 35 1.0 35 1.0} PREDS {{259 0 0 0-30555 {}} {130 0 0 0-28550 {}}} SUCCS {{259 0 0 0-30557 {}}} CYCLES {}}
set a(0-30557) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28518 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2054 LOC {35 0.25125 35 1.0 35 1.0 35 1.0 35 1.0} PREDS {{772 0 0 0-30557 {}} {259 0 0 0-30556 {}} {130 0 0 0-28550 {}} {256 0 0 0-28562 {}}} SUCCS {{774 0 0 0-28562 {}} {772 0 0 0-30557 {}}} CYCLES {}}
set a(0-28518) {CHI {0-28562 0-28563 0-28564 0-28565 0-28566 0-28567 0-28568 0-28569 0-28570 0-28571 0-28572 0-28573 0-28574 0-28575 0-28519 0-28624 0-28625 0-28626 0-28627 0-28628 0-28629 0-28630 0-28631 0-28632 0-28633 0-28634 0-28635 0-28636 0-28637 0-28638 0-28639 0-28640 0-28641 0-28520 0-28683 0-28684 0-28685 0-28686 0-28687 0-28688 0-28689 0-28690 0-28691 0-28692 0-28693 0-28694 0-28695 0-28696 0-28697 0-28698 0-28699 0-28700 0-28701 0-28702 0-28521 0-28750 0-28751 0-28752 0-28753 0-28754 0-28755 0-28756 0-28757 0-28758 0-28759 0-28760 0-28761 0-28762 0-28763 0-28764 0-28765 0-28766 0-28522 0-28808 0-28809 0-28810 0-28811 0-28812 0-28813 0-28814 0-28815 0-28816 0-28817 0-28818 0-28819 0-28820 0-28821 0-28822 0-28823 0-28824 0-28825 0-28826 0-28827 0-28523 0-28875 0-28876 0-28877 0-28878 0-28879 0-28880 0-28881 0-28882 0-28883 0-28884 0-28885 0-28886 0-28887 0-28888 0-28889 0-28890 0-28891 0-28524 0-28933 0-28934 0-28935 0-28936 0-28937 0-28938 0-28939 0-28940 0-28941 0-28942 0-28943 0-28944 0-28945 0-28946 0-28947 0-28948 0-28949 0-28950 0-28951 0-28525 0-28999 0-29000 0-29001 0-29002 0-29003 0-29004 0-29005 0-29006 0-29007 0-29008 0-29009 0-29010 0-29011 0-29012 0-29013 0-29014 0-29015 0-28526 0-29057 0-29058 0-29059 0-29060 0-29061 0-29062 0-29063 0-29064 0-29065 0-29066 0-29067 0-29068 0-29069 0-29070 0-29071 0-29072 0-29073 0-29074 0-29075 0-29076 0-28527 0-29124 0-29125 0-29126 0-29127 0-29128 0-29129 0-29130 0-29131 0-29132 0-29133 0-29134 0-29135 0-29136 0-29137 0-29138 0-29139 0-29140 0-28528 0-29182 0-29183 0-29184 0-29185 0-29186 0-29187 0-29188 0-29189 0-29190 0-29191 0-29192 0-29193 0-29194 0-29195 0-29196 0-29197 0-29198 0-29199 0-29200 0-28529 0-29248 0-29249 0-29250 0-29251 0-29252 0-29253 0-29254 0-29255 0-29256 0-29257 0-29258 0-29259 0-29260 0-29261 0-29262 0-29263 0-29264 0-28530 0-29306 0-29307 0-29308 0-29309 0-29310 0-29311 0-29312 0-29313 0-29314 0-29315 0-29316 0-29317 0-29318 0-29319 0-29320 0-29321 0-29322 0-29323 0-29324 0-28531 0-29372 0-29373 0-29374 0-29375 0-29376 0-29377 0-29378 0-29379 0-29380 0-29381 0-29382 0-29383 0-29384 0-29385 0-29386 0-29387 0-29388 0-28532 0-29430 0-29431 0-29432 0-29433 0-29434 0-29435 0-29436 0-29437 0-29438 0-29439 0-29440 0-29441 0-29442 0-29443 0-29444 0-29445 0-29446 0-29447 0-29448 0-28533 0-29496 0-29497 0-29498 0-29499 0-29500 0-29501 0-29502 0-29503 0-29504 0-29505 0-29506 0-29507 0-29508 0-29509 0-29510 0-29511 0-29512 0-28534 0-29554 0-29555 0-29556 0-29557 0-29558 0-29559 0-29560 0-29561 0-29562 0-29563 0-29564 0-29565 0-29566 0-29567 0-29568 0-29569 0-29570 0-29571 0-29572 0-29573 0-28535 0-29621 0-29622 0-29623 0-29624 0-29625 0-29626 0-29627 0-29628 0-29629 0-29630 0-29631 0-29632 0-29633 0-29634 0-29635 0-29636 0-29637 0-28536 0-29679 0-29680 0-29681 0-29682 0-29683 0-29684 0-29685 0-29686 0-29687 0-29688 0-29689 0-29690 0-29691 0-29692 0-29693 0-29694 0-29695 0-29696 0-29697 0-28537 0-29745 0-29746 0-29747 0-29748 0-29749 0-29750 0-29751 0-29752 0-29753 0-29754 0-29755 0-29756 0-29757 0-29758 0-29759 0-29760 0-29761 0-28538 0-29803 0-29804 0-29805 0-29806 0-29807 0-29808 0-29809 0-29810 0-29811 0-29812 0-29813 0-29814 0-29815 0-29816 0-29817 0-29818 0-29819 0-29820 0-29821 0-28539 0-29869 0-29870 0-29871 0-29872 0-29873 0-29874 0-29875 0-29876 0-29877 0-29878 0-29879 0-29880 0-29881 0-29882 0-29883 0-29884 0-29885 0-28540 0-29927 0-29928 0-29929 0-29930 0-29931 0-29932 0-29933 0-29934 0-29935 0-29936 0-29937 0-29938 0-29939 0-29940 0-29941 0-29942 0-29943 0-29944 0-29945 0-28541 0-29993 0-29994 0-29995 0-29996 0-29997 0-29998 0-29999 0-30000 0-30001 0-30002 0-30003 0-30004 0-30005 0-30006 0-30007 0-30008 0-30009 0-28542 0-30051 0-30052 0-30053 0-30054 0-30055 0-30056 0-30057 0-30058 0-30059 0-30060 0-30061 0-30062 0-30063 0-30064 0-30065 0-30066 0-30067 0-30068 0-30069 0-28543 0-30117 0-30118 0-30119 0-30120 0-30121 0-30122 0-30123 0-30124 0-30125 0-30126 0-30127 0-30128 0-30129 0-30130 0-30131 0-30132 0-30133 0-28544 0-30175 0-30176 0-30177 0-30178 0-30179 0-30180 0-30181 0-30182 0-30183 0-30184 0-30185 0-30186 0-30187 0-30188 0-30189 0-30190 0-30191 0-30192 0-30193 0-28545 0-30241 0-30242 0-30243 0-30244 0-30245 0-30246 0-30247 0-30248 0-30249 0-30250 0-30251 0-30252 0-30253 0-30254 0-30255 0-30256 0-30257 0-28546 0-30299 0-30300 0-30301 0-30302 0-30303 0-30304 0-30305 0-30306 0-30307 0-30308 0-30309 0-30310 0-30311 0-30312 0-30313 0-30314 0-30315 0-30316 0-30317 0-28547 0-30365 0-30366 0-30367 0-30368 0-30369 0-30370 0-30371 0-30372 0-30373 0-30374 0-30375 0-30376 0-30377 0-30378 0-30379 0-30380 0-30381 0-28548 0-30423 0-30424 0-30425 0-30426 0-30427 0-30428 0-30429 0-30430 0-30431 0-30432 0-30433 0-30434 0-30435 0-30436 0-30437 0-30438 0-30439 0-30440 0-30441 0-28549 0-30489 0-30490 0-30491 0-30492 0-30493 0-30494 0-30495 0-30496 0-30497 0-30498 0-30499 0-30500 0-30501 0-30502 0-30503 0-30504 0-28550 0-30546 0-30547 0-30548 0-30549 0-30550 0-30551 0-30552 0-30553 0-30554 0-30555 0-30556 0-30557} ITERATIONS 33 RESET_LATENCY {0 ?} CSTEPS 35 UNROLL 32 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {106590 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1155 TOTAL_CYCLES_IN 11550 TOTAL_CYCLES_UNDER 95040 TOTAL_CYCLES 106590 NAME COMP_LOOP TYPE LOOP DELAY {1065910.00 ns} PAR 0-28517 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2055 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-28561 {}} {258 0 0 0-28560 {}} {258 0 0 0-28559 {}} {130 0 0 0-28558 {}} {774 0 0 0-30565 {}}} SUCCS {{772 0 0 0-28560 {}} {772 0 0 0-28561 {}} {131 0 0 0-30558 {}} {130 0 0 0-30559 {}} {130 0 0 0-30560 {}} {130 0 0 0-30561 {}} {130 0 0 0-30562 {}} {130 0 0 0-30563 {}} {130 0 0 0-30564 {}} {256 0 0 0-30565 {}}} CYCLES {}}
set a(0-30558) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-28517 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2056 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-28518 {}} {774 0 0 0-30565 {}}} SUCCS {{259 0 0 0-30559 {}} {130 0 0 0-30564 {}} {256 0 0 0-30565 {}}} CYCLES {}}
set a(0-30559) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-28517 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2057 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-30558 {}} {130 0 0 0-28518 {}}} SUCCS {{259 0 0 0-30560 {}} {130 0 0 0-30564 {}} {258 0 0 0-30565 {}}} CYCLES {}}
set a(0-30560) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-28517 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2058 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-30559 {}} {130 0 0 0-28518 {}}} SUCCS {{259 0 0 0-30561 {}} {130 0 0 0-30564 {}}} CYCLES {}}
set a(0-30561) {AREA_SCORE {} NAME STAGE_LOOP:conc#1 TYPE CONCATENATE PAR 0-28517 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2059 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-30560 {}} {130 0 0 0-28518 {}}} SUCCS {{259 0 0 0-30562 {}} {130 0 0 0-30564 {}}} CYCLES {}}
set a(0-30562) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,5,0,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-28517 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2060 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-30561 {}} {130 0 0 0-28518 {}}} SUCCS {{259 0 0 0-30563 {}} {130 0 0 0-30564 {}}} CYCLES {}}
set a(0-30563) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-28517 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2061 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-30562 {}} {130 0 0 0-28518 {}}} SUCCS {{259 0 0 0-30564 {}}} CYCLES {}}
set a(0-30564) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-28517 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2062 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-30563 {}} {130 0 0 0-30562 {}} {130 0 0 0-30561 {}} {130 0 0 0-30560 {}} {130 0 0 0-30559 {}} {130 0 0 0-30558 {}} {130 0 0 0-28518 {}}} SUCCS {{129 0 0 0-30565 {}}} CYCLES {}}
set a(0-30565) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-28517 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-30565 {}} {129 0 0 0-30564 {}} {258 0 0 0-30559 {}} {256 0 0 0-30558 {}} {256 0 0 0-28518 {}} {256 0 0 0-28558 {}}} SUCCS {{774 0 0 0-28558 {}} {774 0 0 0-28518 {}} {774 0 0 0-30558 {}} {772 0 0 0-30565 {}}} CYCLES {}}
set a(0-28517) {CHI {0-28558 0-28559 0-28560 0-28561 0-28518 0-30558 0-30559 0-30560 0-30561 0-30562 0-30563 0-30564 0-30565} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {106610 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 106590 TOTAL_CYCLES 106610 NAME STAGE_LOOP TYPE LOOP DELAY {1066110.00 ns} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2063 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-28557 {}} {130 0 0 0-28556 {}} {130 0 0 0-28555 {}} {130 0 0 0-28553 {}} {130 0 0 0-28552 {}} {258 0 0 0-28551 {}}} SUCCS {{772 0 0 0-28557 {}} {131 0 0 0-30566 {}} {130 0 0 0-30567 {}} {130 0 0 0-30568 {}} {130 0 0 0-30569 {}} {130 0 0 0-30570 {}} {130 0 0 0-30571 {}} {130 0 0 0-30572 {}} {130 0 0 0-30573 {}} {130 0 0 0-30574 {}} {130 0 0 0-30575 {}} {130 0 0 0-30576 {}} {130 0 0 0-30577 {}} {130 0 0 0-30578 {}} {130 0 0 0-30579 {}} {130 0 0 0-30580 {}} {130 0 0 0-30581 {}} {130 0 0 0-30582 {}} {130 0 0 0-30583 {}}} CYCLES {}}
set a(0-30566) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2064 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-28517 {}} {130 0 0 0-28556 {}}} SUCCS {} CYCLES {}}
set a(0-30567) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2065 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-28517 {}} {130 0 0 0-28556 {}}} SUCCS {{66 0 0 0-30570 {}} {66 0 0 0-30573 {}} {66 0 0 0-30576 {}} {66 0 0 0-30579 {}} {66 0 0 0-30582 {}}} CYCLES {}}
set a(0-30568) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2066 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-28517 {}} {146 0 0 0-28556 {}}} SUCCS {} CYCLES {}}
set a(0-30569) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2067 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-28517 {}} {128 0 0 0-30570 {}}} SUCCS {{259 0 0 0-30570 {}}} CYCLES {}}
set a(0-30570) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2068 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-30570 {}} {259 0 0 0-30569 {}} {66 0 0 0-30567 {}} {130 0 0 0-28517 {}} {66 0 0 0-28554 {}}} SUCCS {{128 0 0 0-30569 {}} {772 0 0 0-30570 {}} {259 0 0 0-30571 {}}} CYCLES {}}
set a(0-30571) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2069 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-30570 {}} {130 0 0 0-28517 {}}} SUCCS {} CYCLES {}}
set a(0-30572) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2070 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-28517 {}} {128 0 0 0-30573 {}}} SUCCS {{259 0 0 0-30573 {}}} CYCLES {}}
set a(0-30573) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2071 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-30573 {}} {259 0 0 0-30572 {}} {66 0 0 0-30567 {}} {130 0 0 0-28517 {}} {66 0 0 0-28554 {}}} SUCCS {{128 0 0 0-30572 {}} {772 0 0 0-30573 {}} {259 0 0 0-30574 {}}} CYCLES {}}
set a(0-30574) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2072 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-30573 {}} {130 0 0 0-28517 {}}} SUCCS {} CYCLES {}}
set a(0-30575) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2073 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-28517 {}} {128 0 0 0-30576 {}}} SUCCS {{259 0 0 0-30576 {}}} CYCLES {}}
set a(0-30576) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2074 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-30576 {}} {259 0 0 0-30575 {}} {66 0 0 0-30567 {}} {130 0 0 0-28517 {}} {66 0 0 0-28554 {}} {256 0 0 0-28552 {}}} SUCCS {{774 0 0 0-28552 {}} {128 0 0 0-30575 {}} {772 0 0 0-30576 {}} {259 0 0 0-30577 {}}} CYCLES {}}
set a(0-30577) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2075 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-30576 {}} {130 0 0 0-28517 {}}} SUCCS {} CYCLES {}}
set a(0-30578) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2076 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-28517 {}} {128 0 0 0-30579 {}}} SUCCS {{259 0 0 0-30579 {}}} CYCLES {}}
set a(0-30579) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2077 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-30579 {}} {259 0 0 0-30578 {}} {66 0 0 0-30567 {}} {130 0 0 0-28517 {}} {66 0 0 0-28554 {}} {256 0 0 0-28551 {}}} SUCCS {{774 0 0 0-28551 {}} {128 0 0 0-30578 {}} {772 0 0 0-30579 {}} {259 0 0 0-30580 {}}} CYCLES {}}
set a(0-30580) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2078 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-30579 {}} {130 0 0 0-28517 {}}} SUCCS {} CYCLES {}}
set a(0-30581) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2079 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-28517 {}} {128 0 0 0-30582 {}}} SUCCS {{259 0 0 0-30582 {}}} CYCLES {}}
set a(0-30582) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2080 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-30582 {}} {259 0 0 0-30581 {}} {66 0 0 0-30567 {}} {130 0 0 0-28517 {}} {66 0 0 0-28554 {}}} SUCCS {{128 0 0 0-30581 {}} {772 0 0 0-30582 {}} {259 0 0 0-30583 {}}} CYCLES {}}
set a(0-30583) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-28516 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2081 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-30582 {}} {130 0 0 0-28517 {}}} SUCCS {} CYCLES {}}
set a(0-28516) {CHI {0-28551 0-28552 0-28553 0-28554 0-28555 0-28556 0-28557 0-28517 0-30566 0-30567 0-30568 0-30569 0-30570 0-30571 0-30572 0-30573 0-30574 0-30575 0-30576 0-30577 0-30578 0-30579 0-30580 0-30581 0-30582 0-30583} ITERATIONS Infinite LATENCY {106607 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {106613 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 106610 TOTAL_CYCLES 106613 NAME main TYPE LOOP DELAY {1066140.00 ns} PAR 0-28515 XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2082 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-28515) {CHI 0-28516 ITERATIONS Infinite LATENCY {106607 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {106613 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 106613 TOTAL_CYCLES 106613 NAME core:rlp TYPE LOOP DELAY {1066140.00 ns} PAR {} XREFS 851f0869-c21e-4046-9eb7-c44620f9cac4-2083 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-28515-TOTALCYCLES) {106613}
set a(0-28515-QMOD) {ccs_in(14,32) 0-28551 ccs_in(15,32) 0-28552 ccs_sync_in_wait(12) 0-28554 mgc_shift_l(1,0,4,11) {0-28559 0-29067} mgc_add(4,0,4,0,4) 0-28566 mgc_shift_l(1,0,4,5) 0-28567 mgc_mul(6,0,6,0,6) 0-28570 BLOCK_DPRAM_RBW_DUAL_rwport(16,10,32,1024,1024,32,1) {0-28572 0-28639 0-28699 0-28764 0-28824 0-28889 0-28948 0-29013 0-29073 0-29138 0-29197 0-29262 0-29321 0-29386 0-29445 0-29510 0-29570 0-29635 0-29694 0-29759 0-29818 0-29883 0-29942 0-30007 0-30066 0-30131 0-30190 0-30255 0-30314 0-30379 0-30438 0-30502} BLOCK_DPRAM_RBW_DUAL_rwport(17,10,32,1024,1024,32,1) {0-28574 0-28640 0-28701 0-28765 0-28826 0-28890 0-28950 0-29014 0-29075 0-29139 0-29199 0-29263 0-29323 0-29387 0-29447 0-29511 0-29572 0-29636 0-29696 0-29760 0-29820 0-29884 0-29944 0-30008 0-30068 0-30132 0-30192 0-30256 0-30316 0-30380 0-30440 0-30503} mgc_add(5,0,5,0,5) {0-28580 0-30562} BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1) {0-28584 0-28593 0-28608 0-28615 0-28648 0-28657 0-28669 0-28676 0-28712 0-28721 0-28736 0-28743 0-28773 0-28782 0-28794 0-28801 0-28837 0-28846 0-28861 0-28868 0-28898 0-28907 0-28919 0-28926 0-28961 0-28970 0-28985 0-28992 0-29022 0-29031 0-29043 0-29050 0-29086 0-29095 0-29110 0-29117 0-29147 0-29156 0-29168 0-29175 0-29210 0-29219 0-29234 0-29241 0-29271 0-29280 0-29292 0-29299 0-29334 0-29343 0-29358 0-29365 0-29395 0-29404 0-29416 0-29423 0-29458 0-29467 0-29482 0-29489 0-29519 0-29528 0-29540 0-29547 0-29583 0-29592 0-29607 0-29614 0-29644 0-29653 0-29665 0-29672 0-29707 0-29716 0-29731 0-29738 0-29768 0-29777 0-29789 0-29796 0-29831 0-29840 0-29855 0-29862 0-29892 0-29901 0-29913 0-29920 0-29955 0-29964 0-29979 0-29986 0-30016 0-30025 0-30037 0-30044 0-30079 0-30088 0-30103 0-30110 0-30140 0-30149 0-30161 0-30168 0-30203 0-30212 0-30227 0-30234 0-30264 0-30273 0-30285 0-30292 0-30327 0-30336 0-30351 0-30358 0-30388 0-30397 0-30409 0-30416 0-30451 0-30460 0-30475 0-30482 0-30511 0-30520 0-30532 0-30539} mgc_add(10,0,10,0,10) {0-28589 0-28592 0-28647 0-28653 0-28656 0-28717 0-28720 0-28772 0-28778 0-28781 0-28842 0-28845 0-28897 0-28903 0-28906 0-28966 0-28969 0-29021 0-29027 0-29030 0-29091 0-29094 0-29146 0-29152 0-29155 0-29215 0-29218 0-29270 0-29276 0-29279 0-29339 0-29342 0-29394 0-29400 0-29403 0-29463 0-29466 0-29518 0-29524 0-29527 0-29588 0-29591 0-29643 0-29649 0-29652 0-29712 0-29715 0-29767 0-29773 0-29776 0-29836 0-29839 0-29891 0-29897 0-29900 0-29960 0-29963 0-30015 0-30021 0-30024 0-30084 0-30087 0-30139 0-30145 0-30148 0-30208 0-30211 0-30263 0-30269 0-30272 0-30332 0-30335 0-30387 0-30393 0-30396 0-30456 0-30459 0-30510 0-30516 0-30519} mult_211a0e259bca55d0a7d87e37cf4e500170bb() {0-28598 0-28662 0-28726 0-28787 0-28851 0-28912 0-28975 0-29036 0-29100 0-29161 0-29224 0-29285 0-29348 0-29409 0-29472 0-29533 0-29597 0-29658 0-29721 0-29782 0-29845 0-29906 0-29969 0-30030 0-30093 0-30154 0-30217 0-30278 0-30341 0-30402 0-30465 0-30525} mgc_add(32,0,32,0,32) {0-28600 0-28610 0-28617 0-28664 0-28671 0-28728 0-28738 0-28789 0-28796 0-28853 0-28863 0-28914 0-28921 0-28977 0-28987 0-29038 0-29045 0-29102 0-29112 0-29163 0-29170 0-29226 0-29236 0-29287 0-29294 0-29350 0-29360 0-29411 0-29418 0-29474 0-29484 0-29535 0-29542 0-29599 0-29609 0-29660 0-29667 0-29723 0-29733 0-29784 0-29791 0-29847 0-29857 0-29908 0-29915 0-29971 0-29981 0-30032 0-30039 0-30095 0-30105 0-30156 0-30163 0-30219 0-30229 0-30280 0-30287 0-30343 0-30353 0-30404 0-30411 0-30467 0-30477 0-30527 0-30534} modulo_add_1c7cb5effec07f258b1f9fafcfd3564d6028() {0-28603 0-28667 0-28731 0-28792 0-28856 0-28917 0-28980 0-29041 0-29105 0-29166 0-29229 0-29290 0-29353 0-29414 0-29477 0-29538 0-29602 0-29663 0-29726 0-29787 0-29850 0-29911 0-29974 0-30035 0-30098 0-30159 0-30222 0-30283 0-30346 0-30407 0-30470 0-30530} modulo_sub_f83f1ef2ff5a4101c59f332e5a2a07d06350() {0-28613 0-28674 0-28741 0-28799 0-28866 0-28924 0-28990 0-29048 0-29115 0-29173 0-29239 0-29297 0-29363 0-29421 0-29487 0-29545 0-29612 0-29670 0-29736 0-29794 0-29860 0-29918 0-29984 0-30042 0-30108 0-30166 0-30232 0-30290 0-30356 0-30414 0-30480 0-30537} mgc_add(22,0,1,1,23) 0-28619 mgc_add(11,0,10,0,11) {0-28630 0-28679 0-28689 0-28746 0-28804 0-28814 0-28871 0-28881 0-28929 0-28939 0-28995 0-29053 0-29063 0-29120 0-29130 0-29178 0-29188 0-29244 0-29302 0-29312 0-29368 0-29378 0-29426 0-29436 0-29492 0-29550 0-29560 0-29617 0-29627 0-29675 0-29685 0-29741 0-29799 0-29809 0-29865 0-29875 0-29923 0-29933 0-29989 0-30047 0-30057 0-30113 0-30123 0-30171 0-30181 0-30237 0-30295 0-30305 0-30361 0-30371 0-30419 0-30429 0-30485 0-30542} mgc_shift_l(1,0,4,10) {0-28634 0-28693 0-28818} mgc_mul(10,0,10,0,10) {0-28638 0-28697 0-28763 0-28822 0-28888 0-28946 0-29012 0-29071 0-29137 0-29195 0-29261 0-29319 0-29385 0-29443 0-29509 0-29568 0-29634 0-29692 0-29758 0-29816 0-29882 0-29940 0-30006 0-30064 0-30130 0-30188 0-30254 0-30312 0-30378 0-30436 0-30501} mgc_add(9,0,9,0,9) {0-28708 0-28756 0-28957 0-29206 0-29254 0-29454 0-29703 0-29751 0-29951 0-30199 0-30247 0-30447} mgc_add(8,0,8,0,8) {0-28833 0-29005 0-29330 0-29827 0-29999 0-30323} mgc_add(7,0,7,0,7) {0-29082 0-29502 0-30075} mgc_shift_l(1,0,4,6) 0-29564 mgc_add(6,0,6,0,6) {0-29579 0-30494} mgc_add(5,0,2,1,6) 0-30548 mgc_add(11,0,11,0,11) 0-30554 mgc_add(4,0,2,1,4) 0-30559 ccs_sync_out_wait(18) 0-30567 mgc_io_sync(0) {0-30570 0-30573 0-30576 0-30579 0-30582}}
set a(0-28515-PROC_NAME) {core}
set a(0-28515-HIER_NAME) {/inPlaceNTT_DIT_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-28515}

