# do comp.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module comp
# 
# Top level modules:
# 	comp
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module comp_vlg_sample_tst
# -- Compiling module comp_vlg_check_tst
# -- Compiling module comp_vlg_vec_tst
# 
# Top level modules:
# 	comp_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.comp_vlg_vec_tst 
# Loading work.comp_vlg_vec_tst
# Loading work.comp
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading work.comp_vlg_sample_tst
# Loading work.comp_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port salida1 :: @time = 999500.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port salida2 :: @time = 999500.000 ps
#      Expected value = 0
#      Real value = 1
#           2 mismatched vectors : Simulation failed !
# ** Note: $finish    : comp.vt(179)
#    Time: 100 us  Iteration: 0  Instance: /comp_vlg_vec_tst/tb_out
