Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 18 19:09:09 2024
| Host         : DESKTOP-LBE2VK7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_animation_timing_summary_routed.rpt -pb led_animation_timing_summary_routed.pb -rpx led_animation_timing_summary_routed.rpx -warn_on_violation
| Design       : led_animation
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    934         
TIMING-18  Warning           Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (934)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1706)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (934)
--------------------------
 There are 915 register/latch pins with no clock driven by root clock pin: clk_div/divided_clock_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: display_driver/clk_div/divided_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1706)
---------------------------------------------------
 There are 1706 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.590        0.000                      0                  527        0.139        0.000                      0                  527        4.500        0.000                       0                   354  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.590        0.000                      0                  527        0.139        0.000                      0                  527        4.500        0.000                       0                   354  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 clock_period_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 2.019ns (39.942%)  route 3.036ns (60.058%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.567     5.119    clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clock_period_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  clock_period_reg[34]/Q
                         net (fo=5, routed)           1.161     6.699    clock_period_reg_n_0_[34]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.299     6.998 r  clock_period[63]_i_50/O
                         net (fo=1, routed)           0.000     6.998    clock_period[63]_i_50_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  clock_period_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.530    clock_period_reg[63]_i_32_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  clock_period_reg[63]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.644    clock_period_reg[63]_i_18_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  clock_period_reg[63]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.758    clock_period_reg[63]_i_5_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.986 r  clock_period_reg[63]_i_3/CO[2]
                         net (fo=65, routed)          0.677     8.663    clock_period_reg[63]_i_3_n_1
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.313     8.976 r  clock_period[63]_i_1/O
                         net (fo=64, routed)          1.198    10.174    clock_period[63]_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  clock_period_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.445    14.817    clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  clock_period_reg[0]/C
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X36Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.763    clock_period_reg[0]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 clock_period_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 2.019ns (39.942%)  route 3.036ns (60.058%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.567     5.119    clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clock_period_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  clock_period_reg[34]/Q
                         net (fo=5, routed)           1.161     6.699    clock_period_reg_n_0_[34]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.299     6.998 r  clock_period[63]_i_50/O
                         net (fo=1, routed)           0.000     6.998    clock_period[63]_i_50_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  clock_period_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.530    clock_period_reg[63]_i_32_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  clock_period_reg[63]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.644    clock_period_reg[63]_i_18_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  clock_period_reg[63]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.758    clock_period_reg[63]_i_5_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.986 r  clock_period_reg[63]_i_3/CO[2]
                         net (fo=65, routed)          0.677     8.663    clock_period_reg[63]_i_3_n_1
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.313     8.976 r  clock_period[63]_i_1/O
                         net (fo=64, routed)          1.198    10.174    clock_period[63]_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  clock_period_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.445    14.817    clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  clock_period_reg[1]/C
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X36Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.763    clock_period_reg[1]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 clock_period_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 2.019ns (39.942%)  route 3.036ns (60.058%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.567     5.119    clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clock_period_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  clock_period_reg[34]/Q
                         net (fo=5, routed)           1.161     6.699    clock_period_reg_n_0_[34]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.299     6.998 r  clock_period[63]_i_50/O
                         net (fo=1, routed)           0.000     6.998    clock_period[63]_i_50_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  clock_period_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.530    clock_period_reg[63]_i_32_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  clock_period_reg[63]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.644    clock_period_reg[63]_i_18_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  clock_period_reg[63]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.758    clock_period_reg[63]_i_5_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.986 r  clock_period_reg[63]_i_3/CO[2]
                         net (fo=65, routed)          0.677     8.663    clock_period_reg[63]_i_3_n_1
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.313     8.976 r  clock_period[63]_i_1/O
                         net (fo=64, routed)          1.198    10.174    clock_period[63]_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  clock_period_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.445    14.817    clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  clock_period_reg[2]/C
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X36Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.763    clock_period_reg[2]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 clock_period_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 2.019ns (39.942%)  route 3.036ns (60.058%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.567     5.119    clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clock_period_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  clock_period_reg[34]/Q
                         net (fo=5, routed)           1.161     6.699    clock_period_reg_n_0_[34]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.299     6.998 r  clock_period[63]_i_50/O
                         net (fo=1, routed)           0.000     6.998    clock_period[63]_i_50_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  clock_period_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.530    clock_period_reg[63]_i_32_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  clock_period_reg[63]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.644    clock_period_reg[63]_i_18_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  clock_period_reg[63]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.758    clock_period_reg[63]_i_5_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.986 r  clock_period_reg[63]_i_3/CO[2]
                         net (fo=65, routed)          0.677     8.663    clock_period_reg[63]_i_3_n_1
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.313     8.976 r  clock_period[63]_i_1/O
                         net (fo=64, routed)          1.198    10.174    clock_period[63]_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  clock_period_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.445    14.817    clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  clock_period_reg[3]/C
                         clock pessimism              0.187    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X36Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.763    clock_period_reg[3]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            length_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.886ns (54.716%)  route 2.388ns (45.284%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.628     5.180    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.636 f  length_reg[13]/Q
                         net (fo=11, routed)          1.380     7.016    length_reg[13]
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.124     7.140 r  length[0]_i_50/O
                         net (fo=1, routed)           0.000     7.140    length[0]_i_50_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.520 r  length_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.520    length_reg[0]_i_26_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.637 r  length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.637    length_reg[0]_i_10_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.754 r  length_reg[0]_i_3/CO[3]
                         net (fo=32, routed)          1.009     8.762    length_reg[0]_i_3_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     8.886 r  length[0]_i_8/O
                         net (fo=1, routed)           0.000     8.886    length[0]_i_8_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.436 r  length_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.436    length_reg[0]_i_2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  length_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    length_reg[4]_i_1_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  length_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    length_reg[8]_i_1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  length_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.778    length_reg[12]_i_1_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  length_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.892    length_reg[16]_i_1_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  length_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.006    length_reg[20]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  length_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    length_reg[24]_i_1_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.454 r  length_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.454    length_reg[28]_i_1_n_6
    SLICE_X3Y34          FDRE                                         r  length_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.516    14.888    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  length_reg[29]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)        0.062    15.187    length_reg[29]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            length_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 2.865ns (54.535%)  route 2.388ns (45.465%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.628     5.180    clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456     5.636 f  length_reg[13]/Q
                         net (fo=11, routed)          1.380     7.016    length_reg[13]
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.124     7.140 r  length[0]_i_50/O
                         net (fo=1, routed)           0.000     7.140    length[0]_i_50_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.520 r  length_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.520    length_reg[0]_i_26_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.637 r  length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.637    length_reg[0]_i_10_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.754 r  length_reg[0]_i_3/CO[3]
                         net (fo=32, routed)          1.009     8.762    length_reg[0]_i_3_n_0
    SLICE_X3Y27          LUT5 (Prop_lut5_I1_O)        0.124     8.886 r  length[0]_i_8/O
                         net (fo=1, routed)           0.000     8.886    length[0]_i_8_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.436 r  length_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.436    length_reg[0]_i_2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.550 r  length_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.550    length_reg[4]_i_1_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.664 r  length_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.664    length_reg[8]_i_1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.778 r  length_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.778    length_reg[12]_i_1_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.892 r  length_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.892    length_reg[16]_i_1_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.006 r  length_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.006    length_reg[20]_i_1_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.120 r  length_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.120    length_reg[24]_i_1_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.433 r  length_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.433    length_reg[28]_i_1_n_4
    SLICE_X3Y34          FDRE                                         r  length_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.516    14.888    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  length_reg[31]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)        0.062    15.187    length_reg[31]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 clock_period_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 2.019ns (41.425%)  route 2.855ns (58.575%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.567     5.119    clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clock_period_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  clock_period_reg[34]/Q
                         net (fo=5, routed)           1.161     6.699    clock_period_reg_n_0_[34]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.299     6.998 r  clock_period[63]_i_50/O
                         net (fo=1, routed)           0.000     6.998    clock_period[63]_i_50_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  clock_period_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.530    clock_period_reg[63]_i_32_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  clock_period_reg[63]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.644    clock_period_reg[63]_i_18_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  clock_period_reg[63]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.758    clock_period_reg[63]_i_5_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.986 r  clock_period_reg[63]_i_3/CO[2]
                         net (fo=65, routed)          0.677     8.663    clock_period_reg[63]_i_3_n_1
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.313     8.976 r  clock_period[63]_i_1/O
                         net (fo=64, routed)          1.017     9.993    clock_period[63]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  clock_period_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.447    14.819    clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  clock_period_reg[24]/C
                         clock pessimism              0.187    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X36Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.765    clock_period_reg[24]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 clock_period_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 2.019ns (41.425%)  route 2.855ns (58.575%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.567     5.119    clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clock_period_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  clock_period_reg[34]/Q
                         net (fo=5, routed)           1.161     6.699    clock_period_reg_n_0_[34]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.299     6.998 r  clock_period[63]_i_50/O
                         net (fo=1, routed)           0.000     6.998    clock_period[63]_i_50_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  clock_period_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.530    clock_period_reg[63]_i_32_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  clock_period_reg[63]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.644    clock_period_reg[63]_i_18_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  clock_period_reg[63]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.758    clock_period_reg[63]_i_5_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.986 r  clock_period_reg[63]_i_3/CO[2]
                         net (fo=65, routed)          0.677     8.663    clock_period_reg[63]_i_3_n_1
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.313     8.976 r  clock_period[63]_i_1/O
                         net (fo=64, routed)          1.017     9.993    clock_period[63]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  clock_period_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.447    14.819    clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  clock_period_reg[25]/C
                         clock pessimism              0.187    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X36Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.765    clock_period_reg[25]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 clock_period_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 2.019ns (41.425%)  route 2.855ns (58.575%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.567     5.119    clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clock_period_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  clock_period_reg[34]/Q
                         net (fo=5, routed)           1.161     6.699    clock_period_reg_n_0_[34]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.299     6.998 r  clock_period[63]_i_50/O
                         net (fo=1, routed)           0.000     6.998    clock_period[63]_i_50_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  clock_period_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.530    clock_period_reg[63]_i_32_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  clock_period_reg[63]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.644    clock_period_reg[63]_i_18_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  clock_period_reg[63]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.758    clock_period_reg[63]_i_5_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.986 r  clock_period_reg[63]_i_3/CO[2]
                         net (fo=65, routed)          0.677     8.663    clock_period_reg[63]_i_3_n_1
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.313     8.976 r  clock_period[63]_i_1/O
                         net (fo=64, routed)          1.017     9.993    clock_period[63]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  clock_period_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.447    14.819    clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  clock_period_reg[26]/C
                         clock pessimism              0.187    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X36Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.765    clock_period_reg[26]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  4.773    

Slack (MET) :             4.773ns  (required time - arrival time)
  Source:                 clock_period_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 2.019ns (41.425%)  route 2.855ns (58.575%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.567     5.119    clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clock_period_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.419     5.538 f  clock_period_reg[34]/Q
                         net (fo=5, routed)           1.161     6.699    clock_period_reg_n_0_[34]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.299     6.998 r  clock_period[63]_i_50/O
                         net (fo=1, routed)           0.000     6.998    clock_period[63]_i_50_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.530 r  clock_period_reg[63]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.530    clock_period_reg[63]_i_32_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  clock_period_reg[63]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.644    clock_period_reg[63]_i_18_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  clock_period_reg[63]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.758    clock_period_reg[63]_i_5_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.986 r  clock_period_reg[63]_i_3/CO[2]
                         net (fo=65, routed)          0.677     8.663    clock_period_reg[63]_i_3_n_1
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.313     8.976 r  clock_period[63]_i_1/O
                         net (fo=64, routed)          1.017     9.993    clock_period[63]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  clock_period_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.447    14.819    clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  clock_period_reg[27]/C
                         clock pessimism              0.187    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X36Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.765    clock_period_reg[27]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  4.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clock_period_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.537%)  route 0.310ns (62.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  clock_period_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clock_period_reg[12]/Q
                         net (fo=7, routed)           0.310     1.926    clock_period_reg_n_0_[12]
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.045     1.971 r  clock_period[11]_i_1/O
                         net (fo=1, routed)           0.000     1.971    p_1_in[11]
    SLICE_X37Y38         FDRE                                         r  clock_period_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.832     1.990    clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  clock_period_reg[11]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.092     1.832    clock_period_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 clock_period_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.882%)  route 0.347ns (65.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clock_period_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clock_period_reg[17]/Q
                         net (fo=8, routed)           0.347     1.966    clock_period_reg_n_0_[17]
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.045     2.011 r  clock_period[18]_i_1/O
                         net (fo=1, routed)           0.000     2.011    p_1_in[18]
    SLICE_X35Y38         FDRE                                         r  clock_period_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.831     1.989    clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  clock_period_reg[18]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.107     1.846    clock_period_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 button_len_dn_old_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_len_dn_raise_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.591     1.504    clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  button_len_dn_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  button_len_dn_old_reg/Q
                         net (fo=1, routed)           0.086     1.731    len_dn_debounce/button_len_dn_old
    SLICE_X5Y34          LUT2 (Prop_lut2_I0_O)        0.045     1.776 r  len_dn_debounce/button_len_dn_raise_i_1/O
                         net (fo=1, routed)           0.000     1.776    button_len_dn_raise0
    SLICE_X5Y34          FDRE                                         r  button_len_dn_raise_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  button_len_dn_raise_reg/C
                         clock pessimism             -0.501     1.517    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.091     1.608    button_len_dn_raise_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clock_period_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.190ns (65.786%)  route 0.099ns (34.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.565     1.478    clk_IBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  clock_period_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_period_reg[36]/Q
                         net (fo=5, routed)           0.099     1.718    clock_period_reg_n_0_[36]
    SLICE_X33Y43         LUT4 (Prop_lut4_I3_O)        0.049     1.767 r  clock_period[35]_i_1/O
                         net (fo=1, routed)           0.000     1.767    p_1_in[35]
    SLICE_X33Y43         FDRE                                         r  clock_period_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.834     1.992    clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clock_period_reg[35]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.107     1.598    clock_period_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 clock_period_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.882%)  route 0.347ns (65.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clock_period_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clock_period_reg[17]/Q
                         net (fo=8, routed)           0.347     1.966    clock_period_reg_n_0_[17]
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.045     2.011 r  clock_period[16]_i_1/O
                         net (fo=1, routed)           0.000     2.011    p_1_in[16]
    SLICE_X35Y38         FDRE                                         r  clock_period_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.831     1.989    clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  clock_period_reg[16]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.092     1.831    clock_period_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 clock_period_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.232%)  route 0.357ns (65.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  clock_period_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clock_period_reg[16]/Q
                         net (fo=8, routed)           0.357     1.974    clock_period_reg_n_0_[16]
    SLICE_X36Y40         LUT4 (Prop_lut4_I0_O)        0.045     2.019 r  clock_period[17]_i_1/O
                         net (fo=1, routed)           0.000     2.019    p_1_in[17]
    SLICE_X36Y40         FDRE                                         r  clock_period_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clock_period_reg[17]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.091     1.832    clock_period_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 clock_period_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.183ns (31.378%)  route 0.400ns (68.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.565     1.478    clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  clock_period_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clock_period_reg[32]/Q
                         net (fo=5, routed)           0.400     2.020    clock_period_reg_n_0_[32]
    SLICE_X36Y41         LUT4 (Prop_lut4_I3_O)        0.042     2.062 r  clock_period[31]_i_1/O
                         net (fo=1, routed)           0.000     2.062    p_1_in[31]
    SLICE_X36Y41         FDRE                                         r  clock_period_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  clock_period_reg[31]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.107     1.848    clock_period_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 button_len_up_old_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_len_up_raise_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.591     1.504    clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  button_len_up_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  button_len_up_old_reg/Q
                         net (fo=1, routed)           0.137     1.782    len_up_debounce/button_len_up_old
    SLICE_X5Y34          LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  len_up_debounce/button_len_up_raise_i_1/O
                         net (fo=1, routed)           0.000     1.827    button_len_up_raise0
    SLICE_X5Y34          FDRE                                         r  button_len_up_raise_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  button_len_up_raise_reg/C
                         clock pessimism             -0.501     1.517    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.092     1.609    button_len_up_raise_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 button_freq_dn_raise_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.183ns (30.013%)  route 0.427ns (69.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  button_freq_dn_raise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  button_freq_dn_raise_reg/Q
                         net (fo=65, routed)          0.427     2.044    button_freq_dn_raise
    SLICE_X35Y38         LUT4 (Prop_lut4_I2_O)        0.042     2.086 r  clock_period[14]_i_1/O
                         net (fo=1, routed)           0.000     2.086    p_1_in[14]
    SLICE_X35Y38         FDRE                                         r  clock_period_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.831     1.989    clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  clock_period_reg[14]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.107     1.846    clock_period_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 freq_dn_debounce/button_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_freq_dn_old_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.563     1.476    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  freq_dn_debounce/button_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  freq_dn_debounce/button_active_reg/Q
                         net (fo=3, routed)           0.131     1.735    button_freq_dn_active
    SLICE_X36Y39         FDRE                                         r  button_freq_dn_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.832     1.990    clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  button_freq_dn_old_reg/C
                         clock pessimism             -0.514     1.476    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.012     1.488    button_freq_dn_old_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y6      FSM_onehot_dir_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y6      FSM_onehot_dir_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9      button_dir_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y9      button_dir_raise_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39    button_freq_dn_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39    button_freq_dn_raise_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y45    button_freq_up_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y45    button_freq_up_raise_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y34     button_len_dn_old_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6      FSM_onehot_dir_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6      FSM_onehot_dir_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6      FSM_onehot_dir_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6      FSM_onehot_dir_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9      button_dir_old_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9      button_dir_old_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9      button_dir_raise_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9      button_dir_raise_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39    button_freq_dn_old_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39    button_freq_dn_old_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6      FSM_onehot_dir_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6      FSM_onehot_dir_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6      FSM_onehot_dir_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6      FSM_onehot_dir_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9      button_dir_old_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9      button_dir_old_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9      button_dir_raise_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y9      button_dir_raise_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39    button_freq_dn_old_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39    button_freq_dn_old_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1722 Endpoints
Min Delay          1722 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[6][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.023ns  (logic 2.962ns (15.570%)  route 16.061ns (84.430%))
  Logic Levels:           14  (CARRY4=1 FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tail_reg[0]/Q
                         net (fo=108, routed)         5.338     5.794    tail_reg[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     5.918 r  display[7][7]_i_263/O
                         net (fo=1, routed)           0.958     6.876    display[7][7]_i_263_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.000 f  display[7][7]_i_208/O
                         net (fo=1, routed)           0.798     7.799    display[7][7]_i_208_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.124     7.923 r  display[7][7]_i_143/O
                         net (fo=1, routed)           1.135     9.058    display[7][7]_i_143_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.182 r  display[7][7]_i_103/O
                         net (fo=1, routed)           0.161     9.343    display[7][7]_i_103_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124     9.467 f  display[7][7]_i_63/O
                         net (fo=2, routed)           1.036    10.503    display[7][7]_i_63_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.627 r  display[7][3]_i_31/O
                         net (fo=4, routed)           1.282    11.909    display[7][3]_i_31_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.033 r  display[7][3]_i_18/O
                         net (fo=1, routed)           0.000    12.033    display[7][3]_i_18_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.611 f  display_reg[7][3]_i_3/O[2]
                         net (fo=19, routed)          1.518    14.129    data0[2]
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.301    14.430 r  display[4][2]_i_12/O
                         net (fo=1, routed)           0.663    15.093    display[4][2]_i_12_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.217 f  display[4][2]_i_6/O
                         net (fo=1, routed)           0.000    15.217    display[4][2]_i_6_n_0
    SLICE_X12Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    15.431 f  display_reg[4][2]_i_3/O
                         net (fo=7, routed)           1.595    17.027    display_reg[4][2]_i_3_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.297    17.324 r  display[4][7]_i_3/O
                         net (fo=30, routed)          1.575    18.899    display[4][7]_i_3_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.124    19.023 r  display[6][4]_i_1/O
                         net (fo=1, routed)           0.000    19.023    display[6][4]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  display_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[3][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.879ns  (logic 2.962ns (15.689%)  route 15.917ns (84.311%))
  Logic Levels:           14  (CARRY4=1 FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tail_reg[0]/Q
                         net (fo=108, routed)         5.338     5.794    tail_reg[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     5.918 r  display[7][7]_i_263/O
                         net (fo=1, routed)           0.958     6.876    display[7][7]_i_263_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.000 f  display[7][7]_i_208/O
                         net (fo=1, routed)           0.798     7.799    display[7][7]_i_208_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.124     7.923 r  display[7][7]_i_143/O
                         net (fo=1, routed)           1.135     9.058    display[7][7]_i_143_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.182 r  display[7][7]_i_103/O
                         net (fo=1, routed)           0.161     9.343    display[7][7]_i_103_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124     9.467 f  display[7][7]_i_63/O
                         net (fo=2, routed)           1.036    10.503    display[7][7]_i_63_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.627 r  display[7][3]_i_31/O
                         net (fo=4, routed)           1.282    11.909    display[7][3]_i_31_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.033 r  display[7][3]_i_18/O
                         net (fo=1, routed)           0.000    12.033    display[7][3]_i_18_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.611 f  display_reg[7][3]_i_3/O[2]
                         net (fo=19, routed)          1.518    14.129    data0[2]
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.301    14.430 r  display[4][2]_i_12/O
                         net (fo=1, routed)           0.663    15.093    display[4][2]_i_12_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.217 f  display[4][2]_i_6/O
                         net (fo=1, routed)           0.000    15.217    display[4][2]_i_6_n_0
    SLICE_X12Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    15.431 f  display_reg[4][2]_i_3/O
                         net (fo=7, routed)           1.595    17.027    display_reg[4][2]_i_3_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.297    17.324 r  display[4][7]_i_3/O
                         net (fo=30, routed)          1.431    18.755    display[4][7]_i_3_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.124    18.879 r  display[3][7]_i_1/O
                         net (fo=1, routed)           0.000    18.879    display[3][7]_i_1_n_0
    SLICE_X4Y4           FDRE                                         r  display_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.874ns  (logic 2.962ns (15.693%)  route 15.912ns (84.307%))
  Logic Levels:           14  (CARRY4=1 FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tail_reg[0]/Q
                         net (fo=108, routed)         5.338     5.794    tail_reg[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     5.918 r  display[7][7]_i_263/O
                         net (fo=1, routed)           0.958     6.876    display[7][7]_i_263_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.000 f  display[7][7]_i_208/O
                         net (fo=1, routed)           0.798     7.799    display[7][7]_i_208_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.124     7.923 r  display[7][7]_i_143/O
                         net (fo=1, routed)           1.135     9.058    display[7][7]_i_143_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.182 r  display[7][7]_i_103/O
                         net (fo=1, routed)           0.161     9.343    display[7][7]_i_103_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124     9.467 f  display[7][7]_i_63/O
                         net (fo=2, routed)           1.036    10.503    display[7][7]_i_63_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.627 r  display[7][3]_i_31/O
                         net (fo=4, routed)           1.282    11.909    display[7][3]_i_31_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.033 r  display[7][3]_i_18/O
                         net (fo=1, routed)           0.000    12.033    display[7][3]_i_18_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.611 f  display_reg[7][3]_i_3/O[2]
                         net (fo=19, routed)          1.518    14.129    data0[2]
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.301    14.430 r  display[4][2]_i_12/O
                         net (fo=1, routed)           0.663    15.093    display[4][2]_i_12_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.217 f  display[4][2]_i_6/O
                         net (fo=1, routed)           0.000    15.217    display[4][2]_i_6_n_0
    SLICE_X12Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    15.431 f  display_reg[4][2]_i_3/O
                         net (fo=7, routed)           1.595    17.027    display_reg[4][2]_i_3_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.297    17.324 r  display[4][7]_i_3/O
                         net (fo=30, routed)          1.427    18.750    display[4][7]_i_3_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I2_O)        0.124    18.874 r  display[2][3]_i_1/O
                         net (fo=1, routed)           0.000    18.874    display[2][3]_i_1_n_0
    SLICE_X5Y3           FDRE                                         r  display_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.853ns  (logic 2.962ns (15.711%)  route 15.891ns (84.289%))
  Logic Levels:           14  (CARRY4=1 FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tail_reg[0]/Q
                         net (fo=108, routed)         5.338     5.794    tail_reg[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     5.918 r  display[7][7]_i_263/O
                         net (fo=1, routed)           0.958     6.876    display[7][7]_i_263_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.000 f  display[7][7]_i_208/O
                         net (fo=1, routed)           0.798     7.799    display[7][7]_i_208_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.124     7.923 r  display[7][7]_i_143/O
                         net (fo=1, routed)           1.135     9.058    display[7][7]_i_143_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.182 r  display[7][7]_i_103/O
                         net (fo=1, routed)           0.161     9.343    display[7][7]_i_103_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124     9.467 f  display[7][7]_i_63/O
                         net (fo=2, routed)           1.036    10.503    display[7][7]_i_63_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.627 r  display[7][3]_i_31/O
                         net (fo=4, routed)           1.282    11.909    display[7][3]_i_31_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.033 r  display[7][3]_i_18/O
                         net (fo=1, routed)           0.000    12.033    display[7][3]_i_18_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.611 f  display_reg[7][3]_i_3/O[2]
                         net (fo=19, routed)          1.518    14.129    data0[2]
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.301    14.430 r  display[4][2]_i_12/O
                         net (fo=1, routed)           0.663    15.093    display[4][2]_i_12_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.217 f  display[4][2]_i_6/O
                         net (fo=1, routed)           0.000    15.217    display[4][2]_i_6_n_0
    SLICE_X12Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    15.431 f  display_reg[4][2]_i_3/O
                         net (fo=7, routed)           1.595    17.027    display_reg[4][2]_i_3_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.297    17.324 r  display[4][7]_i_3/O
                         net (fo=30, routed)          1.405    18.729    display[4][7]_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.124    18.853 r  display[2][6]_i_1/O
                         net (fo=1, routed)           0.000    18.853    display[2][6]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  display_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[6][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.773ns  (logic 3.211ns (17.105%)  route 15.562ns (82.895%))
  Logic Levels:           15  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tail_reg[0]/Q
                         net (fo=108, routed)         5.338     5.794    tail_reg[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     5.918 r  display[7][7]_i_263/O
                         net (fo=1, routed)           0.958     6.876    display[7][7]_i_263_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.000 f  display[7][7]_i_208/O
                         net (fo=1, routed)           0.798     7.799    display[7][7]_i_208_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.124     7.923 r  display[7][7]_i_143/O
                         net (fo=1, routed)           1.135     9.058    display[7][7]_i_143_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.182 r  display[7][7]_i_103/O
                         net (fo=1, routed)           0.161     9.343    display[7][7]_i_103_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124     9.467 f  display[7][7]_i_63/O
                         net (fo=2, routed)           1.036    10.503    display[7][7]_i_63_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.627 r  display[7][3]_i_31/O
                         net (fo=4, routed)           1.653    12.280    display[7][3]_i_31_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.404 r  display[7][3]_i_16/O
                         net (fo=1, routed)           0.000    12.404    display[7][3]_i_16_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.780 r  display_reg[7][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.780    display_reg[7][3]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.999 r  display_reg[7][7]_i_3/O[0]
                         net (fo=19, routed)          1.252    14.251    data0[4]
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.295    14.546 f  display[4][4]_i_15/O
                         net (fo=1, routed)           0.701    15.247    display[4][4]_i_15_n_0
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.371 f  display[4][4]_i_8/O
                         net (fo=1, routed)           0.000    15.371    display[4][4]_i_8_n_0
    SLICE_X13Y5          MUXF7 (Prop_muxf7_I1_O)      0.217    15.588 f  display_reg[4][4]_i_4/O
                         net (fo=9, routed)           1.609    17.197    display_reg[4][4]_i_4_n_0
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.324    17.521 r  display[4][5]_i_3/O
                         net (fo=6, routed)           0.919    18.441    display[4][5]_i_3_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I2_O)        0.332    18.773 r  display[6][5]_i_1/O
                         net (fo=1, routed)           0.000    18.773    display[6][5]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  display_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[4][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.773ns  (logic 2.962ns (15.778%)  route 15.811ns (84.222%))
  Logic Levels:           14  (CARRY4=1 FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tail_reg[0]/Q
                         net (fo=108, routed)         5.338     5.794    tail_reg[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     5.918 r  display[7][7]_i_263/O
                         net (fo=1, routed)           0.958     6.876    display[7][7]_i_263_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.000 f  display[7][7]_i_208/O
                         net (fo=1, routed)           0.798     7.799    display[7][7]_i_208_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.124     7.923 r  display[7][7]_i_143/O
                         net (fo=1, routed)           1.135     9.058    display[7][7]_i_143_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.182 r  display[7][7]_i_103/O
                         net (fo=1, routed)           0.161     9.343    display[7][7]_i_103_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124     9.467 f  display[7][7]_i_63/O
                         net (fo=2, routed)           1.036    10.503    display[7][7]_i_63_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.627 r  display[7][3]_i_31/O
                         net (fo=4, routed)           1.282    11.909    display[7][3]_i_31_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.033 r  display[7][3]_i_18/O
                         net (fo=1, routed)           0.000    12.033    display[7][3]_i_18_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.611 f  display_reg[7][3]_i_3/O[2]
                         net (fo=19, routed)          1.518    14.129    data0[2]
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.301    14.430 r  display[4][2]_i_12/O
                         net (fo=1, routed)           0.663    15.093    display[4][2]_i_12_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.217 f  display[4][2]_i_6/O
                         net (fo=1, routed)           0.000    15.217    display[4][2]_i_6_n_0
    SLICE_X12Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    15.431 f  display_reg[4][2]_i_3/O
                         net (fo=7, routed)           1.595    17.027    display_reg[4][2]_i_3_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.297    17.324 r  display[4][7]_i_3/O
                         net (fo=30, routed)          1.325    18.649    display[4][7]_i_3_n_0
    SLICE_X2Y0           LUT6 (Prop_lut6_I5_O)        0.124    18.773 r  display[4][5]_i_1/O
                         net (fo=1, routed)           0.000    18.773    display[4][5]_i_1_n_0
    SLICE_X2Y0           FDRE                                         r  display_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[5][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.755ns  (logic 2.978ns (15.878%)  route 15.777ns (84.122%))
  Logic Levels:           15  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tail_reg[0]/Q
                         net (fo=108, routed)         5.338     5.794    tail_reg[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     5.918 r  display[7][7]_i_263/O
                         net (fo=1, routed)           0.958     6.876    display[7][7]_i_263_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.000 f  display[7][7]_i_208/O
                         net (fo=1, routed)           0.798     7.799    display[7][7]_i_208_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.124     7.923 r  display[7][7]_i_143/O
                         net (fo=1, routed)           1.135     9.058    display[7][7]_i_143_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.182 r  display[7][7]_i_103/O
                         net (fo=1, routed)           0.161     9.343    display[7][7]_i_103_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124     9.467 f  display[7][7]_i_63/O
                         net (fo=2, routed)           1.036    10.503    display[7][7]_i_63_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.627 r  display[7][3]_i_31/O
                         net (fo=4, routed)           1.653    12.280    display[7][3]_i_31_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.404 r  display[7][3]_i_16/O
                         net (fo=1, routed)           0.000    12.404    display[7][3]_i_16_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.780 r  display_reg[7][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.780    display_reg[7][3]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.999 r  display_reg[7][7]_i_3/O[0]
                         net (fo=19, routed)          1.252    14.251    data0[4]
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.295    14.546 f  display[4][4]_i_15/O
                         net (fo=1, routed)           0.701    15.247    display[4][4]_i_15_n_0
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.371 f  display[4][4]_i_8/O
                         net (fo=1, routed)           0.000    15.371    display[4][4]_i_8_n_0
    SLICE_X13Y5          MUXF7 (Prop_muxf7_I1_O)      0.217    15.588 f  display_reg[4][4]_i_4/O
                         net (fo=9, routed)           1.893    17.481    display_reg[4][4]_i_4_n_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I0_O)        0.299    17.780 r  display[4][6]_i_4/O
                         net (fo=6, routed)           0.851    18.631    display[4][6]_i_4_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I2_O)        0.124    18.755 r  display[5][6]_i_1/O
                         net (fo=1, routed)           0.000    18.755    display[5][6]_i_1_n_0
    SLICE_X4Y5           FDRE                                         r  display_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[3][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.731ns  (logic 2.962ns (15.813%)  route 15.769ns (84.187%))
  Logic Levels:           14  (CARRY4=1 FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tail_reg[0]/Q
                         net (fo=108, routed)         5.338     5.794    tail_reg[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     5.918 r  display[7][7]_i_263/O
                         net (fo=1, routed)           0.958     6.876    display[7][7]_i_263_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.000 f  display[7][7]_i_208/O
                         net (fo=1, routed)           0.798     7.799    display[7][7]_i_208_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.124     7.923 r  display[7][7]_i_143/O
                         net (fo=1, routed)           1.135     9.058    display[7][7]_i_143_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.182 r  display[7][7]_i_103/O
                         net (fo=1, routed)           0.161     9.343    display[7][7]_i_103_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124     9.467 f  display[7][7]_i_63/O
                         net (fo=2, routed)           1.036    10.503    display[7][7]_i_63_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.627 r  display[7][3]_i_31/O
                         net (fo=4, routed)           1.282    11.909    display[7][3]_i_31_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.033 r  display[7][3]_i_18/O
                         net (fo=1, routed)           0.000    12.033    display[7][3]_i_18_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.611 f  display_reg[7][3]_i_3/O[2]
                         net (fo=19, routed)          1.518    14.129    data0[2]
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.301    14.430 r  display[4][2]_i_12/O
                         net (fo=1, routed)           0.663    15.093    display[4][2]_i_12_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.217 f  display[4][2]_i_6/O
                         net (fo=1, routed)           0.000    15.217    display[4][2]_i_6_n_0
    SLICE_X12Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    15.431 f  display_reg[4][2]_i_3/O
                         net (fo=7, routed)           1.595    17.027    display_reg[4][2]_i_3_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.297    17.324 r  display[4][7]_i_3/O
                         net (fo=30, routed)          1.284    18.607    display[4][7]_i_3_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.731 r  display[3][4]_i_1/O
                         net (fo=1, routed)           0.000    18.731    display[3][4]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  display_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[6][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.723ns  (logic 2.978ns (15.906%)  route 15.745ns (84.094%))
  Logic Levels:           15  (CARRY4=2 FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tail_reg[0]/Q
                         net (fo=108, routed)         5.338     5.794    tail_reg[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     5.918 r  display[7][7]_i_263/O
                         net (fo=1, routed)           0.958     6.876    display[7][7]_i_263_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.000 f  display[7][7]_i_208/O
                         net (fo=1, routed)           0.798     7.799    display[7][7]_i_208_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.124     7.923 r  display[7][7]_i_143/O
                         net (fo=1, routed)           1.135     9.058    display[7][7]_i_143_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.182 r  display[7][7]_i_103/O
                         net (fo=1, routed)           0.161     9.343    display[7][7]_i_103_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124     9.467 f  display[7][7]_i_63/O
                         net (fo=2, routed)           1.036    10.503    display[7][7]_i_63_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.627 r  display[7][3]_i_31/O
                         net (fo=4, routed)           1.653    12.280    display[7][3]_i_31_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.404 r  display[7][3]_i_16/O
                         net (fo=1, routed)           0.000    12.404    display[7][3]_i_16_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.780 r  display_reg[7][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.780    display_reg[7][3]_i_3_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.999 r  display_reg[7][7]_i_3/O[0]
                         net (fo=19, routed)          1.252    14.251    data0[4]
    SLICE_X12Y5          LUT6 (Prop_lut6_I0_O)        0.295    14.546 f  display[4][4]_i_15/O
                         net (fo=1, routed)           0.701    15.247    display[4][4]_i_15_n_0
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.371 f  display[4][4]_i_8/O
                         net (fo=1, routed)           0.000    15.371    display[4][4]_i_8_n_0
    SLICE_X13Y5          MUXF7 (Prop_muxf7_I1_O)      0.217    15.588 f  display_reg[4][4]_i_4/O
                         net (fo=9, routed)           1.893    17.481    display_reg[4][4]_i_4_n_0
    SLICE_X4Y3           LUT6 (Prop_lut6_I0_O)        0.299    17.780 r  display[4][6]_i_4/O
                         net (fo=6, routed)           0.819    18.599    display[4][6]_i_4_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I2_O)        0.124    18.723 r  display[6][6]_i_1/O
                         net (fo=1, routed)           0.000    18.723    display[6][6]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  display_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tail_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.716ns  (logic 2.962ns (15.826%)  route 15.754ns (84.174%))
  Logic Levels:           14  (CARRY4=1 FDRE=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tail_reg[0]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tail_reg[0]/Q
                         net (fo=108, routed)         5.338     5.794    tail_reg[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     5.918 r  display[7][7]_i_263/O
                         net (fo=1, routed)           0.958     6.876    display[7][7]_i_263_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.000 f  display[7][7]_i_208/O
                         net (fo=1, routed)           0.798     7.799    display[7][7]_i_208_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.124     7.923 r  display[7][7]_i_143/O
                         net (fo=1, routed)           1.135     9.058    display[7][7]_i_143_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.182 r  display[7][7]_i_103/O
                         net (fo=1, routed)           0.161     9.343    display[7][7]_i_103_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.124     9.467 f  display[7][7]_i_63/O
                         net (fo=2, routed)           1.036    10.503    display[7][7]_i_63_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.627 r  display[7][3]_i_31/O
                         net (fo=4, routed)           1.282    11.909    display[7][3]_i_31_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.033 r  display[7][3]_i_18/O
                         net (fo=1, routed)           0.000    12.033    display[7][3]_i_18_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.611 f  display_reg[7][3]_i_3/O[2]
                         net (fo=19, routed)          1.518    14.129    data0[2]
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.301    14.430 r  display[4][2]_i_12/O
                         net (fo=1, routed)           0.663    15.093    display[4][2]_i_12_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.124    15.217 f  display[4][2]_i_6/O
                         net (fo=1, routed)           0.000    15.217    display[4][2]_i_6_n_0
    SLICE_X12Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    15.431 f  display_reg[4][2]_i_3/O
                         net (fo=7, routed)           1.595    17.027    display_reg[4][2]_i_3_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.297    17.324 r  display[4][7]_i_3/O
                         net (fo=30, routed)          1.268    18.592    display[4][7]_i_3_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I5_O)        0.124    18.716 r  display[2][4]_i_1/O
                         net (fo=1, routed)           0.000    18.716    display[2][4]_i_1_n_0
    SLICE_X10Y4          FDRE                                         r  display_reg[2][4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_reg[7][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[7][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE                         0.000     0.000 r  display_reg[7][4]/C
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_reg[7][4]/Q
                         net (fo=6, routed)           0.180     0.321    display_reg_n_0_[7][4]
    SLICE_X9Y6           LUT5 (Prop_lut5_I2_O)        0.045     0.366 r  display[7][4]_i_1/O
                         net (fo=1, routed)           0.000     0.366    display[7][4]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  display_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[6][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[6][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE                         0.000     0.000 r  display_reg[6][0]/C
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_reg[6][0]/Q
                         net (fo=5, routed)           0.180     0.321    display_reg_n_0_[6][0]
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  display[6][0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    display[6][0]_i_1_n_0
    SLICE_X5Y1           FDRE                                         r  display_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[7][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[7][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  display_reg[7][1]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_reg[7][1]/Q
                         net (fo=5, routed)           0.180     0.321    display_reg_n_0_[7][1]
    SLICE_X9Y3           LUT5 (Prop_lut5_I4_O)        0.045     0.366 r  display[7][1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    display[7][1]_i_1_n_0
    SLICE_X9Y3           FDRE                                         r  display_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE                         0.000     0.000 r  display_reg[0][0]/C
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_reg[0][0]/Q
                         net (fo=5, routed)           0.181     0.322    display_reg_n_0_[0][0]
    SLICE_X7Y3           LUT5 (Prop_lut5_I2_O)        0.045     0.367 r  display[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    display[0][0]_i_1_n_0
    SLICE_X7Y3           FDRE                                         r  display_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.475%)  route 0.183ns (49.525%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE                         0.000     0.000 r  display_reg[0][5]/C
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_reg[0][5]/Q
                         net (fo=5, routed)           0.183     0.324    display_reg_n_0_[0][5]
    SLICE_X7Y3           LUT5 (Prop_lut5_I2_O)        0.045     0.369 r  display[0][5]_i_1/O
                         net (fo=1, routed)           0.000     0.369    display[0][5]_i_1_n_0
    SLICE_X7Y3           FDRE                                         r  display_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 head_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            head_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE                         0.000     0.000 r  head_reg[0]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  head_reg[0]/Q
                         net (fo=25, routed)          0.193     0.334    head_reg_n_0_[0]
    SLICE_X9Y20          LUT2 (Prop_lut2_I1_O)        0.045     0.379 r  head[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    head[0]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  head_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/display_number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/display_number_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE                         0.000     0.000 r  display_driver/display_number_reg[0]/C
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_driver/display_number_reg[0]/Q
                         net (fo=23, routed)          0.193     0.334    display_driver/display_number_reg[0]
    SLICE_X5Y5           LUT1 (Prop_lut1_I0_O)        0.045     0.379 r  display_driver/display_number[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    display_driver/display_number[0]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  display_driver/display_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[4][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_cathodes_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.274ns (72.230%)  route 0.105ns (27.770%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE                         0.000     0.000 r  display_reg[4][2]/C
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_reg[4][2]/Q
                         net (fo=4, routed)           0.105     0.269    display_driver/sseg_cathodes_reg[7]_3[2]
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  display_driver/sseg_cathodes[2]_i_3/O
                         net (fo=1, routed)           0.000     0.314    display_driver/sseg_cathodes[2]_i_3_n_0
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.065     0.379 r  display_driver/sseg_cathodes_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.379    display_driver/sseg_cathodes_reg[2]_i_1_n_0
    SLICE_X9Y1           FDRE                                         r  display_driver/sseg_cathodes_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.730%)  route 0.196ns (51.270%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE                         0.000     0.000 r  display_reg[3][0]/C
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_reg[3][0]/Q
                         net (fo=5, routed)           0.196     0.337    display_reg_n_0_[3][0]
    SLICE_X4Y1           LUT6 (Prop_lut6_I5_O)        0.045     0.382 r  display[3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    display[3][0]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  display_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[4][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_cathodes_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.251ns (65.581%)  route 0.132ns (34.419%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE                         0.000     0.000 r  display_reg[4][7]/C
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_reg[4][7]/Q
                         net (fo=3, routed)           0.132     0.273    display_driver/sseg_cathodes_reg[7]_3[7]
    SLICE_X3Y6           LUT6 (Prop_lut6_I5_O)        0.045     0.318 r  display_driver/sseg_cathodes[7]_i_3/O
                         net (fo=1, routed)           0.000     0.318    display_driver/sseg_cathodes[7]_i_3_n_0
    SLICE_X3Y6           MUXF7 (Prop_muxf7_I1_O)      0.065     0.383 r  display_driver/sseg_cathodes_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.383    display_driver/sseg_cathodes_reg[7]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  display_driver/sseg_cathodes_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           226 Endpoints
Min Delay           226 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 length_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[6][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.066ns  (logic 2.092ns (14.873%)  route 11.974ns (85.127%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.623     5.175    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  length_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  length_reg[3]/Q
                         net (fo=11, routed)          1.774     7.405    length_reg[3]
    SLICE_X9Y23          LUT4 (Prop_lut4_I2_O)        0.124     7.529 r  old_length[0]_i_70/O
                         net (fo=1, routed)           0.000     7.529    old_length[0]_i_70_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  old_length_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.079    old_length_reg[0]_i_46_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  old_length_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.009     8.202    old_length_reg[0]_i_28_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.316 r  old_length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.316    old_length_reg[0]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.430 f  old_length_reg[0]_i_3/CO[3]
                         net (fo=147, routed)         5.963    14.393    old_length_reg[0]_i_3_n_0
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124    14.517 r  display[0][7]_i_11/O
                         net (fo=13, routed)          0.647    15.164    display[0][7]_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I1_O)        0.124    15.288 f  display[0][3]_i_6/O
                         net (fo=2, routed)           0.809    16.097    data7[0]
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124    16.221 f  display[4][7]_i_9/O
                         net (fo=3, routed)           1.197    17.418    display[4][7]_i_9_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I1_O)        0.124    17.542 r  display[4][7]_i_3/O
                         net (fo=30, routed)          1.575    19.117    display[4][7]_i_3_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.124    19.241 r  display[6][4]_i_1/O
                         net (fo=1, routed)           0.000    19.241    display[6][4]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  display_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[3][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.922ns  (logic 2.092ns (15.027%)  route 11.830ns (84.973%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.623     5.175    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  length_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  length_reg[3]/Q
                         net (fo=11, routed)          1.774     7.405    length_reg[3]
    SLICE_X9Y23          LUT4 (Prop_lut4_I2_O)        0.124     7.529 r  old_length[0]_i_70/O
                         net (fo=1, routed)           0.000     7.529    old_length[0]_i_70_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  old_length_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.079    old_length_reg[0]_i_46_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  old_length_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.009     8.202    old_length_reg[0]_i_28_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.316 r  old_length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.316    old_length_reg[0]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.430 f  old_length_reg[0]_i_3/CO[3]
                         net (fo=147, routed)         5.963    14.393    old_length_reg[0]_i_3_n_0
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124    14.517 r  display[0][7]_i_11/O
                         net (fo=13, routed)          0.647    15.164    display[0][7]_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I1_O)        0.124    15.288 f  display[0][3]_i_6/O
                         net (fo=2, routed)           0.809    16.097    data7[0]
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124    16.221 f  display[4][7]_i_9/O
                         net (fo=3, routed)           1.197    17.418    display[4][7]_i_9_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I1_O)        0.124    17.542 r  display[4][7]_i_3/O
                         net (fo=30, routed)          1.431    18.973    display[4][7]_i_3_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I2_O)        0.124    19.097 r  display[3][7]_i_1/O
                         net (fo=1, routed)           0.000    19.097    display[3][7]_i_1_n_0
    SLICE_X4Y4           FDRE                                         r  display_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.917ns  (logic 2.092ns (15.032%)  route 11.825ns (84.968%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.623     5.175    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  length_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  length_reg[3]/Q
                         net (fo=11, routed)          1.774     7.405    length_reg[3]
    SLICE_X9Y23          LUT4 (Prop_lut4_I2_O)        0.124     7.529 r  old_length[0]_i_70/O
                         net (fo=1, routed)           0.000     7.529    old_length[0]_i_70_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  old_length_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.079    old_length_reg[0]_i_46_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  old_length_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.009     8.202    old_length_reg[0]_i_28_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.316 r  old_length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.316    old_length_reg[0]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.430 f  old_length_reg[0]_i_3/CO[3]
                         net (fo=147, routed)         5.963    14.393    old_length_reg[0]_i_3_n_0
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124    14.517 r  display[0][7]_i_11/O
                         net (fo=13, routed)          0.647    15.164    display[0][7]_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I1_O)        0.124    15.288 f  display[0][3]_i_6/O
                         net (fo=2, routed)           0.809    16.097    data7[0]
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124    16.221 f  display[4][7]_i_9/O
                         net (fo=3, routed)           1.197    17.418    display[4][7]_i_9_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I1_O)        0.124    17.542 r  display[4][7]_i_3/O
                         net (fo=30, routed)          1.427    18.968    display[4][7]_i_3_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I2_O)        0.124    19.092 r  display[2][3]_i_1/O
                         net (fo=1, routed)           0.000    19.092    display[2][3]_i_1_n_0
    SLICE_X5Y3           FDRE                                         r  display_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.896ns  (logic 2.092ns (15.055%)  route 11.804ns (84.945%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.623     5.175    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  length_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  length_reg[3]/Q
                         net (fo=11, routed)          1.774     7.405    length_reg[3]
    SLICE_X9Y23          LUT4 (Prop_lut4_I2_O)        0.124     7.529 r  old_length[0]_i_70/O
                         net (fo=1, routed)           0.000     7.529    old_length[0]_i_70_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  old_length_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.079    old_length_reg[0]_i_46_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  old_length_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.009     8.202    old_length_reg[0]_i_28_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.316 r  old_length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.316    old_length_reg[0]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.430 f  old_length_reg[0]_i_3/CO[3]
                         net (fo=147, routed)         5.963    14.393    old_length_reg[0]_i_3_n_0
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124    14.517 r  display[0][7]_i_11/O
                         net (fo=13, routed)          0.647    15.164    display[0][7]_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I1_O)        0.124    15.288 f  display[0][3]_i_6/O
                         net (fo=2, routed)           0.809    16.097    data7[0]
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124    16.221 f  display[4][7]_i_9/O
                         net (fo=3, routed)           1.197    17.418    display[4][7]_i_9_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I1_O)        0.124    17.542 r  display[4][7]_i_3/O
                         net (fo=30, routed)          1.405    18.947    display[4][7]_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.124    19.071 r  display[2][6]_i_1/O
                         net (fo=1, routed)           0.000    19.071    display[2][6]_i_1_n_0
    SLICE_X4Y6           FDRE                                         r  display_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[4][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.816ns  (logic 2.092ns (15.142%)  route 11.724ns (84.858%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.623     5.175    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  length_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  length_reg[3]/Q
                         net (fo=11, routed)          1.774     7.405    length_reg[3]
    SLICE_X9Y23          LUT4 (Prop_lut4_I2_O)        0.124     7.529 r  old_length[0]_i_70/O
                         net (fo=1, routed)           0.000     7.529    old_length[0]_i_70_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  old_length_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.079    old_length_reg[0]_i_46_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  old_length_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.009     8.202    old_length_reg[0]_i_28_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.316 r  old_length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.316    old_length_reg[0]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.430 f  old_length_reg[0]_i_3/CO[3]
                         net (fo=147, routed)         5.963    14.393    old_length_reg[0]_i_3_n_0
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124    14.517 r  display[0][7]_i_11/O
                         net (fo=13, routed)          0.647    15.164    display[0][7]_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I1_O)        0.124    15.288 f  display[0][3]_i_6/O
                         net (fo=2, routed)           0.809    16.097    data7[0]
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124    16.221 f  display[4][7]_i_9/O
                         net (fo=3, routed)           1.197    17.418    display[4][7]_i_9_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I1_O)        0.124    17.542 r  display[4][7]_i_3/O
                         net (fo=30, routed)          1.325    18.866    display[4][7]_i_3_n_0
    SLICE_X2Y0           LUT6 (Prop_lut6_I5_O)        0.124    18.990 r  display[4][5]_i_1/O
                         net (fo=1, routed)           0.000    18.990    display[4][5]_i_1_n_0
    SLICE_X2Y0           FDRE                                         r  display_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[3][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.774ns  (logic 2.092ns (15.188%)  route 11.682ns (84.812%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.623     5.175    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  length_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  length_reg[3]/Q
                         net (fo=11, routed)          1.774     7.405    length_reg[3]
    SLICE_X9Y23          LUT4 (Prop_lut4_I2_O)        0.124     7.529 r  old_length[0]_i_70/O
                         net (fo=1, routed)           0.000     7.529    old_length[0]_i_70_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  old_length_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.079    old_length_reg[0]_i_46_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  old_length_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.009     8.202    old_length_reg[0]_i_28_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.316 r  old_length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.316    old_length_reg[0]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.430 f  old_length_reg[0]_i_3/CO[3]
                         net (fo=147, routed)         5.963    14.393    old_length_reg[0]_i_3_n_0
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124    14.517 r  display[0][7]_i_11/O
                         net (fo=13, routed)          0.647    15.164    display[0][7]_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I1_O)        0.124    15.288 f  display[0][3]_i_6/O
                         net (fo=2, routed)           0.809    16.097    data7[0]
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124    16.221 f  display[4][7]_i_9/O
                         net (fo=3, routed)           1.197    17.418    display[4][7]_i_9_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I1_O)        0.124    17.542 r  display[4][7]_i_3/O
                         net (fo=30, routed)          1.284    18.825    display[4][7]_i_3_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.949 r  display[3][4]_i_1/O
                         net (fo=1, routed)           0.000    18.949    display[3][4]_i_1_n_0
    SLICE_X10Y3          FDRE                                         r  display_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.759ns  (logic 2.092ns (15.205%)  route 11.667ns (84.795%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.623     5.175    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  length_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  length_reg[3]/Q
                         net (fo=11, routed)          1.774     7.405    length_reg[3]
    SLICE_X9Y23          LUT4 (Prop_lut4_I2_O)        0.124     7.529 r  old_length[0]_i_70/O
                         net (fo=1, routed)           0.000     7.529    old_length[0]_i_70_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  old_length_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.079    old_length_reg[0]_i_46_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  old_length_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.009     8.202    old_length_reg[0]_i_28_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.316 r  old_length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.316    old_length_reg[0]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.430 f  old_length_reg[0]_i_3/CO[3]
                         net (fo=147, routed)         5.963    14.393    old_length_reg[0]_i_3_n_0
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124    14.517 r  display[0][7]_i_11/O
                         net (fo=13, routed)          0.647    15.164    display[0][7]_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I1_O)        0.124    15.288 f  display[0][3]_i_6/O
                         net (fo=2, routed)           0.809    16.097    data7[0]
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124    16.221 f  display[4][7]_i_9/O
                         net (fo=3, routed)           1.197    17.418    display[4][7]_i_9_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I1_O)        0.124    17.542 r  display[4][7]_i_3/O
                         net (fo=30, routed)          1.268    18.809    display[4][7]_i_3_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I5_O)        0.124    18.933 r  display[2][4]_i_1/O
                         net (fo=1, routed)           0.000    18.933    display[2][4]_i_1_n_0
    SLICE_X10Y4          FDRE                                         r  display_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.749ns  (logic 2.092ns (15.215%)  route 11.657ns (84.785%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.623     5.175    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  length_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  length_reg[3]/Q
                         net (fo=11, routed)          1.774     7.405    length_reg[3]
    SLICE_X9Y23          LUT4 (Prop_lut4_I2_O)        0.124     7.529 r  old_length[0]_i_70/O
                         net (fo=1, routed)           0.000     7.529    old_length[0]_i_70_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  old_length_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.079    old_length_reg[0]_i_46_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  old_length_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.009     8.202    old_length_reg[0]_i_28_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.316 r  old_length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.316    old_length_reg[0]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.430 f  old_length_reg[0]_i_3/CO[3]
                         net (fo=147, routed)         5.963    14.393    old_length_reg[0]_i_3_n_0
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124    14.517 r  display[0][7]_i_11/O
                         net (fo=13, routed)          0.647    15.164    display[0][7]_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I1_O)        0.124    15.288 f  display[0][3]_i_6/O
                         net (fo=2, routed)           0.809    16.097    data7[0]
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124    16.221 f  display[4][7]_i_9/O
                         net (fo=3, routed)           1.197    17.418    display[4][7]_i_9_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I1_O)        0.124    17.542 r  display[4][7]_i_3/O
                         net (fo=30, routed)          1.258    18.800    display[4][7]_i_3_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I5_O)        0.124    18.924 r  display[1][4]_i_1/O
                         net (fo=1, routed)           0.000    18.924    display[1][4]_i_1_n_0
    SLICE_X8Y3           FDRE                                         r  display_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[5][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.741ns  (logic 2.092ns (15.224%)  route 11.649ns (84.776%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.623     5.175    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  length_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  length_reg[3]/Q
                         net (fo=11, routed)          1.774     7.405    length_reg[3]
    SLICE_X9Y23          LUT4 (Prop_lut4_I2_O)        0.124     7.529 r  old_length[0]_i_70/O
                         net (fo=1, routed)           0.000     7.529    old_length[0]_i_70_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  old_length_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.079    old_length_reg[0]_i_46_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  old_length_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.009     8.202    old_length_reg[0]_i_28_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.316 r  old_length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.316    old_length_reg[0]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.430 f  old_length_reg[0]_i_3/CO[3]
                         net (fo=147, routed)         5.963    14.393    old_length_reg[0]_i_3_n_0
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124    14.517 r  display[0][7]_i_11/O
                         net (fo=13, routed)          0.647    15.164    display[0][7]_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I1_O)        0.124    15.288 f  display[0][3]_i_6/O
                         net (fo=2, routed)           0.809    16.097    data7[0]
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124    16.221 f  display[4][7]_i_9/O
                         net (fo=3, routed)           1.197    17.418    display[4][7]_i_9_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I1_O)        0.124    17.542 r  display[4][7]_i_3/O
                         net (fo=30, routed)          1.250    18.792    display[4][7]_i_3_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I5_O)        0.124    18.916 r  display[5][4]_i_1/O
                         net (fo=1, routed)           0.000    18.916    display[5][4]_i_1_n_0
    SLICE_X8Y3           FDRE                                         r  display_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 length_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_reg[4][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.673ns  (logic 2.092ns (15.300%)  route 11.581ns (84.700%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.623     5.175    clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  length_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  length_reg[3]/Q
                         net (fo=11, routed)          1.774     7.405    length_reg[3]
    SLICE_X9Y23          LUT4 (Prop_lut4_I2_O)        0.124     7.529 r  old_length[0]_i_70/O
                         net (fo=1, routed)           0.000     7.529    old_length[0]_i_70_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.079 r  old_length_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.079    old_length_reg[0]_i_46_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.193 r  old_length_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.009     8.202    old_length_reg[0]_i_28_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.316 r  old_length_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.316    old_length_reg[0]_i_10_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.430 f  old_length_reg[0]_i_3/CO[3]
                         net (fo=147, routed)         5.963    14.393    old_length_reg[0]_i_3_n_0
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124    14.517 r  display[0][7]_i_11/O
                         net (fo=13, routed)          0.647    15.164    display[0][7]_i_11_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I1_O)        0.124    15.288 f  display[0][3]_i_6/O
                         net (fo=2, routed)           0.809    16.097    data7[0]
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124    16.221 f  display[4][7]_i_9/O
                         net (fo=3, routed)           1.197    17.418    display[4][7]_i_9_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I1_O)        0.124    17.542 r  display[4][7]_i_3/O
                         net (fo=30, routed)          1.182    18.724    display[4][7]_i_3_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124    18.848 r  display[4][6]_i_1/O
                         net (fo=1, routed)           0.000    18.848    display[4][6]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  display_reg[4][6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_display_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.209ns (44.099%)  route 0.265ns (55.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.149     1.821    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X5Y6           LUT6 (Prop_lut6_I1_O)        0.045     1.866 r  curr_display[1]_i_1/O
                         net (fo=1, routed)           0.116     1.982    curr_display[1]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  curr_display_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_display_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.209ns (34.701%)  route 0.393ns (65.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.294     1.966    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X6Y6           LUT6 (Prop_lut6_I1_O)        0.045     2.011 r  curr_display[2]_i_1/O
                         net (fo=1, routed)           0.100     2.111    curr_display[2]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  curr_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_display_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.291ns (37.159%)  route 0.492ns (62.841%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  FSM_onehot_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.148     1.656 f  FSM_onehot_dir_reg[1]/Q
                         net (fo=4, routed)           0.311     1.968    FSM_onehot_dir_reg_n_0_[1]
    SLICE_X6Y7           LUT6 (Prop_lut6_I4_O)        0.098     2.066 r  curr_display[0]_i_3/O
                         net (fo=1, routed)           0.054     2.119    curr_display[0]_i_3_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I1_O)        0.045     2.164 r  curr_display[0]_i_1/O
                         net (fo=1, routed)           0.127     2.292    curr_display[0]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  curr_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.844ns  (logic 0.386ns (45.740%)  route 0.458ns (54.260%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.285     1.957    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X5Y7           LUT2 (Prop_lut2_I1_O)        0.045     2.002 r  curr_state[4]_i_12/O
                         net (fo=1, routed)           0.000     2.002    curr_state[4]_i_12_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.072 r  curr_state_reg[4]_i_4/O[0]
                         net (fo=3, routed)           0.173     2.245    curr_state[1]
    SLICE_X7Y9           LUT4 (Prop_lut4_I0_O)        0.107     2.352 r  curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.352    p_0_in[1]
    SLICE_X7Y9           FDRE                                         r  curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.538ns (55.779%)  route 0.427ns (44.221%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.285     1.957    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.174     2.131 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.131    curr_state_reg[4]_i_4_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.170 r  curr_state_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.170    curr_state_reg[8]_i_4_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.224 r  curr_state_reg[12]_i_4/O[0]
                         net (fo=6, routed)           0.142     2.366    curr_state[9]
    SLICE_X7Y9           LUT5 (Prop_lut5_I4_O)        0.107     2.473 r  curr_state[9]_i_1/O
                         net (fo=1, routed)           0.000     2.473    p_0_in[9]
    SLICE_X7Y9           FDRE                                         r  curr_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.990ns  (logic 0.410ns (41.432%)  route 0.580ns (58.568%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.285     1.957    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.139     2.096 r  curr_state_reg[4]_i_4/O[1]
                         net (fo=7, routed)           0.295     2.391    curr_state[2]
    SLICE_X2Y9           LUT5 (Prop_lut5_I4_O)        0.107     2.498 r  curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.498    p_0_in[2]
    SLICE_X2Y9           FDRE                                         r  curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.028ns  (logic 0.536ns (52.152%)  route 0.492ns (47.848%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.285     1.957    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.174     2.131 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.131    curr_state_reg[4]_i_4_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.222 r  curr_state_reg[8]_i_4/O[1]
                         net (fo=6, routed)           0.207     2.429    curr_state[6]
    SLICE_X2Y10          LUT5 (Prop_lut5_I4_O)        0.107     2.536 r  curr_state[6]_i_1/O
                         net (fo=1, routed)           0.000     2.536    p_0_in[6]
    SLICE_X2Y10          FDRE                                         r  curr_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.097ns  (logic 0.499ns (45.471%)  route 0.598ns (54.529%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.285     1.957    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.174     2.131 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.131    curr_state_reg[4]_i_4_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.185 r  curr_state_reg[8]_i_4/O[0]
                         net (fo=6, routed)           0.314     2.499    curr_state[5]
    SLICE_X6Y8           LUT5 (Prop_lut5_I4_O)        0.107     2.606 r  curr_state[5]_i_1/O
                         net (fo=1, routed)           0.000     2.606    p_0_in[5]
    SLICE_X6Y8           FDRE                                         r  curr_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.114ns  (logic 0.538ns (48.282%)  route 0.576ns (51.718%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.285     1.957    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.174     2.131 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.131    curr_state_reg[4]_i_4_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.221 r  curr_state_reg[8]_i_4/O[3]
                         net (fo=6, routed)           0.291     2.513    curr_state[8]
    SLICE_X7Y9           LUT5 (Prop_lut5_I4_O)        0.110     2.623 r  curr_state[8]_i_1/O
                         net (fo=1, routed)           0.000     2.623    p_0_in[8]
    SLICE_X7Y9           FDRE                                         r  curr_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_dir_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            curr_state_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.137ns  (logic 0.550ns (48.359%)  route 0.587ns (51.641%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  FSM_onehot_dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.672 r  FSM_onehot_dir_reg[0]/Q
                         net (fo=7, routed)           0.285     1.957    FSM_onehot_dir_reg_n_0_[0]
    SLICE_X5Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.174     2.131 r  curr_state_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.131    curr_state_reg[4]_i_4_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.170 r  curr_state_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.170    curr_state_reg[8]_i_4_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.235 r  curr_state_reg[12]_i_4/O[2]
                         net (fo=6, routed)           0.302     2.538    curr_state[11]
    SLICE_X2Y9           LUT5 (Prop_lut5_I4_O)        0.108     2.646 r  curr_state[11]_i_1/O
                         net (fo=1, routed)           0.000     2.646    p_0_in[11]
    SLICE_X2Y9           FDRE                                         r  curr_state_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 len_up
                            (input port)
  Destination:            len_up_debounce/btn_clock_cycles_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.039ns  (logic 1.632ns (32.396%)  route 3.407ns (67.604%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  len_up (IN)
                         net (fo=0)                   0.000     0.000    len_up
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  len_up_IBUF_inst/O
                         net (fo=2, routed)           1.870     3.349    len_up_debounce/len_up_IBUF
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.154     3.503 r  len_up_debounce/btn_clock_cycles_counter[0]_i_1__3/O
                         net (fo=32, routed)          1.536     5.039    len_up_debounce/btn_clock_cycles_counter[0]_i_1__3_n_0
    SLICE_X0Y42          FDRE                                         r  len_up_debounce/btn_clock_cycles_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.521     4.893    len_up_debounce/clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  len_up_debounce/btn_clock_cycles_counter_reg[28]/C

Slack:                    inf
  Source:                 len_up
                            (input port)
  Destination:            len_up_debounce/btn_clock_cycles_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.039ns  (logic 1.632ns (32.396%)  route 3.407ns (67.604%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  len_up (IN)
                         net (fo=0)                   0.000     0.000    len_up
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  len_up_IBUF_inst/O
                         net (fo=2, routed)           1.870     3.349    len_up_debounce/len_up_IBUF
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.154     3.503 r  len_up_debounce/btn_clock_cycles_counter[0]_i_1__3/O
                         net (fo=32, routed)          1.536     5.039    len_up_debounce/btn_clock_cycles_counter[0]_i_1__3_n_0
    SLICE_X0Y42          FDRE                                         r  len_up_debounce/btn_clock_cycles_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.521     4.893    len_up_debounce/clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  len_up_debounce/btn_clock_cycles_counter_reg[29]/C

Slack:                    inf
  Source:                 len_up
                            (input port)
  Destination:            len_up_debounce/btn_clock_cycles_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.039ns  (logic 1.632ns (32.396%)  route 3.407ns (67.604%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  len_up (IN)
                         net (fo=0)                   0.000     0.000    len_up
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  len_up_IBUF_inst/O
                         net (fo=2, routed)           1.870     3.349    len_up_debounce/len_up_IBUF
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.154     3.503 r  len_up_debounce/btn_clock_cycles_counter[0]_i_1__3/O
                         net (fo=32, routed)          1.536     5.039    len_up_debounce/btn_clock_cycles_counter[0]_i_1__3_n_0
    SLICE_X0Y42          FDRE                                         r  len_up_debounce/btn_clock_cycles_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.521     4.893    len_up_debounce/clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  len_up_debounce/btn_clock_cycles_counter_reg[30]/C

Slack:                    inf
  Source:                 len_up
                            (input port)
  Destination:            len_up_debounce/btn_clock_cycles_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.039ns  (logic 1.632ns (32.396%)  route 3.407ns (67.604%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  len_up (IN)
                         net (fo=0)                   0.000     0.000    len_up
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  len_up_IBUF_inst/O
                         net (fo=2, routed)           1.870     3.349    len_up_debounce/len_up_IBUF
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.154     3.503 r  len_up_debounce/btn_clock_cycles_counter[0]_i_1__3/O
                         net (fo=32, routed)          1.536     5.039    len_up_debounce/btn_clock_cycles_counter[0]_i_1__3_n_0
    SLICE_X0Y42          FDRE                                         r  len_up_debounce/btn_clock_cycles_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.521     4.893    len_up_debounce/clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  len_up_debounce/btn_clock_cycles_counter_reg[31]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.001ns  (logic 1.601ns (32.009%)  route 3.400ns (67.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.321     3.798    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.922 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.079     5.001    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X32Y34         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.442     4.814    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[0]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.001ns  (logic 1.601ns (32.009%)  route 3.400ns (67.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.321     3.798    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.922 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.079     5.001    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X32Y34         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.442     4.814    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[1]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.001ns  (logic 1.601ns (32.009%)  route 3.400ns (67.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.321     3.798    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.922 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.079     5.001    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X32Y34         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.442     4.814    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[2]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.001ns  (logic 1.601ns (32.009%)  route 3.400ns (67.991%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.321     3.798    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X31Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.922 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.079     5.001    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X32Y34         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.442     4.814    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[3]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.933ns  (logic 1.594ns (32.319%)  route 3.339ns (67.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           1.903     3.374    dir_debounce/btn_dir_IBUF
    SLICE_X0Y9           LUT1 (Prop_lut1_I0_O)        0.124     3.498 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          1.436     4.933    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.517     4.889    dir_debounce/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[28]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.933ns  (logic 1.594ns (32.319%)  route 3.339ns (67.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           1.903     3.374    dir_debounce/btn_dir_IBUF
    SLICE_X0Y9           LUT1 (Prop_lut1_I0_O)        0.124     3.498 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          1.436     4.933    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         1.517     4.889    dir_debounce/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 len_dn
                            (input port)
  Destination:            len_dn_debounce/button_active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.274ns (33.690%)  route 0.540ns (66.310%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  len_dn (IN)
                         net (fo=0)                   0.000     0.000    len_dn
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  len_dn_IBUF_inst/O
                         net (fo=2, routed)           0.540     0.773    len_dn_debounce/len_dn_IBUF
    SLICE_X5Y34          LUT3 (Prop_lut3_I2_O)        0.042     0.815 r  len_dn_debounce/button_active_i_1__2/O
                         net (fo=1, routed)           0.000     0.815    len_dn_debounce/button_active_i_1__2_n_0
    SLICE_X5Y34          FDRE                                         r  len_dn_debounce/button_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.860     2.018    len_dn_debounce/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  len_dn_debounce/button_active_reg/C

Slack:                    inf
  Source:                 len_up
                            (input port)
  Destination:            len_up_debounce/button_active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.289ns (34.389%)  route 0.552ns (65.611%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  len_up (IN)
                         net (fo=0)                   0.000     0.000    len_up
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  len_up_IBUF_inst/O
                         net (fo=2, routed)           0.552     0.798    len_up_debounce/len_up_IBUF
    SLICE_X5Y34          LUT3 (Prop_lut3_I2_O)        0.043     0.841 r  len_up_debounce/button_active_i_1__3/O
                         net (fo=1, routed)           0.000     0.841    len_up_debounce/button_active_i_1__3_n_0
    SLICE_X5Y34          FDRE                                         r  len_up_debounce/button_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.860     2.018    len_up_debounce/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  len_up_debounce/button_active_reg/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/button_active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.280ns (26.460%)  route 0.779ns (73.540%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.779     1.018    dir_debounce/btn_dir_IBUF
    SLICE_X0Y9           LUT3 (Prop_lut3_I2_O)        0.042     1.060 r  dir_debounce/button_active_i_1/O
                         net (fo=1, routed)           0.000     1.060    dir_debounce/button_active_i_1_n_0
    SLICE_X0Y9           FDRE                                         r  dir_debounce/button_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.867     2.025    dir_debounce/clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  dir_debounce/button_active_reg/C

Slack:                    inf
  Source:                 len_dn
                            (input port)
  Destination:            len_dn_debounce/btn_clock_cycles_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.277ns (24.666%)  route 0.847ns (75.334%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  len_dn (IN)
                         net (fo=0)                   0.000     0.000    len_dn
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  len_dn_IBUF_inst/O
                         net (fo=2, routed)           0.607     0.840    len_dn_debounce/len_dn_IBUF
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.045     0.885 r  len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2/O
                         net (fo=32, routed)          0.240     1.125    len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2_n_0
    SLICE_X2Y34          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.862     2.020    len_dn_debounce/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[16]/C

Slack:                    inf
  Source:                 len_dn
                            (input port)
  Destination:            len_dn_debounce/btn_clock_cycles_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.277ns (24.666%)  route 0.847ns (75.334%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  len_dn (IN)
                         net (fo=0)                   0.000     0.000    len_dn
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  len_dn_IBUF_inst/O
                         net (fo=2, routed)           0.607     0.840    len_dn_debounce/len_dn_IBUF
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.045     0.885 r  len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2/O
                         net (fo=32, routed)          0.240     1.125    len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2_n_0
    SLICE_X2Y34          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.862     2.020    len_dn_debounce/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[17]/C

Slack:                    inf
  Source:                 len_dn
                            (input port)
  Destination:            len_dn_debounce/btn_clock_cycles_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.277ns (24.666%)  route 0.847ns (75.334%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  len_dn (IN)
                         net (fo=0)                   0.000     0.000    len_dn
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  len_dn_IBUF_inst/O
                         net (fo=2, routed)           0.607     0.840    len_dn_debounce/len_dn_IBUF
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.045     0.885 r  len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2/O
                         net (fo=32, routed)          0.240     1.125    len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2_n_0
    SLICE_X2Y34          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.862     2.020    len_dn_debounce/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[18]/C

Slack:                    inf
  Source:                 len_dn
                            (input port)
  Destination:            len_dn_debounce/btn_clock_cycles_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.277ns (24.666%)  route 0.847ns (75.334%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  len_dn (IN)
                         net (fo=0)                   0.000     0.000    len_dn
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  len_dn_IBUF_inst/O
                         net (fo=2, routed)           0.607     0.840    len_dn_debounce/len_dn_IBUF
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.045     0.885 r  len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2/O
                         net (fo=32, routed)          0.240     1.125    len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2_n_0
    SLICE_X2Y34          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.862     2.020    len_dn_debounce/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[19]/C

Slack:                    inf
  Source:                 len_dn
                            (input port)
  Destination:            len_dn_debounce/btn_clock_cycles_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.277ns (23.527%)  route 0.902ns (76.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  len_dn (IN)
                         net (fo=0)                   0.000     0.000    len_dn
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  len_dn_IBUF_inst/O
                         net (fo=2, routed)           0.607     0.840    len_dn_debounce/len_dn_IBUF
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.045     0.885 r  len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2/O
                         net (fo=32, routed)          0.295     1.179    len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2_n_0
    SLICE_X2Y33          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.861     2.019    len_dn_debounce/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[12]/C

Slack:                    inf
  Source:                 len_dn
                            (input port)
  Destination:            len_dn_debounce/btn_clock_cycles_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.277ns (23.527%)  route 0.902ns (76.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  len_dn (IN)
                         net (fo=0)                   0.000     0.000    len_dn
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  len_dn_IBUF_inst/O
                         net (fo=2, routed)           0.607     0.840    len_dn_debounce/len_dn_IBUF
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.045     0.885 r  len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2/O
                         net (fo=32, routed)          0.295     1.179    len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2_n_0
    SLICE_X2Y33          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.861     2.019    len_dn_debounce/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[13]/C

Slack:                    inf
  Source:                 len_dn
                            (input port)
  Destination:            len_dn_debounce/btn_clock_cycles_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.277ns (23.527%)  route 0.902ns (76.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  len_dn (IN)
                         net (fo=0)                   0.000     0.000    len_dn
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  len_dn_IBUF_inst/O
                         net (fo=2, routed)           0.607     0.840    len_dn_debounce/len_dn_IBUF
    SLICE_X5Y34          LUT1 (Prop_lut1_I0_O)        0.045     0.885 r  len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2/O
                         net (fo=32, routed)          0.295     1.179    len_dn_debounce/btn_clock_cycles_counter[0]_i_1__2_n_0
    SLICE_X2Y33          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=353, routed)         0.861     2.019    len_dn_debounce/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  len_dn_debounce/btn_clock_cycles_counter_reg[14]/C





