# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../gtwizard_line_tx_ex.gen/sources_1/ip/gtwizard_line_tx/gtwizard_line_tx/example_design/gtwizard_line_tx_tx_startup_fsm.v" \
"../../../../gtwizard_line_tx_ex.gen/sources_1/ip/gtwizard_line_tx/gtwizard_line_tx/example_design/gtwizard_line_tx_rx_startup_fsm.v" \
"../../../../gtwizard_line_tx_ex.gen/sources_1/ip/gtwizard_line_tx/gtwizard_line_tx_init.v" \
"../../../../gtwizard_line_tx_ex.gen/sources_1/ip/gtwizard_line_tx/gtwizard_line_tx_gt.v" \
"../../../../gtwizard_line_tx_ex.gen/sources_1/ip/gtwizard_line_tx/gtwizard_line_tx_multi_gt.v" \
"../../../../gtwizard_line_tx_ex.gen/sources_1/ip/gtwizard_line_tx/gtwizard_line_tx/example_design/gtwizard_line_tx_sync_block.v" \
"../../../../gtwizard_line_tx_ex.gen/sources_1/ip/gtwizard_line_tx/gtwizard_line_tx.v" \
"../../../../gtwizard_line_tx_ex.srcs/sources_1/imports/example_design/support/gtwizard_line_tx_common.v" \
"../../../../gtwizard_line_tx_ex.srcs/sources_1/imports/example_design/support/gtwizard_line_tx_common_reset.v" \
"../../../../gtwizard_line_tx_ex.srcs/sources_1/imports/example_design/gtwizard_line_tx_exdes.v" \
"../../../../gtwizard_line_tx_ex.srcs/sources_1/imports/example_design/gtwizard_line_tx_gt_frame_check.v" \
"../../../../gtwizard_line_tx_ex.srcs/sources_1/imports/example_design/gtwizard_line_tx_gt_frame_gen.v" \
"../../../../gtwizard_line_tx_ex.srcs/sources_1/imports/example_design/support/gtwizard_line_tx_gt_usrclk_source.v" \
"../../../../gtwizard_line_tx_ex.srcs/sources_1/imports/example_design/support/gtwizard_line_tx_support.v" \
"../../../../gtwizard_line_tx_ex.srcs/sim_1/imports/simulation/gtwizard_line_tx_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
