#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: False # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Hyeonwoo Park
    tagline: Master candidate of CSDL, POSTECH in Korea
    avatar: park.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: jimmy0709@postech.ac.kr
    phone: 010 5898 5896
    citizenship:
    website:
    linkedin:
    xing: 
    github: kangnam4123
    telegram: # add your nickname without '@' sign
    gitlab:
    bitbucket:
    twitter: 
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe
    pdf: 

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Normal

      - idiom: 
        level: 

    interests:
      - item: Electrical Design Automation
        link:

      - item: Machine learning
        link:

      - item: 
        link:

career-profile:
    title: Career Profile
    summary: |
       Hyeonwoo Park received the B.S. degree in Electrical Engineering in 2023 from Pohang University of Science and Technology (POSTECH), Pohang, South Korea. He is currently the M.S. candidate in electrical engineering in 2023 from Pohang University of Science and Technology(POSTECH), Pohang, South Korea. His current research interests include Electronic Design Automation Develop, ML, etc. 
       He is working with Prof. Seokhyeong Kang in [CAD & SoC Design Lab.](http://csdl.postech.ac.kr)

education:

    - degree: M.Sc in Electrical Engineering
      university: in CSDL, POSTECH (Pohang University of Science and Technology), Republic of Korea
      time: Aug 2023 - present
      details: |
        Advisor: Prof. Seokhyeong Kang
      
    - degree: BSc in Electrical Engineering
      university: POSTECH (Pohang University of Science and Technology), Republic of Korea
      time: 2017 - Aug 2023
      details: |
       
experiences:
    - role: SK hynix Internship Program
      time: December 2021 - January 2021
      company: SoC Analog IP, Sk Hynix, Bundang
      details: |
        - Work related to layout design, area, and A/R optimization
        - 7nm fINFET layout design using design tool
        
    - role: Undergraduate Research Intern
      time: June 2022 - August 2022, March 2023 - June 2023 
      company: CSDL(CAD & SoC Design Lab) ,POSTECH, Pohang
      details: |
        - Hyperparameter tuning to improve PPA using Multi - Objective Bayesian Optimization
        
        
projects:
    title: Award & Scholarshipment
  
    assignments:


publications:
    title: Publications
#    intro: |
#     You can list your publications in this section.
    papers:
      - title: Fine-Tuning LLMs for Test Stimuli Generation
        link: To be submitted
        authors: Hyeonwoo Park, Seonghyeon Park, Seokhyeong Kang
        conference: 2025 IEEE/ACM Design, Automation and Test in Europe Conference & Exhibition (DATE)
            
      - title: Improving LLM-based Verilog Code Generation with Data Augmentation and RL
        link: #
        authors: Kyungjun Min, Seonghyeon Park, Hyeonwoo Park, Jinoh Cho and Seokhyeong Kang
        conference: 2025 IEEE/ACM Design, Automation and Test in Europe Conference & Exhibition (DATE)
    
      - title: VeriLogos: Automatic Verilog RTL Generation using Large Language Models
        link: #
        authors: Kyungjun Min, Seonghyeon Park, Hyeonwoo Park, Seokhyeong Kang
        conference: 21th International SoC Design Conference (ISOCC), 2024
            
      - title: One-stage Global Placement Using Clustering Based Initial Placement
        link: #
        authors: Hyeonwoo Park, Seokhyeong Kang
        conference: The 30th Korean Conference on Semiconductors (KCS), 2024

skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Python 
        level: 40%

      - name: C/C++
        level: 50%

      - name: pyTorch / Tensorflow
        level: 50%
        
      - name: C#
        level: 50%

      - name: Verilog
        level: 50%

footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
