
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.065961                       # Number of seconds simulated
sim_ticks                                 65961190000                       # Number of ticks simulated
final_tick                                66025598000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 296012                       # Simulator instruction rate (inst/s)
host_op_rate                                   327042                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              223115124                       # Simulator tick rate (ticks/s)
host_mem_usage                                 815816                       # Number of bytes of host memory used
host_seconds                                   295.64                       # Real time elapsed on the host
sim_insts                                    87512119                       # Number of instructions simulated
sim_ops                                      96685766                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  66025598000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           5120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4312832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4317952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2220800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2220800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              80                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34700                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34700                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             77621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          65384387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              65462009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        77621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            77621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       33668283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             33668283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       33668283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            77621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         65384387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             99130292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        80.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006701394500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1994                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1994                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              179104                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32839                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67468                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34700                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67468                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34700                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4317952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2219648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4317952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2220800                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2192                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   65961319000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67468                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34700                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    373.484461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   258.673644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.356125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2213     12.64%     12.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4457     25.46%     38.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6537     37.35%     75.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          239      1.37%     76.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          230      1.31%     78.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          221      1.26%     79.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          290      1.66%     81.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          398      2.27%     83.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2919     16.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17504                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.225677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.678774                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    669.348881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1992     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1994                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.393180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.368251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.916960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              600     30.09%     30.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.50%     30.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1384     69.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1994                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         5120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4312832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2219648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 77621.401311892638                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 65384387.395072765648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 33650818.003738254309                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           80                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34700                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      2310750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2636618500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 887559408500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28884.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39125.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25578080.94                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1373904250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2638929250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337340000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20363.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39113.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        65.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        33.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     65.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     33.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.81                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    53748                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30900                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.05                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     645616.23                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 62317920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 33118965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               241689000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               90739260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3153717840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1600882050                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            123281280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     13672029120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2406591840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       6469478280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            27854477895                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            422.285861                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          62127998000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    164355750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1334060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  25880180750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   6266953000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2334540750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  29981206000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 62689200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 33308715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240161040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90300780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3142654320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1556766330                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            130258080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     13661320530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2392984800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       6502476780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            27813547065                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            421.665332                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          62207546500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    183161500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1329380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  26017681000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   6231566000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2241516500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  29958342000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  66025598000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                19901434                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15899801                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            548326                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12341938                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11825422                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.814952                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  498837                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               7756                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           50450                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              45946                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4504                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2000                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  66025598000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  66025598000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  66025598000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  66025598000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     66025598000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        131922380                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    87502349                       # Number of instructions committed
system.cpu.committedOps                      96673971                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                       1370669                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.507644                       # CPI: cycles per instruction
system.cpu.ipc                               0.663287                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                56849449     58.81%     58.81% # Class of committed instruction
system.cpu.op_class_0::IntMult                   5823      0.01%     58.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::MemRead               33326057     34.47%     93.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6492642      6.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 96673971                       # Class of committed instruction
system.cpu.tickCycles                       118993856                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                        12928524                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions           33800475                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions          28582502                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          5785081                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66025598000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.205088                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8572557                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66906                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            128.128374                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.205088                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          838                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75874829                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75874829                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  66025598000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     31514046                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31514046                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      6270947                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6270947                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7752                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7752                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7752                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7752                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     37784993                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37784993                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     37784993                       # number of overall hits
system.cpu.dcache.overall_hits::total        37784993                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32316                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        70738                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70738                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       103054                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         103054                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       103054                       # number of overall misses
system.cpu.dcache.overall_misses::total        103054                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2924055500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2924055500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6589793000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6589793000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   9513848500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9513848500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9513848500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9513848500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     31546362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31546362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     37888047                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37888047                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     37888047                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37888047                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001024                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011154                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011154                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002720                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002720                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002720                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002720                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 90483.212650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90483.212650                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 93157.751138                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93157.751138                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 92319.060881                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92319.060881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 92319.060881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92319.060881                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66616                       # number of writebacks
system.cpu.dcache.writebacks::total             66616                       # number of writebacks
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        35327                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        35327                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        35327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35327                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35327                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35327                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32316                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32316                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        67727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67727                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67727                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2891739500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2891739500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3290638500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3290638500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6182378000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6182378000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6182378000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6182378000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001788                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001788                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001788                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001788                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89483.212650                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89483.212650                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92927.014205                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92927.014205                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 91283.801143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91283.801143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 91283.801143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91283.801143                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66906                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  66025598000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           647.200570                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 182                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                22                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.272727                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   647.200570                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.632032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.632032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          648                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          648                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.632812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          68695716                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         68695716                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  66025598000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     34347730                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34347730                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     34347730                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34347730                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34347730                       # number of overall hits
system.cpu.icache.overall_hits::total        34347730                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst           85                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            85                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst           85                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             85                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           85                       # number of overall misses
system.cpu.icache.overall_misses::total            85                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6667500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6667500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst      6667500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6667500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6667500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6667500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     34347815                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     34347815                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     34347815                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     34347815                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     34347815                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     34347815                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78441.176471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78441.176471                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78441.176471                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78441.176471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78441.176471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78441.176471                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           22                       # number of writebacks
system.cpu.icache.writebacks::total                22                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           85                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           85                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst           85                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           85                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           85                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6581500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6581500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6581500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6581500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6581500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6581500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77429.411765                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77429.411765                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77429.411765                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77429.411765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77429.411765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77429.411765                       # average overall mshr miss latency
system.cpu.icache.replacements                     22                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  66025598000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25192.775198                       # Cycle average of tags in use
system.l2.tags.total_refs                       70415                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35496                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.983745                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.617762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       314.147066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24873.010370                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.759064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.768822                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          929                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22537                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1144899                       # Number of tag accesses
system.l2.tags.data_accesses                  1144899                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  66025598000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        66616                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66616                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           22                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               22                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           297                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               297                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  339                       # number of demand (read+write) hits
system.l2.demand_hits::total                      345                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data                 339                       # number of overall hits
system.l2.overall_hits::total                     345                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst           79                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               79                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32019                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                 79                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67388                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67467                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                79                       # number of overall misses
system.l2.overall_misses::.cpu.data             67388                       # number of overall misses
system.l2.overall_misses::total                 67467                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3237081000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3237081000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      6387500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6387500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2840122500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2840122500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      6387500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6077203500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6083591000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      6387500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6077203500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6083591000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        66616                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66616                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           22                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           22                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst           85                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             85                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst               85                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67727                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67812                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst              85                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67727                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67812                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.929412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.929412                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.990810                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.990810                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.929412                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994995                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994912                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.929412                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994995                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994912                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91523.113461                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91523.113461                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80854.430380                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80854.430380                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88701.161810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88701.161810                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 80854.430380                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90182.280228                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90171.357849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80854.430380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90182.280228                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90171.357849                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34700                       # number of writebacks
system.l2.writebacks::total                     34700                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           79                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           79                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32019                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32019                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst            79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67467                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67467                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2883391000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2883391000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      5587500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5587500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2519932500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2519932500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      5587500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5403323500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5408911000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      5587500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5403323500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5408911000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.929412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.929412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.990810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.990810                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.929412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994912                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.929412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994912                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81523.113461                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81523.113461                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70727.848101                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70727.848101                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78701.161810                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78701.161810                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70727.848101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80182.280228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80171.209628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70727.848101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80182.280228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80171.209628                       # average overall mshr miss latency
system.l2.replacements                          35496                       # number of replacements
system.membus.snoop_filter.tot_requests        102293                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  66025598000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32099                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34700                       # Transaction distribution
system.membus.trans_dist::CleanEvict              125                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32099                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       169761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 169761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6538752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6538752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67468                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67468    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67468                       # Request fanout histogram
system.membus.reqLayer0.occupancy           258522000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          357434500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       134740                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        66893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            673                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          670                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  66025598000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32402                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           22                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            85                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32316                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202360                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                202553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         6912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8597952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8604864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35496                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2220800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103308                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006815                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082621                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 102607     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    698      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103308                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          134008000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            129000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101590500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.065967                       # Number of seconds simulated
sim_ticks                                 65967465500                       # Number of ticks simulated
final_tick                                66031873500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 295991                       # Simulator instruction rate (inst/s)
host_op_rate                                   327019                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              223119234                       # Simulator tick rate (ticks/s)
host_mem_usage                                 816080                       # Number of bytes of host memory used
host_seconds                                   295.66                       # Real time elapsed on the host
sim_insts                                    87512743                       # Number of instructions simulated
sim_ops                                      96686514                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  66031873500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           7744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4314560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4322304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         7744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2226496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2226496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34789                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34789                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            117391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          65404362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              65521753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       117391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           117391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       33751426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             33751426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       33751426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           117391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         65404362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             99273179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006701394500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1999                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1999                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              179324                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32914                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67536                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34789                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67536                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34789                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4322304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2224768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4322304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2226496                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2196                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   65967586000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67536                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34789                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    373.169175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   258.367467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.242755                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2229     12.71%     12.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4466     25.46%     38.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6545     37.31%     75.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          241      1.37%     76.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          231      1.32%     78.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          223      1.27%     79.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          290      1.65%     81.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          398      2.27%     83.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2921     16.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17544                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.172586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.664140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    668.511688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1997     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1999                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.389695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.364686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.918454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              605     30.27%     30.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.50%     30.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1384     69.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1999                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         7744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4314560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2224768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 117391.200970120641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 65404362.094220519066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 33725230.810936644673                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          121                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34789                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      4112000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2637688250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 887709377750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33983.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39126.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25516955.87                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1375500250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2641800250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337680000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20366.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39116.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        65.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        33.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     65.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     33.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    53795                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30958                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.99                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     644686.89                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 62467860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 33194865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               241988880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               90995040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3154332480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1601964480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            123294240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     13673792130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2406592320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       6469478280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            27858732915                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            422.310190                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          62131587500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    164361750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1334320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  25880180750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   6266954250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2336683500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  29985071500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 62846280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 33384615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240346680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90462600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3143268960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1557933690                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            130270560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     13662999180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2392985280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       6502476780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            27817601115                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            421.686674                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          62211173750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    183167500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1329640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  26017681000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   6231567250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2243841000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  29962025750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  66031873500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                19901790                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15900022                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            548393                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12342197                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11825461                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.813258                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  498877                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               7763                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           50491                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              45946                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4545                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2014                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  66031873500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  66031873500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  66031873500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  66031873500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     66031873500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        131934931                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    87502973                       # Number of instructions committed
system.cpu.committedOps                      96674719                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                       1370870                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.507777                       # CPI: cycles per instruction
system.cpu.ipc                               0.663228                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                56849910     58.81%     58.81% # Class of committed instruction
system.cpu.op_class_0::IntMult                   5823      0.01%     58.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     58.81% # Class of committed instruction
system.cpu.op_class_0::MemRead               33326227     34.47%     93.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6492759      6.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 96674719                       # Class of committed instruction
system.cpu.tickCycles                       118995678                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                        12939253                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions           33801169                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions          28582795                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          5785169                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  66031873500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.205639                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37873111                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67958                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            557.301730                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.205639                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          810                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75875493                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75875493                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  66031873500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     31514212                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31514212                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      6271054                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6271054                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7758                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7758                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7758                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7758                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     37785266                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37785266                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     37785266                       # number of overall hits
system.cpu.dcache.overall_hits::total        37785266                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32349                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32349                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        70738                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70738                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       103087                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         103087                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       103087                       # number of overall misses
system.cpu.dcache.overall_misses::total        103087                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2926940000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2926940000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6589793000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6589793000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   9516733000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9516733000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9516733000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9516733000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     31546561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31546561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     37888353                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37888353                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     37888353                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37888353                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001025                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011154                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011154                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002721                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002721                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002721                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002721                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 90480.076664                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90480.076664                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 93157.751138                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93157.751138                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 92317.489111                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92317.489111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 92317.489111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92317.489111                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66644                       # number of writebacks
system.cpu.dcache.writebacks::total             66644                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        35327                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        35327                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        35332                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35332                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35332                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35332                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32344                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        67755                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67755                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67755                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67755                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2894254000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2894254000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3290638500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3290638500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6184892500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6184892500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6184892500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6184892500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001788                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001788                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001788                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001788                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89483.489983                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89483.489983                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92927.014205                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92927.014205                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 91283.189433                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91283.189433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 91283.189433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91283.189433                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66934                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  66031873500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           647.201736                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34352150                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               714                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          48112.254902                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   647.201736                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.632033                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.632033                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          670                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          626                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.654297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          68696462                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         68696462                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  66031873500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     34348036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34348036                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     34348036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34348036                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34348036                       # number of overall hits
system.cpu.icache.overall_hits::total        34348036                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          130                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           130                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          130                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            130                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          130                       # number of overall misses
system.cpu.icache.overall_misses::total           130                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10739000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10739000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     10739000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10739000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10739000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10739000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     34348166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     34348166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     34348166                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     34348166                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     34348166                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     34348166                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82607.692308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82607.692308                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82607.692308                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82607.692308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82607.692308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82607.692308                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          130                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          130                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          130                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          130                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          130                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          130                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10609000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10609000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10609000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10609000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10609000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10609000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81607.692308                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81607.692308                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81607.692308                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81607.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81607.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81607.692308                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  66031873500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25193.495831                       # Cycle average of tags in use
system.l2.tags.total_refs                      135655                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     68354                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.984595                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.619423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       314.119238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24873.757170                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.759087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.768844                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          930                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22450                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1145965                       # Number of tag accesses
system.l2.tags.data_accesses                  1145965                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  66031873500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        66644                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66644                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst              9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               298                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                    9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  340                       # number of demand (read+write) hits
system.l2.demand_hits::total                      349                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   9                       # number of overall hits
system.l2.overall_hits::.cpu.data                 340                       # number of overall hits
system.l2.overall_hits::total                     349                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          120                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              120                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32046                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32046                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                120                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67415                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67535                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               120                       # number of overall misses
system.l2.overall_misses::.cpu.data             67415                       # number of overall misses
system.l2.overall_misses::total                 67535                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3237081000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3237081000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     10314500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10314500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2842583500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2842583500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     10314500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6079664500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6089979000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     10314500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6079664500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6089979000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        66644                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66644                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          129                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            129                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              129                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67755                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67884                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             129                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67755                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67884                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.930233                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.930233                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.990787                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.990787                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994982                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994859                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994982                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994859                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91523.113461                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91523.113461                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85954.166667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85954.166667                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88703.223491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88703.223491                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 85954.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90182.667062                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90175.153624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85954.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90182.667062                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90175.153624                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34790                       # number of writebacks
system.l2.writebacks::total                     34790                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          120                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          120                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32046                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32046                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67535                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67535                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2883391000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2883391000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      9104500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9104500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2522123500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2522123500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      9104500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5405514500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5414619000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      9104500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5405514500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5414619000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.930233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.930233                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.990787                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.990787                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994859                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994859                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81523.113461                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81523.113461                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75870.833333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75870.833333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78703.223491                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78703.223491                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75870.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80182.667062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80175.005553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75870.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80182.667062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80175.005553                       # average overall mshr miss latency
system.l2.replacements                          35586                       # number of replacements
system.membus.snoop_filter.tot_requests        102450                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34921                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  66031873500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32167                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34789                       # Transaction distribution
system.membus.trans_dist::CleanEvict              125                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32167                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       169986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 169986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6548800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6548800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67536                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67536    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67536                       # Request fanout histogram
system.membus.reqLayer0.occupancy           259048500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          357797500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       134862                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        66952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            673                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          670                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  66031873500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32474                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101434                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           129                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32344                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                202747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8601536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8612672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35586                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2226560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103470                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006891                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.083075                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 102760     99.31%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    707      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103470                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          134119000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            195000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101632500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
