Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Reading design: debug_processor_toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "debug_processor_toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "debug_processor_toplevel"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : debug_processor_toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/FullAdder_2Input_1Bit.vhd" in Library work.
Architecture behavioral of Entity fulladder_2input_1bit is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/DFlipFlop.vhd" in Library work.
Architecture behavioral of Entity dflipflop is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/Decoder4x16.vhd" in Library work.
Architecture behavioral of Entity decoder4x16 is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/AND_2Input_16Bit.vhd" in Library work.
Architecture behavioral of Entity and_2input_16bit is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/OR_2Input_16Bit.vhd" in Library work.
Architecture behavioral of Entity or_2input_16bit is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/XOR_2Input_16Bit.vhd" in Library work.
Architecture behavioral of Entity xor_2input_16bit is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/MUX_2Input_16Bit.vhd" in Library work.
Architecture behavioral of Entity mux_2input_16bit is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/FullAdder_2Input_16Bit.vhd" in Library work.
Architecture structural of Entity fulladder_2input_16bit is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/MUX_4Input_16Bit.vhd" in Library work.
Architecture behavioral of Entity mux_4input_16bit is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/LogicalShifter_16Bit.vhd" in Library work.
Architecture behavioral of Entity logicalshifter_16bit is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/rotary_encoder.vhd" in Library work.
Architecture rtl of Entity rotary_encoder is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/memory_int.vhd" in Library work.
Entity <memory_int> compiled.
Entity <memory_int> (Architecture <behavioral>) compiled.
Entity <memory_int> (Architecture <synthesizable>) compiled.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/ALU.vhd" in Library work.
Architecture structural of Entity alu is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Control_Unit.vhd" in Library work.
Architecture behavioral of Entity control_unit is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Register_16Bits.vhd" in Library work.
Architecture behavioral of Entity register_16bits is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/IFLAG.vhd" in Library work.
Architecture behavioral of Entity iflag is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/MUX_2to1_16Bits.vhd" in Library work.
Architecture behavioral of Entity mux_2to1_16bits is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/MUX_16to1_16Bits.vhd" in Library work.
Architecture behavioral of Entity mux_16to1_16bits is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/MUX_8to1_12Bits.vhd" in Library work.
Architecture behavioral of Entity mux_8to1_12bits is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Buffer.vhd" in Library work.
Architecture behavioral of Entity buffer_16bits is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/MUX_8to1_16Bits.vhd" in Library work.
Architecture behavioral of Entity mux_8to1_16bits is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Interrupt_Logger.vhd" in Library work.
Architecture behavioral of Entity interrupt_logger is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/UKM910.vhd" in Library work.
Architecture structural of Entity ukm910 is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/memory.vhd" in Library work.
Architecture behavioral of Entity memory is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/debug_module.vhd" in Library work.
Architecture rtl of Entity debug_module is up to date.
Compiling vhdl file "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/debug_processor_toplevel.vhd" in Library work.
Architecture structural of Entity debug_processor_toplevel is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <debug_processor_toplevel> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <UKM910> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <memory> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <debug_module> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Control_Unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Register_16Bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IFLAG> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2to1_16Bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_16to1_16Bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_8to1_12Bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Buffer_16Bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_8to1_16Bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Interrupt_Logger> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <memory_int> in library <work> (architecture <Synthesizable>).

Analyzing hierarchy for entity <rotary_encoder> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <Decoder4x16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND_2Input_16Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OR_2Input_16Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <XOR_2Input_16Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX_2Input_16Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FullAdder_2Input_16Bit> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <MUX_4Input_16Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LogicalShifter_16Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DFlipFlop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FullAdder_2Input_1Bit> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <debug_processor_toplevel> in library <work> (Architecture <structural>).
Entity <debug_processor_toplevel> analyzed. Unit <debug_processor_toplevel> generated.

Analyzing Entity <UKM910> in library <work> (Architecture <Structural>).
Entity <UKM910> analyzed. Unit <UKM910> generated.

Analyzing Entity <ALU> in library <work> (Architecture <structural>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <Decoder4x16> in library <work> (Architecture <behavioral>).
Entity <Decoder4x16> analyzed. Unit <Decoder4x16> generated.

Analyzing Entity <AND_2Input_16Bit> in library <work> (Architecture <behavioral>).
Entity <AND_2Input_16Bit> analyzed. Unit <AND_2Input_16Bit> generated.

Analyzing Entity <OR_2Input_16Bit> in library <work> (Architecture <behavioral>).
Entity <OR_2Input_16Bit> analyzed. Unit <OR_2Input_16Bit> generated.

Analyzing Entity <XOR_2Input_16Bit> in library <work> (Architecture <behavioral>).
Entity <XOR_2Input_16Bit> analyzed. Unit <XOR_2Input_16Bit> generated.

Analyzing Entity <MUX_2Input_16Bit> in library <work> (Architecture <behavioral>).
Entity <MUX_2Input_16Bit> analyzed. Unit <MUX_2Input_16Bit> generated.

Analyzing Entity <FullAdder_2Input_16Bit> in library <work> (Architecture <structural>).
Entity <FullAdder_2Input_16Bit> analyzed. Unit <FullAdder_2Input_16Bit> generated.

Analyzing Entity <FullAdder_2Input_1Bit> in library <work> (Architecture <behavioral>).
Entity <FullAdder_2Input_1Bit> analyzed. Unit <FullAdder_2Input_1Bit> generated.

Analyzing Entity <MUX_4Input_16Bit> in library <work> (Architecture <behavioral>).
Entity <MUX_4Input_16Bit> analyzed. Unit <MUX_4Input_16Bit> generated.

Analyzing Entity <LogicalShifter_16Bit> in library <work> (Architecture <behavioral>).
Entity <LogicalShifter_16Bit> analyzed. Unit <LogicalShifter_16Bit> generated.

Analyzing Entity <Control_Unit> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Control_Unit.vhd" line 288: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Control_Unit.vhd" line 249: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reset>
INFO:Xst:1561 - "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Control_Unit.vhd" line 450: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Control_Unit.vhd" line 473: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Control_Unit.vhd" line 532: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Control_Unit.vhd" line 347: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <IEN>, <IFLAG>, <opcode>, <PSW>
Entity <Control_Unit> analyzed. Unit <Control_Unit> generated.

Analyzing Entity <Register_16Bits> in library <work> (Architecture <behavioral>).
Entity <Register_16Bits> analyzed. Unit <Register_16Bits> generated.

Analyzing Entity <IFLAG> in library <work> (Architecture <behavioral>).
Entity <IFLAG> analyzed. Unit <IFLAG> generated.

Analyzing Entity <MUX_2to1_16Bits> in library <work> (Architecture <behavioral>).
Entity <MUX_2to1_16Bits> analyzed. Unit <MUX_2to1_16Bits> generated.

Analyzing Entity <MUX_16to1_16Bits> in library <work> (Architecture <behavioral>).
Entity <MUX_16to1_16Bits> analyzed. Unit <MUX_16to1_16Bits> generated.

Analyzing Entity <MUX_8to1_12Bits> in library <work> (Architecture <behavioral>).
Entity <MUX_8to1_12Bits> analyzed. Unit <MUX_8to1_12Bits> generated.

Analyzing Entity <Buffer_16Bits> in library <work> (Architecture <behavioral>).
Entity <Buffer_16Bits> analyzed. Unit <Buffer_16Bits> generated.

Analyzing Entity <MUX_8to1_16Bits> in library <work> (Architecture <behavioral>).
Entity <MUX_8to1_16Bits> analyzed. Unit <MUX_8to1_16Bits> generated.

Analyzing Entity <Interrupt_Logger> in library <work> (Architecture <behavioral>).
Entity <Interrupt_Logger> analyzed. Unit <Interrupt_Logger> generated.

Analyzing Entity <DFlipFlop> in library <work> (Architecture <behavioral>).
Entity <DFlipFlop> analyzed. Unit <DFlipFlop> generated.

Analyzing Entity <memory> in library <work> (Architecture <Behavioral>).
Entity <memory> analyzed. Unit <memory> generated.

Analyzing Entity <memory_int> in library <work> (Architecture <Synthesizable>).
Entity <memory_int> analyzed. Unit <memory_int> generated.

Analyzing Entity <debug_module> in library <work> (Architecture <rtl>).
Entity <debug_module> analyzed. Unit <debug_module> generated.

Analyzing Entity <rotary_encoder> in library <work> (Architecture <rtl>).
Entity <rotary_encoder> analyzed. Unit <rotary_encoder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Control_Unit>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Control_Unit.vhd".
WARNING:Xst:647 - Input <opcode<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PSW<15:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 54                                             |
    | Transitions        | 583                                            |
    | Inputs             | 44                                             |
    | Outputs            | 62                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | rst                                            |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x11-bit ROM for signal <opcode_1_0$rom0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
Unit <Control_Unit> synthesized.


Synthesizing Unit <Register_16Bits>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Register_16Bits.vhd".
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <Register_16Bits> synthesized.


Synthesizing Unit <IFLAG>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/IFLAG.vhd".
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <IFLAG> synthesized.


Synthesizing Unit <MUX_2to1_16Bits>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/MUX_2to1_16Bits.vhd".
Unit <MUX_2to1_16Bits> synthesized.


Synthesizing Unit <MUX_16to1_16Bits>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/MUX_16to1_16Bits.vhd".
    Found 16-bit 16-to-1 multiplexer for signal <outp>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <MUX_16to1_16Bits> synthesized.


Synthesizing Unit <MUX_8to1_12Bits>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/MUX_8to1_12Bits.vhd".
    Found 12-bit 8-to-1 multiplexer for signal <outp>.
    Summary:
	inferred  12 Multiplexer(s).
Unit <MUX_8to1_12Bits> synthesized.


Synthesizing Unit <Buffer_16Bits>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Buffer.vhd".
    Found 16-bit tristate buffer for signal <outp>.
    Summary:
	inferred  16 Tristate(s).
Unit <Buffer_16Bits> synthesized.


Synthesizing Unit <MUX_8to1_16Bits>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/MUX_8to1_16Bits.vhd".
    Found 16-bit 8-to-1 multiplexer for signal <outp>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <MUX_8to1_16Bits> synthesized.


Synthesizing Unit <Decoder4x16>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/Decoder4x16.vhd".
    Found 16x16-bit ROM for signal <outp>.
    Summary:
	inferred   1 ROM(s).
Unit <Decoder4x16> synthesized.


Synthesizing Unit <AND_2Input_16Bit>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/AND_2Input_16Bit.vhd".
Unit <AND_2Input_16Bit> synthesized.


Synthesizing Unit <OR_2Input_16Bit>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/OR_2Input_16Bit.vhd".
Unit <OR_2Input_16Bit> synthesized.


Synthesizing Unit <XOR_2Input_16Bit>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/XOR_2Input_16Bit.vhd".
    Found 16-bit xor2 for signal <C>.
Unit <XOR_2Input_16Bit> synthesized.


Synthesizing Unit <MUX_2Input_16Bit>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/MUX_2Input_16Bit.vhd".
Unit <MUX_2Input_16Bit> synthesized.


Synthesizing Unit <MUX_4Input_16Bit>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/MUX_4Input_16Bit.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <outp>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <MUX_4Input_16Bit> synthesized.


Synthesizing Unit <LogicalShifter_16Bit>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/LogicalShifter_16Bit.vhd".
Unit <LogicalShifter_16Bit> synthesized.


Synthesizing Unit <FullAdder_2Input_1Bit>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/FullAdder_2Input_1Bit.vhd".
    Found 1-bit xor3 for signal <C>.
    Summary:
	inferred   1 Xor(s).
Unit <FullAdder_2Input_1Bit> synthesized.


Synthesizing Unit <DFlipFlop>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/DFlipFlop.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFlipFlop> synthesized.


Synthesizing Unit <memory_int>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/memory_int.vhd".
    Found 2048x16-bit single-port RAM <Mram_data> for signal <data>.
    Found 16-bit register for signal <outp>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <memory_int> synthesized.


Synthesizing Unit <rotary_encoder>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/rotary_encoder.vhd".
    Found 1-bit register for signal <rot_dir>.
    Found 1-bit register for signal <rot_event>.
    Found 2-bit register for signal <rot_in>.
    Found 1-bit register for signal <rot_q1>.
    Found 1-bit 4-to-1 multiplexer for signal <rot_q1$mux0000> created at line 41.
    Found 1-bit register for signal <rot_q1_del>.
    Found 1-bit register for signal <rot_q2>.
    Found 1-bit 4-to-1 multiplexer for signal <rot_q2$mux0000> created at line 41.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <rotary_encoder> synthesized.


Synthesizing Unit <memory>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/memory.vhd".
    Found 16-bit tristate buffer for signal <dataIO>.
    Found 1-bit register for signal <oe_int>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <memory> synthesized.


Synthesizing Unit <debug_module>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/debug_module.vhd".
    Found 16-bit tristate buffer for signal <dataIO>.
    Found 25-bit up counter for signal <clk_div_counter>.
    Found 1-bit register for signal <led_clk>.
    Found 8-bit register for signal <led_state>.
    Found 8-bit register for signal <led_toggle_en>.
    Found 16-bit register for signal <Mtridata_dataIO> created at line 65.
    Found 1-bit register for signal <Mtrien_dataIO> created at line 65.
    Found 2-bit register for signal <rot_btn_del>.
    Found 1-bit register for signal <rot_left>.
    Found 1-bit register for signal <rot_push>.
    Found 1-bit register for signal <rot_right>.
    Found 1-bit register for signal <toggle_led>.
    Summary:
	inferred   1 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <debug_module> synthesized.


Synthesizing Unit <Interrupt_Logger>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/Interrupt_Logger.vhd".
Unit <Interrupt_Logger> synthesized.


Synthesizing Unit <FullAdder_2Input_16Bit>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/FullAdder_2Input_16Bit.vhd".
    Found 1-bit xor2 for signal <ov>.
Unit <FullAdder_2Input_16Bit> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/remote_sources/_/UKM910_ALU_Design/ALU.vhd".
WARNING:Xst:646 - Signal <fnDecoderop<15:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit comparator less for signal <n$cmp_lt0000> created at line 198.
    Summary:
	inferred   1 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <UKM910>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/UKM910.vhd".
    Found 16-bit tristate buffer for signal <$const0000>.
    Found 16-bit tristate buffer for signal <$const0001>.
    Found 16-bit tristate buffer for signal <$const0002>.
    Found 16-bit tristate buffer for signal <$const0003>.
    Found 16-bit tristate buffer for signal <$const0004>.
    Found 12-bit tristate buffer for signal <$const0005>.
    Found 12-bit tristate buffer for signal <$const0006>.
    Summary:
	inferred 104 Tristate(s).
Unit <UKM910> synthesized.


Synthesizing Unit <debug_processor_toplevel>.
    Related source file is "C:/Users/Kishore/Documents/MS/IMTEK/ILIAS/SS 2017/VLSI System Design/Project/code base/UKM910_INTR_HNDL/debug_processor_toplevel.vhd".
Unit <debug_processor_toplevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 2048x16-bit single-port RAM                           : 1
# ROMs                                                 : 2
 16x16-bit ROM                                         : 1
 4x11-bit ROM                                          : 1
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 51
 1-bit register                                        : 36
 16-bit register                                       : 11
 2-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 1
 16-bit comparator less                                : 1
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 2
 12-bit 8-to-1 multiplexer                             : 1
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 1
# Tristates                                            : 107
 1-bit tristate buffer                                 : 104
 16-bit tristate buffer                                : 3
# Xors                                                 : 20
 1-bit xor2                                            : 1
 1-bit xor3                                            : 16
 16-bit xor2                                           : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <UKM901_1/control/state/FSM> on signal <state[1:54]> with one-hot encoding.
--------------------------------------------------------------------
 State    | Encoding
--------------------------------------------------------------------
 idle     | 000000000000000000000000000000000000000000000000000001
 rst      | 000000000000000000000000000000000000000000000000000010
 if0      | 000000000000000000000000000000000000000000000000001000
 if1      | 000000000000000000000000000000000000000000000000000100
 dcd      | 000000000000000000000000000000000000000000000000010000
 nt0      | 000000000000000000000000000000000000001000000000000000
 rtr0     | 000000000000000000000000000000000000100000000000000000
 shr0     | 000000000000000000000000000000000001000000000000000000
 str0     | 000000000000000000000000000000000100000000000000000000
 ldr0     | 000000000000000000000000000000001000000000000000000000
 strr0    | 000000000000000000000000001000000000000000000000000000
 stri0    | 000000000000000000000000010000000000000000000000000000
 jmp0     | 000000000000000000000010000000000000000000000000000000
 bz0      | 000000000000000000000100000000000000000000000000000000
 bn0      | 000000000000000000001000000000000000000000000000000000
 ad0      | 000000000000000000000000000000000000000001000000000000
 ad1      | 000000000000000000100000000000000000000000000000000000
 sb0      | 000000000000000000000000000000000000000010000000000000
 sb1      | 000000000000000001000000000000000000000000000000000000
 an0      | 000000000000000000000000000000000000000100000000000000
 an1      | 000000000000000010000000000000000000000000000000000000
 cmp0     | 000000000000000000000000000000000000010000000000000000
 cmp1     | 000000000000000100000000000000000000000000000000000000
 ld0      | 000000000000000000000000000000000010000000000000000000
 ld1      | 000000000000001000000000000000000000000000000000000000
 ldi0     | 000000000000000000000000000000010000000000000000000000
 ldi1     | 000000000000010000000000000000000000000000000000000000
 striinc0 | 000000000000000000000000100000000000000000000000000000
 striinc1 | 000100000000000000000000000000000000000000000000000000
 stridec0 | 000000000000000000000001000000000000000000000000000000
 stridec1 | 001000000000000000000000000000000000000000000000000000
 ldiinc0  | 000000000000000000000000000000100000000000000000000000
 ldiinc1  | 000000000000100000000000000000000000000000000000000000
 ldiinc2  | 000000000001000000000000000000000000000000000000000000
 ldidec0  | 000000000000000000000000000001000000000000000000000000
 ldidec1  | 000000000010000000000000000000000000000000000000000000
 ldidec2  | 000000000100000000000000000000000000000000000000000000
 rt0      | 000000000000000000000000000010000000000000000000000000
 rt1      | 000000001000000000000000000000000000000000000000000000
 rt2      | 000000010000000000000000000000000000000000000000000000
 cl0      | 000000000000000000010000000000000000000000000000000000
 cl1      | 010000000000000000000000000000000000000000000000000000
 cl2      | 100000000000000000000000000000000000000000000000000000
 rti0     | 000000000000000000000000000100000000000000000000000000
 rti1     | 000000100000000000000000000000000000000000000000000000
 rti2     | 000001000000000000000000000000000000000000000000000000
 rti3     | 000010000000000000000000000000000000000000000000000000
 intr1    | 000000000000000000000000000000000000000000100000000000
 intr2    | 000000000000000000000000000000000000000000010000000000
 intr3    | 000000000000000000000000000000000000000000001000000000
 intr4    | 000000000000000000000000000000000000000000000100000000
 intr5    | 000000000000000000000000000000000000000000000010000000
 intr6    | 000000000000000000000000000000000000000000000001000000
 intr7    | 000000000000000000000000000000000000000000000000100000
--------------------------------------------------------------------
INFO:Xst:2261 - The FF/Latch <Mtridata_dataIO_8> in Unit <debug_module_inst> is equivalent to the following 4 FFs/Latches, which will be removed : <Mtridata_dataIO_9> <Mtridata_dataIO_10> <Mtridata_dataIO_11> <Mtridata_dataIO_12> 
WARNING:Xst:638 - in unit debug_module_inst Conflict on KEEP property on signal Mtridata_dataIO<8> and Mtridata_dataIO<9> Mtridata_dataIO<9> signal will be lost.
WARNING:Xst:638 - in unit debug_module_inst Conflict on KEEP property on signal Mtridata_dataIO<8> and Mtridata_dataIO<10> Mtridata_dataIO<10> signal will be lost.
WARNING:Xst:638 - in unit debug_module_inst Conflict on KEEP property on signal Mtridata_dataIO<10> and Mtridata_dataIO<11> Mtridata_dataIO<11> signal will be lost.
WARNING:Xst:638 - in unit debug_module_inst Conflict on KEEP property on signal Mtridata_dataIO<10> and Mtridata_dataIO<12> Mtridata_dataIO<12> signal will be lost.
WARNING:Xst:1426 - The value init of the FF/Latch FFd54 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <intr8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <intr7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <intr6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <intr5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <intr4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <intr3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <intr2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q> (without init value) has a constant value of 0 in block <intr1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_dataIO_8> (without init value) has a constant value of 0 in block <debug_module_inst>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <memory_int>.
INFO:Xst:3226 - The RAM <Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <outp>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wren>          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <inp>           |          |
    |     doA            | connected to signal <outp>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <memory_int> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 2048x16-bit single-port block RAM                     : 1
# ROMs                                                 : 2
 16x16-bit ROM                                         : 1
 4x11-bit ROM                                          : 1
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 216
 Flip-Flops                                            : 216
# Comparators                                          : 1
 16-bit comparator less                                : 1
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 2
 12-bit 8-to-1 multiplexer                             : 1
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 1
# Xors                                                 : 20
 1-bit xor2                                            : 1
 1-bit xor3                                            : 16
 16-bit xor2                                           : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch FSM_FFd54 hinder the constant cleaning in the block FSM_0-parent.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <Mtridata_dataIO_8> (without init value) has a constant value of 0 in block <debug_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_dataIO_9> (without init value) has a constant value of 0 in block <debug_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_dataIO_10> (without init value) has a constant value of 0 in block <debug_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_dataIO_11> (without init value) has a constant value of 0 in block <debug_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_dataIO_12> (without init value) has a constant value of 0 in block <debug_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit debug_module Conflict on KEEP property on signal Mtridata_dataIO<8> and Mtridata_dataIO<9> Mtridata_dataIO<9> signal will be lost.
WARNING:Xst:638 - in unit debug_module Conflict on KEEP property on signal Mtridata_dataIO<8> and Mtridata_dataIO<10> Mtridata_dataIO<10> signal will be lost.
WARNING:Xst:638 - in unit debug_module Conflict on KEEP property on signal Mtridata_dataIO<10> and Mtridata_dataIO<11> Mtridata_dataIO<11> signal will be lost.
WARNING:Xst:638 - in unit debug_module Conflict on KEEP property on signal Mtridata_dataIO<10> and Mtridata_dataIO<12> Mtridata_dataIO<12> signal will be lost.
WARNING:Xst:1710 - FF/Latch <intr1/q> (without init value) has a constant value of 0 in block <Interrupt_Logger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr2/q> (without init value) has a constant value of 0 in block <Interrupt_Logger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr3/q> (without init value) has a constant value of 0 in block <Interrupt_Logger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr4/q> (without init value) has a constant value of 0 in block <Interrupt_Logger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr5/q> (without init value) has a constant value of 0 in block <Interrupt_Logger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr6/q> (without init value) has a constant value of 0 in block <Interrupt_Logger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr7/q> (without init value) has a constant value of 0 in block <Interrupt_Logger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr8/q> (without init value) has a constant value of 0 in block <Interrupt_Logger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit debug_module: 16 internal tristates are replaced by logic (pull-up yes): dataIO<0>, dataIO<10>, dataIO<11>, dataIO<12>, dataIO<13>, dataIO<14>, dataIO<15>, dataIO<1>, dataIO<2>, dataIO<3>, dataIO<4>, dataIO<5>, dataIO<6>, dataIO<7>, dataIO<8>, dataIO<9>.
WARNING:Xst:2042 - Unit memory: 16 internal tristates are replaced by logic (pull-up yes): dataIO<0>, dataIO<10>, dataIO<11>, dataIO<12>, dataIO<13>, dataIO<14>, dataIO<15>, dataIO<1>, dataIO<2>, dataIO<3>, dataIO<4>, dataIO<5>, dataIO<6>, dataIO<7>, dataIO<8>, dataIO<9>.
WARNING:Xst:2042 - Unit Buffer_16Bits: 16 internal tristates are replaced by logic (pull-up yes): outp<0>, outp<10>, outp<11>, outp<12>, outp<13>, outp<14>, outp<15>, outp<1>, outp<2>, outp<3>, outp<4>, outp<5>, outp<6>, outp<7>, outp<8>, outp<9>.

Optimizing unit <debug_processor_toplevel> ...

Optimizing unit <Control_Unit> ...

Optimizing unit <Register_16Bits> ...

Optimizing unit <IFLAG> ...

Optimizing unit <rotary_encoder> ...

Optimizing unit <FullAdder_2Input_16Bit> ...

Optimizing unit <ALU> ...

Mapping all equations...
WARNING:Xst:2170 - Unit debug_processor_toplevel : the following signal(s) form a combinatorial loop: N106, UKM901_1/aluBinMux/Mmux_outp_5_f6, UKM901_1/alunit/opAND<0>, UKM901_1/alunit/alop<0>, UKM901_1/aluBinMux/Mmux_outp_7_f5, UKM901_1/aluOutp<0>, dataBus<15>, UKM901_1/aluBinMux/Mmux_outp_9, UKM901_1/aluBin<0>, UKM901_1/alunit/MUXSelRes/Mmux_outp_4, dataBus<0>, N100, UKM901_1/aluOutp<15>.
WARNING:Xst:2170 - Unit debug_processor_toplevel : the following signal(s) form a combinatorial loop: UKM901_1/alunit/MUXSelRes/Mmux_outp_45, UKM901_1/aluOutp<14>, dataBus<14>, N102, UKM901_1/alunit/opAND<14>, UKM901_1/aluBin<14>, UKM901_1/alunit/alop<14>, UKM901_1/selB<1>3, UKM901_1/aluBinMux/Mmux_outp_42.
WARNING:Xst:2170 - Unit debug_processor_toplevel : the following signal(s) form a combinatorial loop: dataBus<13>, UKM901_1/alunit/MUXSelRes/Mmux_outp_44, UKM901_1/alunit/alop<13>, UKM901_1/alunit/opAND<13>, UKM901_1/selB<1>2, UKM901_1/aluOutp<13>, UKM901_1/aluBinMux/Mmux_outp_41, N104, UKM901_1/aluBin<13>.
WARNING:Xst:2170 - Unit debug_processor_toplevel : the following signal(s) form a combinatorial loop: N54, UKM901_1/aluBinMux/Mmux_outp_4, UKM901_1/alunit/opAND<12>, UKM901_1/aluBin<12>, UKM901_1/aluOutp<12>, UKM901_1/selB<1>1, UKM901_1/alunit/alop<12>, UKM901_1/alunit/MUXSelRes/Mmux_outp_43, dataBus<12>.
WARNING:Xst:2170 - Unit debug_processor_toplevel : the following signal(s) form a combinatorial loop: UKM901_1/aluBinMux/Mmux_outp_92, UKM901_1/alunit/MUXSelRes/Mmux_outp_42, UKM901_1/aluBinMux/Mmux_outp_7_f52, UKM901_1/aluBin<11>, UKM901_1/aluBinMux/Mmux_outp_5_f62, UKM901_1/alunit/alop<11>, UKM901_1/alunit/opAND<11>, dataBus<11>, N56, UKM901_1/aluOutp<11>.
WARNING:Xst:2170 - Unit debug_processor_toplevel : the following signal(s) form a combinatorial loop: UKM901_1/alunit/opAND<10>, UKM901_1/aluOutp<10>, UKM901_1/aluBinMux/Mmux_outp_5_f61, UKM901_1/aluBin<10>, dataBus<10>, UKM901_1/aluBinMux/Mmux_outp_7_f51, UKM901_1/alunit/alop<10>, UKM901_1/alunit/MUXSelRes/Mmux_outp_41, UKM901_1/aluBinMux/Mmux_outp_91, N58.
WARNING:Xst:2170 - Unit debug_processor_toplevel : the following signal(s) form a combinatorial loop: dataBus<9>, UKM901_1/aluBinMux/Mmux_outp_7_f511, UKM901_1/alunit/alop<9>, UKM901_1/aluOutp<9>, UKM901_1/aluBinMux/Mmux_outp_915, UKM901_1/alunit/opAND<9>, UKM901_1/alunit/MUXSelRes/Mmux_outp_415, UKM901_1/aluBinMux/Mmux_outp_5_f611, N50, UKM901_1/aluBin<9>.
WARNING:Xst:2170 - Unit debug_processor_toplevel : the following signal(s) form a combinatorial loop: UKM901_1/aluOutp<7>, UKM901_1/aluBinMux/Mmux_outp_5_f69, UKM901_1/alunit/MUXSelRes/Mmux_outp_413, UKM901_1/aluBinMux/Mmux_outp_7_f59, UKM901_1/alunit/alop<7>, N86, UKM901_1/aluBinMux/Mmux_outp_913, dataBus<7>, UKM901_1/alunit/opAND<7>, UKM901_1/aluBin<7>.
WARNING:Xst:2170 - Unit debug_processor_toplevel : the following signal(s) form a combinatorial loop: UKM901_1/aluBinMux/Mmux_outp_5_f68, UKM901_1/aluBin<6>, N88, UKM901_1/alunit/alop<6>, UKM901_1/aluBinMux/Mmux_outp_7_f58, UKM901_1/alunit/MUXSelRes/Mmux_outp_412, UKM901_1/aluBinMux/Mmux_outp_912, dataBus<6>, UKM901_1/alunit/opAND<6>, UKM901_1/aluOutp<6>.
WARNING:Xst:2170 - Unit debug_processor_toplevel : the following signal(s) form a combinatorial loop: dataBus<5>, UKM901_1/alunit/opAND<5>, UKM901_1/aluOutp<5>, UKM901_1/aluBinMux/Mmux_outp_5_f67, UKM901_1/aluBin<5>, UKM901_1/alunit/alop<5>, UKM901_1/alunit/MUXSelRes/Mmux_outp_411, UKM901_1/aluBinMux/Mmux_outp_7_f57, N90, UKM901_1/aluBinMux/Mmux_outp_911.
WARNING:Xst:2170 - Unit debug_processor_toplevel : the following signal(s) form a combinatorial loop: N92, dataBus<4>, UKM901_1/alunit/opAND<4>, UKM901_1/aluOutp<4>, UKM901_1/aluBinMux/Mmux_outp_5_f66, UKM901_1/aluBinMux/Mmux_outp_7_f56, UKM901_1/alunit/MUXSelRes/Mmux_outp_410, UKM901_1/alunit/alop<4>, UKM901_1/aluBinMux/Mmux_outp_910, UKM901_1/aluBin<4>.
WARNING:Xst:2170 - Unit debug_processor_toplevel : the following signal(s) form a combinatorial loop: dataBus<3>, N94, UKM901_1/alunit/alop<3>, UKM901_1/alunit/MUXSelRes/Mmux_outp_49, UKM901_1/aluBinMux/Mmux_outp_5_f65, UKM901_1/alunit/opAND<3>, UKM901_1/aluOutp<3>, UKM901_1/aluBinMux/Mmux_outp_7_f55, UKM901_1/aluBinMux/Mmux_outp_99, UKM901_1/aluBin<3>.
WARNING:Xst:2170 - Unit debug_processor_toplevel : the following signal(s) form a combinatorial loop: UKM901_1/alunit/alop<2>, UKM901_1/aluBin<2>, UKM901_1/aluBinMux/Mmux_outp_5_f64, N96, UKM901_1/aluBinMux/Mmux_outp_7_f54, UKM901_1/alunit/MUXSelRes/Mmux_outp_48, UKM901_1/aluBinMux/Mmux_outp_98, UKM901_1/alunit/opAND<2>, UKM901_1/aluOutp<2>, dataBus<2>.
WARNING:Xst:2170 - Unit debug_processor_toplevel : the following signal(s) form a combinatorial loop: UKM901_1/aluBinMux/Mmux_outp_97, UKM901_1/aluOutp<1>, dataBus<1>, N98, UKM901_1/aluBin<1>, UKM901_1/alunit/alop<1>, UKM901_1/alunit/MUXSelRes/Mmux_outp_47, UKM901_1/aluBinMux/Mmux_outp_5_f63, UKM901_1/alunit/opAND<1>, UKM901_1/aluBinMux/Mmux_outp_7_f53.
WARNING:Xst:2170 - Unit debug_processor_toplevel : the following signal(s) form a combinatorial loop: UKM901_1/alunit/MUXSelRes/Mmux_outp_414, N52, UKM901_1/aluBinMux/Mmux_outp_5_f610, UKM901_1/alunit/opAND<8>, UKM901_1/aluBinMux/Mmux_outp_7_f510, UKM901_1/aluBin<8>, UKM901_1/aluBinMux/Mmux_outp_914, dataBus<8>, UKM901_1/alunit/alop<8>, UKM901_1/aluOutp<8>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block debug_processor_toplevel, actual ratio is 8.
FlipFlop UKM901_1/IR/q_1 has been replicated 1 time(s)
FlipFlop UKM901_1/control/state_FSM_FFd20 has been replicated 1 time(s)
FlipFlop UKM901_1/control/state_FSM_FFd24 has been replicated 1 time(s)
FlipFlop UKM901_1/control/state_FSM_FFd30 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 286
 Flip-Flops                                            : 286

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : debug_processor_toplevel.ngr
Top Level Output File Name         : debug_processor_toplevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 835
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 25
#      LUT2                        : 107
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 256
#      LUT3_D                      : 28
#      LUT3_L                      : 3
#      LUT4                        : 213
#      LUT4_D                      : 35
#      LUT4_L                      : 8
#      MUXCY                       : 31
#      MUXF5                       : 85
#      MUXF6                       : 12
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 286
#      FD                          : 11
#      FDC                         : 86
#      FDCE                        : 17
#      FDE                         : 153
#      FDP                         : 6
#      FDPE                        : 12
#      FDR                         : 1
# RAMS                             : 2
#      RAMB16_S9                   : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 4
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      390  out of   4656     8%  
 Number of Slice Flip Flops:            286  out of   9312     3%  
 Number of 4 input LUTs:                680  out of   9312     7%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 288   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------+-------+
Control Signal                     | Buffer(FF name)            | Load  |
-----------------------------------+----------------------------+-------+
reset                              | IBUF                       | 113   |
N0(XST_GND:G)                      | NONE(UKM901_1/IFLAGREG/q_0)| 8     |
-----------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 172.943ns (Maximum Frequency: 5.782MHz)
   Minimum input arrival time before clock: 1.946ns
   Maximum output required time after clock: 5.869ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 172.943ns (frequency: 5.782MHz)
  Total number of paths / destination ports: 1437609916133 / 505
-------------------------------------------------------------------------
Delay:               172.943ns (Levels of Logic = 164)
  Source:            UKM901_1/control/state_FSM_FFd15 (FF)
  Destination:       memory_1/mem/Mram_data1 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: UKM901_1/control/state_FSM_FFd15 to memory_1/mem/Mram_data1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  UKM901_1/control/state_FSM_FFd15 (UKM901_1/control/state_FSM_FFd15)
     LUT4:I0->O            1   0.704   0.499  UKM901_1/control/ALUFunc<2>21_SW1 (N116)
     LUT4:I1->O           13   0.704   1.158  UKM901_1/control/ALUFunc<2>21 (UKM901_1/control/N10)
     LUT4:I0->O            2   0.704   0.482  UKM901_1/control/ALUFunc<2>2 (UKM901_1/control/N6)
     LUT3:I2->O           13   0.704   0.987  UKM901_1/control/ALUFunc<2>30 (UKM901_1/ALUFunc<2>)
     LUT4:I3->O           16   0.704   1.113  UKM901_1/alunit/XORBinv/Mxor_C_Result<0>21 (UKM901_1/alunit/N5)
     LUT3_D:I1->LO         1   0.704   0.275  UKM901_1/alunit/XORBinv/Mxor_C_Result<0>1 (N258)
     LUT3:I0->O            2   0.704   0.526  UKM901_1/alunit/FullAdder/FA0/cout1 (UKM901_1/alunit/FullAdder/c<1>)
     LUT3_D:I1->LO         1   0.704   0.179  UKM901_1/alunit/FullAdder/FA1/cout1 (N264)
     LUT3:I1->O            2   0.704   0.526  UKM901_1/alunit/FullAdder/FA2/cout1 (UKM901_1/alunit/FullAdder/c<3>)
     LUT3:I1->O            2   0.704   0.526  UKM901_1/alunit/FullAdder/FA3/cout1 (UKM901_1/alunit/FullAdder/c<4>)
     LUT3_D:I1->LO         1   0.704   0.179  UKM901_1/alunit/FullAdder/FA4/cout1 (N261)
     LUT3:I1->O            2   0.704   0.526  UKM901_1/alunit/FullAdder/FA5/cout1 (UKM901_1/alunit/FullAdder/c<6>)
     LUT3_D:I1->LO         1   0.704   0.179  UKM901_1/alunit/FullAdder/FA6/cout1 (N260)
     LUT3:I1->O            2   0.704   0.526  UKM901_1/alunit/FullAdder/FA7/cout1 (UKM901_1/alunit/FullAdder/c<8>)
     LUT3_D:I1->LO         1   0.704   0.179  UKM901_1/alunit/FullAdder/FA8/cout1 (N259)
     LUT3:I1->O            2   0.704   0.526  UKM901_1/alunit/FullAdder/FA9/cout1 (UKM901_1/alunit/FullAdder/c<10>)
     LUT3:I1->O            2   0.704   0.526  UKM901_1/alunit/FullAdder/FA10/cout1 (UKM901_1/alunit/FullAdder/c<11>)
     LUT3_D:I1->LO         1   0.704   0.179  UKM901_1/alunit/FullAdder/FA11/cout1 (N263)
     LUT3:I1->O            2   0.704   0.526  UKM901_1/alunit/FullAdder/FA12/cout1 (UKM901_1/alunit/FullAdder/c<13>)
     LUT3_D:I1->LO         1   0.704   0.179  UKM901_1/alunit/FullAdder/FA13/cout1 (N262)
     LUT3:I1->O            3   0.704   0.566  UKM901_1/alunit/FullAdder/FA14/cout1 (UKM901_1/alunit/FullAdder/c<15>)
     LUT3:I2->O            1   0.704   0.455  UKM901_1/alunit/FullAdder/FA15/Mxor_C_xo<0>1 (UKM901_1/alunit/opAdder<15>)
     LUT3:I2->O            1   0.704   0.000  UKM901_1/alunit/MUXSelRes/Mmux_outp_36 (UKM901_1/alunit/MUXSelRes/Mmux_outp_36)
     MUXF5:I1->O           3   0.321   0.566  UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_5 (UKM901_1/alunit/alop<15>)
     LUT3:I2->O           11   0.704   0.968  UKM901_1/alunit/logicshifter/unsignedA<14>1 (UKM901_1/aluOutp<14>)
     LUT4:I2->O            1   0.704   0.499  dataBus<14>LogicTrst_SW0 (N102)
     LUT4:I1->O            3   0.704   0.535  dataBus<14>LogicTrst (dataBus<14>)
     LUT4:I3->O            1   0.704   0.499  UKM901_1/selB<1>21 (UKM901_1/selB<1>3)
     LUT3:I1->O            1   0.704   0.000  UKM901_1/aluBinMux/Mmux_outp_42 (UKM901_1/aluBinMux/Mmux_outp_42)
     MUXF5:I0->O           4   0.321   0.762  UKM901_1/aluBinMux/Mmux_outp_2_f5_1 (UKM901_1/aluBin<14>)
     LUT2:I0->O            1   0.704   0.499  UKM901_1/alunit/XORAB/Mxor_C_Result<14>1 (UKM901_1/alunit/opXOR<14>)
     LUT3:I1->O            1   0.704   0.000  UKM901_1/alunit/MUXSelRes/Mmux_outp_35 (UKM901_1/alunit/MUXSelRes/Mmux_outp_35)
     MUXF5:I1->O           3   0.321   0.566  UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_4 (UKM901_1/alunit/alop<14>)
     LUT3:I2->O           11   0.704   0.968  UKM901_1/alunit/logicshifter/unsignedA<13>1 (UKM901_1/aluOutp<13>)
     LUT4:I2->O            1   0.704   0.499  dataBus<13>LogicTrst_SW0 (N104)
     LUT4:I1->O            3   0.704   0.535  dataBus<13>LogicTrst (dataBus<13>)
     LUT4:I3->O            1   0.704   0.499  UKM901_1/selB<1>11 (UKM901_1/selB<1>2)
     LUT3:I1->O            1   0.704   0.000  UKM901_1/aluBinMux/Mmux_outp_41 (UKM901_1/aluBinMux/Mmux_outp_41)
     MUXF5:I0->O           4   0.321   0.762  UKM901_1/aluBinMux/Mmux_outp_2_f5_0 (UKM901_1/aluBin<13>)
     LUT2:I0->O            1   0.704   0.499  UKM901_1/alunit/XORAB/Mxor_C_Result<13>1 (UKM901_1/alunit/opXOR<13>)
     LUT3:I1->O            1   0.704   0.000  UKM901_1/alunit/MUXSelRes/Mmux_outp_34 (UKM901_1/alunit/MUXSelRes/Mmux_outp_34)
     MUXF5:I1->O           3   0.321   0.566  UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_3 (UKM901_1/alunit/alop<13>)
     LUT3:I2->O           11   0.704   1.012  UKM901_1/alunit/logicshifter/unsignedA<12>1 (UKM901_1/aluOutp<12>)
     LUT4:I1->O            1   0.704   0.000  dataBus<12>LogicTrst1 (dataBus<12>LogicTrst)
     MUXF5:I1->O           3   0.321   0.535  dataBus<12>LogicTrst_f5 (dataBus<12>)
     LUT4:I3->O            1   0.704   0.499  UKM901_1/selB<1>1 (UKM901_1/selB<1>1)
     LUT3:I1->O            1   0.704   0.000  UKM901_1/aluBinMux/Mmux_outp_4 (UKM901_1/aluBinMux/Mmux_outp_4)
     MUXF5:I0->O           4   0.321   0.762  UKM901_1/aluBinMux/Mmux_outp_2_f5 (UKM901_1/aluBin<12>)
     LUT2:I0->O            1   0.704   0.499  UKM901_1/alunit/XORAB/Mxor_C_Result<12>1 (UKM901_1/alunit/opXOR<12>)
     LUT3:I1->O            1   0.704   0.000  UKM901_1/alunit/MUXSelRes/Mmux_outp_33 (UKM901_1/alunit/MUXSelRes/Mmux_outp_33)
     MUXF5:I1->O           3   0.321   0.566  UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_2 (UKM901_1/alunit/alop<12>)
     LUT3:I2->O           11   0.704   1.012  UKM901_1/alunit/logicshifter/unsignedA<11>1 (UKM901_1/aluOutp<11>)
     LUT4:I1->O            1   0.704   0.000  dataBus<11>LogicTrst1 (dataBus<11>LogicTrst)
     MUXF5:I1->O           3   0.321   0.706  dataBus<11>LogicTrst_f5 (dataBus<11>)
     LUT2:I0->O            1   0.704   0.000  UKM901_1/aluBinMux/Mmux_outp_92 (UKM901_1/aluBinMux/Mmux_outp_92)
     MUXF5:I0->O           1   0.321   0.000  UKM901_1/aluBinMux/Mmux_outp_7_f5_1 (UKM901_1/aluBinMux/Mmux_outp_7_f52)
     MUXF6:I0->O           1   0.521   0.424  UKM901_1/aluBinMux/Mmux_outp_5_f6_1 (UKM901_1/aluBinMux/Mmux_outp_5_f62)
     LUT4_D:I3->O          3   0.704   0.610  UKM901_1/selB<3>2 (UKM901_1/aluBin<11>)
     LUT2:I1->O            1   0.704   0.499  UKM901_1/alunit/ANDAB/C<11>1 (UKM901_1/alunit/opAND<11>)
     LUT3:I1->O            1   0.704   0.000  UKM901_1/alunit/MUXSelRes/Mmux_outp_42 (UKM901_1/alunit/MUXSelRes/Mmux_outp_42)
     MUXF5:I0->O           3   0.321   0.566  UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_1 (UKM901_1/alunit/alop<11>)
     LUT3:I2->O           11   0.704   1.012  UKM901_1/alunit/logicshifter/unsignedA<10>1 (UKM901_1/aluOutp<10>)
     LUT4:I1->O            1   0.704   0.000  dataBus<10>LogicTrst1 (dataBus<10>LogicTrst)
     MUXF5:I1->O           3   0.321   0.706  dataBus<10>LogicTrst_f5 (dataBus<10>)
     LUT2:I0->O            1   0.704   0.000  UKM901_1/aluBinMux/Mmux_outp_91 (UKM901_1/aluBinMux/Mmux_outp_91)
     MUXF5:I0->O           1   0.321   0.000  UKM901_1/aluBinMux/Mmux_outp_7_f5_0 (UKM901_1/aluBinMux/Mmux_outp_7_f51)
     MUXF6:I0->O           1   0.521   0.424  UKM901_1/aluBinMux/Mmux_outp_5_f6_0 (UKM901_1/aluBinMux/Mmux_outp_5_f61)
     LUT4_D:I3->O          3   0.704   0.610  UKM901_1/selB<3>1 (UKM901_1/aluBin<10>)
     LUT2:I1->O            1   0.704   0.499  UKM901_1/alunit/ANDAB/C<10>1 (UKM901_1/alunit/opAND<10>)
     LUT3:I1->O            1   0.704   0.000  UKM901_1/alunit/MUXSelRes/Mmux_outp_41 (UKM901_1/alunit/MUXSelRes/Mmux_outp_41)
     MUXF5:I0->O           3   0.321   0.566  UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_0 (UKM901_1/alunit/alop<10>)
     LUT3:I2->O           11   0.704   1.012  UKM901_1/alunit/logicshifter/unsignedA<9>1 (UKM901_1/aluOutp<9>)
     LUT4:I1->O            1   0.704   0.000  dataBus<9>LogicTrst1 (dataBus<9>LogicTrst)
     MUXF5:I1->O           3   0.321   0.706  dataBus<9>LogicTrst_f5 (dataBus<9>)
     LUT2:I0->O            1   0.704   0.000  UKM901_1/aluBinMux/Mmux_outp_915 (UKM901_1/aluBinMux/Mmux_outp_915)
     MUXF5:I0->O           1   0.321   0.000  UKM901_1/aluBinMux/Mmux_outp_7_f5_10 (UKM901_1/aluBinMux/Mmux_outp_7_f511)
     MUXF6:I0->O           1   0.521   0.424  UKM901_1/aluBinMux/Mmux_outp_5_f6_10 (UKM901_1/aluBinMux/Mmux_outp_5_f611)
     LUT4_D:I3->O          3   0.704   0.610  UKM901_1/selB<3>11 (UKM901_1/aluBin<9>)
     LUT2:I1->O            1   0.704   0.499  UKM901_1/alunit/ANDAB/C<9>1 (UKM901_1/alunit/opAND<9>)
     LUT3:I1->O            1   0.704   0.000  UKM901_1/alunit/MUXSelRes/Mmux_outp_415 (UKM901_1/alunit/MUXSelRes/Mmux_outp_415)
     MUXF5:I0->O           3   0.321   0.566  UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_14 (UKM901_1/alunit/alop<9>)
     LUT3:I2->O           11   0.704   1.012  UKM901_1/alunit/logicshifter/unsignedA<8>1 (UKM901_1/aluOutp<8>)
     LUT4:I1->O            1   0.704   0.000  dataBus<8>LogicTrst1 (dataBus<8>LogicTrst)
     MUXF5:I1->O           3   0.321   0.706  dataBus<8>LogicTrst_f5 (dataBus<8>)
     LUT2:I0->O            1   0.704   0.000  UKM901_1/aluBinMux/Mmux_outp_914 (UKM901_1/aluBinMux/Mmux_outp_914)
     MUXF5:I0->O           1   0.321   0.000  UKM901_1/aluBinMux/Mmux_outp_7_f5_9 (UKM901_1/aluBinMux/Mmux_outp_7_f510)
     MUXF6:I0->O           1   0.521   0.424  UKM901_1/aluBinMux/Mmux_outp_5_f6_9 (UKM901_1/aluBinMux/Mmux_outp_5_f610)
     LUT4_D:I3->O          3   0.704   0.610  UKM901_1/selB<3>10 (UKM901_1/aluBin<8>)
     LUT2:I1->O            1   0.704   0.499  UKM901_1/alunit/ANDAB/C<8>1 (UKM901_1/alunit/opAND<8>)
     LUT3:I1->O            1   0.704   0.000  UKM901_1/alunit/MUXSelRes/Mmux_outp_414 (UKM901_1/alunit/MUXSelRes/Mmux_outp_414)
     MUXF5:I0->O           3   0.321   0.566  UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_13 (UKM901_1/alunit/alop<8>)
     LUT3:I2->O           11   0.704   0.968  UKM901_1/alunit/logicshifter/unsignedA<7>1 (UKM901_1/aluOutp<7>)
     LUT4:I2->O            1   0.704   0.499  dataBus<7>LogicTrst_SW0 (N86)
     LUT4:I1->O            3   0.704   0.706  dataBus<7>LogicTrst (dataBus<7>)
     LUT2:I0->O            1   0.704   0.000  UKM901_1/aluBinMux/Mmux_outp_913 (UKM901_1/aluBinMux/Mmux_outp_913)
     MUXF5:I0->O           1   0.321   0.000  UKM901_1/aluBinMux/Mmux_outp_7_f5_8 (UKM901_1/aluBinMux/Mmux_outp_7_f59)
     MUXF6:I0->O           1   0.521   0.424  UKM901_1/aluBinMux/Mmux_outp_5_f6_8 (UKM901_1/aluBinMux/Mmux_outp_5_f69)
     LUT4_D:I3->O          3   0.704   0.610  UKM901_1/selB<3>9 (UKM901_1/aluBin<7>)
     LUT2:I1->O            1   0.704   0.499  UKM901_1/alunit/XORAB/Mxor_C_Result<7>1 (UKM901_1/alunit/opXOR<7>)
     LUT3:I1->O            1   0.704   0.000  UKM901_1/alunit/MUXSelRes/Mmux_outp_313 (UKM901_1/alunit/MUXSelRes/Mmux_outp_313)
     MUXF5:I1->O           3   0.321   0.566  UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_12 (UKM901_1/alunit/alop<7>)
     LUT3:I2->O           11   0.704   0.968  UKM901_1/alunit/logicshifter/unsignedA<6>1 (UKM901_1/aluOutp<6>)
     LUT4:I2->O            1   0.704   0.499  dataBus<6>LogicTrst_SW0 (N88)
     LUT4:I1->O            3   0.704   0.706  dataBus<6>LogicTrst (dataBus<6>)
     LUT2:I0->O            1   0.704   0.000  UKM901_1/aluBinMux/Mmux_outp_912 (UKM901_1/aluBinMux/Mmux_outp_912)
     MUXF5:I0->O           1   0.321   0.000  UKM901_1/aluBinMux/Mmux_outp_7_f5_7 (UKM901_1/aluBinMux/Mmux_outp_7_f58)
     MUXF6:I0->O           1   0.521   0.424  UKM901_1/aluBinMux/Mmux_outp_5_f6_7 (UKM901_1/aluBinMux/Mmux_outp_5_f68)
     LUT4_D:I3->O          3   0.704   0.610  UKM901_1/selB<3>8 (UKM901_1/aluBin<6>)
     LUT2:I1->O            1   0.704   0.499  UKM901_1/alunit/XORAB/Mxor_C_Result<6>1 (UKM901_1/alunit/opXOR<6>)
     LUT3:I1->O            1   0.704   0.000  UKM901_1/alunit/MUXSelRes/Mmux_outp_312 (UKM901_1/alunit/MUXSelRes/Mmux_outp_312)
     MUXF5:I1->O           3   0.321   0.566  UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_11 (UKM901_1/alunit/alop<6>)
     LUT3:I2->O           11   0.704   0.968  UKM901_1/alunit/logicshifter/unsignedA<5>1 (UKM901_1/aluOutp<5>)
     LUT4:I2->O            1   0.704   0.499  dataBus<5>LogicTrst_SW0 (N90)
     LUT4:I1->O            3   0.704   0.706  dataBus<5>LogicTrst (dataBus<5>)
     LUT2:I0->O            1   0.704   0.000  UKM901_1/aluBinMux/Mmux_outp_911 (UKM901_1/aluBinMux/Mmux_outp_911)
     MUXF5:I0->O           1   0.321   0.000  UKM901_1/aluBinMux/Mmux_outp_7_f5_6 (UKM901_1/aluBinMux/Mmux_outp_7_f57)
     MUXF6:I0->O           1   0.521   0.424  UKM901_1/aluBinMux/Mmux_outp_5_f6_6 (UKM901_1/aluBinMux/Mmux_outp_5_f67)
     LUT4_D:I3->O          3   0.704   0.610  UKM901_1/selB<3>7 (UKM901_1/aluBin<5>)
     LUT2:I1->O            1   0.704   0.499  UKM901_1/alunit/ANDAB/C<5>1 (UKM901_1/alunit/opAND<5>)
     LUT3:I1->O            1   0.704   0.000  UKM901_1/alunit/MUXSelRes/Mmux_outp_411 (UKM901_1/alunit/MUXSelRes/Mmux_outp_411)
     MUXF5:I0->O           3   0.321   0.566  UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_10 (UKM901_1/alunit/alop<5>)
     LUT3:I2->O           11   0.704   0.968  UKM901_1/alunit/logicshifter/unsignedA<4>1 (UKM901_1/aluOutp<4>)
     LUT4:I2->O            1   0.704   0.499  dataBus<4>LogicTrst_SW0 (N92)
     LUT4:I1->O            3   0.704   0.706  dataBus<4>LogicTrst (dataBus<4>)
     LUT2:I0->O            1   0.704   0.000  UKM901_1/aluBinMux/Mmux_outp_910 (UKM901_1/aluBinMux/Mmux_outp_910)
     MUXF5:I0->O           1   0.321   0.000  UKM901_1/aluBinMux/Mmux_outp_7_f5_5 (UKM901_1/aluBinMux/Mmux_outp_7_f56)
     MUXF6:I0->O           1   0.521   0.424  UKM901_1/aluBinMux/Mmux_outp_5_f6_5 (UKM901_1/aluBinMux/Mmux_outp_5_f66)
     LUT4_D:I3->O          3   0.704   0.610  UKM901_1/selB<3>6 (UKM901_1/aluBin<4>)
     LUT2:I1->O            1   0.704   0.499  UKM901_1/alunit/XORAB/Mxor_C_Result<4>1 (UKM901_1/alunit/opXOR<4>)
     LUT3:I1->O            1   0.704   0.000  UKM901_1/alunit/MUXSelRes/Mmux_outp_310 (UKM901_1/alunit/MUXSelRes/Mmux_outp_310)
     MUXF5:I1->O           3   0.321   0.566  UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_9 (UKM901_1/alunit/alop<4>)
     LUT3:I2->O           11   0.704   0.968  UKM901_1/alunit/logicshifter/unsignedA<3>1 (UKM901_1/aluOutp<3>)
     LUT4:I2->O            1   0.704   0.499  dataBus<3>LogicTrst_SW0 (N94)
     LUT4:I1->O            3   0.704   0.706  dataBus<3>LogicTrst (dataBus<3>)
     LUT2:I0->O            1   0.704   0.000  UKM901_1/aluBinMux/Mmux_outp_99 (UKM901_1/aluBinMux/Mmux_outp_99)
     MUXF5:I0->O           1   0.321   0.000  UKM901_1/aluBinMux/Mmux_outp_7_f5_4 (UKM901_1/aluBinMux/Mmux_outp_7_f55)
     MUXF6:I0->O           1   0.521   0.424  UKM901_1/aluBinMux/Mmux_outp_5_f6_4 (UKM901_1/aluBinMux/Mmux_outp_5_f65)
     LUT4_D:I3->O          3   0.704   0.610  UKM901_1/selB<3>5 (UKM901_1/aluBin<3>)
     LUT2:I1->O            1   0.704   0.499  UKM901_1/alunit/XORAB/Mxor_C_Result<3>1 (UKM901_1/alunit/opXOR<3>)
     LUT3:I1->O            1   0.704   0.000  UKM901_1/alunit/MUXSelRes/Mmux_outp_39 (UKM901_1/alunit/MUXSelRes/Mmux_outp_39)
     MUXF5:I1->O           3   0.321   0.566  UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_8 (UKM901_1/alunit/alop<3>)
     LUT3:I2->O           11   0.704   0.968  UKM901_1/alunit/logicshifter/unsignedA<2>1 (UKM901_1/aluOutp<2>)
     LUT4:I2->O            1   0.704   0.499  dataBus<2>LogicTrst_SW0 (N96)
     LUT4:I1->O            3   0.704   0.706  dataBus<2>LogicTrst (dataBus<2>)
     LUT2:I0->O            1   0.704   0.000  UKM901_1/aluBinMux/Mmux_outp_98 (UKM901_1/aluBinMux/Mmux_outp_98)
     MUXF5:I0->O           1   0.321   0.000  UKM901_1/aluBinMux/Mmux_outp_7_f5_3 (UKM901_1/aluBinMux/Mmux_outp_7_f54)
     MUXF6:I0->O           1   0.521   0.424  UKM901_1/aluBinMux/Mmux_outp_5_f6_3 (UKM901_1/aluBinMux/Mmux_outp_5_f64)
     LUT4_D:I3->O          3   0.704   0.610  UKM901_1/selB<3>4 (UKM901_1/aluBin<2>)
     LUT2:I1->O            1   0.704   0.499  UKM901_1/alunit/ANDAB/C<2>1 (UKM901_1/alunit/opAND<2>)
     LUT3:I1->O            1   0.704   0.000  UKM901_1/alunit/MUXSelRes/Mmux_outp_48 (UKM901_1/alunit/MUXSelRes/Mmux_outp_48)
     MUXF5:I0->O           3   0.321   0.566  UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_7 (UKM901_1/alunit/alop<2>)
     LUT3:I2->O           11   0.704   0.968  UKM901_1/alunit/logicshifter/unsignedA<1>1 (UKM901_1/aluOutp<1>)
     LUT4:I2->O            1   0.704   0.499  dataBus<1>LogicTrst_SW0 (N98)
     LUT4:I1->O            3   0.704   0.706  dataBus<1>LogicTrst (dataBus<1>)
     LUT2:I0->O            1   0.704   0.000  UKM901_1/aluBinMux/Mmux_outp_97 (UKM901_1/aluBinMux/Mmux_outp_97)
     MUXF5:I0->O           1   0.321   0.000  UKM901_1/aluBinMux/Mmux_outp_7_f5_2 (UKM901_1/aluBinMux/Mmux_outp_7_f53)
     MUXF6:I0->O           1   0.521   0.424  UKM901_1/aluBinMux/Mmux_outp_5_f6_2 (UKM901_1/aluBinMux/Mmux_outp_5_f63)
     LUT4_D:I3->O          3   0.704   0.610  UKM901_1/selB<3>3 (UKM901_1/aluBin<1>)
     LUT2:I1->O            1   0.704   0.499  UKM901_1/alunit/XORAB/Mxor_C_Result<1>1 (UKM901_1/alunit/opXOR<1>)
     LUT3:I1->O            1   0.704   0.000  UKM901_1/alunit/MUXSelRes/Mmux_outp_37 (UKM901_1/alunit/MUXSelRes/Mmux_outp_37)
     MUXF5:I1->O           3   0.321   0.566  UKM901_1/alunit/MUXSelRes/Mmux_outp_2_f5_6 (UKM901_1/alunit/alop<1>)
     LUT3:I2->O           11   0.704   0.968  UKM901_1/alunit/logicshifter/unsignedA<0>1 (UKM901_1/aluOutp<0>)
     LUT4:I2->O            1   0.704   0.499  dataBus<0>LogicTrst_SW0 (N106)
     LUT4:I1->O            3   0.704   0.531  dataBus<0>LogicTrst (dataBus<0>)
     RAMB16_S9:DI0             0.227          memory_1/mem/Mram_data1
    ----------------------------------------
    Total                    172.943ns (101.239ns logic, 71.704ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            rot_btn (PAD)
  Destination:       debug_module_inst/rot_btn_del_0 (FF)
  Destination Clock: clk rising

  Data Path: rot_btn to debug_module_inst/rot_btn_del_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  rot_btn_IBUF (rot_btn_IBUF)
     FDC:D                     0.308          debug_module_inst/rot_btn_del_0
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Offset:              5.869ns (Levels of Logic = 2)
  Source:            debug_module_inst/led_clk (FF)
  Destination:       leds<7> (PAD)
  Source Clock:      clk rising

  Data Path: debug_module_inst/led_clk to leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.591   0.855  debug_module_inst/led_clk (debug_module_inst/led_clk)
     LUT3:I2->O            2   0.704   0.447  debug_module_inst/led_out_7_mux00001 (leds_7_OBUF)
     OBUF:I->O                 3.272          leds_7_OBUF (leds<7>)
    ----------------------------------------
    Total                      5.869ns (4.567ns logic, 1.302ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 27.19 secs
 
--> 

Total memory usage is 293108 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   55 (   0 filtered)
Number of infos    :    6 (   0 filtered)

