Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar 20 19:25:00 2025
| Host         : DESKTOP-3T5D140 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_tb_timing_summary_routed.rpt -pb CPU_tb_timing_summary_routed.pb -rpx CPU_tb_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_tb
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1064 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[0]/Q (HIGH)

 There are 1064 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[1]/Q (HIGH)

 There are 1064 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[2]/Q (HIGH)

 There are 1064 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[3]/Q (HIGH)

 There are 1025 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[19]/Q (HIGH)

 There are 1025 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[29]/Q (HIGH)

 There are 1025 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[31]/Q (HIGH)

 There are 1025 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[3]/Q (HIGH)

 There are 1025 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[9]/Q (HIGH)

 There are 1056 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_dcache/last_clock_state_reg/Q (HIGH)

 There are 1301 register/latch pins with no clock driven by root clock pin: PLL/CLKout_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: PLL2/CLKout_reg/Q (HIGH)

 There are 1299 register/latch pins with no clock driven by root clock pin: download_program_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1829 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.769        0.000                      0                  130        0.101        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.769        0.000                      0                  130        0.101        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 PLL/i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.704ns (18.690%)  route 3.063ns (81.310%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.554     5.075    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  PLL/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  PLL/i_reg[30]/Q
                         net (fo=2, routed)           0.862     6.393    PLL/i_reg[30]
    SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.517 r  PLL/i[0]_i_3__0/O
                         net (fo=1, routed)           0.948     7.465    PLL/i[0]_i_3__0_n_10
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.589 r  PLL/i[0]_i_1__0/O
                         net (fo=33, routed)          1.253     8.842    PLL/i[0]_i_1__0_n_10
    SLICE_X31Y52         FDRE                                         r  PLL/i_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  PLL/i_reg[28]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X31Y52         FDRE (Setup_fdre_C_R)       -0.429    14.611    PLL/i_reg[28]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 PLL/i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.704ns (18.690%)  route 3.063ns (81.310%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.554     5.075    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  PLL/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  PLL/i_reg[30]/Q
                         net (fo=2, routed)           0.862     6.393    PLL/i_reg[30]
    SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.517 r  PLL/i[0]_i_3__0/O
                         net (fo=1, routed)           0.948     7.465    PLL/i[0]_i_3__0_n_10
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.589 r  PLL/i[0]_i_1__0/O
                         net (fo=33, routed)          1.253     8.842    PLL/i[0]_i_1__0_n_10
    SLICE_X31Y52         FDRE                                         r  PLL/i_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  PLL/i_reg[29]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X31Y52         FDRE (Setup_fdre_C_R)       -0.429    14.611    PLL/i_reg[29]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 PLL/i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.704ns (18.690%)  route 3.063ns (81.310%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.554     5.075    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  PLL/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  PLL/i_reg[30]/Q
                         net (fo=2, routed)           0.862     6.393    PLL/i_reg[30]
    SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.517 r  PLL/i[0]_i_3__0/O
                         net (fo=1, routed)           0.948     7.465    PLL/i[0]_i_3__0_n_10
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.589 r  PLL/i[0]_i_1__0/O
                         net (fo=33, routed)          1.253     8.842    PLL/i[0]_i_1__0_n_10
    SLICE_X31Y52         FDRE                                         r  PLL/i_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  PLL/i_reg[30]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X31Y52         FDRE (Setup_fdre_C_R)       -0.429    14.611    PLL/i_reg[30]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 PLL/i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.704ns (18.690%)  route 3.063ns (81.310%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.554     5.075    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  PLL/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  PLL/i_reg[30]/Q
                         net (fo=2, routed)           0.862     6.393    PLL/i_reg[30]
    SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.517 r  PLL/i[0]_i_3__0/O
                         net (fo=1, routed)           0.948     7.465    PLL/i[0]_i_3__0_n_10
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.589 r  PLL/i[0]_i_1__0/O
                         net (fo=33, routed)          1.253     8.842    PLL/i[0]_i_1__0_n_10
    SLICE_X31Y52         FDRE                                         r  PLL/i_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  PLL/i_reg[31]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X31Y52         FDRE (Setup_fdre_C_R)       -0.429    14.611    PLL/i_reg[31]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 PLL/i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/CLKout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.856ns (20.892%)  route 3.241ns (79.108%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.554     5.075    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  PLL/i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  PLL/i_reg[30]/Q
                         net (fo=2, routed)           0.862     6.393    PLL/i_reg[30]
    SLICE_X30Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.517 r  PLL/i[0]_i_3__0/O
                         net (fo=1, routed)           0.948     7.465    PLL/i[0]_i_3__0_n_10
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.589 r  PLL/i[0]_i_1__0/O
                         net (fo=33, routed)          1.432     9.020    PLL/i[0]_i_1__0_n_10
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.152     9.172 r  PLL/CLKout_i_1__0/O
                         net (fo=1, routed)           0.000     9.172    PLL/CLKout_i_1__0_n_10
    SLICE_X35Y45         FDRE                                         r  PLL/CLKout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.444    14.785    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  PLL/CLKout_reg/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)        0.047    14.977    PLL/CLKout_reg
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 PLL2/i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL2/i_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.704ns (19.074%)  route 2.987ns (80.926%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.564     5.085    PLL2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  PLL2/i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  PLL2/i_reg[31]/Q
                         net (fo=2, routed)           1.028     6.569    PLL2/i_reg[31]
    SLICE_X46Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  PLL2/i[0]_i_3/O
                         net (fo=1, routed)           0.897     7.590    PLL2/i[0]_i_3_n_10
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  PLL2/i[0]_i_1/O
                         net (fo=33, routed)          1.062     8.776    PLL2/clear
    SLICE_X47Y37         FDRE                                         r  PLL2/i_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.444    14.785    PLL2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y37         FDRE                                         r  PLL2/i_reg[24]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X47Y37         FDRE (Setup_fdre_C_R)       -0.429    14.595    PLL2/i_reg[24]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 PLL2/i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL2/i_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.704ns (19.074%)  route 2.987ns (80.926%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.564     5.085    PLL2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  PLL2/i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  PLL2/i_reg[31]/Q
                         net (fo=2, routed)           1.028     6.569    PLL2/i_reg[31]
    SLICE_X46Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  PLL2/i[0]_i_3/O
                         net (fo=1, routed)           0.897     7.590    PLL2/i[0]_i_3_n_10
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  PLL2/i[0]_i_1/O
                         net (fo=33, routed)          1.062     8.776    PLL2/clear
    SLICE_X47Y37         FDRE                                         r  PLL2/i_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.444    14.785    PLL2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y37         FDRE                                         r  PLL2/i_reg[25]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X47Y37         FDRE (Setup_fdre_C_R)       -0.429    14.595    PLL2/i_reg[25]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 PLL2/i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL2/i_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.704ns (19.074%)  route 2.987ns (80.926%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.564     5.085    PLL2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  PLL2/i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  PLL2/i_reg[31]/Q
                         net (fo=2, routed)           1.028     6.569    PLL2/i_reg[31]
    SLICE_X46Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  PLL2/i[0]_i_3/O
                         net (fo=1, routed)           0.897     7.590    PLL2/i[0]_i_3_n_10
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  PLL2/i[0]_i_1/O
                         net (fo=33, routed)          1.062     8.776    PLL2/clear
    SLICE_X47Y37         FDRE                                         r  PLL2/i_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.444    14.785    PLL2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y37         FDRE                                         r  PLL2/i_reg[26]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X47Y37         FDRE (Setup_fdre_C_R)       -0.429    14.595    PLL2/i_reg[26]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 PLL2/i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL2/i_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.704ns (19.074%)  route 2.987ns (80.926%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.564     5.085    PLL2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  PLL2/i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  PLL2/i_reg[31]/Q
                         net (fo=2, routed)           1.028     6.569    PLL2/i_reg[31]
    SLICE_X46Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  PLL2/i[0]_i_3/O
                         net (fo=1, routed)           0.897     7.590    PLL2/i[0]_i_3_n_10
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  PLL2/i[0]_i_1/O
                         net (fo=33, routed)          1.062     8.776    PLL2/clear
    SLICE_X47Y37         FDRE                                         r  PLL2/i_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.444    14.785    PLL2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y37         FDRE                                         r  PLL2/i_reg[27]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X47Y37         FDRE (Setup_fdre_C_R)       -0.429    14.595    PLL2/i_reg[27]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 PLL2/i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL2/i_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.704ns (19.817%)  route 2.849ns (80.183%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.564     5.085    PLL2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y38         FDRE                                         r  PLL2/i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  PLL2/i_reg[31]/Q
                         net (fo=2, routed)           1.028     6.569    PLL2/i_reg[31]
    SLICE_X46Y33         LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  PLL2/i[0]_i_3/O
                         net (fo=1, routed)           0.897     7.590    PLL2/i[0]_i_3_n_10
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  PLL2/i[0]_i_1/O
                         net (fo=33, routed)          0.924     8.638    PLL2/clear
    SLICE_X47Y36         FDRE                                         r  PLL2/i_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.443    14.784    PLL2/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y36         FDRE                                         r  PLL2/i_reg[20]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X47Y36         FDRE (Setup_fdre_C_R)       -0.429    14.594    PLL2/i_reg[20]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  5.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 PLL/i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  PLL/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  PLL/i_reg[19]/Q
                         net (fo=2, routed)           0.117     1.705    PLL/i_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  PLL/i_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    PLL/i_reg[16]_i_1__0_n_10
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  PLL/i_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.920    PLL/i_reg[20]_i_1__0_n_17
    SLICE_X31Y50         FDRE                                         r  PLL/i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  PLL/i_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    PLL/i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 PLL/i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  PLL/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  PLL/i_reg[19]/Q
                         net (fo=2, routed)           0.117     1.705    PLL/i_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  PLL/i_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    PLL/i_reg[16]_i_1__0_n_10
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.931 r  PLL/i_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.931    PLL/i_reg[20]_i_1__0_n_15
    SLICE_X31Y50         FDRE                                         r  PLL/i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  PLL/i_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    PLL/i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 PLL/i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  PLL/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  PLL/i_reg[19]/Q
                         net (fo=2, routed)           0.117     1.705    PLL/i_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  PLL/i_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    PLL/i_reg[16]_i_1__0_n_10
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.956 r  PLL/i_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.956    PLL/i_reg[20]_i_1__0_n_16
    SLICE_X31Y50         FDRE                                         r  PLL/i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  PLL/i_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    PLL/i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 PLL/i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  PLL/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  PLL/i_reg[19]/Q
                         net (fo=2, routed)           0.117     1.705    PLL/i_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  PLL/i_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    PLL/i_reg[16]_i_1__0_n_10
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.956 r  PLL/i_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.956    PLL/i_reg[20]_i_1__0_n_14
    SLICE_X31Y50         FDRE                                         r  PLL/i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  PLL/i_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    PLL/i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 PLL/i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  PLL/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  PLL/i_reg[19]/Q
                         net (fo=2, routed)           0.117     1.705    PLL/i_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  PLL/i_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    PLL/i_reg[16]_i_1__0_n_10
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  PLL/i_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.905    PLL/i_reg[20]_i_1__0_n_10
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.959 r  PLL/i_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.959    PLL/i_reg[24]_i_1__0_n_17
    SLICE_X31Y51         FDRE                                         r  PLL/i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  PLL/i_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    PLL/i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 PLL/i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  PLL/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  PLL/i_reg[19]/Q
                         net (fo=2, routed)           0.117     1.705    PLL/i_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  PLL/i_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    PLL/i_reg[16]_i_1__0_n_10
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  PLL/i_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.905    PLL/i_reg[20]_i_1__0_n_10
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.970 r  PLL/i_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.970    PLL/i_reg[24]_i_1__0_n_15
    SLICE_X31Y51         FDRE                                         r  PLL/i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  PLL/i_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    PLL/i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 PLL/i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  PLL/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  PLL/i_reg[19]/Q
                         net (fo=2, routed)           0.117     1.705    PLL/i_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  PLL/i_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    PLL/i_reg[16]_i_1__0_n_10
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  PLL/i_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.905    PLL/i_reg[20]_i_1__0_n_10
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.995 r  PLL/i_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.995    PLL/i_reg[24]_i_1__0_n_16
    SLICE_X31Y51         FDRE                                         r  PLL/i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  PLL/i_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    PLL/i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 PLL/i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  PLL/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  PLL/i_reg[19]/Q
                         net (fo=2, routed)           0.117     1.705    PLL/i_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  PLL/i_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    PLL/i_reg[16]_i_1__0_n_10
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  PLL/i_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.905    PLL/i_reg[20]_i_1__0_n_10
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.995 r  PLL/i_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.995    PLL/i_reg[24]_i_1__0_n_14
    SLICE_X31Y51         FDRE                                         r  PLL/i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  PLL/i_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    PLL/i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 PLL/i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.433ns (78.598%)  route 0.118ns (21.402%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  PLL/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  PLL/i_reg[19]/Q
                         net (fo=2, routed)           0.117     1.705    PLL/i_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  PLL/i_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    PLL/i_reg[16]_i_1__0_n_10
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  PLL/i_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.905    PLL/i_reg[20]_i_1__0_n_10
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.944 r  PLL/i_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.944    PLL/i_reg[24]_i_1__0_n_10
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  PLL/i_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.998    PLL/i_reg[28]_i_1__0_n_17
    SLICE_X31Y52         FDRE                                         r  PLL/i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  PLL/i_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    PLL/i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 PLL/i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.444ns (79.017%)  route 0.118ns (20.983%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  PLL/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  PLL/i_reg[19]/Q
                         net (fo=2, routed)           0.117     1.705    PLL/i_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  PLL/i_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.866    PLL/i_reg[16]_i_1__0_n_10
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.905 r  PLL/i_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.905    PLL/i_reg[20]_i_1__0_n_10
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.944 r  PLL/i_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.944    PLL/i_reg[24]_i_1__0_n_10
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.009 r  PLL/i_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.009    PLL/i_reg[28]_i_1__0_n_15
    SLICE_X31Y52         FDRE                                         r  PLL/i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.958    PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  PLL/i_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    PLL/i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   PLL/i_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   PLL/i_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   PLL/i_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y49   PLL/i_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y49   PLL/i_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y49   PLL/i_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y49   PLL/i_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   PLL/i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y50   PLL/i_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   PLL/i_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   PLL/i_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   PLL/i_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   PLL/i_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   PLL/i_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   PLL/i_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y49   PLL/i_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   PLL/i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   PLL/i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   PLL/i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   PLL/i_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   PLL/i_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   PLL/i_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   PLL/i_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   PLL/i_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   PLL/i_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   PLL/i_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   PLL/i_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y52   PLL/i_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y52   PLL/i_reg[29]/C



