
*** Running vivado
    with args -log MainDesign_wrapper.rds -m32 -mode batch -messageDb vivado.pb -source MainDesign_wrapper.tcl


****** Vivado v2013.3
  **** SW Build 329390 on Wed Oct 16 18:28:36 MDT 2013
  **** IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source MainDesign_wrapper.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_property board em.avnet.com:zynq:zed:d [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths /home/agilehw/Documents/AgileCodevProject/documentation/AVNET_ZED_HDMI/2013_3/avnet_zed_hdmi_core [current_fileset]
# add_files /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/MainDesign.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user repository '/home/agilehw/Documents/AgileCodevProject/documentation/AVNET_ZED_HDMI/2013_3/avnet_zed_hdmi_core'.
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 500.277 ; gain = 40.352
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/MainDesign_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/MainDesign_axi_iic_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/MainDesign_axi_iic_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_OOC.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/MainDesign_axis_subset_converter_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1_board.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/MainDesign_v_cresample_0_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/MainDesign_v_cresample_0_1_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/MainDesign_v_rgb2ycrcb_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/MainDesign_v_rgb2ycrcb_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/MainDesign_xbar_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/MainDesign_auto_pc_9_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_10/MainDesign_auto_pc_10_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/MainDesign_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/MainDesign.bd]
# read_verilog /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign_wrapper.v
# read_xdc /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc
# set_property used_in_implementation false [get_files /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.data/wt [current_project]
# set_property parent.project_dir /home/agilehw/AgileHWDemoProject [current_project]
# synth_design -top MainDesign_wrapper -part xc7z020clg484-1
Command: synth_design -top MainDesign_wrapper -part xc7z020clg484-1

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
Starting RTL Elaboration : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 536.277 ; gain = 138.918
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/iic_pkg.vhd:208]
INFO: [Synth 8-638] synthesizing module 'MainDesign_wrapper' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'MainDesign' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:4]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:27193]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:27193]
INFO: [Synth 8-638] synthesizing module 'MainDesign_clk_wiz_0_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'MainDesign_clk_wiz_0_0_clk_wiz' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6159]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (3#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6159]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:11143]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (4#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:11143]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_clk_wiz_0_0_clk_wiz' (6#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_clk_wiz_0_0' (7#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'MainDesign_proc_sys_reset_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/synth/MainDesign_proc_sys_reset_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/synth/MainDesign_proc_sys_reset_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26500' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:188]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26500]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (8#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26500]
INFO: [Synth 8-256] done synthesizing module 'lpf' (9#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_upcnt_n' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_upcnt_n' (10#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence' (11#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (12#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_proc_sys_reset_0' (13#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/synth/MainDesign_proc_sys_reset_0.vhd:71]
WARNING: [Synth 8-350] instance 'proc_sys_reset' of module 'MainDesign_proc_sys_reset_0' requires 10 connections, but only 7 given [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:238]
INFO: [Synth 8-638] synthesizing module 'MainDesign_processing_system7_0_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/synth/MainDesign_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_3_processing_system7' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2171]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:269]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (14#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:269]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2173]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2175]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2176]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2177]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2182]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2184]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19339]
INFO: [Synth 8-256] done synthesizing module 'PS7' (15#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19339]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_3_processing_system7' (16#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_3_processing_system7' requires 673 connections, but only 660 given [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/synth/MainDesign_processing_system7_0_0.v:453]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_processing_system7_0_0' (17#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/synth/MainDesign_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'MainDesign_processing_system7_0_0' requires 119 connections, but only 104 given [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:246]
INFO: [Synth 8-638] synthesizing module 'MainDesign_processing_system7_0_axi_periph_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:708]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_VG7ZLK' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:1390]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_VG7ZLK' (18#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:1390]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_180AW1Y' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:1522]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_180AW1Y' (19#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:1522]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_WNEIF9' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:1654]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_WNEIF9' (20#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:1654]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_156Q4UY' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:1779]
INFO: [Synth 8-638] synthesizing module 'MainDesign_auto_pc_9' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/synth/MainDesign_auto_pc_9.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (21#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (22#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (22#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (22#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (22#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (23#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (24#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (25#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (26#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (27#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (28#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (29#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (30#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (30#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (31#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (32#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (33#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (33#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (33#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (34#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (34#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (34#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (34#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (34#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (34#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (34#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (34#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (35#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (36#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_auto_pc_9' (37#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/synth/MainDesign_auto_pc_9.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_156Q4UY' (38#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:1779]
INFO: [Synth 8-638] synthesizing module 'MainDesign_xbar_2' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/synth/MainDesign_xbar_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (39#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (40#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (41#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (41#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (41#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (42#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (43#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (43#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (44#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (44#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (44#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (44#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (44#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (45#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (46#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (47#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_xbar_2' (48#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/synth/MainDesign_xbar_2.v:57]
WARNING: [Synth 8-689] width (8) of port connection 'm_axi_wstrb' does not match port width (12) of module 'MainDesign_xbar_2' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:1367]
WARNING: [Synth 8-350] instance 'xbar' of module 'MainDesign_xbar_2' requires 40 connections, but only 38 given [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:1349]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_processing_system7_0_axi_periph_0' (49#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:708]
INFO: [Synth 8-638] synthesizing module 'zed_hdmi_display_imp_1J8Q7B1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:2250]
INFO: [Synth 8-638] synthesizing module 'MainDesign_axi_mem_intercon_1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:538]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1NO65A2' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:2084]
INFO: [Synth 8-638] synthesizing module 'MainDesign_auto_pc_10' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_10/synth/MainDesign_auto_pc_10.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:649]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0_synth' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:667]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd:269]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:306]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:223]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:224]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:226]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:227]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:229]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (50#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (51#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'dmem' (52#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory' (53#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (54#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare' (55#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (56#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (57#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (58#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (59#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (60#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (61#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (62#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (63#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (64#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0_synth' (65#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:667]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0' (66#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:649]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (67#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (68#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (69#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (70#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (71#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (71#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_9/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_auto_pc_10' (72#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_auto_pc_10/synth/MainDesign_auto_pc_10.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1NO65A2' (73#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:2084]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_axi_mem_intercon_1' (74#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:538]
INFO: [Synth 8-638] synthesizing module 'MainDesign_axi_vdma_0_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/synth/MainDesign_axi_vdma_0_0.vhd:105]
INFO: [Synth 8-3491] module 'axi_vdma' declared at '/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma.vhd:153' bound to instance 'U0' of component 'axi_vdma' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/synth/MainDesign_axi_vdma_0_0.vhd:321]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma.vhd:591]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:259]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:286]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:287]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:288]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:289]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:290]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:291]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:293]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:367]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:368]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:370]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reset.vhd:197]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:130]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:131]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:132]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:133]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:134]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:135]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (75#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:249]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:250]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:251]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:252]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:253]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (75#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (76#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (77#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:259]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_if.vhd:328]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_lite_if.vhd:248]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (77#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (78#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_lite_if.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (79#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_if.vhd:328]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (80#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_module.vhd:350]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_register.vhd:294]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (81#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_register.vhd:294]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_regdirect.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (82#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_regdirect.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_mux.vhd:293]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (83#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_mux.vhd:293]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (84#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_module.vhd:350]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd:432]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sm.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (85#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sm.vhd:252]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (86#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (87#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (88#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (89#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (90#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (91#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (92#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (93#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd:432]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (94#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (95#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (96#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:304]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:111]
INFO: [Synth 8-3491] module 'fifo_generator_v11_0' declared at '/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:127' bound to instance 'fg_builtin_fifo_inst' of component 'fifo_generator_v11_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:461]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:649]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0_synth__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:667]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd:269]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0_builtin' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/fifo_generator_v11_0_builtin.vhd:250]
INFO: [Synth 8-63] RTL assertion: " DEPTH = 4096 WIDTH = 9 DEEP = 1 WIDE = 5" [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/fifo_generator_v11_0_builtin.vhd:382]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (96#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'reset_builtin' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd:155]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd:163]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd:164]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd:167]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd:168]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd:169]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'reset_builtin' (97#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd:155]
INFO: [Synth 8-638] synthesizing module 'builtin_top_v6' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_top_v6.vhd:244]
INFO: [Synth 8-638] synthesizing module 'builtin_extdepth_v6' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd:219]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd:359]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd:360]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd:363]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd:364]
INFO: [Synth 8-63] RTL assertion: "Actual FIFO Depth = 4097" [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd:408]
INFO: [Synth 8-638] synthesizing module 'builtin_prim_v6' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_prim_v6.vhd:191]
INFO: [Synth 8-113] binding component instance 'sngfifo36e1' to cell 'FIFO36E1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_prim_v6.vhd:471]
INFO: [Synth 8-256] done synthesizing module 'builtin_prim_v6' (98#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_prim_v6.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'builtin_extdepth_v6' (99#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'builtin_top_v6' (100#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_top_v6.vhd:244]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (100#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0_builtin' (101#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/builtin/fifo_generator_v11_0_builtin.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (101#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0_synth__parameterized0' (101#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:667]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0__parameterized1' (101#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:649]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin' (102#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:111]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd:200]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd:201]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd:204]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (103#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (103#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (104#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:304]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:570]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:360]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:171]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:209]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:212]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (105#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:11618' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:11618]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (106#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:11618]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:27391' bound to instance 'XORCY_I' of component 'XORCY' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:27391]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (107#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:27391]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1914' bound to instance 'FDS_I' of component 'FDS' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-638] synthesizing module 'FDS' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1914]
INFO: [Synth 8-256] done synthesizing module 'FDS' (108#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1914]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:11618' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:27391' bound to instance 'XORCY_I' of component 'XORCY' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1914' bound to instance 'FDS_I' of component 'FDS' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:11618' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:27391' bound to instance 'XORCY_I' of component 'XORCY' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1914' bound to instance 'FDS_I' of component 'FDS' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (109#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (110#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (111#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (112#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (113#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (114#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (114#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (114#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (114#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (114#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (115#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (116#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (117#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (117#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-226] default block is never used [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:2439]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (118#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:369]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:375]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26605' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (118#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (118#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (118#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (118#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (119#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:391]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (120#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (120#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (120#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (120#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (120#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (121#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:391]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:307]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (121#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (121#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (121#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (121#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:158]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:242]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0__parameterized3' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:649]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0_synth__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:667]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd:269]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:306]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (121#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:217]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (121#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_0_synth' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:431]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (122#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:442]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:393]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:385]
INFO: [Synth 8-3919] null assignment ignored [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8772]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:8815]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6' (123#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:385]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (124#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:393]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:393]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:385]
INFO: [Synth 8-3919] null assignment ignored [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9343]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:9404]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper_v6__parameterized0' (124#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_wrapper_v6.vhd:385]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (124#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_prim_width.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (125#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_generic_cstr.vhd:442]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (126#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (127#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_top.vhd:431]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0_synth' (128#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_0' (129#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/blk_mem_gen_v8_0/blk_mem_gen_v8_0.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (129#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (129#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (129#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-4471] merging register 'ram_empty_fb_i_reg' into 'ram_empty_i_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (129#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (130#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (131#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_handshaking_flags.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (132#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_handshaking_flags.vhd:155]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-4471] merging register 'empty_fwft_fb_reg' into 'empty_fwft_i_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:452]
INFO: [Synth 8-4471] merging register 'aempty_fwft_fb_reg' into 'aempty_fwft_i_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (132#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (132#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd:238]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (132#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-4471] merging register 'ram_full_fb_i_reg' into 'ram_full_i_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (132#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_handshaking_flags.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (133#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_handshaking_flags.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (133#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd:230]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (133#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (133#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (133#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0_synth__parameterized1' (133#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:667]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0__parameterized3' (133#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:649]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (134#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (135#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (136#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:307]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:158]
INFO: [Synth 8-226] default block is never used [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1960]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:119]
INFO: [Synth 8-226] default block is never used [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (137#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:119]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:122]
INFO: [Synth 8-226] default block is never used [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (138#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:122]
INFO: [Synth 8-226] default block is never used [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2189]
INFO: [Synth 8-226] default block is never used [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2236]
INFO: [Synth 8-226] default block is never used [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2283]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (139#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (140#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:360]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:320]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (141#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:320]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (142#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:570]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (143#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma.vhd:591]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_axi_vdma_0_0' (144#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/synth/MainDesign_axi_vdma_0_0.vhd:105]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'MainDesign_axi_vdma_0_0' requires 41 connections, but only 39 given [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:2578]
INFO: [Synth 8-638] synthesizing module 'MainDesign_axis_subset_converter_0_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/synth/MainDesign_axis_subset_converter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_axis_subset_converter_MainDesign_axis_subset_converter_0_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_MainDesign_axis_subset_converter_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_core' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_core.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_core' (145#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_core.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_tdata_remap_MainDesign_axis_subset_converter_0_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_MainDesign_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_tdata_remap_MainDesign_axis_subset_converter_0_0' (146#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_MainDesign_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_tuser_remap_MainDesign_axis_subset_converter_0_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_MainDesign_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_tuser_remap_MainDesign_axis_subset_converter_0_0' (147#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_MainDesign_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_axis_subset_converter_MainDesign_axis_subset_converter_0_0' (148#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_MainDesign_axis_subset_converter_0_0.v:70]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_axis_subset_converter_0_0' (149#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axis_subset_converter_0_0/synth/MainDesign_axis_subset_converter_0_0.v:57]
WARNING: [Synth 8-350] instance 'axis_subset_converter_0' of module 'MainDesign_axis_subset_converter_0_0' requires 14 connections, but only 13 given [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:2618]
INFO: [Synth 8-638] synthesizing module 'MainDesign_gnd_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_gnd_0/synth/MainDesign_gnd_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_gnd_0/work/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (150#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_gnd_0/work/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_gnd_0' (151#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_gnd_0/synth/MainDesign_gnd_0.v:57]
INFO: [Synth 8-638] synthesizing module 'MainDesign_proc_sys_reset_1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/synth/MainDesign_proc_sys_reset_1.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_proc_sys_reset_1' (152#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/synth/MainDesign_proc_sys_reset_1.vhd:71]
WARNING: [Synth 8-350] instance 'proc_sys_reset' of module 'MainDesign_proc_sys_reset_1' requires 10 connections, but only 7 given [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:2634]
INFO: [Synth 8-638] synthesizing module 'MainDesign_v_axi4s_vid_out_0_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/synth/MainDesign_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_axi4s_vid_out_top' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v:61]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_out_coupler' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_coupler.v:68]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_bridge_async_fifo_2' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:67]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:97]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:98]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:99]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:100]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:118]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:119]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:120]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:121]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:122]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:123]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:124]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:125]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:126]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:127]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:129]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_bridge_async_fifo_2' (153#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:67]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_out_coupler' (154#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_coupler.v:68]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_out_sync' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_sync.v:99]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_out_sync' (155#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_sync.v:99]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_vid_out_formatter' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v:64]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_vid_out_formatter' (156#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v:64]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_axi4s_vid_out_top' (157#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_v_axi4s_vid_out_0_0' (158#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/synth/MainDesign_v_axi4s_vid_out_0_0.v:57]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'MainDesign_v_axi4s_vid_out_0_0' requires 29 connections, but only 23 given [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:2642]
INFO: [Synth 8-638] synthesizing module 'MainDesign_v_cresample_0_1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/synth/MainDesign_v_cresample_0_1.vhd:77]
INFO: [Synth 8-638] synthesizing module 'v_cresample' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/v_cresample.vhd:256]
INFO: [Synth 8-638] synthesizing module 'video_ctrl' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:657]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:761]
INFO: [Synth 8-638] synthesizing module 'hwt' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:171]
INFO: [Synth 8-113] binding component instance 'gcsram' to cell 'RAM64X1S' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'hwt' (159#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl' (160#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:657]
INFO: [Synth 8-638] synthesizing module 'cresample_top' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/cresample_top.vhd:256]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_axis_input_buffer' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/axis_input_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_synch_fifo' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:697]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_dp_ram' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_dp_ram' (161#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_synch_fifo' (162#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_axis_input_buffer' (163#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/axis_input_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'axi4s_control' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control' (164#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd:165]
INFO: [Synth 8-638] synthesizing module 'cresample_core' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/cresample_core.vhd:220]
INFO: [Synth 8-638] synthesizing module 'convert444to422' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/convert444to422.vhd:149]
INFO: [Synth 8-638] synthesizing module 'mc_h_pipe' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/ImageXlib_arch.vhd:672]
INFO: [Synth 8-256] done synthesizing module 'mc_h_pipe' (165#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/ImageXlib_arch.vhd:672]
INFO: [Synth 8-638] synthesizing module 'mc_h_pipe__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/ImageXlib_arch.vhd:672]
INFO: [Synth 8-256] done synthesizing module 'mc_h_pipe__parameterized0' (165#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/ImageXlib_arch.vhd:672]
INFO: [Synth 8-256] done synthesizing module 'convert444to422' (166#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/convert444to422.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'cresample_core' (167#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/cresample_core.vhd:220]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_axis_output_buffer' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/axis_output_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_synch_fifo_fallthru' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:2888]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_dp_ram__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_dp_ram__parameterized0' (167#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:208]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:3041]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_synch_fifo_fallthru' (168#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:2888]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_axis_output_buffer' (169#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/axis_output_buffer.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'cresample_top' (170#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/cresample_top.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'v_cresample' (171#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_cresample_v4_0/hdl/vhdl/v_cresample.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_v_cresample_0_1' (172#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/synth/MainDesign_v_cresample_0_1.vhd:77]
INFO: [Synth 8-638] synthesizing module 'MainDesign_v_rgb2ycrcb_0_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/synth/MainDesign_v_rgb2ycrcb_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/v_rgb2ycrcb.vhd:277]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized0' (172#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:657]
INFO: [Synth 8-638] synthesizing module 'rgb2ycrcb_top' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/rgb2ycrcb_top.vhd:203]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_axis_input_buffer' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/axis_input_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd:698]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_dp_ram' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_dp_ram' (173#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo' (174#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd:698]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_axis_input_buffer' (175#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/axis_input_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'axi4s_control__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control__parameterized0' (175#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd:165]
INFO: [Synth 8-638] synthesizing module 'rgb2ycrcb_core' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/rgb2ycrcb_core.vhd:188]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:395]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:341]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:345]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr' (176#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no' (177#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:341]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr' (178#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:395]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_mult' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:592]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized0' (178#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_mult' (179#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:592]
INFO: [Synth 8-638] synthesizing module 'mac' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:647]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:465]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend' (180#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:465]
INFO: [Synth 8-256] done synthesizing module 'mac' (181#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:647]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay' (182#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:148]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:395]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:341]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized1' (182#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized0' (182#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:341]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized0' (182#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:395]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized0' (182#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:148]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:395]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:341]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized2' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized2' (182#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized1' (182#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:341]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized1' (182#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:395]
INFO: [Synth 8-638] synthesizing module 'mac__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:647]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:465]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized0' (182#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:465]
INFO: [Synth 8-256] done synthesizing module 'mac__parameterized0' (182#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:647]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_round' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:531]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:465]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized1' (182#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:465]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized2' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:395]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized2' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:341]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized2' (182#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:341]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized2' (182#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:395]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_round' (183#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:531]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized1' (183#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:148]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_max_sat' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:736]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_max_sat' (184#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:736]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_min_sat' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:775]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_min_sat' (185#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:775]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycrcb_core' (186#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/rgb2ycrcb_core.vhd:188]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_axis_output_buffer' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/axis_output_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo_fallthru' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd:2893]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd:3047]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo_fallthru' (187#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd:2893]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_axis_output_buffer' (188#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/axis_output_buffer.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycrcb_top' (189#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/rgb2ycrcb_top.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb' (190#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/v_rgb2ycrcb.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_v_rgb2ycrcb_0_0' (191#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/synth/MainDesign_v_rgb2ycrcb_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'MainDesign_v_tc_0_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/synth/MainDesign_v_tc_0_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'v_tc' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/v_tc.vhd:497]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 128 [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/v_tc.vhd:704]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:657]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_0_axi_lite_ipif' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/axi_lite_ipif.vhd:347]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_0_slave_attachment' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:337]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_0_address_decoder' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/address_decoder.vhd:282]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (192#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (192#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_0_address_decoder' (193#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/address_decoder.vhd:282]
INFO: [Synth 8-226] default block is never used [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:492]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_0_slave_attachment' (194#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/slave_attachment.vhd:337]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_0_axi_lite_ipif' (195#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/axi_lite_ipif.vhd:347]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_clock_cross.vhd:137]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_clock_cross.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross' (196#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_clock_cross.vhd:137]
INFO: [Synth 8-638] synthesizing module 'video_clock_cross__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_clock_cross.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'video_clock_cross__parameterized0' (196#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_clock_cross.vhd:137]
INFO: [Synth 8-638] synthesizing module 'mux_tree' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'mux_tree' (197#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:400]
INFO: [Synth 8-638] synthesizing module 'mux_tree__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'mux_tree__parameterized0' (197#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:400]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:881]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[3]' and it is trimmed from '32' to '16' bits. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:881]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized1' (197#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:657]
INFO: [Synth 8-638] synthesizing module 'tc_top' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/tc_top.vhd:341]
INFO: [Synth 8-638] synthesizing module 'tc_generator' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/tc_generator.vhd:288]
INFO: [Synth 8-256] done synthesizing module 'tc_generator' (198#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/tc_generator.vhd:288]
INFO: [Synth 8-256] done synthesizing module 'tc_top' (199#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/tc_top.vhd:341]
INFO: [Synth 8-256] done synthesizing module 'v_tc' (200#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/v_tc.vhd:497]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_v_tc_0_0' (201#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/synth/MainDesign_v_tc_0_0.vhd:96]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'MainDesign_v_tc_0_0' requires 32 connections, but only 30 given [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:2694]
INFO: [Synth 8-638] synthesizing module 'MainDesign_vcc_1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_vcc_1/synth/MainDesign_vcc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_gnd_0/work/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (201#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_gnd_0/work/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_vcc_1' (202#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_vcc_1/synth/MainDesign_vcc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'MainDesign_zed_hdmi_out_0_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/synth/MainDesign_zed_hdmi_out_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'zed_hdmi_out' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:84]
INFO: [Synth 8-4472] Detected and applied attribute iob = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:113]
INFO: [Synth 8-4472] Detected and applied attribute iob = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:114]
INFO: [Synth 8-4472] Detected and applied attribute iob = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:115]
INFO: [Synth 8-4472] Detected and applied attribute iob = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute iob = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:117]
INFO: [Synth 8-4472] Detected and applied attribute iob = TRUE [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:118]
INFO: [Synth 8-113] binding component instance 'ODDR_hdmi_clk_o' to cell 'ODDR' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:258]
INFO: [Synth 8-113] binding component instance 'ODDR_hdmi_clk_t' to cell 'ODDR' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:272]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_spdif' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:294]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_vsync' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:310]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_hsync' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:317]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_de' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:324]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_clk' to cell 'OBUFT' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:331]
INFO: [Synth 8-4471] merging register 'hdmi_vsync_t_reg' into 'hdmi_spdif_t_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:182]
INFO: [Synth 8-4471] merging register 'hdmi_hsync_t_reg' into 'hdmi_spdif_t_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:183]
INFO: [Synth 8-4471] merging register 'hdmi_de_t_reg' into 'hdmi_spdif_t_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'zed_hdmi_out' (203#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_zed_hdmi_out_0_0' (204#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_zed_hdmi_out_0_0/synth/MainDesign_zed_hdmi_out_0_0.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'zed_hdmi_display_imp_1J8Q7B1' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:2250]
INFO: [Synth 8-638] synthesizing module 'MainDesign_axi_iic_0_0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/synth/MainDesign_axi_iic_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:216]
INFO: [Synth 8-638] synthesizing module 'iic' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/iic.vhd:222]
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd:213]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v2_0_axi_lite_ipif' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v2_0_slave_attachment' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd:243]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v2_0_address_decoder' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd:188]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized36' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized36' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized37' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized37' (205#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v2_0_address_decoder' (206#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd:188]
INFO: [Synth 8-226] default block is never used [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v2_0_slave_attachment' (207#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v2_0_axi_lite_ipif' (208#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd:253]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/interrupt_control_v3_0/hdl/src/vhdl/interrupt_control.vhd:260]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (209#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/interrupt_control_v3_0/hdl/src/vhdl/interrupt_control.vhd:260]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd:144]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd:275]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd:275]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd:275]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd:275]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd:298]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (210#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (211#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd:213]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (212#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd:271]
INFO: [Synth 8-638] synthesizing module 'filter' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:134]
INFO: [Synth 8-63] RTL assertion: "axi_iic configured for SCL inertial delay of 0 clocks." [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:158]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd:141]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (212#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'debounce' (213#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd:141]
INFO: [Synth 8-63] RTL assertion: "axi_iic configured for SDA inertial delay of 0 clocks." [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'filter' (214#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:134]
INFO: [Synth 8-638] synthesizing module 'iic_control' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd:216]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_upcnt_n' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_upcnt_n' (215#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-638] synthesizing module 'shift8' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'shift8' (216#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_upcnt_n__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_upcnt_n__parameterized0' (216#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (217#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd:135]
INFO: [Synth 8-638] synthesizing module 'FDR' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1778]
INFO: [Synth 8-256] done synthesizing module 'FDR' (218#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1778]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1791]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (219#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1791]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26516]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (220#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:26516]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (221#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd:135]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (222#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd:135]
INFO: [Synth 8-113] binding component instance 'Data_Exists_DFF' to cell 'FDR' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (222#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'iic' (223#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/iic.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (224#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_axi_iic_0_0' (225#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/synth/MainDesign_axi_iic_0_0.vhd:91]
WARNING: [Synth 8-350] instance 'zed_hdmi_iic_0' of module 'MainDesign_axi_iic_0_0' requires 27 connections, but only 25 given [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:510]
INFO: [Synth 8-256] done synthesizing module 'MainDesign' (226#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign.v:4]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:8199]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (227#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:8199]
INFO: [Synth 8-256] done synthesizing module 'MainDesign_wrapper' (228#1) [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/hdl/MainDesign_wrapper.v:3]
Finished RTL Elaboration : Time (s): cpu = 00:05:34 ; elapsed = 00:05:43 . Memory (MB): peak = 712.297 ; gain = 314.938
Start RTL Optimization : Time (s): cpu = 00:05:34 ; elapsed = 00:05:43 . Memory (MB): peak = 712.297 ; gain = 314.938

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[71] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[70] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[69] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[68] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[67] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[62] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[61] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[60] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[59] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[53] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[52] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[51] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[50] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[44] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[43] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[42] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[41] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINA[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[71] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[70] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[69] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[68] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[67] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[62] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[61] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[60] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[59] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[53] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[52] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[51] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[50] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[44] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[43] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[42] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[41] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin \v6_noinit.ram :DINB[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin \gextw[5].gnll_fifo.inst_extd :DIN[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin \gextw[5].gnll_fifo.inst_extd :DIN[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin \gextw[5].gnll_fifo.inst_extd :DIN[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin \gextw[5].gnll_fifo.inst_extd :DIN[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin \gextw[5].gnll_fifo.inst_extd :DIN[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin \gextw[5].gnll_fifo.inst_extd :DIN[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin \gextw[5].gnll_fifo.inst_extd :DIN[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin olblk:ALMOST_FULL_I to constant 0
INFO: [Synth 8-3295] tying undriven pin olblk:ALMOST_EMPTY_I to constant 0
INFO: [Synth 8-3295] tying undriven pin \v7_bi_fifo.fblk :INT_CLK to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[0] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'MainDesign_i/clk_wiz_0/inst/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_clk_wiz.v:76]
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream

Processing XDC Constraints
Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/MainDesign_processing_system7_0_0.xdc] for cell 'MainDesign_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/MainDesign_processing_system7_0_0.xdc] for cell 'MainDesign_i/processing_system7_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/MainDesign_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/MainDesign_axi_iic_0_0_board.xdc] for cell 'MainDesign_i/zed_hdmi_iic_0/U0'
Finished Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/MainDesign_axi_iic_0_0_board.xdc] for cell 'MainDesign_i/zed_hdmi_iic_0/U0'
Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0_board.xdc] for cell 'MainDesign_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0_board.xdc] for cell 'MainDesign_i/proc_sys_reset/U0'
Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0.xdc] for cell 'MainDesign_i/proc_sys_reset/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'MainDesign_i/proc_sys_reset/U0', returning the pins matched for query '[get_ports ext_reset_in]' of cell 'MainDesign_i/proc_sys_reset/U0'. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0.xdc:55]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0.xdc] for cell 'MainDesign_i/proc_sys_reset/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_board.xdc] for cell 'MainDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_board.xdc] for cell 'MainDesign_i/clk_wiz_0/inst'
Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc] for cell 'MainDesign_i/clk_wiz_0/inst'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'MainDesign_i/clk_wiz_0/inst', returning the pins matched for query '[get_ports clk_in1]' of cell 'MainDesign_i/clk_wiz_0/inst'. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc:55]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc] for cell 'MainDesign_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0.xdc] for cell 'MainDesign_i/zed_hdmi_display/axi_vdma_0/U0'
Finished Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0.xdc] for cell 'MainDesign_i/zed_hdmi_display/axi_vdma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1_board.xdc] for cell 'MainDesign_i/zed_hdmi_display/proc_sys_reset/U0'
Finished Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1_board.xdc] for cell 'MainDesign_i/zed_hdmi_display/proc_sys_reset/U0'
Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1.xdc] for cell 'MainDesign_i/zed_hdmi_display/proc_sys_reset/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'MainDesign_i/zed_hdmi_display/proc_sys_reset/U0', returning the pins matched for query '[get_ports ext_reset_in]' of cell 'MainDesign_i/zed_hdmi_display/proc_sys_reset/U0'. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1.xdc:55]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1.xdc] for cell 'MainDesign_i/zed_hdmi_display/proc_sys_reset/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc]
WARNING: [Vivado 12-508] No pins matched 'tutorial_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0'. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:101]
WARNING: [Vivado 12-627] No clocks matched 'hdmio_clk'. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:107]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:107]
Finished Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/axi_vdma_0/U0'
Finished Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/axi_vdma_0/U0'
Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst', returning the pins matched for query '[get_ports vid_io_out_clk]' of cell 'MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst'. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc:2]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst', returning the pins matched for query '[get_ports aclk]' of cell 'MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst'. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc:3]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/MainDesign_v_cresample_0_1_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/v_cresample_0/U0'
Finished Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/MainDesign_v_cresample_0_1_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/v_cresample_0/U0'
Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/MainDesign_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U0'
Finished Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/MainDesign_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U0'
Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/v_tc_0/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'MainDesign_i/zed_hdmi_display/v_tc_0/U0', returning the pins matched for query '[get_ports clk]' of cell 'MainDesign_i/zed_hdmi_display/v_tc_0/U0'. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc:2]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'MainDesign_i/zed_hdmi_display/v_tc_0/U0', returning the pins matched for query '[get_ports s_axi_aclk]' of cell 'MainDesign_i/zed_hdmi_display/v_tc_0/U0'. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc:3]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/v_tc_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/.Xil/MainDesign_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  FDR => FDRE: 3 instances
  FDRSE => FDRSE (LUT4, FDRE, VCC): 5 instances
  FDS => FDSE: 15 instances
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  MUXCY_L => MUXCY: 27 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
  SRL16 => SRL16E: 2 instances

Start RTL Optimization : Time (s): cpu = 00:06:13 ; elapsed = 00:06:29 . Memory (MB): peak = 843.625 ; gain = 446.266

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 75).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 91).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 101).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 111).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 116).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property DONT_TOUCH = true. (constraint file  /home/agilehw/AgileHWDemoProject/AgileHWDemoProject.runs/synth_1/dont_touch.xdc, line 126).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:17 ; elapsed = 00:06:33 . Memory (MB): peak = 843.629 ; gain = 446.270
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:06:17 ; elapsed = 00:06:33 . Memory (MB): peak = 843.629 ; gain = 446.270
---------------------------------------------------------------------------------

INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:631]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:476]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[52].GEN_MUX_REG.data_out_reg_reg[52][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:476]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[53].GEN_MUX_REG.data_out_reg_reg[53][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:476]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[54].GEN_MUX_REG.data_out_reg_reg[54][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:476]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[55].GEN_MUX_REG.data_out_reg_reg[55][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:476]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[56].GEN_MUX_REG.data_out_reg_reg[56][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:476]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[57].GEN_MUX_REG.data_out_reg_reg[57][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:476]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[58].GEN_MUX_REG.data_out_reg_reg[58][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:476]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[59].GEN_MUX_REG.data_out_reg_reg[59][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:476]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[60].GEN_MUX_REG.data_out_reg_reg[60][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:476]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[61].GEN_MUX_REG.data_out_reg_reg[61][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:476]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[62].GEN_MUX_REG.data_out_reg_reg[62][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:476]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1144]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1144]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[2][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1144]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[3][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1144]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[4][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1144]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[5][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1144]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[6][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1144]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[7][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1144]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[8][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1144]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[9][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1144]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[10][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1144]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[11][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1144]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[12][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1144]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[13][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1144]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[14][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1144]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[15][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1144]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[17][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:1144]
INFO: [Synth 8-4471] merging register 'field_id_reg' into 'field_id_int_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/tc_generator.vhd:924]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/tc_generator.vhd:518]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/v_tc_v6_0/hdl/vhdl/tc_generator.vhd:529]
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'one-hot' in module 'axi_vdma_sm'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_control'
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'one-hot' in module 'iic_control'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB8 0 RAMB16 0 RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:45 ; elapsed = 00:07:02 . Memory (MB): peak = 843.629 ; gain = 446.270
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[25] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[24] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[23] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[22] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[21] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[20] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[19] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[18] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[17] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[16] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[15] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[14] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[13] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[12] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[11] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[10] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[9] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[8] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[7] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[6] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[5] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[4] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[3] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[2] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[1] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[0] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[65] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[64] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[63] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[62] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[65] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[64] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[63] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[62] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37] ) is unused and will be removed from module MainDesign_auto_pc_9.
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] ) is unused and will be removed from module MainDesign_auto_pc_9.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-4471] merging register 'GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg' into 'GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:288]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:246]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:246]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:713]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:246]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:246]
INFO: [Synth 8-4471] merging register 'MASTER_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd:1659]
INFO: [Synth 8-4471] merging register 'MASTER_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd:1718]
INFO: [Synth 8-4471] merging register 'MASTER_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [/home/agilehw/AgileHWDemoProject/AgileHWDemoProject.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd:1719]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:06:51 ; elapsed = 00:07:08 . Memory (MB): peak = 847.633 ; gain = 450.273
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:07:09 ; elapsed = 00:07:27 . Memory (MB): peak = 885.312 ; gain = 487.953
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:19 ; elapsed = 00:07:38 . Memory (MB): peak = 1015.312 ; gain = 617.953
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:24 ; elapsed = 00:07:42 . Memory (MB): peak = 1040.328 ; gain = 642.969
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \out_coupler_i/bridge_async_fifo_2_i/fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:38 ; elapsed = 00:07:57 . Memory (MB): peak = 1052.680 ; gain = 655.320
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
design MainDesign_auto_pc_9 has 5 max_fanout violations cannot be satisfied
design v_tc has 1 max_fanout violations cannot be satisfied
INFO: [Synth 8-4163] Replicating register \U0/hdmi_de_o_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_hsync_o_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_vsync_o_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_spdif_o_reg  to handle IOB=TRUE attribute

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:42 ; elapsed = 00:08:00 . Memory (MB): peak = 1052.680 ; gain = 655.320
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:42 ; elapsed = 00:08:01 . Memory (MB): peak = 1052.680 ; gain = 655.320
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:43 ; elapsed = 00:08:02 . Memory (MB): peak = 1052.680 ; gain = 655.320
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     5|
|3     |CARRY4     |   188|
|4     |DSP48E1_1  |     4|
|5     |DSP48E1_2  |     3|
|6     |FIFO36E1_1 |     5|
|7     |GND        |     3|
|8     |LUT1       |   412|
|9     |LUT2       |   692|
|10    |LUT3       |   941|
|11    |LUT4       |   503|
|12    |LUT5       |   963|
|13    |LUT6       |  1687|
|14    |MMCME2_ADV |     1|
|15    |MUXCY_L    |    19|
|16    |MUXF7      |    73|
|17    |ODDR_1     |     2|
|18    |PS7        |     1|
|19    |RAM32M     |    18|
|20    |RAM32X1D   |     1|
|21    |RAM64X1S   |     1|
|22    |RAMB18E1_1 |     1|
|23    |RAMB36E1_1 |     1|
|24    |RAMB36E1_2 |     1|
|25    |SRL16      |     2|
|26    |SRL16E     |   115|
|27    |SRLC16E    |   136|
|28    |SRLC32E    |    47|
|29    |VCC        |     2|
|30    |XORCY      |    27|
|31    |FDCE       |    22|
|32    |FDPE       |    12|
|33    |FDR        |     3|
|34    |FDRE       |  5359|
|35    |FDS        |    15|
|36    |FDSE       |   212|
|37    |IBUF       |     1|
|38    |IOBUF      |     2|
|39    |OBUF       |    21|
|40    |OBUFT      |    21|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:45 ; elapsed = 00:08:03 . Memory (MB): peak = 1052.680 ; gain = 655.320
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:07:45 ; elapsed = 00:08:04 . Memory (MB): peak = 1052.680 ; gain = 655.320
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. MainDesign_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 186 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances
  FDR => FDRE: 3 instances
  FDS => FDSE: 15 instances
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
  SRL16 => SRL16E: 2 instances
  SRLC16E => SRL16E: 136 instances

INFO: [Common 17-83] Releasing license: Synthesis
1266 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:58 ; elapsed = 00:08:19 . Memory (MB): peak = 1206.680 ; gain = 706.402
# write_checkpoint MainDesign_wrapper.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1206.684 ; gain = 0.004
# report_utilization -file MainDesign_wrapper_utilization_synth.rpt -pb MainDesign_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:03 . Memory (MB): peak = 1206.684 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun  9 10:55:44 2014...
