<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p205" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_205{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_205{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_205{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_205{left:190px;bottom:998px;}
#t5_205{left:434px;bottom:998px;letter-spacing:-0.15px;}
#t6_205{left:527px;bottom:998px;letter-spacing:-0.12px;}
#t7_205{left:190px;bottom:973px;}
#t8_205{left:434px;bottom:973px;letter-spacing:-0.15px;}
#t9_205{left:527px;bottom:973px;letter-spacing:-0.12px;}
#ta_205{left:190px;bottom:949px;}
#tb_205{left:434px;bottom:949px;letter-spacing:-0.15px;}
#tc_205{left:527px;bottom:949px;letter-spacing:-0.12px;}
#td_205{left:190px;bottom:924px;letter-spacing:-0.14px;}
#te_205{left:527px;bottom:924px;letter-spacing:-0.12px;}
#tf_205{left:190px;bottom:900px;letter-spacing:-0.2px;}
#tg_205{left:434px;bottom:900px;letter-spacing:-0.14px;}
#th_205{left:527px;bottom:900px;letter-spacing:-0.12px;}
#ti_205{left:190px;bottom:875px;letter-spacing:-0.2px;}
#tj_205{left:434px;bottom:875px;letter-spacing:-0.14px;}
#tk_205{left:527px;bottom:875px;letter-spacing:-0.12px;}
#tl_205{left:190px;bottom:851px;letter-spacing:-0.2px;}
#tm_205{left:434px;bottom:851px;letter-spacing:-0.14px;}
#tn_205{left:527px;bottom:851px;letter-spacing:-0.12px;}
#to_205{left:190px;bottom:826px;letter-spacing:-0.13px;}
#tp_205{left:527px;bottom:826px;letter-spacing:-0.13px;}
#tq_205{left:190px;bottom:802px;letter-spacing:-0.21px;}
#tr_205{left:434px;bottom:802px;letter-spacing:-0.14px;}
#ts_205{left:527px;bottom:802px;letter-spacing:-0.11px;}
#tt_205{left:190px;bottom:778px;letter-spacing:-0.21px;}
#tu_205{left:434px;bottom:778px;letter-spacing:-0.13px;}
#tv_205{left:527px;bottom:778px;letter-spacing:-0.13px;}
#tw_205{left:190px;bottom:753px;letter-spacing:-0.21px;}
#tx_205{left:434px;bottom:753px;letter-spacing:-0.13px;}
#ty_205{left:527px;bottom:753px;letter-spacing:-0.13px;}
#tz_205{left:83px;bottom:729px;letter-spacing:-0.16px;}
#t10_205{left:143px;bottom:729px;letter-spacing:-0.16px;}
#t11_205{left:190px;bottom:729px;letter-spacing:-0.15px;}
#t12_205{left:434px;bottom:729px;letter-spacing:-0.12px;}
#t13_205{left:527px;bottom:729px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t14_205{left:527px;bottom:712px;letter-spacing:-0.1px;}
#t15_205{left:190px;bottom:687px;}
#t16_205{left:434px;bottom:687px;letter-spacing:-0.13px;}
#t17_205{left:527px;bottom:687px;letter-spacing:-0.12px;}
#t18_205{left:190px;bottom:663px;}
#t19_205{left:434px;bottom:663px;letter-spacing:-0.13px;}
#t1a_205{left:527px;bottom:663px;letter-spacing:-0.12px;}
#t1b_205{left:190px;bottom:639px;}
#t1c_205{left:434px;bottom:639px;letter-spacing:-0.13px;}
#t1d_205{left:527px;bottom:639px;letter-spacing:-0.12px;}
#t1e_205{left:190px;bottom:614px;}
#t1f_205{left:434px;bottom:614px;letter-spacing:-0.13px;}
#t1g_205{left:527px;bottom:614px;letter-spacing:-0.12px;}
#t1h_205{left:190px;bottom:590px;}
#t1i_205{left:434px;bottom:590px;letter-spacing:-0.15px;}
#t1j_205{left:527px;bottom:590px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#t1k_205{left:527px;bottom:573px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t1l_205{left:190px;bottom:548px;}
#t1m_205{left:434px;bottom:548px;letter-spacing:-0.15px;}
#t1n_205{left:527px;bottom:548px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#t1o_205{left:527px;bottom:532px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t1p_205{left:190px;bottom:507px;}
#t1q_205{left:434px;bottom:507px;letter-spacing:-0.15px;}
#t1r_205{left:527px;bottom:507px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#t1s_205{left:527px;bottom:490px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t1t_205{left:190px;bottom:466px;}
#t1u_205{left:434px;bottom:466px;letter-spacing:-0.15px;}
#t1v_205{left:527px;bottom:466px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#t1w_205{left:527px;bottom:449px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t1x_205{left:190px;bottom:425px;letter-spacing:-0.14px;}
#t1y_205{left:527px;bottom:425px;letter-spacing:-0.12px;}
#t1z_205{left:190px;bottom:400px;letter-spacing:-0.16px;}
#t20_205{left:434px;bottom:400px;letter-spacing:-0.13px;}
#t21_205{left:527px;bottom:400px;letter-spacing:-0.12px;}
#t22_205{left:190px;bottom:376px;letter-spacing:-0.16px;}
#t23_205{left:434px;bottom:376px;letter-spacing:-0.13px;}
#t24_205{left:527px;bottom:376px;letter-spacing:-0.12px;}
#t25_205{left:190px;bottom:351px;letter-spacing:-0.16px;}
#t26_205{left:434px;bottom:351px;letter-spacing:-0.13px;}
#t27_205{left:527px;bottom:351px;letter-spacing:-0.12px;}
#t28_205{left:190px;bottom:327px;letter-spacing:-0.13px;}
#t29_205{left:527px;bottom:327px;letter-spacing:-0.13px;}
#t2a_205{left:82px;bottom:302px;letter-spacing:-0.16px;}
#t2b_205{left:143px;bottom:302px;letter-spacing:-0.17px;}
#t2c_205{left:190px;bottom:302px;letter-spacing:-0.15px;}
#t2d_205{left:527px;bottom:302px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2e_205{left:527px;bottom:286px;letter-spacing:-0.1px;}
#t2f_205{left:190px;bottom:261px;}
#t2g_205{left:434px;bottom:261px;letter-spacing:-0.13px;}
#t2h_205{left:527px;bottom:261px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_205{left:190px;bottom:237px;}
#t2j_205{left:434px;bottom:237px;letter-spacing:-0.13px;}
#t2k_205{left:527px;bottom:237px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2l_205{left:190px;bottom:212px;}
#t2m_205{left:434px;bottom:212px;letter-spacing:-0.13px;}
#t2n_205{left:527px;bottom:212px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2o_205{left:190px;bottom:188px;}
#t2p_205{left:434px;bottom:188px;letter-spacing:-0.13px;}
#t2q_205{left:527px;bottom:188px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2r_205{left:190px;bottom:163px;}
#t2s_205{left:434px;bottom:163px;letter-spacing:-0.14px;}
#t2t_205{left:527px;bottom:163px;letter-spacing:-0.11px;}
#t2u_205{left:190px;bottom:139px;}
#t2v_205{left:434px;bottom:139px;letter-spacing:-0.14px;}
#t2w_205{left:527px;bottom:139px;letter-spacing:-0.11px;}
#t2x_205{left:190px;bottom:114px;}
#t2y_205{left:434px;bottom:114px;letter-spacing:-0.14px;}
#t2z_205{left:527px;bottom:114px;letter-spacing:-0.11px;}
#t30_205{left:120px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t31_205{left:206px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t32_205{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t33_205{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t34_205{left:225px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t35_205{left:455px;bottom:1046px;letter-spacing:-0.14px;}
#t36_205{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t37_205{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t38_205{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_205{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_205{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_205{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_205{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_205{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts205" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg205Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg205" style="-webkit-user-select: none;"><object width="935" height="1210" data="205/205.svg" type="image/svg+xml" id="pdf205" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_205" class="t s1_205">Vol. 4 </span><span id="t2_205" class="t s1_205">2-189 </span>
<span id="t3_205" class="t s2_205">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_205" class="t s3_205">5 </span><span id="t5_205" class="t s3_205">Core </span><span id="t6_205" class="t s3_205">Ovf_PMC5 (if CPUID.0AH:EAX[15:8] &gt; 5) </span>
<span id="t7_205" class="t s3_205">6 </span><span id="t8_205" class="t s3_205">Core </span><span id="t9_205" class="t s3_205">Ovf_PMC6 (if CPUID.0AH:EAX[15:8] &gt; 6) </span>
<span id="ta_205" class="t s3_205">7 </span><span id="tb_205" class="t s3_205">Core </span><span id="tc_205" class="t s3_205">Ovf_PMC7 (if CPUID.0AH:EAX[15:8] &gt; 7) </span>
<span id="td_205" class="t s3_205">31:8 </span><span id="te_205" class="t s3_205">Reserved </span>
<span id="tf_205" class="t s3_205">32 </span><span id="tg_205" class="t s3_205">Thread </span><span id="th_205" class="t s3_205">Ovf_FixedCtr0 </span>
<span id="ti_205" class="t s3_205">33 </span><span id="tj_205" class="t s3_205">Thread </span><span id="tk_205" class="t s3_205">Ovf_FixedCtr1 </span>
<span id="tl_205" class="t s3_205">34 </span><span id="tm_205" class="t s3_205">Thread </span><span id="tn_205" class="t s3_205">Ovf_FixedCtr2 </span>
<span id="to_205" class="t s3_205">60:35 </span><span id="tp_205" class="t s3_205">Reserved </span>
<span id="tq_205" class="t s3_205">61 </span><span id="tr_205" class="t s3_205">Thread </span><span id="ts_205" class="t s3_205">Ovf_Uncore </span>
<span id="tt_205" class="t s3_205">62 </span><span id="tu_205" class="t s3_205">Thread </span><span id="tv_205" class="t s3_205">Ovf_BufDSSAVE </span>
<span id="tw_205" class="t s3_205">63 </span><span id="tx_205" class="t s3_205">Thread </span><span id="ty_205" class="t s3_205">CondChgd </span>
<span id="tz_205" class="t s3_205">38FH </span><span id="t10_205" class="t s3_205">911 </span><span id="t11_205" class="t s3_205">IA32_PERF_GLOBAL_CTRL </span><span id="t12_205" class="t s3_205">Thread </span><span id="t13_205" class="t s3_205">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="t14_205" class="t s3_205">Control Facilities.” </span>
<span id="t15_205" class="t s3_205">0 </span><span id="t16_205" class="t s3_205">Thread </span><span id="t17_205" class="t s3_205">Set 1 to enable PMC0 to count. </span>
<span id="t18_205" class="t s3_205">1 </span><span id="t19_205" class="t s3_205">Thread </span><span id="t1a_205" class="t s3_205">Set 1 to enable PMC1 to count. </span>
<span id="t1b_205" class="t s3_205">2 </span><span id="t1c_205" class="t s3_205">Thread </span><span id="t1d_205" class="t s3_205">Set 1 to enable PMC2 to count. </span>
<span id="t1e_205" class="t s3_205">3 </span><span id="t1f_205" class="t s3_205">Thread </span><span id="t1g_205" class="t s3_205">Set 1 to enable PMC3 to count. </span>
<span id="t1h_205" class="t s3_205">4 </span><span id="t1i_205" class="t s3_205">Core </span><span id="t1j_205" class="t s3_205">Set 1 to enable PMC4 to count (if CPUID.0AH:EAX[15:8] </span>
<span id="t1k_205" class="t s3_205">&gt; 4). </span>
<span id="t1l_205" class="t s3_205">5 </span><span id="t1m_205" class="t s3_205">Core </span><span id="t1n_205" class="t s3_205">Set 1 to enable PMC5 to count (if CPUID.0AH:EAX[15:8] </span>
<span id="t1o_205" class="t s3_205">&gt; 5). </span>
<span id="t1p_205" class="t s3_205">6 </span><span id="t1q_205" class="t s3_205">Core </span><span id="t1r_205" class="t s3_205">Set 1 to enable PMC6 to count (if CPUID.0AH:EAX[15:8] </span>
<span id="t1s_205" class="t s3_205">&gt; 6). </span>
<span id="t1t_205" class="t s3_205">7 </span><span id="t1u_205" class="t s3_205">Core </span><span id="t1v_205" class="t s3_205">Set 1 to enable PMC7 to count (if CPUID.0AH:EAX[15:8] </span>
<span id="t1w_205" class="t s3_205">&gt; 7). </span>
<span id="t1x_205" class="t s3_205">31:8 </span><span id="t1y_205" class="t s3_205">Reserved </span>
<span id="t1z_205" class="t s3_205">32 </span><span id="t20_205" class="t s3_205">Thread </span><span id="t21_205" class="t s3_205">Set 1 to enable FixedCtr0 to count. </span>
<span id="t22_205" class="t s3_205">33 </span><span id="t23_205" class="t s3_205">Thread </span><span id="t24_205" class="t s3_205">Set 1 to enable FixedCtr1 to count. </span>
<span id="t25_205" class="t s3_205">34 </span><span id="t26_205" class="t s3_205">Thread </span><span id="t27_205" class="t s3_205">Set 1 to enable FixedCtr2 to count. </span>
<span id="t28_205" class="t s3_205">63:35 </span><span id="t29_205" class="t s3_205">Reserved </span>
<span id="t2a_205" class="t s3_205">390H </span><span id="t2b_205" class="t s3_205">912 </span><span id="t2c_205" class="t s3_205">IA32_PERF_GLOBAL_OVF_CTRL </span><span id="t2d_205" class="t s3_205">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="t2e_205" class="t s3_205">Control Facilities.” </span>
<span id="t2f_205" class="t s3_205">0 </span><span id="t2g_205" class="t s3_205">Thread </span><span id="t2h_205" class="t s3_205">Set 1 to clear Ovf_PMC0. </span>
<span id="t2i_205" class="t s3_205">1 </span><span id="t2j_205" class="t s3_205">Thread </span><span id="t2k_205" class="t s3_205">Set 1 to clear Ovf_PMC1. </span>
<span id="t2l_205" class="t s3_205">2 </span><span id="t2m_205" class="t s3_205">Thread </span><span id="t2n_205" class="t s3_205">Set 1 to clear Ovf_PMC2. </span>
<span id="t2o_205" class="t s3_205">3 </span><span id="t2p_205" class="t s3_205">Thread </span><span id="t2q_205" class="t s3_205">Set 1 to clear Ovf_PMC3. </span>
<span id="t2r_205" class="t s3_205">4 </span><span id="t2s_205" class="t s3_205">Core </span><span id="t2t_205" class="t s3_205">Set 1 to clear Ovf_PMC4 (if CPUID.0AH:EAX[15:8] &gt; 4). </span>
<span id="t2u_205" class="t s3_205">5 </span><span id="t2v_205" class="t s3_205">Core </span><span id="t2w_205" class="t s3_205">Set 1 to clear Ovf_PMC5 (if CPUID.0AH:EAX[15:8] &gt; 5). </span>
<span id="t2x_205" class="t s3_205">6 </span><span id="t2y_205" class="t s3_205">Core </span><span id="t2z_205" class="t s3_205">Set 1 to clear Ovf_PMC6 (if CPUID.0AH:EAX[15:8] &gt; 6). </span>
<span id="t30_205" class="t s4_205">Table 2-20. </span><span id="t31_205" class="t s4_205">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t32_205" class="t s5_205">Register </span>
<span id="t33_205" class="t s5_205">Address </span><span id="t34_205" class="t s5_205">Register Name / Bit Fields </span><span id="t35_205" class="t s5_205">Scope </span><span id="t36_205" class="t s5_205">Bit Description </span>
<span id="t37_205" class="t s5_205">Hex </span><span id="t38_205" class="t s5_205">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
