{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610451385149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610451385149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 12 12:36:25 2021 " "Processing started: Tue Jan 12 12:36:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610451385149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610451385149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map nand -c nand --generate_functional_sim_netlist " "Command: quartus_map nand -c nand --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610451385149 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1610451385321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porte_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porte_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porte_NAND-a " "Found design unit 1: Porte_NAND-a" {  } { { "Porte_NAND.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/Porte_NAND.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610451385633 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porte_NAND " "Found entity 1: Porte_NAND" {  } { { "Porte_NAND.vhd" "" { Text "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/Porte_NAND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610451385633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610451385633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porte_nand_scheme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file porte_nand_scheme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Porte_NAND_SCHEME " "Found entity 1: Porte_NAND_SCHEME" {  } { { "Porte_NAND_SCHEME.bdf" "" { Schematic "C:/Temp/EISTI2021/TD1/ZHANG/IUT_FPGA/Porte_NAND_SCHEME.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610451385649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610451385649 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Porte_NAND_SCHEME " "Elaborating entity \"Porte_NAND_SCHEME\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1610451385665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610451385743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 12 12:36:25 2021 " "Processing ended: Tue Jan 12 12:36:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610451385743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610451385743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610451385743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610451385743 ""}
