Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  9 10:26:10 2020
| Host         : LAPTOP-L3EDLMAL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_TOP_timing_summary_routed.rpt -pb HDMI_TOP_timing_summary_routed.pb -rpx HDMI_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_TOP
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: enemy0/ENEMY_Y_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: enemy0/ENEMY_Y_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: enemy0/ENEMY_Y_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: enemy0/ENEMY_Y_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: enemy0/ENEMY_Y_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: enemy0/ENEMY_Y_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: enemy0/ENEMY_Y_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: enemy0/ENEMY_Y_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 323 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.525    -1884.860                    568                  568        0.066        0.000                      0                  568      -17.367      -17.522                       2                   336  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_100MHz                {0.000 3.571}        7.143           139.997         
  clk_out1_clk_wiz_0      {0.000 5.000}        10.000          99.998          
    CLKFBIN               {0.000 5.000}        10.000          99.998          
    PixelClkIO            {0.000 5.000}        10.000          99.998          
    SerialClkIO           {0.000 1.000}        2.000           499.990         
    rgb2dvi/U0/SerialClk  {0.000 1.000}        2.000           499.990         
  clkfbout_clk_wiz_0      {0.000 25.000}       50.001          20.000          
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1    {0.000 7.000}        14.000          71.429          
    CLKFBIN_1             {0.000 7.000}        14.000          71.429          
    PixelClkIO_1          {0.000 7.000}        14.000          71.429          
    SerialClkIO_1         {0.000 1.400}        2.800           357.143         
  clkfbout_clk_wiz_0_1    {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                1.571        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.474        0.000                      0                  526        0.204        0.000                      0                  526        2.000        0.000                       0                   310  
    CLKFBIN                                                                                                                                                               8.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                            7.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                          -0.155       -0.155                       1                    10  
  clkfbout_clk_wiz_0                                                                                                                                                      2.632        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        7.475        0.000                      0                  526        0.204        0.000                      0                  526        4.000        0.000                       0                   310  
    CLKFBIN_1                                                                                                                                                            12.751        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                         11.845        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                         0.645        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                  -17.367      -17.367                       1                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -6.525    -1757.371                    526                  526        0.066        0.000                      0                  526  
clk_out1_clk_wiz_0    PixelClkIO                  5.601        0.000                      0                   38        0.067        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                 -4.398     -120.523                     38                   38        0.067        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -4.724     -824.501                    485                  526        0.066        0.000                      0                  526  
clk_out1_clk_wiz_0    PixelClkIO_1               -2.598      -52.115                     38                   38        0.067        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1                9.601        0.000                      0                   38        0.067        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          8.257        0.000                      0                    4        0.503        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -1.741       -6.965                      4                    4        0.364        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.059        0.000                      0                    4        0.364        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       12.259        0.000                      0                    4        0.503        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 3.572 }
Period(ns):         7.143
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         7.143       5.894      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        7.143       45.490     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         3.571       1.571      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         3.572       1.572      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         3.572       1.572      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         3.572       1.572      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 3.055ns (48.148%)  route 3.290ns (51.852%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 8.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.357     2.639    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.763 f  color0/rgb2dvi_i_4/O
                         net (fo=3, routed)           0.718     3.481    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.605 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.377     3.981    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.105 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     4.105    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.486     8.059    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism             -0.419     7.640    
                         clock uncertainty           -0.138     7.502    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)        0.077     7.579    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 3.055ns (48.171%)  route 3.287ns (51.829%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 8.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.357     2.639    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.763 r  color0/rgb2dvi_i_4/O
                         net (fo=3, routed)           0.718     3.481    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.605 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.374     3.978    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.102 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     4.102    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.486     8.059    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism             -0.419     7.640    
                         clock uncertainty           -0.138     7.502    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)        0.081     7.583    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.583    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 3.055ns (48.942%)  route 3.187ns (51.058%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 8.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.357     2.639    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.763 r  color0/rgb2dvi_i_4/O
                         net (fo=3, routed)           0.718     3.481    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.605 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.274     3.878    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.002 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.002    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X29Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.486     8.059    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism             -0.419     7.640    
                         clock uncertainty           -0.138     7.502    
    SLICE_X29Y24         FDRE (Setup_fdre_C_D)        0.031     7.533    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.533    
                         arrival time                          -4.002    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 3.055ns (49.177%)  route 3.157ns (50.823%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 8.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.356     2.638    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     2.762 r  color0/rgb2dvi_i_6/O
                         net (fo=8, routed)           0.547     3.309    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.433 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.415     3.848    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.972 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.972    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.565     8.138    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism             -0.419     7.719    
                         clock uncertainty           -0.138     7.581    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.032     7.613    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.613    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 3.055ns (49.981%)  route 3.057ns (50.019%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 8.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.356     2.638    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     2.762 r  color0/rgb2dvi_i_6/O
                         net (fo=8, routed)           0.547     3.309    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.433 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.315     3.748    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.872 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.872    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.564     8.137    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism             -0.419     7.718    
                         clock uncertainty           -0.138     7.580    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.079     7.659    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.659    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 3.055ns (49.973%)  route 3.058ns (50.027%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 8.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.356     2.638    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     2.762 r  color0/rgb2dvi_i_6/O
                         net (fo=8, routed)           0.547     3.309    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.433 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.316     3.749    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.873 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.873    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.564     8.137    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism             -0.419     7.718    
                         clock uncertainty           -0.138     7.580    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.081     7.661    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -3.873    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 2.931ns (49.275%)  route 3.017ns (50.725%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 8.059 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.634     2.915    color0/rgb2dvi_i_8_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.039 r  color0/rgb2dvi_i_3/O
                         net (fo=12, routed)          0.545     3.584    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.708 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000     3.708    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[0]
    SLICE_X28Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.486     8.059    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism             -0.419     7.640    
                         clock uncertainty           -0.138     7.502    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)        0.077     7.579    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 2.931ns (48.905%)  route 3.062ns (51.095%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 8.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.669     2.951    color0/rgb2dvi_i_8_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.075 f  color0/rgb2dvi_i_1/O
                         net (fo=5, routed)           0.555     3.629    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X34Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.753 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.753    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.562     8.135    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism             -0.419     7.716    
                         clock uncertainty           -0.138     7.578    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.081     7.659    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.659    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 2.807ns (47.654%)  route 3.083ns (52.346%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 8.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.669     2.951    color0/rgb2dvi_i_8_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.075 r  color0/rgb2dvi_i_1/O
                         net (fo=5, routed)           0.576     3.651    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X34Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.564     8.137    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism             -0.405     7.732    
                         clock uncertainty           -0.138     7.594    
    SLICE_X34Y23         FDRE (Setup_fdre_C_D)       -0.031     7.563    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.563    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 2.931ns (48.995%)  route 3.051ns (51.005%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 8.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.669     2.951    color0/rgb2dvi_i_8_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.075 r  color0/rgb2dvi_i_1/O
                         net (fo=5, routed)           0.544     3.618    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X34Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.742 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.742    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.562     8.135    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism             -0.419     7.716    
                         clock uncertainty           -0.138     7.578    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.077     7.655    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.655    
                         arrival time                          -3.742    
  -------------------------------------------------------------------
                         slack                                  3.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.593%)  route 0.148ns (41.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.553    -0.521    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=2, routed)           0.148    -0.210    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X28Y24         LUT6 (Prop_lut6_I2_O)        0.045    -0.165 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.165    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.819    -0.289    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.200    -0.489    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.121    -0.368    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.729%)  route 0.137ns (49.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/Q
                         net (fo=1, routed)           0.137    -0.213    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1
    SLICE_X36Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                         clock pessimism             -0.221    -0.478    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.059    -0.419    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.570    -0.504    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.257    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.219    -0.487    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.466    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.299    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.200 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.200    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.235    -0.503    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.412    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 key0/count1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key0/key1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.275%)  route 0.163ns (46.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.559    -0.515    key0/clk_out1
    SLICE_X29Y18         FDRE                                         r  key0/count1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  key0/count1_reg[21]/Q
                         net (fo=3, routed)           0.163    -0.211    key0/count1_reg[21]
    SLICE_X28Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.166 r  key0/key1_i_1/O
                         net (fo=1, routed)           0.000    -0.166    key0/count11
    SLICE_X28Y17         FDRE                                         r  key0/key1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.827    -0.281    key0/clk_out1
    SLICE_X28Y17         FDRE                                         r  key0/key1_reg/C
                         clock pessimism             -0.219    -0.500    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.121    -0.379    key0/key1_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Driver_HDMI0/RGB_VSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_HDMI0/RGB_VSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    Driver_HDMI0/clk_out1
    SLICE_X34Y27         FDRE                                         r  Driver_HDMI0/RGB_VSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  Driver_HDMI0/RGB_VSync_reg/Q
                         net (fo=2, routed)           0.127    -0.201    Driver_HDMI0/vid_pVSync
    SLICE_X34Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.156 r  Driver_HDMI0/RGB_VSync_i_1/O
                         net (fo=1, routed)           0.000    -0.156    Driver_HDMI0/RGB_VSync_i_1_n_0
    SLICE_X34Y27         FDRE                                         r  Driver_HDMI0/RGB_VSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.850    -0.258    Driver_HDMI0/clk_out1
    SLICE_X34Y27         FDRE                                         r  Driver_HDMI0/RGB_VSync_reg/C
                         clock pessimism             -0.233    -0.491    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.121    -0.370    Driver_HDMI0/RGB_VSync_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Driver_HDMI0/RGB_HSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.670%)  route 0.189ns (57.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    Driver_HDMI0/clk_out1
    SLICE_X32Y27         FDRE                                         r  Driver_HDMI0/RGB_HSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  Driver_HDMI0/RGB_HSync_reg/Q
                         net (fo=2, routed)           0.189    -0.161    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism             -0.200    -0.457    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.070    -0.387    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Driver_HDMI0/RGB_VSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.804%)  route 0.172ns (51.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    Driver_HDMI0/clk_out1
    SLICE_X34Y27         FDRE                                         r  Driver_HDMI0/RGB_VSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  Driver_HDMI0/RGB_VSync_reg/Q
                         net (fo=2, routed)           0.172    -0.155    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism             -0.200    -0.457    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.066    -0.391    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.282%)  route 0.177ns (48.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.177    -0.177    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in0_in
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.045    -0.132 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.132    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X37Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.848    -0.260    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism             -0.200    -0.460    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.092    -0.368    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/Q
                         net (fo=1, routed)           0.170    -0.180    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                         clock pessimism             -0.234    -0.491    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.072    -0.419    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clk_10/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X26Y25    Driver_HDMI0/HSync_Cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y27    Driver_HDMI0/RGB_VSync_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y21    Driver_HDMI0/Set_Y_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y24    Driver_HDMI0/Set_Y_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y24    Driver_HDMI0/Set_Y_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y22    Driver_HDMI0/Set_Y_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X36Y22    Driver_HDMI0/Set_Y_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            3.000         5.000       2.000      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            3.000         5.000       2.000      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X27Y15    enemy0/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X27Y15    enemy0/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X27Y15    enemy0/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X27Y15    enemy0/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X26Y25    Driver_HDMI0/HSync_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X26Y25    Driver_HDMI0/HSync_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y27    Driver_HDMI0/RGB_VSync_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y27    Driver_HDMI0/RGB_VSync_reg/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            3.000         5.000       2.000      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            3.000         5.000       2.000      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y17    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X39Y17    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X38Y17    rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y17    rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y17    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y17    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y17    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y17    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.001
Sources:            { clk_10/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.001      47.846     BUFGCTRL_X0Y3   clk_10/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.001      48.752     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.001      48.752     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.001      2.632      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.001      109.999    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_clk_wiz_0_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 3.055ns (48.148%)  route 3.290ns (51.852%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 12.059 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.357     2.639    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.763 f  color0/rgb2dvi_i_4/O
                         net (fo=3, routed)           0.718     3.481    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.605 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.377     3.981    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.105 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     4.105    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.486    12.059    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism             -0.419    11.640    
                         clock uncertainty           -0.137    11.503    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)        0.077    11.580    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_clk_wiz_0_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 3.055ns (48.171%)  route 3.287ns (51.829%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 12.059 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.357     2.639    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.763 r  color0/rgb2dvi_i_4/O
                         net (fo=3, routed)           0.718     3.481    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.605 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.374     3.978    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.102 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     4.102    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.486    12.059    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism             -0.419    11.640    
                         clock uncertainty           -0.137    11.503    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)        0.081    11.584    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.584    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_clk_wiz_0_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 3.055ns (48.942%)  route 3.187ns (51.058%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 12.059 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.357     2.639    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.763 r  color0/rgb2dvi_i_4/O
                         net (fo=3, routed)           0.718     3.481    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.605 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.274     3.878    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.002 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.002    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X29Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.486    12.059    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism             -0.419    11.640    
                         clock uncertainty           -0.137    11.503    
    SLICE_X29Y24         FDRE (Setup_fdre_C_D)        0.031    11.534    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -4.002    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_clk_wiz_0_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 3.055ns (49.177%)  route 3.157ns (50.823%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 12.138 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.356     2.638    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     2.762 r  color0/rgb2dvi_i_6/O
                         net (fo=8, routed)           0.547     3.309    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.433 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.415     3.848    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.972 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.972    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.565    12.138    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism             -0.419    11.719    
                         clock uncertainty           -0.137    11.582    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.032    11.614    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                  7.642    

Slack (MET) :             7.788ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_clk_wiz_0_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 3.055ns (49.981%)  route 3.057ns (50.019%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 12.137 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.356     2.638    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     2.762 r  color0/rgb2dvi_i_6/O
                         net (fo=8, routed)           0.547     3.309    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.433 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.315     3.748    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.872 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.872    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.564    12.137    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism             -0.419    11.718    
                         clock uncertainty           -0.137    11.581    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.079    11.660    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  7.788    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_clk_wiz_0_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 3.055ns (49.973%)  route 3.058ns (50.027%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 12.137 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.356     2.638    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124     2.762 r  color0/rgb2dvi_i_6/O
                         net (fo=8, routed)           0.547     3.309    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.433 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.316     3.749    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.873 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.873    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.564    12.137    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism             -0.419    11.718    
                         clock uncertainty           -0.137    11.581    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.081    11.662    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.662    
                         arrival time                          -3.873    
  -------------------------------------------------------------------
                         slack                                  7.789    

Slack (MET) :             7.872ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_clk_wiz_0_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 2.931ns (49.275%)  route 3.017ns (50.725%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 12.059 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.634     2.915    color0/rgb2dvi_i_8_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I5_O)        0.124     3.039 r  color0/rgb2dvi_i_3/O
                         net (fo=12, routed)          0.545     3.584    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.708 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000     3.708    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[0]
    SLICE_X28Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.486    12.059    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism             -0.419    11.640    
                         clock uncertainty           -0.137    11.503    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)        0.077    11.580    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                  7.872    

Slack (MET) :             7.907ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_clk_wiz_0_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 2.931ns (48.905%)  route 3.062ns (51.095%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 12.135 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.669     2.951    color0/rgb2dvi_i_8_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.075 f  color0/rgb2dvi_i_1/O
                         net (fo=5, routed)           0.555     3.629    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X34Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.753 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.753    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.562    12.135    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism             -0.419    11.716    
                         clock uncertainty           -0.137    11.579    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.081    11.660    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  7.907    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_clk_wiz_0_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 2.807ns (47.654%)  route 3.083ns (52.346%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 12.137 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.669     2.951    color0/rgb2dvi_i_8_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.075 r  color0/rgb2dvi_i_1/O
                         net (fo=5, routed)           0.576     3.651    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X34Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.564    12.137    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism             -0.405    11.732    
                         clock uncertainty           -0.137    11.595    
    SLICE_X34Y23         FDRE (Setup_fdre_C_D)       -0.031    11.564    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.564    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_clk_wiz_0_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 2.931ns (48.995%)  route 3.051ns (51.005%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 12.135 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    -2.240    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    -1.784 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    -1.135    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    -1.011 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    -1.011    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.478 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.361 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.361    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.038 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735     0.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306     1.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     1.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     1.495 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455     1.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332     2.282 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.669     2.951    color0/rgb2dvi_i_8_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.075 r  color0/rgb2dvi_i_1/O
                         net (fo=5, routed)           0.544     3.618    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X34Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.742 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.742    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.562    12.135    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism             -0.419    11.716    
                         clock uncertainty           -0.137    11.579    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.077    11.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.656    
                         arrival time                          -3.742    
  -------------------------------------------------------------------
                         slack                                  7.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.593%)  route 0.148ns (41.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.553    -0.521    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=2, routed)           0.148    -0.210    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X28Y24         LUT6 (Prop_lut6_I2_O)        0.045    -0.165 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.165    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.819    -0.289    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.200    -0.489    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.121    -0.368    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.729%)  route 0.137ns (49.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/Q
                         net (fo=1, routed)           0.137    -0.213    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1
    SLICE_X36Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                         clock pessimism             -0.221    -0.478    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.059    -0.419    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.570    -0.504    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.257    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.219    -0.487    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.466    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.299    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.200 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.200    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.235    -0.503    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.412    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 key0/count1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            key0/key1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.275%)  route 0.163ns (46.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.559    -0.515    key0/clk_out1
    SLICE_X29Y18         FDRE                                         r  key0/count1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  key0/count1_reg[21]/Q
                         net (fo=3, routed)           0.163    -0.211    key0/count1_reg[21]
    SLICE_X28Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.166 r  key0/key1_i_1/O
                         net (fo=1, routed)           0.000    -0.166    key0/count11
    SLICE_X28Y17         FDRE                                         r  key0/key1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.827    -0.281    key0/clk_out1
    SLICE_X28Y17         FDRE                                         r  key0/key1_reg/C
                         clock pessimism             -0.219    -0.500    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.121    -0.379    key0/key1_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Driver_HDMI0/RGB_VSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            Driver_HDMI0/RGB_VSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    Driver_HDMI0/clk_out1
    SLICE_X34Y27         FDRE                                         r  Driver_HDMI0/RGB_VSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  Driver_HDMI0/RGB_VSync_reg/Q
                         net (fo=2, routed)           0.127    -0.201    Driver_HDMI0/vid_pVSync
    SLICE_X34Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.156 r  Driver_HDMI0/RGB_VSync_i_1/O
                         net (fo=1, routed)           0.000    -0.156    Driver_HDMI0/RGB_VSync_i_1_n_0
    SLICE_X34Y27         FDRE                                         r  Driver_HDMI0/RGB_VSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.850    -0.258    Driver_HDMI0/clk_out1
    SLICE_X34Y27         FDRE                                         r  Driver_HDMI0/RGB_VSync_reg/C
                         clock pessimism             -0.233    -0.491    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.121    -0.370    Driver_HDMI0/RGB_VSync_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Driver_HDMI0/RGB_HSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.670%)  route 0.189ns (57.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    Driver_HDMI0/clk_out1
    SLICE_X32Y27         FDRE                                         r  Driver_HDMI0/RGB_HSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  Driver_HDMI0/RGB_HSync_reg/Q
                         net (fo=2, routed)           0.189    -0.161    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism             -0.200    -0.457    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.070    -0.387    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Driver_HDMI0/RGB_VSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.804%)  route 0.172ns (51.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    Driver_HDMI0/clk_out1
    SLICE_X34Y27         FDRE                                         r  Driver_HDMI0/RGB_VSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  Driver_HDMI0/RGB_VSync_reg/Q
                         net (fo=2, routed)           0.172    -0.155    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism             -0.200    -0.457    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.066    -0.391    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.282%)  route 0.177ns (48.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.177    -0.177    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in0_in
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.045    -0.132 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.132    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X37Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.848    -0.260    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism             -0.200    -0.460    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.092    -0.368    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/Q
                         net (fo=1, routed)           0.170    -0.180    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                         clock pessimism             -0.234    -0.491    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.072    -0.419    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         14.000      11.845     BUFGCTRL_X0Y2   clk_10/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         14.000      12.751     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         14.000      12.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         14.000      13.000     SLICE_X26Y25    Driver_HDMI0/HSync_Cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         14.000      13.000     SLICE_X34Y27    Driver_HDMI0/RGB_VSync_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         14.000      13.000     SLICE_X36Y21    Driver_HDMI0/Set_Y_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         14.000      13.000     SLICE_X36Y24    Driver_HDMI0/Set_Y_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         14.000      13.000     SLICE_X36Y24    Driver_HDMI0/Set_Y_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         14.000      13.000     SLICE_X36Y22    Driver_HDMI0/Set_Y_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         14.000      13.000     SLICE_X36Y22    Driver_HDMI0/Set_Y_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        14.000      38.633     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       14.000      146.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            3.000         7.000       4.000      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            3.000         7.000       4.000      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X34Y27    Driver_HDMI0/RGB_VSync_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X36Y24    Driver_HDMI0/Set_Y_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X36Y24    Driver_HDMI0/Set_Y_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X34Y27    Driver_HDMI0/V_De_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X27Y16    enemy0/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X27Y16    enemy0/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X27Y16    enemy0/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X27Y16    enemy0/count_reg[20]/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            3.000         7.000       4.000      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            3.000         7.000       4.000      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X26Y25    Driver_HDMI0/HSync_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X34Y27    Driver_HDMI0/RGB_VSync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X36Y21    Driver_HDMI0/Set_Y_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X36Y24    Driver_HDMI0/Set_Y_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X36Y24    Driver_HDMI0/Set_Y_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X36Y22    Driver_HDMI0/Set_Y_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X36Y22    Driver_HDMI0/Set_Y_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X36Y22    Driver_HDMI0/Set_Y_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         14.000      12.751     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         14.000      12.751     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        14.000      38.633     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       14.000      146.000    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         14.000      11.845     BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         14.000      12.333     OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         14.000      12.333     OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         14.000      12.333     OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         14.000      12.333     OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         14.000      12.333     OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         14.000      12.333     OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         14.000      12.333     OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         14.000      12.333     OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         14.000      12.751     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       14.000      146.000    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 1.400 }
Period(ns):         2.800
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.800       0.645      BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.800       1.133      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.800       1.133      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.800       1.133      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.800       1.133      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.800       1.133      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.800       1.133      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.800       1.133      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.800       1.133      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.800       1.551      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.800       157.200    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack      -17.367ns,  Total Violation      -17.367ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         70.000      67.845     BUFGCTRL_X0Y3   clk_10/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        70.000      -17.367    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       70.000      90.000     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          526  Failing Endpoints,  Worst Slack       -6.525ns,  Total Violation    -1757.371ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.525ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        6.345ns  (logic 3.055ns (48.148%)  route 3.290ns (51.852%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 68.060 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 67.760 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    67.760    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    68.216 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    68.865    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    68.989 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    68.989    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.522 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    69.522    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.639 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.639    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    69.962 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735    70.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306    71.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    71.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    71.495 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455    71.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332    72.282 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.357    72.639    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    72.763 f  color0/rgb2dvi_i_4/O
                         net (fo=3, routed)           0.718    73.481    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.124    73.605 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.377    73.981    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124    74.105 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000    74.105    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.486    68.060    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism             -0.419    67.642    
                         clock uncertainty           -0.138    67.503    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)        0.077    67.580    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         67.580    
                         arrival time                         -74.105    
  -------------------------------------------------------------------
                         slack                                 -6.525    

Slack (VIOLATED) :        -6.518ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        6.342ns  (logic 3.055ns (48.171%)  route 3.287ns (51.829%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 68.060 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 67.760 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    67.760    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    68.216 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    68.865    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    68.989 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    68.989    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.522 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    69.522    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.639 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.639    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    69.962 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735    70.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306    71.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    71.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    71.495 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455    71.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332    72.282 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.357    72.639    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    72.763 r  color0/rgb2dvi_i_4/O
                         net (fo=3, routed)           0.718    73.481    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.124    73.605 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.374    73.978    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124    74.102 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000    74.102    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.486    68.060    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism             -0.419    67.642    
                         clock uncertainty           -0.138    67.503    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)        0.081    67.584    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         67.584    
                         arrival time                         -74.102    
  -------------------------------------------------------------------
                         slack                                 -6.518    

Slack (VIOLATED) :        -6.468ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        6.242ns  (logic 3.055ns (48.942%)  route 3.187ns (51.058%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 68.060 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 67.760 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    67.760    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    68.216 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    68.865    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    68.989 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    68.989    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.522 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    69.522    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.639 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.639    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    69.962 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735    70.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306    71.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    71.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    71.495 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455    71.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332    72.282 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.357    72.639    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124    72.763 r  color0/rgb2dvi_i_4/O
                         net (fo=3, routed)           0.718    73.481    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.124    73.605 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.274    73.878    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.124    74.002 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000    74.002    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X29Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.486    68.060    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism             -0.419    67.642    
                         clock uncertainty           -0.138    67.503    
    SLICE_X29Y24         FDRE (Setup_fdre_C_D)        0.031    67.534    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         67.534    
                         arrival time                         -74.002    
  -------------------------------------------------------------------
                         slack                                 -6.468    

Slack (VIOLATED) :        -6.358ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        6.212ns  (logic 3.055ns (49.177%)  route 3.157ns (50.823%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 68.139 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 67.760 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    67.760    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    68.216 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    68.865    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    68.989 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    68.989    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.522 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    69.522    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.639 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.639    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    69.962 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735    70.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306    71.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    71.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    71.495 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455    71.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332    72.282 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.356    72.638    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124    72.762 r  color0/rgb2dvi_i_6/O
                         net (fo=8, routed)           0.547    73.309    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y26         LUT2 (Prop_lut2_I0_O)        0.124    73.433 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.415    73.848    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.124    73.972 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000    73.972    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.565    68.139    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism             -0.419    67.721    
                         clock uncertainty           -0.138    67.582    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.032    67.614    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         67.614    
                         arrival time                         -73.972    
  -------------------------------------------------------------------
                         slack                                 -6.358    

Slack (VIOLATED) :        -6.212ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        6.112ns  (logic 3.055ns (49.981%)  route 3.057ns (50.019%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 68.138 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 67.760 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    67.760    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    68.216 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    68.865    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    68.989 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    68.989    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.522 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    69.522    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.639 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.639    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    69.962 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735    70.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306    71.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    71.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    71.495 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455    71.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332    72.282 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.356    72.638    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124    72.762 r  color0/rgb2dvi_i_6/O
                         net (fo=8, routed)           0.547    73.309    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y26         LUT2 (Prop_lut2_I0_O)        0.124    73.433 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.315    73.748    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.124    73.872 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000    73.872    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.564    68.138    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism             -0.419    67.720    
                         clock uncertainty           -0.138    67.581    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.079    67.660    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         67.660    
                         arrival time                         -73.872    
  -------------------------------------------------------------------
                         slack                                 -6.212    

Slack (VIOLATED) :        -6.211ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        6.113ns  (logic 3.055ns (49.973%)  route 3.058ns (50.027%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 68.138 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 67.760 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    67.760    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    68.216 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    68.865    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    68.989 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    68.989    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.522 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    69.522    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.639 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.639    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    69.962 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735    70.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306    71.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    71.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    71.495 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455    71.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332    72.282 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.356    72.638    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124    72.762 r  color0/rgb2dvi_i_6/O
                         net (fo=8, routed)           0.547    73.309    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y26         LUT2 (Prop_lut2_I0_O)        0.124    73.433 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.316    73.749    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.124    73.873 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000    73.873    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.564    68.138    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism             -0.419    67.720    
                         clock uncertainty           -0.138    67.581    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.081    67.662    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         67.662    
                         arrival time                         -73.873    
  -------------------------------------------------------------------
                         slack                                 -6.211    

Slack (VIOLATED) :        -6.128ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        5.948ns  (logic 2.931ns (49.275%)  route 3.017ns (50.725%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 68.060 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 67.760 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    67.760    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    68.216 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    68.865    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    68.989 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    68.989    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.522 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    69.522    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.639 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.639    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    69.962 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735    70.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306    71.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    71.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    71.495 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455    71.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332    72.282 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.634    72.915    color0/rgb2dvi_i_8_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I5_O)        0.124    73.039 r  color0/rgb2dvi_i_3/O
                         net (fo=12, routed)          0.545    73.584    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124    73.708 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000    73.708    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[0]
    SLICE_X28Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.486    68.060    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism             -0.419    67.642    
                         clock uncertainty           -0.138    67.503    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)        0.077    67.580    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         67.580    
                         arrival time                         -73.708    
  -------------------------------------------------------------------
                         slack                                 -6.128    

Slack (VIOLATED) :        -6.093ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        5.993ns  (logic 2.931ns (48.905%)  route 3.062ns (51.095%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 68.136 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 67.760 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    67.760    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    68.216 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    68.865    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    68.989 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    68.989    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.522 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    69.522    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.639 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.639    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    69.962 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735    70.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306    71.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    71.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    71.495 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455    71.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332    72.282 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.669    72.951    color0/rgb2dvi_i_8_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124    73.075 f  color0/rgb2dvi_i_1/O
                         net (fo=5, routed)           0.555    73.629    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X34Y25         LUT2 (Prop_lut2_I0_O)        0.124    73.753 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000    73.753    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.562    68.136    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism             -0.419    67.718    
                         clock uncertainty           -0.138    67.579    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.081    67.660    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         67.660    
                         arrival time                         -73.753    
  -------------------------------------------------------------------
                         slack                                 -6.093    

Slack (VIOLATED) :        -6.086ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        5.890ns  (logic 2.807ns (47.654%)  route 3.083ns (52.346%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 68.138 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 67.760 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    67.760    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    68.216 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    68.865    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    68.989 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    68.989    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.522 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    69.522    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.639 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.639    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    69.962 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735    70.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306    71.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    71.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    71.495 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455    71.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332    72.282 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.669    72.951    color0/rgb2dvi_i_8_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124    73.075 r  color0/rgb2dvi_i_1/O
                         net (fo=5, routed)           0.576    73.651    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X34Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.564    68.138    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism             -0.405    67.734    
                         clock uncertainty           -0.138    67.595    
    SLICE_X34Y23         FDRE (Setup_fdre_C_D)       -0.031    67.564    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                         67.564    
                         arrival time                         -73.651    
  -------------------------------------------------------------------
                         slack                                 -6.086    

Slack (VIOLATED) :        -6.086ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        5.982ns  (logic 2.931ns (48.995%)  route 3.051ns (51.005%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 68.136 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 67.760 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686    67.760    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456    68.216 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649    68.865    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124    68.989 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000    68.989    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.522 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    69.522    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.639 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    69.639    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    69.962 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735    70.697    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306    71.003 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    71.003    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    71.495 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455    71.950    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332    72.282 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.669    72.951    color0/rgb2dvi_i_8_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124    73.075 r  color0/rgb2dvi_i_1/O
                         net (fo=5, routed)           0.544    73.618    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X34Y25         LUT2 (Prop_lut2_I0_O)        0.124    73.742 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000    73.742    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.562    68.136    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism             -0.419    67.718    
                         clock uncertainty           -0.138    67.579    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.077    67.656    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         67.656    
                         arrival time                         -73.742    
  -------------------------------------------------------------------
                         slack                                 -6.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.593%)  route 0.148ns (41.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.553    -0.521    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=2, routed)           0.148    -0.210    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X28Y24         LUT6 (Prop_lut6_I2_O)        0.045    -0.165 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.165    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.819    -0.289    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.200    -0.489    
                         clock uncertainty            0.138    -0.351    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.121    -0.230    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.729%)  route 0.137ns (49.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/Q
                         net (fo=1, routed)           0.137    -0.213    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1
    SLICE_X36Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                         clock pessimism             -0.221    -0.478    
                         clock uncertainty            0.138    -0.340    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.059    -0.281    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.570    -0.504    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.257    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.219    -0.487    
                         clock uncertainty            0.138    -0.349    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.328    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.299    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.200 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.200    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.235    -0.503    
                         clock uncertainty            0.138    -0.365    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.274    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 key0/count1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            key0/key1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.275%)  route 0.163ns (46.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.559    -0.515    key0/clk_out1
    SLICE_X29Y18         FDRE                                         r  key0/count1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  key0/count1_reg[21]/Q
                         net (fo=3, routed)           0.163    -0.211    key0/count1_reg[21]
    SLICE_X28Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.166 r  key0/key1_i_1/O
                         net (fo=1, routed)           0.000    -0.166    key0/count11
    SLICE_X28Y17         FDRE                                         r  key0/key1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.827    -0.281    key0/clk_out1
    SLICE_X28Y17         FDRE                                         r  key0/key1_reg/C
                         clock pessimism             -0.219    -0.500    
                         clock uncertainty            0.138    -0.362    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.121    -0.241    key0/key1_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Driver_HDMI0/RGB_VSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            Driver_HDMI0/RGB_VSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    Driver_HDMI0/clk_out1
    SLICE_X34Y27         FDRE                                         r  Driver_HDMI0/RGB_VSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  Driver_HDMI0/RGB_VSync_reg/Q
                         net (fo=2, routed)           0.127    -0.201    Driver_HDMI0/vid_pVSync
    SLICE_X34Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.156 r  Driver_HDMI0/RGB_VSync_i_1/O
                         net (fo=1, routed)           0.000    -0.156    Driver_HDMI0/RGB_VSync_i_1_n_0
    SLICE_X34Y27         FDRE                                         r  Driver_HDMI0/RGB_VSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.850    -0.258    Driver_HDMI0/clk_out1
    SLICE_X34Y27         FDRE                                         r  Driver_HDMI0/RGB_VSync_reg/C
                         clock pessimism             -0.233    -0.491    
                         clock uncertainty            0.138    -0.353    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.121    -0.232    Driver_HDMI0/RGB_VSync_reg
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Driver_HDMI0/RGB_HSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.670%)  route 0.189ns (57.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    Driver_HDMI0/clk_out1
    SLICE_X32Y27         FDRE                                         r  Driver_HDMI0/RGB_HSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  Driver_HDMI0/RGB_HSync_reg/Q
                         net (fo=2, routed)           0.189    -0.161    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism             -0.200    -0.457    
                         clock uncertainty            0.138    -0.319    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.070    -0.249    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Driver_HDMI0/RGB_VSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.804%)  route 0.172ns (51.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    Driver_HDMI0/clk_out1
    SLICE_X34Y27         FDRE                                         r  Driver_HDMI0/RGB_VSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  Driver_HDMI0/RGB_VSync_reg/Q
                         net (fo=2, routed)           0.172    -0.155    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism             -0.200    -0.457    
                         clock uncertainty            0.138    -0.319    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.066    -0.253    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.282%)  route 0.177ns (48.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.177    -0.177    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in0_in
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.045    -0.132 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.132    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X37Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.848    -0.260    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism             -0.200    -0.460    
                         clock uncertainty            0.138    -0.322    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.092    -0.230    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/Q
                         net (fo=1, routed)           0.170    -0.180    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                         clock pessimism             -0.234    -0.491    
                         clock uncertainty            0.138    -0.353    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.072    -0.281    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        5.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 0.419ns (6.960%)  route 5.601ns (93.040%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 11.285 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.238ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    -2.238    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    -1.819 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.601     3.782    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452     8.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     9.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    11.285    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    10.786    
                         clock uncertainty           -0.379    10.407    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     9.383    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          9.383    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 0.419ns (6.975%)  route 5.589ns (93.025%))
  Logic Levels:           0  
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 11.290 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.238ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    -2.238    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    -1.819 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.589     3.770    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452     8.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     9.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    11.290    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499    10.791    
                         clock uncertainty           -0.379    10.412    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     9.388    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          9.388    
                         arrival time                          -3.770    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 0.419ns (6.981%)  route 5.583ns (93.019%))
  Logic Levels:           0  
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 11.290 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.238ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    -2.238    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    -1.819 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.583     3.765    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452     8.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     9.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    11.290    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    10.791    
                         clock uncertainty           -0.379    10.412    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     9.388    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          9.388    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 0.419ns (7.139%)  route 5.450ns (92.861%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 11.286 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.238ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    -2.238    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    -1.819 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.450     3.631    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452     8.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     9.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.286    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    10.787    
                         clock uncertainty           -0.379    10.408    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     9.384    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -3.631    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 0.419ns (7.255%)  route 5.356ns (92.745%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 11.283 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.238ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    -2.238    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    -1.819 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.356     3.537    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452     8.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     9.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    11.283    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499    10.784    
                         clock uncertainty           -0.379    10.405    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     9.381    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -3.537    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 0.419ns (7.263%)  route 5.350ns (92.737%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 11.283 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.238ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    -2.238    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    -1.819 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.350     3.531    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452     8.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     9.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    11.283    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    10.784    
                         clock uncertainty           -0.379    10.405    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     9.381    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 0.419ns (7.313%)  route 5.311ns (92.687%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 11.285 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.238ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    -2.238    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    -1.819 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.311     3.492    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452     8.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     9.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    11.285    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499    10.786    
                         clock uncertainty           -0.379    10.407    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     9.383    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          9.383    
                         arrival time                          -3.492    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.419ns (7.324%)  route 5.302ns (92.676%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 11.286 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.238ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    -2.238    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    -1.819 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.302     3.483    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452     8.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     9.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    11.286    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499    10.787    
                         clock uncertainty           -0.379    10.408    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     9.384    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          9.384    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 0.456ns (8.009%)  route 5.238ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 11.290 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.239ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.687    -2.239    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.783 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           5.238     3.455    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452     8.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     9.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    11.290    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    10.791    
                         clock uncertainty           -0.379    10.412    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     9.787    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          9.787    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 0.456ns (8.023%)  route 5.227ns (91.977%))
  Logic Levels:           0  
  Clock Path Skew:        3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 11.290 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.239ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.687    -2.239    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.783 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           5.227     3.445    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452     8.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     9.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    11.290    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    10.791    
                         clock uncertainty           -0.379    10.412    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625     9.787    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          9.787    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  6.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.164ns (7.698%)  route 1.966ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y22         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDSE (Prop_fdse_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           1.966     1.639    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.379     1.553    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.572    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.141ns (6.605%)  route 1.994ns (93.395%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.994     1.641    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.379     1.551    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.570    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.164ns (7.665%)  route 1.976ns (92.335%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           1.976     1.648    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.379     1.553    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.572    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.164ns (7.657%)  route 1.978ns (92.343%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDSE (Prop_fdse_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           1.978     1.651    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.379     1.555    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.574    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.141ns (6.581%)  route 2.002ns (93.419%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.002     1.648    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.379     1.551    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.570    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.164ns (7.645%)  route 1.981ns (92.355%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.981     1.654    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.379     1.555    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.574    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.367ns (9.342%)  route 3.562ns (90.658%))
  Logic Levels:           0  
  Clock Path Skew:        3.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -1.855ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    -5.119 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    -3.518    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.427 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.572    -1.855    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y17         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDSE (Prop_fdse_C_Q)         0.367    -1.488 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.562     2.074    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.572    -2.354    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616    -0.649    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.553 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.499     1.639    
                         clock uncertainty            0.379     2.018    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     1.955    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.141ns (6.413%)  route 2.058ns (93.587%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDSE (Prop_fdse_C_Q)         0.141    -0.348 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.058     1.709    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.379     1.553    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.572    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.141ns (6.395%)  route 2.064ns (93.605%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y25         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.064     1.711    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.379     1.551    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.570    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.164ns (7.447%)  route 2.038ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.588    -0.486    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y16         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDSE (Prop_fdse_C_Q)         0.164    -0.322 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.038     1.716    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.379     1.551    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.570    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :           38  Failing Endpoints,  Worst Slack       -4.398ns,  Total Violation     -120.523ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.398ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (PixelClkIO rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        6.020ns  (logic 0.419ns (6.960%)  route 5.601ns (93.040%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 71.286 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.238ns = ( 67.762 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    67.762    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    68.181 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.601    73.782    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    68.026    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    68.109 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    69.647    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.738 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    71.286    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    70.787    
                         clock uncertainty           -0.379    70.409    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    69.385    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         69.385    
                         arrival time                         -73.782    
  -------------------------------------------------------------------
                         slack                                 -4.398    

Slack (VIOLATED) :        -4.380ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (PixelClkIO rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        6.008ns  (logic 0.419ns (6.975%)  route 5.589ns (93.025%))
  Logic Levels:           0  
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 71.291 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.238ns = ( 67.762 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    67.762    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    68.181 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.589    73.770    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    68.026    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    68.109 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    69.647    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.738 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    71.291    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499    70.792    
                         clock uncertainty           -0.379    70.414    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    69.390    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         69.390    
                         arrival time                         -73.770    
  -------------------------------------------------------------------
                         slack                                 -4.380    

Slack (VIOLATED) :        -4.375ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (PixelClkIO rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        6.002ns  (logic 0.419ns (6.981%)  route 5.583ns (93.019%))
  Logic Levels:           0  
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 71.291 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.238ns = ( 67.762 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    67.762    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    68.181 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.583    73.765    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    68.026    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    68.109 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    69.647    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.738 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    71.291    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    70.792    
                         clock uncertainty           -0.379    70.414    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    69.390    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         69.390    
                         arrival time                         -73.765    
  -------------------------------------------------------------------
                         slack                                 -4.375    

Slack (VIOLATED) :        -4.246ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (PixelClkIO rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        5.869ns  (logic 0.419ns (7.139%)  route 5.450ns (92.861%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 71.287 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.238ns = ( 67.762 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    67.762    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    68.181 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.450    73.631    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    68.026    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    68.109 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    69.647    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.738 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    71.287    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    70.788    
                         clock uncertainty           -0.379    70.410    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    69.386    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         69.386    
                         arrival time                         -73.631    
  -------------------------------------------------------------------
                         slack                                 -4.246    

Slack (VIOLATED) :        -4.155ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (PixelClkIO rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        5.775ns  (logic 0.419ns (7.255%)  route 5.356ns (92.745%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 71.284 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.238ns = ( 67.762 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    67.762    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    68.181 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.356    73.537    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    68.026    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    68.109 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    69.647    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.738 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    71.284    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499    70.785    
                         clock uncertainty           -0.379    70.407    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    69.383    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         69.383    
                         arrival time                         -73.537    
  -------------------------------------------------------------------
                         slack                                 -4.155    

Slack (VIOLATED) :        -4.148ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (PixelClkIO rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        5.769ns  (logic 0.419ns (7.263%)  route 5.350ns (92.737%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 71.284 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.238ns = ( 67.762 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    67.762    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    68.181 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.350    73.531    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    68.026    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    68.109 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    69.647    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.738 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    71.284    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    70.785    
                         clock uncertainty           -0.379    70.407    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    69.383    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         69.383    
                         arrival time                         -73.531    
  -------------------------------------------------------------------
                         slack                                 -4.148    

Slack (VIOLATED) :        -4.107ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (PixelClkIO rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        5.730ns  (logic 0.419ns (7.313%)  route 5.311ns (92.687%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 71.286 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.238ns = ( 67.762 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    67.762    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    68.181 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.311    73.492    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    68.026    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    68.109 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    69.647    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.738 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    71.286    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499    70.787    
                         clock uncertainty           -0.379    70.409    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    69.385    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         69.385    
                         arrival time                         -73.492    
  -------------------------------------------------------------------
                         slack                                 -4.107    

Slack (VIOLATED) :        -4.097ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (PixelClkIO rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        5.721ns  (logic 0.419ns (7.324%)  route 5.302ns (92.676%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 71.287 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.238ns = ( 67.762 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    67.762    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    68.181 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.302    73.483    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    68.026    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    68.109 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    69.647    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.738 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    71.287    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499    70.788    
                         clock uncertainty           -0.379    70.410    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    69.386    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         69.386    
                         arrival time                         -73.483    
  -------------------------------------------------------------------
                         slack                                 -4.097    

Slack (VIOLATED) :        -3.666ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (PixelClkIO rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        5.694ns  (logic 0.456ns (8.009%)  route 5.238ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 71.291 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.239ns = ( 67.761 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.687    67.761    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.456    68.217 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           5.238    73.455    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    68.026    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    68.109 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    69.647    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.738 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    71.291    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    70.792    
                         clock uncertainty           -0.379    70.414    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    69.789    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         69.789    
                         arrival time                         -73.455    
  -------------------------------------------------------------------
                         slack                                 -3.666    

Slack (VIOLATED) :        -3.656ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (PixelClkIO rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        5.683ns  (logic 0.456ns (8.023%)  route 5.227ns (91.977%))
  Logic Levels:           0  
  Clock Path Skew:        3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 71.291 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.239ns = ( 67.761 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.687    67.761    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.456    68.217 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           5.227    73.445    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    68.026    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    68.109 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    69.647    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    69.738 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    71.291    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    70.792    
                         clock uncertainty           -0.379    70.414    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    69.789    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         69.789    
                         arrival time                         -73.445    
  -------------------------------------------------------------------
                         slack                                 -3.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.164ns (7.698%)  route 1.966ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y22         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDSE (Prop_fdse_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           1.966     1.639    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.379     1.553    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.572    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.141ns (6.605%)  route 1.994ns (93.395%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.994     1.641    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.379     1.551    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.570    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.164ns (7.665%)  route 1.976ns (92.335%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           1.976     1.648    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.379     1.553    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.572    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.164ns (7.657%)  route 1.978ns (92.343%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDSE (Prop_fdse_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           1.978     1.651    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.379     1.555    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.574    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.141ns (6.581%)  route 2.002ns (93.419%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.002     1.648    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.379     1.551    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.570    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.164ns (7.645%)  route 1.981ns (92.355%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.981     1.654    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.379     1.555    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.574    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.367ns (9.342%)  route 3.562ns (90.658%))
  Logic Levels:           0  
  Clock Path Skew:        3.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -1.855ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    -5.119 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    -3.518    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.427 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.572    -1.855    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y17         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDSE (Prop_fdse_C_Q)         0.367    -1.488 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.562     2.074    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.572    -2.354    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616    -0.649    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.553 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.499     1.639    
                         clock uncertainty            0.379     2.018    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     1.955    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.141ns (6.413%)  route 2.058ns (93.587%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDSE (Prop_fdse_C_Q)         0.141    -0.348 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.058     1.709    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.379     1.553    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.572    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.141ns (6.395%)  route 2.064ns (93.605%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y25         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.064     1.711    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.379     1.551    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.570    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.164ns (7.447%)  route 2.038ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.588    -0.486    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y16         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDSE (Prop_fdse_C_Q)         0.164    -0.322 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.038     1.716    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.379     1.551    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.570    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          485  Failing Endpoints,  Worst Slack       -4.724ns,  Total Violation     -824.501ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.724ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (clk_out1_clk_wiz_0_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        6.345ns  (logic 3.055ns (48.148%)  route 3.290ns (51.852%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 9910.059 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 9907.958 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686  9907.958    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456  9908.414 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649  9909.063    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124  9909.187 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000  9909.187    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  9909.720 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000  9909.720    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  9909.837 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  9909.837    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  9910.160 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735  9910.896    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306  9911.201 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000  9911.201    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492  9911.693 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455  9912.147    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332  9912.479 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.357  9912.837    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124  9912.961 f  color0/rgb2dvi_i_4/O
                         net (fo=3, routed)           0.718  9913.679    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.124  9913.803 f  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.377  9914.180    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124  9914.304 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000  9914.304    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.486  9910.060    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism             -0.419  9909.641    
                         clock uncertainty           -0.138  9909.502    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)        0.077  9909.579    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                       9909.579    
                         arrival time                       -9914.304    
  -------------------------------------------------------------------
                         slack                                 -4.724    

Slack (VIOLATED) :        -4.717ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (clk_out1_clk_wiz_0_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        6.342ns  (logic 3.055ns (48.171%)  route 3.287ns (51.829%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 9910.059 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 9907.958 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686  9907.958    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456  9908.414 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649  9909.063    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124  9909.187 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000  9909.187    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  9909.720 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000  9909.720    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  9909.837 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  9909.837    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  9910.160 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735  9910.896    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306  9911.201 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000  9911.201    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492  9911.693 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455  9912.147    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332  9912.479 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.357  9912.837    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124  9912.961 r  color0/rgb2dvi_i_4/O
                         net (fo=3, routed)           0.718  9913.679    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.124  9913.803 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.374  9914.177    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.124  9914.301 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000  9914.301    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.486  9910.060    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism             -0.419  9909.641    
                         clock uncertainty           -0.138  9909.502    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)        0.081  9909.583    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                       9909.582    
                         arrival time                       -9914.300    
  -------------------------------------------------------------------
                         slack                                 -4.717    

Slack (VIOLATED) :        -4.668ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (clk_out1_clk_wiz_0_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        6.242ns  (logic 3.055ns (48.942%)  route 3.187ns (51.058%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 9910.059 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 9907.958 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686  9907.958    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456  9908.414 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649  9909.063    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124  9909.187 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000  9909.187    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  9909.720 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000  9909.720    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  9909.837 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  9909.837    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  9910.160 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735  9910.896    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306  9911.201 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000  9911.201    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492  9911.693 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455  9912.147    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332  9912.479 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.357  9912.837    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124  9912.961 r  color0/rgb2dvi_i_4/O
                         net (fo=3, routed)           0.718  9913.679    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.124  9913.803 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.274  9914.076    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X29Y24         LUT2 (Prop_lut2_I0_O)        0.124  9914.200 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000  9914.200    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[1]
    SLICE_X29Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.486  9910.060    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X29Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism             -0.419  9909.641    
                         clock uncertainty           -0.138  9909.502    
    SLICE_X29Y24         FDRE (Setup_fdre_C_D)        0.031  9909.533    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                       9909.532    
                         arrival time                       -9914.200    
  -------------------------------------------------------------------
                         slack                                 -4.668    

Slack (VIOLATED) :        -4.558ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (clk_out1_clk_wiz_0_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        6.212ns  (logic 3.055ns (49.177%)  route 3.157ns (50.823%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 9910.138 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 9907.958 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686  9907.958    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456  9908.414 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649  9909.063    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124  9909.187 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000  9909.187    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  9909.720 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000  9909.720    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  9909.837 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  9909.837    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  9910.160 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735  9910.896    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306  9911.201 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000  9911.201    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492  9911.693 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455  9912.147    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332  9912.479 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.356  9912.836    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124  9912.960 r  color0/rgb2dvi_i_6/O
                         net (fo=8, routed)           0.547  9913.508    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y26         LUT2 (Prop_lut2_I0_O)        0.124  9913.632 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.415  9914.047    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.124  9914.171 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000  9914.171    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.565  9910.139    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X33Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism             -0.419  9909.720    
                         clock uncertainty           -0.138  9909.581    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)        0.032  9909.613    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                       9909.612    
                         arrival time                       -9914.171    
  -------------------------------------------------------------------
                         slack                                 -4.558    

Slack (VIOLATED) :        -4.412ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (clk_out1_clk_wiz_0_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        6.112ns  (logic 3.055ns (49.981%)  route 3.057ns (50.019%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 9910.137 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 9907.958 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686  9907.958    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456  9908.414 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649  9909.063    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124  9909.187 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000  9909.187    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  9909.720 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000  9909.720    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  9909.837 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  9909.837    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  9910.160 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735  9910.896    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306  9911.201 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000  9911.201    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492  9911.693 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455  9912.147    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332  9912.479 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.356  9912.836    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124  9912.960 r  color0/rgb2dvi_i_6/O
                         net (fo=8, routed)           0.547  9913.508    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y26         LUT2 (Prop_lut2_I0_O)        0.124  9913.632 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.315  9913.947    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.124  9914.071 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000  9914.071    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.564  9910.138    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism             -0.419  9909.719    
                         clock uncertainty           -0.138  9909.580    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.079  9909.659    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                       9909.659    
                         arrival time                       -9914.070    
  -------------------------------------------------------------------
                         slack                                 -4.412    

Slack (VIOLATED) :        -4.411ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (clk_out1_clk_wiz_0_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        6.113ns  (logic 3.055ns (49.973%)  route 3.058ns (50.027%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 9910.137 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 9907.958 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686  9907.958    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456  9908.414 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649  9909.063    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124  9909.187 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000  9909.187    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  9909.720 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000  9909.720    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  9909.837 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  9909.837    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  9910.160 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735  9910.896    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306  9911.201 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000  9911.201    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492  9911.693 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455  9912.147    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332  9912.479 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.356  9912.836    color0/rgb2dvi_i_8_n_0
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124  9912.960 r  color0/rgb2dvi_i_6/O
                         net (fo=8, routed)           0.547  9913.508    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X32Y26         LUT2 (Prop_lut2_I0_O)        0.124  9913.632 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.316  9913.948    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.124  9914.072 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000  9914.072    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.564  9910.138    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism             -0.419  9909.719    
                         clock uncertainty           -0.138  9909.580    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.081  9909.661    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                       9909.660    
                         arrival time                       -9914.071    
  -------------------------------------------------------------------
                         slack                                 -4.411    

Slack (VIOLATED) :        -4.328ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (clk_out1_clk_wiz_0_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        5.948ns  (logic 2.931ns (49.275%)  route 3.017ns (50.725%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 9910.059 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 9907.958 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686  9907.958    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456  9908.414 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649  9909.063    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124  9909.187 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000  9909.187    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  9909.720 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000  9909.720    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  9909.837 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  9909.837    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  9910.160 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735  9910.896    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306  9911.201 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000  9911.201    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492  9911.693 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455  9912.147    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332  9912.479 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.634  9913.113    color0/rgb2dvi_i_8_n_0
    SLICE_X29Y24         LUT6 (Prop_lut6_I5_O)        0.124  9913.237 r  color0/rgb2dvi_i_3/O
                         net (fo=12, routed)          0.545  9913.782    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[1]
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124  9913.906 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000  9913.906    rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[0]
    SLICE_X28Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.486  9910.060    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism             -0.419  9909.641    
                         clock uncertainty           -0.138  9909.502    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)        0.077  9909.579    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                       9909.579    
                         arrival time                       -9913.907    
  -------------------------------------------------------------------
                         slack                                 -4.328    

Slack (VIOLATED) :        -4.293ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (clk_out1_clk_wiz_0_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        5.993ns  (logic 2.931ns (48.905%)  route 3.062ns (51.095%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 9910.135 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 9907.958 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686  9907.958    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456  9908.414 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649  9909.063    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124  9909.187 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000  9909.187    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  9909.720 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000  9909.720    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  9909.837 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  9909.837    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  9910.160 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735  9910.896    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306  9911.201 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000  9911.201    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492  9911.693 r  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455  9912.147    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332  9912.479 r  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.669  9913.148    color0/rgb2dvi_i_8_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124  9913.272 f  color0/rgb2dvi_i_1/O
                         net (fo=5, routed)           0.555  9913.827    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X34Y25         LUT2 (Prop_lut2_I0_O)        0.124  9913.951 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000  9913.951    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[2]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.562  9910.136    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism             -0.419  9909.717    
                         clock uncertainty           -0.138  9909.578    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.081  9909.659    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                       9909.659    
                         arrival time                       -9913.951    
  -------------------------------------------------------------------
                         slack                                 -4.293    

Slack (VIOLATED) :        -4.286ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (clk_out1_clk_wiz_0_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        5.890ns  (logic 2.807ns (47.654%)  route 3.083ns (52.346%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 9910.137 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 9907.958 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686  9907.958    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456  9908.414 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649  9909.063    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124  9909.187 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000  9909.187    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  9909.720 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000  9909.720    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  9909.837 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  9909.837    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  9910.160 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735  9910.896    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306  9911.201 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000  9911.201    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492  9911.693 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455  9912.147    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332  9912.479 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.669  9913.148    color0/rgb2dvi_i_8_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124  9913.272 r  color0/rgb2dvi_i_1/O
                         net (fo=5, routed)           0.576  9913.849    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X34Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.564  9910.138    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y23         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism             -0.405  9909.733    
                         clock uncertainty           -0.138  9909.595    
    SLICE_X34Y23         FDRE (Setup_fdre_C_D)       -0.031  9909.563    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                       9909.563    
                         arrival time                       -9913.849    
  -------------------------------------------------------------------
                         slack                                 -4.286    

Slack (VIOLATED) :        -4.286ns  (required time - arrival time)
  Source:                 board0/board1_Y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (clk_out1_clk_wiz_0_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        5.982ns  (logic 2.931ns (48.995%)  route 3.051ns (51.005%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 9910.135 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.240ns = ( 9907.958 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.686  9907.958    board0/clk_out1
    SLICE_X32Y19         FDRE                                         r  board0/board1_Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.456  9908.414 f  board0/board1_Y_reg[2]/Q
                         net (fo=11, routed)          0.649  9909.063    board0/board1_y[2]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124  9909.187 r  board0/i__carry_i_3__6/O
                         net (fo=1, routed)           0.000  9909.187    color0/i__carry_i_4__4[0]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  9909.720 r  color0/RGB_Data4_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000  9909.720    color0/RGB_Data4_inferred__3/i__carry_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  9909.837 r  color0/RGB_Data4_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000  9909.837    color0/RGB_Data4_inferred__3/i__carry__0_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  9910.160 r  color0/RGB_Data4_inferred__3/i__carry__1/O[1]
                         net (fo=2, routed)           0.735  9910.896    color0/board1_Y_reg[10][1]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.306  9911.201 r  color0/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000  9911.201    color0/i__carry__0_i_3__1_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492  9911.693 f  color0/RGB_Data3_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.455  9912.147    color0/RGB_Data32_in
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.332  9912.479 f  color0/rgb2dvi_i_8/O
                         net (fo=7, routed)           0.669  9913.148    color0/rgb2dvi_i_8_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124  9913.272 r  color0/rgb2dvi_i_1/O
                         net (fo=5, routed)           0.544  9913.816    rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[5]
    SLICE_X34Y25         LUT2 (Prop_lut2_I0_O)        0.124  9913.940 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000  9913.940    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.562  9910.136    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism             -0.419  9909.717    
                         clock uncertainty           -0.138  9909.578    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.077  9909.655    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                       9909.655    
                         arrival time                       -9913.940    
  -------------------------------------------------------------------
                         slack                                 -4.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.593%)  route 0.148ns (41.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.553    -0.521    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[0]/Q
                         net (fo=2, routed)           0.148    -0.210    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[0]
    SLICE_X28Y24         LUT6 (Prop_lut6_I2_O)        0.045    -0.165 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.165    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.819    -0.289    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X28Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.200    -0.489    
                         clock uncertainty            0.138    -0.351    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.121    -0.230    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.729%)  route 0.137ns (49.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/Q
                         net (fo=1, routed)           0.137    -0.213    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1
    SLICE_X36Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                         clock pessimism             -0.221    -0.478    
                         clock uncertainty            0.138    -0.340    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.059    -0.281    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_2_reg
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.570    -0.504    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.257    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.219    -0.487    
                         clock uncertainty            0.138    -0.349    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.328    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.299    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.200 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.200    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.235    -0.503    
                         clock uncertainty            0.138    -0.365    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.274    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 key0/count1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key0/key1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.275%)  route 0.163ns (46.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.559    -0.515    key0/clk_out1
    SLICE_X29Y18         FDRE                                         r  key0/count1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  key0/count1_reg[21]/Q
                         net (fo=3, routed)           0.163    -0.211    key0/count1_reg[21]
    SLICE_X28Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.166 r  key0/key1_i_1/O
                         net (fo=1, routed)           0.000    -0.166    key0/count11
    SLICE_X28Y17         FDRE                                         r  key0/key1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.827    -0.281    key0/clk_out1
    SLICE_X28Y17         FDRE                                         r  key0/key1_reg/C
                         clock pessimism             -0.219    -0.500    
                         clock uncertainty            0.138    -0.362    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.121    -0.241    key0/key1_reg
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Driver_HDMI0/RGB_VSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Driver_HDMI0/RGB_VSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    Driver_HDMI0/clk_out1
    SLICE_X34Y27         FDRE                                         r  Driver_HDMI0/RGB_VSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  Driver_HDMI0/RGB_VSync_reg/Q
                         net (fo=2, routed)           0.127    -0.201    Driver_HDMI0/vid_pVSync
    SLICE_X34Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.156 r  Driver_HDMI0/RGB_VSync_i_1/O
                         net (fo=1, routed)           0.000    -0.156    Driver_HDMI0/RGB_VSync_i_1_n_0
    SLICE_X34Y27         FDRE                                         r  Driver_HDMI0/RGB_VSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.850    -0.258    Driver_HDMI0/clk_out1
    SLICE_X34Y27         FDRE                                         r  Driver_HDMI0/RGB_VSync_reg/C
                         clock pessimism             -0.233    -0.491    
                         clock uncertainty            0.138    -0.353    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.121    -0.232    Driver_HDMI0/RGB_VSync_reg
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Driver_HDMI0/RGB_HSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.670%)  route 0.189ns (57.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    Driver_HDMI0/clk_out1
    SLICE_X32Y27         FDRE                                         r  Driver_HDMI0/RGB_HSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  Driver_HDMI0/RGB_HSync_reg/Q
                         net (fo=2, routed)           0.189    -0.161    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism             -0.200    -0.457    
                         clock uncertainty            0.138    -0.319    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.070    -0.249    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Driver_HDMI0/RGB_VSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.804%)  route 0.172ns (51.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    Driver_HDMI0/clk_out1
    SLICE_X34Y27         FDRE                                         r  Driver_HDMI0/RGB_VSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  Driver_HDMI0/RGB_VSync_reg/Q
                         net (fo=2, routed)           0.172    -0.155    rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism             -0.200    -0.457    
                         clock uncertainty            0.138    -0.319    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.066    -0.253    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.282%)  route 0.177ns (48.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.177    -0.177    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in0_in
    SLICE_X37Y25         LUT3 (Prop_lut3_I2_O)        0.045    -0.132 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.132    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X37Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.848    -0.260    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism             -0.200    -0.460    
                         clock uncertainty            0.138    -0.322    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.092    -0.230    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/Q
                         net (fo=1, routed)           0.170    -0.180    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                         clock pessimism             -0.234    -0.491    
                         clock uncertainty            0.138    -0.353    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.072    -0.281    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :           38  Failing Endpoints,  Worst Slack       -2.598ns,  Total Violation      -52.115ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.598ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (PixelClkIO_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        6.020ns  (logic 0.419ns (6.960%)  route 5.601ns (93.040%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 9913.285 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.238ns = ( 9907.960 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688  9907.960    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419  9908.379 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.601  9913.980    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452  9910.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083  9910.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538  9911.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  9911.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548  9913.285    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499  9912.786    
                         clock uncertainty           -0.379  9912.407    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024  9911.383    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                       9911.383    
                         arrival time                       -9913.980    
  -------------------------------------------------------------------
                         slack                                 -2.598    

Slack (VIOLATED) :        -2.580ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (PixelClkIO_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        6.008ns  (logic 0.419ns (6.975%)  route 5.589ns (93.025%))
  Logic Levels:           0  
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 9913.290 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.238ns = ( 9907.960 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688  9907.960    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419  9908.379 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.589  9913.968    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452  9910.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083  9910.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538  9911.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  9911.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553  9913.290    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499  9912.791    
                         clock uncertainty           -0.379  9912.412    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024  9911.388    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                       9911.388    
                         arrival time                       -9913.968    
  -------------------------------------------------------------------
                         slack                                 -2.580    

Slack (VIOLATED) :        -2.575ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (PixelClkIO_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        6.002ns  (logic 0.419ns (6.981%)  route 5.583ns (93.019%))
  Logic Levels:           0  
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 9913.290 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.238ns = ( 9907.960 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688  9907.960    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419  9908.379 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.583  9913.962    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452  9910.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083  9910.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538  9911.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  9911.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553  9913.290    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499  9912.791    
                         clock uncertainty           -0.379  9912.412    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024  9911.388    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                       9911.388    
                         arrival time                       -9913.963    
  -------------------------------------------------------------------
                         slack                                 -2.575    

Slack (VIOLATED) :        -2.446ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (PixelClkIO_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        5.869ns  (logic 0.419ns (7.139%)  route 5.450ns (92.861%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 9913.286 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.238ns = ( 9907.960 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688  9907.960    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419  9908.379 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.450  9913.829    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452  9910.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083  9910.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538  9911.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  9911.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549  9913.286    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499  9912.787    
                         clock uncertainty           -0.379  9912.408    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024  9911.384    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                       9911.384    
                         arrival time                       -9913.830    
  -------------------------------------------------------------------
                         slack                                 -2.446    

Slack (VIOLATED) :        -2.355ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (PixelClkIO_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        5.775ns  (logic 0.419ns (7.255%)  route 5.356ns (92.745%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 9913.283 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.238ns = ( 9907.960 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688  9907.960    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419  9908.379 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.356  9913.735    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452  9910.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083  9910.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538  9911.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  9911.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546  9913.283    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499  9912.784    
                         clock uncertainty           -0.379  9912.405    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024  9911.381    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                       9911.381    
                         arrival time                       -9913.735    
  -------------------------------------------------------------------
                         slack                                 -2.355    

Slack (VIOLATED) :        -2.348ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (PixelClkIO_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        5.769ns  (logic 0.419ns (7.263%)  route 5.350ns (92.737%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 9913.283 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.238ns = ( 9907.960 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688  9907.960    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419  9908.379 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.350  9913.729    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452  9910.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083  9910.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538  9911.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  9911.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546  9913.283    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499  9912.784    
                         clock uncertainty           -0.379  9912.405    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024  9911.381    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                       9911.381    
                         arrival time                       -9913.729    
  -------------------------------------------------------------------
                         slack                                 -2.348    

Slack (VIOLATED) :        -2.307ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (PixelClkIO_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        5.730ns  (logic 0.419ns (7.313%)  route 5.311ns (92.687%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 9913.285 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.238ns = ( 9907.960 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688  9907.960    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419  9908.379 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.311  9913.689    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452  9910.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083  9910.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538  9911.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  9911.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548  9913.285    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499  9912.786    
                         clock uncertainty           -0.379  9912.407    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024  9911.383    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                       9911.383    
                         arrival time                       -9913.689    
  -------------------------------------------------------------------
                         slack                                 -2.307    

Slack (VIOLATED) :        -2.297ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (PixelClkIO_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        5.721ns  (logic 0.419ns (7.324%)  route 5.302ns (92.676%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 9913.286 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.238ns = ( 9907.960 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688  9907.960    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419  9908.379 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.302  9913.681    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452  9910.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083  9910.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538  9911.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  9911.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549  9913.286    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499  9912.787    
                         clock uncertainty           -0.379  9912.408    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024  9911.384    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                       9911.384    
                         arrival time                       -9913.682    
  -------------------------------------------------------------------
                         slack                                 -2.297    

Slack (VIOLATED) :        -1.866ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (PixelClkIO_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        5.694ns  (logic 0.456ns (8.009%)  route 5.238ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 9913.290 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.239ns = ( 9907.959 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.687  9907.959    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.456  9908.415 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           5.238  9913.652    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452  9910.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083  9910.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538  9911.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  9911.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553  9913.290    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499  9912.791    
                         clock uncertainty           -0.379  9912.412    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625  9911.787    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                       9911.787    
                         arrival time                       -9913.653    
  -------------------------------------------------------------------
                         slack                                 -1.866    

Slack (VIOLATED) :        -1.856ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.802ns  (PixelClkIO_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        5.683ns  (logic 0.456ns (8.023%)  route 5.227ns (91.977%))
  Logic Levels:           0  
  Clock Path Skew:        3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 9913.290 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.239ns = ( 9907.959 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.687  9907.959    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.456  9908.415 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           5.227  9913.643    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452  9910.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083  9910.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538  9911.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  9911.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553  9913.290    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499  9912.791    
                         clock uncertainty           -0.379  9912.412    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625  9911.787    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                       9911.787    
                         arrival time                       -9913.643    
  -------------------------------------------------------------------
                         slack                                 -1.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.164ns (7.698%)  route 1.966ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y22         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDSE (Prop_fdse_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           1.966     1.639    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.379     1.553    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.572    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.141ns (6.605%)  route 1.994ns (93.395%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.994     1.641    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.379     1.551    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.570    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.164ns (7.665%)  route 1.976ns (92.335%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           1.976     1.648    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.379     1.553    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.572    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.164ns (7.657%)  route 1.978ns (92.343%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDSE (Prop_fdse_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           1.978     1.651    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.379     1.555    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.574    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.141ns (6.581%)  route 2.002ns (93.419%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.002     1.648    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.379     1.551    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.570    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.164ns (7.645%)  route 1.981ns (92.355%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.981     1.654    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.379     1.555    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.574    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.367ns (9.342%)  route 3.562ns (90.658%))
  Logic Levels:           0  
  Clock Path Skew:        3.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -1.855ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    -5.119 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    -3.518    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.427 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.572    -1.855    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y17         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDSE (Prop_fdse_C_Q)         0.367    -1.488 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.562     2.074    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.572    -2.354    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616    -0.649    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.553 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.499     1.639    
                         clock uncertainty            0.379     2.018    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     1.955    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.141ns (6.413%)  route 2.058ns (93.587%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDSE (Prop_fdse_C_Q)         0.141    -0.348 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.058     1.709    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.379     1.553    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.572    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.141ns (6.395%)  route 2.064ns (93.605%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y25         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.064     1.711    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.379     1.551    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.570    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.164ns (7.447%)  route 2.038ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.588    -0.486    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y16         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDSE (Prop_fdse_C_Q)         0.164    -0.322 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.038     1.716    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.379     1.551    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.570    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        9.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.601ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 0.419ns (6.960%)  route 5.601ns (93.040%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 15.285 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.238ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    -2.238    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    -1.819 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.601     3.782    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    12.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    15.285    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    14.786    
                         clock uncertainty           -0.379    14.407    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.383    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  9.601    

Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 0.419ns (6.975%)  route 5.589ns (93.025%))
  Logic Levels:           0  
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 15.290 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.238ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    -2.238    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    -1.819 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.589     3.770    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    12.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    15.290    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499    14.791    
                         clock uncertainty           -0.379    14.412    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.388    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                          -3.770    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.624ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 0.419ns (6.981%)  route 5.583ns (93.019%))
  Logic Levels:           0  
  Clock Path Skew:        3.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 15.290 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.238ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    -2.238    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    -1.819 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.583     3.765    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    12.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    15.290    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    14.791    
                         clock uncertainty           -0.379    14.412    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.388    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                          -3.765    
  -------------------------------------------------------------------
                         slack                                  9.624    

Slack (MET) :             9.753ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 0.419ns (7.139%)  route 5.450ns (92.861%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 15.286 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.238ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    -2.238    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    -1.819 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.450     3.631    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    12.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    15.286    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    14.787    
                         clock uncertainty           -0.379    14.408    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.384    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.384    
                         arrival time                          -3.631    
  -------------------------------------------------------------------
                         slack                                  9.753    

Slack (MET) :             9.844ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 0.419ns (7.255%)  route 5.356ns (92.745%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 15.283 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.238ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    -2.238    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    -1.819 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.356     3.537    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    12.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.283    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499    14.784    
                         clock uncertainty           -0.379    14.405    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.381    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                          -3.537    
  -------------------------------------------------------------------
                         slack                                  9.844    

Slack (MET) :             9.850ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 0.419ns (7.263%)  route 5.350ns (92.737%))
  Logic Levels:           0  
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 15.283 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.238ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    -2.238    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    -1.819 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.350     3.531    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    12.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.283    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    14.784    
                         clock uncertainty           -0.379    14.405    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.381    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.381    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  9.850    

Slack (MET) :             9.891ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 0.419ns (7.313%)  route 5.311ns (92.687%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 15.285 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.238ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    -2.238    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    -1.819 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.311     3.492    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    12.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    15.285    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499    14.786    
                         clock uncertainty           -0.379    14.407    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.383    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.383    
                         arrival time                          -3.492    
  -------------------------------------------------------------------
                         slack                                  9.891    

Slack (MET) :             9.901ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.419ns (7.324%)  route 5.302ns (92.676%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 15.286 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.238ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.688    -2.238    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X36Y29         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDPE (Prop_fdpe_C_Q)         0.419    -1.819 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.302     3.483    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    12.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    15.286    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499    14.787    
                         clock uncertainty           -0.379    14.408    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.384    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.384    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  9.901    

Slack (MET) :             10.332ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 0.456ns (8.009%)  route 5.238ns (91.991%))
  Logic Levels:           0  
  Clock Path Skew:        3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 15.290 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.239ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.687    -2.239    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.783 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           5.238     3.455    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    12.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    15.290    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    14.791    
                         clock uncertainty           -0.379    14.412    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    13.787    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.787    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                 10.332    

Slack (MET) :             10.343ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 0.456ns (8.023%)  route 5.227ns (91.977%))
  Logic Levels:           0  
  Clock Path Skew:        3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 15.290 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.239ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.687    -2.239    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.783 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           5.227     3.445    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.452    12.025    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.108 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.646    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.737 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    15.290    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499    14.791    
                         clock uncertainty           -0.379    14.412    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    13.787    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.787    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                 10.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.164ns (7.698%)  route 1.966ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y22         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDSE (Prop_fdse_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           1.966     1.639    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.379     1.553    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.572    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.141ns (6.605%)  route 1.994ns (93.395%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y24         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.994     1.641    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.379     1.551    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.570    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.164ns (7.665%)  route 1.976ns (92.335%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y21         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           1.976     1.648    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.379     1.553    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.572    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.164ns (7.657%)  route 1.978ns (92.343%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDSE (Prop_fdse_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           1.978     1.651    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.379     1.555    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.574    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.141ns (6.581%)  route 2.002ns (93.419%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.002     1.648    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.379     1.551    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.570    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.164ns (7.645%)  route 1.981ns (92.355%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           1.981     1.654    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.379     1.555    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.574    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.367ns (9.342%)  route 3.562ns (90.658%))
  Logic Levels:           0  
  Clock Path Skew:        3.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -1.855ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    -5.119 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    -3.518    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.427 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.572    -1.855    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y17         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDSE (Prop_fdse_C_Q)         0.367    -1.488 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.562     2.074    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.572    -2.354    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616    -0.649    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.553 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.499     1.639    
                         clock uncertainty            0.379     2.018    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     1.955    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.141ns (6.413%)  route 2.058ns (93.587%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDSE (Prop_fdse_C_Q)         0.141    -0.348 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.058     1.709    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.379     1.553    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.572    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.141ns (6.395%)  route 2.064ns (93.605%))
  Logic Levels:           0  
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y25         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.064     1.711    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.379     1.551    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.570    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.164ns (7.447%)  route 2.038ns (92.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.588    -0.486    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y16         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDSE (Prop_fdse_C_Q)         0.164    -0.322 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.038     1.716    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.379     1.551    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.570    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.257ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.520     8.093    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401     7.692    
                         clock uncertainty           -0.138     7.554    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     7.020    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.020    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  8.257    

Slack (MET) :             8.257ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.520     8.093    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401     7.692    
                         clock uncertainty           -0.138     7.554    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     7.020    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.020    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  8.257    

Slack (MET) :             8.257ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.520     8.093    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401     7.692    
                         clock uncertainty           -0.138     7.554    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     7.020    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.020    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  8.257    

Slack (MET) :             8.257ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     4.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     6.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.520     8.093    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401     7.692    
                         clock uncertainty           -0.138     7.554    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     7.020    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.020    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  8.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.222    -0.490    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.222    -0.490    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.222    -0.490    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.222    -0.490    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.503    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -1.741ns,  Total Violation       -6.965ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.741ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 68.094 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.286ns = ( 67.714 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.640    67.714    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    68.133 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    68.763    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.520    68.094    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401    67.694    
                         clock uncertainty           -0.138    67.555    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    67.021    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         67.021    
                         arrival time                         -68.763    
  -------------------------------------------------------------------
                         slack                                 -1.741    

Slack (VIOLATED) :        -1.741ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 68.094 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.286ns = ( 67.714 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.640    67.714    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    68.133 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    68.763    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.520    68.094    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401    67.694    
                         clock uncertainty           -0.138    67.555    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    67.021    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         67.021    
                         arrival time                         -68.763    
  -------------------------------------------------------------------
                         slack                                 -1.741    

Slack (VIOLATED) :        -1.741ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 68.094 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.286ns = ( 67.714 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.640    67.714    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    68.133 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    68.763    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.520    68.094    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401    67.694    
                         clock uncertainty           -0.138    67.555    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    67.021    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         67.021    
                         arrival time                         -68.763    
  -------------------------------------------------------------------
                         slack                                 -1.741    

Slack (VIOLATED) :        -1.741ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@70.001ns - clk_out1_clk_wiz_0_1 rise@70.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 68.094 - 70.001 ) 
    Source Clock Delay      (SCD):    -2.286ns = ( 67.714 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H4                                                0.000    70.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    71.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    72.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    64.299 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    65.978    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    66.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.640    67.714    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    68.133 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    68.763    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.001    70.001 r  
    H4                                                0.000    70.001 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    70.001    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    71.362 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    72.543    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660    64.883 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    66.483    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    66.574 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.520    68.094    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401    67.694    
                         clock uncertainty           -0.138    67.555    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    67.021    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         67.021    
                         arrival time                         -68.763    
  -------------------------------------------------------------------
                         slack                                 -1.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.222    -0.490    
                         clock uncertainty            0.138    -0.352    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.501    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.222    -0.490    
                         clock uncertainty            0.138    -0.352    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.501    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.222    -0.490    
                         clock uncertainty            0.138    -0.352    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.501    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.222    -0.490    
                         clock uncertainty            0.138    -0.352    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.501    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.802ns  (clk_out1_clk_wiz_0_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 9910.093 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.286ns = ( 9907.912 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.640  9907.912    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419  9908.331 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630  9908.961    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.520  9910.094    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401  9909.693    
                         clock uncertainty           -0.138  9909.555    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534  9909.021    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                       9909.020    
                         arrival time                       -9908.961    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.802ns  (clk_out1_clk_wiz_0_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 9910.093 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.286ns = ( 9907.912 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.640  9907.912    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419  9908.331 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630  9908.961    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.520  9910.094    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401  9909.693    
                         clock uncertainty           -0.138  9909.555    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534  9909.021    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                       9909.020    
                         arrival time                       -9908.961    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.802ns  (clk_out1_clk_wiz_0_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 9910.093 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.286ns = ( 9907.912 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.640  9907.912    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419  9908.331 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630  9908.961    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.520  9910.094    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401  9909.693    
                         clock uncertainty           -0.138  9909.555    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534  9909.021    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                       9909.020    
                         arrival time                       -9908.961    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.802ns  (clk_out1_clk_wiz_0_1 rise@9912.000ns - clk_out1_clk_wiz_0 rise@9910.198ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 9910.093 - 9912.000 ) 
    Source Clock Delay      (SCD):    -2.286ns = ( 9907.912 - 9910.198 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   9910.198  9910.198 r  
    H4                                                0.000  9910.198 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9910.198    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431  9911.629 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  9912.882    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385  9904.497 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678  9906.176    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  9906.271 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.640  9907.912    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419  9908.331 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630  9908.961    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   9912.000  9912.000 r  
    H4                                                0.000  9912.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000  9912.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361  9913.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  9914.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660  9906.882 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600  9908.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  9908.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.520  9910.094    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401  9909.693    
                         clock uncertainty           -0.138  9909.555    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534  9909.021    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                       9909.020    
                         arrival time                       -9908.961    
  -------------------------------------------------------------------
                         slack                                  0.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.222    -0.490    
                         clock uncertainty            0.138    -0.352    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.501    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.222    -0.490    
                         clock uncertainty            0.138    -0.352    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.501    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.222    -0.490    
                         clock uncertainty            0.138    -0.352    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.501    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.222    -0.490    
                         clock uncertainty            0.138    -0.352    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.501    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.259ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_clk_wiz_0_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 12.093 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.520    12.093    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401    11.692    
                         clock uncertainty           -0.137    11.555    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    11.021    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         11.021    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                 12.259    

Slack (MET) :             12.259ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_clk_wiz_0_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 12.093 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.520    12.093    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401    11.692    
                         clock uncertainty           -0.137    11.555    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    11.021    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.021    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                 12.259    

Slack (MET) :             12.259ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_clk_wiz_0_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 12.093 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.520    12.093    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401    11.692    
                         clock uncertainty           -0.137    11.555    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    11.021    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.021    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                 12.259    

Slack (MET) :             12.259ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_clk_wiz_0_1 rise@14.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 12.093 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.264ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H4                                                0.000    14.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    14.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    15.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.542    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     8.881 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600    10.482    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.573 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         1.520    12.093    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401    11.692    
                         clock uncertainty           -0.137    11.555    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534    11.021    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         11.021    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                 12.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.222    -0.490    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.222    -0.490    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.222    -0.490    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=308, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.222    -0.490    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.503    





