// Seed: 3644369567
module module_0 (
    output logic id_0,
    input  logic id_1
);
  type_6 id_2 (
      .id_0(id_0 == 1),
      .id_1(id_0),
      .id_2(1)
  );
  type_7 id_3 (
      .id_0(id_2),
      .id_1(1),
      .id_2(1)
  );
endmodule
module module_1 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3,
    input id_4,
    output logic id_5,
    input logic id_6,
    output logic id_7
);
  logic id_8;
  logic id_9 = id_0;
  assign id_1 = id_2;
  logic id_10;
endmodule
