// Seed: 1776786332
module module_0 (
    output supply1 id_0,
    output tri id_1
);
  assign id_1 = 1;
  assign id_0 = 1'b0 & 1;
  wand id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  assign id_8 = 1'b0;
  wire id_18;
  wire id_19;
  always @(posedge 1) id_16 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2
    , id_11,
    output wor id_3,
    input wire id_4,
    input supply1 id_5,
    output wor id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wire id_9
);
  wire id_12, id_13, id_14, id_15, id_16;
  module_0 modCall_1 (
      id_6,
      id_3
  );
endmodule
