\hypertarget{reg__gio_8h}{}\section{generated\+\_\+launchpad/include/reg\+\_\+gio.h File Reference}
\label{reg__gio_8h}\index{generated\+\_\+launchpad/include/reg\+\_\+gio.\+h@{generated\+\_\+launchpad/include/reg\+\_\+gio.\+h}}


G\+IO Register Layer Header File.  


{\ttfamily \#include \char`\"{}sys\+\_\+common.\+h\char`\"{}}\newline
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structgioBase}{gio\+Base}}
\begin{DoxyCompactList}\small\item\em G\+IO Base Register Definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structgioPort}{gio\+Port}}
\begin{DoxyCompactList}\small\item\em G\+IO Port Register Definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{reg__gio_8h_acf3fc7487b247fa20e47f99b3551b8dd}{gio\+R\+EG}}~((\mbox{\hyperlink{reg__gio_8h_aa668c4a0178e1b9a1ccdf772286ff0b4}{gio\+B\+A\+S\+E\+\_\+t}} $\ast$)0x\+F\+F\+F7\+B\+C00\+U)
\begin{DoxyCompactList}\small\item\em G\+IO Register Frame Pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gio_8h_ae20775a37d510c0bd217a9f75c90a574}{gio\+P\+O\+R\+TA}}~((\mbox{\hyperlink{reg__gio_8h_ad276ab0b3bc4719e20bc91adf2bfcfe7}{gio\+P\+O\+R\+T\+\_\+t}} $\ast$)0x\+F\+F\+F7\+B\+C34\+U)
\begin{DoxyCompactList}\small\item\em G\+IO Port (A) Register Pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{reg__gio_8h_af0da6a4cad272dcfc7922ff5a5fc30cb}{gio\+P\+O\+R\+TB}}~((\mbox{\hyperlink{reg__gio_8h_ad276ab0b3bc4719e20bc91adf2bfcfe7}{gio\+P\+O\+R\+T\+\_\+t}} $\ast$)0x\+F\+F\+F7\+B\+C54\+U)
\begin{DoxyCompactList}\small\item\em G\+IO Port (B) Register Pointer. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef volatile struct \mbox{\hyperlink{structgioBase}{gio\+Base}} \mbox{\hyperlink{reg__gio_8h_aa668c4a0178e1b9a1ccdf772286ff0b4}{gio\+B\+A\+S\+E\+\_\+t}}
\begin{DoxyCompactList}\small\item\em G\+IO Register Frame Type Definition. \end{DoxyCompactList}\item 
typedef volatile struct \mbox{\hyperlink{structgioPort}{gio\+Port}} \mbox{\hyperlink{reg__gio_8h_ad276ab0b3bc4719e20bc91adf2bfcfe7}{gio\+P\+O\+R\+T\+\_\+t}}
\begin{DoxyCompactList}\small\item\em G\+IO Port Register Type Definition. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\+IO Register Layer Header File. 

\begin{DoxyDate}{Date}
07-\/\+July-\/2017 
\end{DoxyDate}
\begin{DoxyVersion}{Version}
04.\+07.\+00
\end{DoxyVersion}
This file contains\+:
\begin{DoxyItemize}
\item Definitions
\item Types
\item Interface Prototypes
\end{DoxyItemize}which are relevant for the G\+IO driver. 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{reg__gio_8h_ae20775a37d510c0bd217a9f75c90a574}\label{reg__gio_8h_ae20775a37d510c0bd217a9f75c90a574}} 
\index{reg\+\_\+gio.\+h@{reg\+\_\+gio.\+h}!gio\+P\+O\+R\+TA@{gio\+P\+O\+R\+TA}}
\index{gio\+P\+O\+R\+TA@{gio\+P\+O\+R\+TA}!reg\+\_\+gio.\+h@{reg\+\_\+gio.\+h}}
\subsubsection{\texorpdfstring{gio\+P\+O\+R\+TA}{gioPORTA}}
{\footnotesize\ttfamily \#define gio\+P\+O\+R\+TA~((\mbox{\hyperlink{reg__gio_8h_ad276ab0b3bc4719e20bc91adf2bfcfe7}{gio\+P\+O\+R\+T\+\_\+t}} $\ast$)0x\+F\+F\+F7\+B\+C34\+U)}



G\+IO Port (A) Register Pointer. 

Pointer used by the G\+IO driver to access P\+O\+R\+TA 

Definition at line 121 of file reg\+\_\+gio.\+h.



Referenced by gio\+Init().

\mbox{\Hypertarget{reg__gio_8h_af0da6a4cad272dcfc7922ff5a5fc30cb}\label{reg__gio_8h_af0da6a4cad272dcfc7922ff5a5fc30cb}} 
\index{reg\+\_\+gio.\+h@{reg\+\_\+gio.\+h}!gio\+P\+O\+R\+TB@{gio\+P\+O\+R\+TB}}
\index{gio\+P\+O\+R\+TB@{gio\+P\+O\+R\+TB}!reg\+\_\+gio.\+h@{reg\+\_\+gio.\+h}}
\subsubsection{\texorpdfstring{gio\+P\+O\+R\+TB}{gioPORTB}}
{\footnotesize\ttfamily \#define gio\+P\+O\+R\+TB~((\mbox{\hyperlink{reg__gio_8h_ad276ab0b3bc4719e20bc91adf2bfcfe7}{gio\+P\+O\+R\+T\+\_\+t}} $\ast$)0x\+F\+F\+F7\+B\+C54\+U)}



G\+IO Port (B) Register Pointer. 

Pointer used by the G\+IO driver to access P\+O\+R\+TB 

Definition at line 128 of file reg\+\_\+gio.\+h.

\mbox{\Hypertarget{reg__gio_8h_acf3fc7487b247fa20e47f99b3551b8dd}\label{reg__gio_8h_acf3fc7487b247fa20e47f99b3551b8dd}} 
\index{reg\+\_\+gio.\+h@{reg\+\_\+gio.\+h}!gio\+R\+EG@{gio\+R\+EG}}
\index{gio\+R\+EG@{gio\+R\+EG}!reg\+\_\+gio.\+h@{reg\+\_\+gio.\+h}}
\subsubsection{\texorpdfstring{gio\+R\+EG}{gioREG}}
{\footnotesize\ttfamily \#define gio\+R\+EG~((\mbox{\hyperlink{reg__gio_8h_aa668c4a0178e1b9a1ccdf772286ff0b4}{gio\+B\+A\+S\+E\+\_\+t}} $\ast$)0x\+F\+F\+F7\+B\+C00\+U)}



G\+IO Register Frame Pointer. 

This pointer is used by the G\+IO driver to access the gio module registers. 

Definition at line 114 of file reg\+\_\+gio.\+h.



Referenced by gio\+Init().



\subsection{Typedef Documentation}
\mbox{\Hypertarget{reg__gio_8h_aa668c4a0178e1b9a1ccdf772286ff0b4}\label{reg__gio_8h_aa668c4a0178e1b9a1ccdf772286ff0b4}} 
\index{reg\+\_\+gio.\+h@{reg\+\_\+gio.\+h}!gio\+B\+A\+S\+E\+\_\+t@{gio\+B\+A\+S\+E\+\_\+t}}
\index{gio\+B\+A\+S\+E\+\_\+t@{gio\+B\+A\+S\+E\+\_\+t}!reg\+\_\+gio.\+h@{reg\+\_\+gio.\+h}}
\subsubsection{\texorpdfstring{gio\+B\+A\+S\+E\+\_\+t}{gioBASE\_t}}
{\footnotesize\ttfamily \mbox{\hyperlink{reg__gio_8h_aa668c4a0178e1b9a1ccdf772286ff0b4}{gio\+B\+A\+S\+E\+\_\+t}}}



G\+IO Register Frame Type Definition. 

This type is used to access the G\+IO Registers. \mbox{\Hypertarget{reg__gio_8h_ad276ab0b3bc4719e20bc91adf2bfcfe7}\label{reg__gio_8h_ad276ab0b3bc4719e20bc91adf2bfcfe7}} 
\index{reg\+\_\+gio.\+h@{reg\+\_\+gio.\+h}!gio\+P\+O\+R\+T\+\_\+t@{gio\+P\+O\+R\+T\+\_\+t}}
\index{gio\+P\+O\+R\+T\+\_\+t@{gio\+P\+O\+R\+T\+\_\+t}!reg\+\_\+gio.\+h@{reg\+\_\+gio.\+h}}
\subsubsection{\texorpdfstring{gio\+P\+O\+R\+T\+\_\+t}{gioPORT\_t}}
{\footnotesize\ttfamily \mbox{\hyperlink{reg__gio_8h_ad276ab0b3bc4719e20bc91adf2bfcfe7}{gio\+P\+O\+R\+T\+\_\+t}}}



G\+IO Port Register Type Definition. 

This type is used to access the G\+IO Port Registers. 