$comment
	File created using the following command:
		vcd file computador.msim.vcd -direction
$end
$date
	Tue Sep 21 17:36:19 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module computador_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 PC_out [8] $end
$var wire 1 1 PC_out [7] $end
$var wire 1 2 PC_out [6] $end
$var wire 1 3 PC_out [5] $end
$var wire 1 4 PC_out [4] $end
$var wire 1 5 PC_out [3] $end
$var wire 1 6 PC_out [2] $end
$var wire 1 7 PC_out [1] $end
$var wire 1 8 PC_out [0] $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var wire 1 < devoe $end
$var wire 1 = devclrn $end
$var wire 1 > devpor $end
$var wire 1 ? ww_devoe $end
$var wire 1 @ ww_devclrn $end
$var wire 1 A ww_devpor $end
$var wire 1 B ww_CLOCK_50 $end
$var wire 1 C ww_KEY [3] $end
$var wire 1 D ww_KEY [2] $end
$var wire 1 E ww_KEY [1] $end
$var wire 1 F ww_KEY [0] $end
$var wire 1 G ww_LEDR [9] $end
$var wire 1 H ww_LEDR [8] $end
$var wire 1 I ww_LEDR [7] $end
$var wire 1 J ww_LEDR [6] $end
$var wire 1 K ww_LEDR [5] $end
$var wire 1 L ww_LEDR [4] $end
$var wire 1 M ww_LEDR [3] $end
$var wire 1 N ww_LEDR [2] $end
$var wire 1 O ww_LEDR [1] $end
$var wire 1 P ww_LEDR [0] $end
$var wire 1 Q ww_PC_out [8] $end
$var wire 1 R ww_PC_out [7] $end
$var wire 1 S ww_PC_out [6] $end
$var wire 1 T ww_PC_out [5] $end
$var wire 1 U ww_PC_out [4] $end
$var wire 1 V ww_PC_out [3] $end
$var wire 1 W ww_PC_out [2] $end
$var wire 1 X ww_PC_out [1] $end
$var wire 1 Y ww_PC_out [0] $end
$var wire 1 Z \KEY[0]~input_o\ $end
$var wire 1 [ \KEY[1]~input_o\ $end
$var wire 1 \ \KEY[2]~input_o\ $end
$var wire 1 ] \KEY[3]~input_o\ $end
$var wire 1 ^ \LEDR[0]~output_o\ $end
$var wire 1 _ \LEDR[1]~output_o\ $end
$var wire 1 ` \LEDR[2]~output_o\ $end
$var wire 1 a \LEDR[3]~output_o\ $end
$var wire 1 b \LEDR[4]~output_o\ $end
$var wire 1 c \LEDR[5]~output_o\ $end
$var wire 1 d \LEDR[6]~output_o\ $end
$var wire 1 e \LEDR[7]~output_o\ $end
$var wire 1 f \LEDR[8]~output_o\ $end
$var wire 1 g \LEDR[9]~output_o\ $end
$var wire 1 h \PC_out[0]~output_o\ $end
$var wire 1 i \PC_out[1]~output_o\ $end
$var wire 1 j \PC_out[2]~output_o\ $end
$var wire 1 k \PC_out[3]~output_o\ $end
$var wire 1 l \PC_out[4]~output_o\ $end
$var wire 1 m \PC_out[5]~output_o\ $end
$var wire 1 n \PC_out[6]~output_o\ $end
$var wire 1 o \PC_out[7]~output_o\ $end
$var wire 1 p \PC_out[8]~output_o\ $end
$var wire 1 q \CLOCK_50~input_o\ $end
$var wire 1 r \CPU1|SOMACONSTANTE|Add0~1_sumout\ $end
$var wire 1 s \ROM1|memROM~6_combout\ $end
$var wire 1 t \ROM1|memROM~7_combout\ $end
$var wire 1 u \ROM1|memROM~8_combout\ $end
$var wire 1 v \CPU1|DECODER|PontosDeControle[10]~0_combout\ $end
$var wire 1 w \CPU1|SOMACONSTANTE|Add0~2\ $end
$var wire 1 x \CPU1|SOMACONSTANTE|Add0~5_sumout\ $end
$var wire 1 y \ROM1|memROM~0_combout\ $end
$var wire 1 z \ROM1|memROM~2_combout\ $end
$var wire 1 { \CPU1|SOMACONSTANTE|Add0~6\ $end
$var wire 1 | \CPU1|SOMACONSTANTE|Add0~9_sumout\ $end
$var wire 1 } \ROM1|memROM~9_combout\ $end
$var wire 1 ~ \CPU1|SOMACONSTANTE|Add0~10\ $end
$var wire 1 !! \CPU1|SOMACONSTANTE|Add0~13_sumout\ $end
$var wire 1 "! \ROM1|memROM~10_combout\ $end
$var wire 1 #! \CPU1|SOMACONSTANTE|Add0~14\ $end
$var wire 1 $! \CPU1|SOMACONSTANTE|Add0~17_sumout\ $end
$var wire 1 %! \CPU1|SOMACONSTANTE|Add0~18\ $end
$var wire 1 &! \CPU1|SOMACONSTANTE|Add0~21_sumout\ $end
$var wire 1 '! \ROM1|memROM~11_combout\ $end
$var wire 1 (! \CPU1|SOMACONSTANTE|Add0~22\ $end
$var wire 1 )! \CPU1|SOMACONSTANTE|Add0~25_sumout\ $end
$var wire 1 *! \CPU1|SOMACONSTANTE|Add0~26\ $end
$var wire 1 +! \CPU1|SOMACONSTANTE|Add0~29_sumout\ $end
$var wire 1 ,! \CPU1|SOMACONSTANTE|Add0~30\ $end
$var wire 1 -! \CPU1|SOMACONSTANTE|Add0~33_sumout\ $end
$var wire 1 .! \ROM1|memROM~5_combout\ $end
$var wire 1 /! \ROM1|memROM~1_combout\ $end
$var wire 1 0! \ROM1|memROM~3_combout\ $end
$var wire 1 1! \ROM1|memROM~4_combout\ $end
$var wire 1 2! \CPU1|DECODER|PontosDeControle[6]~1_combout\ $end
$var wire 1 3! \RAM1|ram~543_combout\ $end
$var wire 1 4! \RAM1|ram~23_q\ $end
$var wire 1 5! \CPU1|MUX1|saida_MUX[0]~1_combout\ $end
$var wire 1 6! \RAM1|ram~542_combout\ $end
$var wire 1 7! \RAM1|ram~15_q\ $end
$var wire 1 8! \CPU1|MUX1|saida_MUX[0]~2_combout\ $end
$var wire 1 9! \CPU1|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 :! \CPU1|DECODER|Equal5~0_combout\ $end
$var wire 1 ;! \CPU1|DECODER|Equal5~1_combout\ $end
$var wire 1 <! \CPU1|ULA1|Equal2~0_combout\ $end
$var wire 1 =! \CPU1|ULA1|Add0~34_cout\ $end
$var wire 1 >! \CPU1|ULA1|Add0~1_sumout\ $end
$var wire 1 ?! \CPU1|REG1|DOUT[1]~0_combout\ $end
$var wire 1 @! \CPU1|DECODER|PontosDeControle[5]~2_combout\ $end
$var wire 1 A! \AND3|dataOUT~1_combout\ $end
$var wire 1 B! \RAM1|ram~16_q\ $end
$var wire 1 C! \RAM1|ram~541_combout\ $end
$var wire 1 D! \RAM1|ram~527_combout\ $end
$var wire 1 E! \RAM1|ram~24_q\ $end
$var wire 1 F! \RAM1|ram~568_combout\ $end
$var wire 1 G! \RAM1|ram~528_combout\ $end
$var wire 1 H! \CPU1|MUX1|saida_MUX[1]~9_combout\ $end
$var wire 1 I! \CPU1|ULA1|Add0~2\ $end
$var wire 1 J! \CPU1|ULA1|Add0~5_sumout\ $end
$var wire 1 K! \RAM1|ram~17_q\ $end
$var wire 1 L! \RAM1|ram~529_combout\ $end
$var wire 1 M! \RAM1|ram~25_q\ $end
$var wire 1 N! \RAM1|ram~564_combout\ $end
$var wire 1 O! \RAM1|ram~530_combout\ $end
$var wire 1 P! \CPU1|MUX1|saida_MUX[2]~8_combout\ $end
$var wire 1 Q! \CPU1|ULA1|Add0~6\ $end
$var wire 1 R! \CPU1|ULA1|Add0~9_sumout\ $end
$var wire 1 S! \RAM1|ram~18_q\ $end
$var wire 1 T! \RAM1|ram~531_combout\ $end
$var wire 1 U! \RAM1|ram~26_q\ $end
$var wire 1 V! \RAM1|ram~532_combout\ $end
$var wire 1 W! \RAM1|ram~560_combout\ $end
$var wire 1 X! \CPU1|MUX1|saida_MUX[3]~7_combout\ $end
$var wire 1 Y! \CPU1|ULA1|Add0~10\ $end
$var wire 1 Z! \CPU1|ULA1|Add0~13_sumout\ $end
$var wire 1 [! \RAM1|ram~19_q\ $end
$var wire 1 \! \RAM1|ram~533_combout\ $end
$var wire 1 ]! \RAM1|ram~27_q\ $end
$var wire 1 ^! \RAM1|ram~534_combout\ $end
$var wire 1 _! \RAM1|ram~556_combout\ $end
$var wire 1 `! \CPU1|MUX1|saida_MUX[4]~6_combout\ $end
$var wire 1 a! \CPU1|ULA1|Add0~14\ $end
$var wire 1 b! \CPU1|ULA1|Add0~17_sumout\ $end
$var wire 1 c! \RAM1|ram~20_q\ $end
$var wire 1 d! \RAM1|ram~535_combout\ $end
$var wire 1 e! \RAM1|ram~28_q\ $end
$var wire 1 f! \RAM1|ram~536_combout\ $end
$var wire 1 g! \RAM1|ram~552_combout\ $end
$var wire 1 h! \CPU1|MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 i! \CPU1|ULA1|Add0~18\ $end
$var wire 1 j! \CPU1|ULA1|Add0~21_sumout\ $end
$var wire 1 k! \RAM1|ram~21_q\ $end
$var wire 1 l! \RAM1|ram~537_combout\ $end
$var wire 1 m! \RAM1|ram~29_q\ $end
$var wire 1 n! \RAM1|ram~538_combout\ $end
$var wire 1 o! \RAM1|ram~548_combout\ $end
$var wire 1 p! \CPU1|MUX1|saida_MUX[6]~4_combout\ $end
$var wire 1 q! \CPU1|ULA1|Add0~22\ $end
$var wire 1 r! \CPU1|ULA1|Add0~25_sumout\ $end
$var wire 1 s! \RAM1|ram~22_q\ $end
$var wire 1 t! \RAM1|ram~539_combout\ $end
$var wire 1 u! \RAM1|ram~30_q\ $end
$var wire 1 v! \RAM1|ram~540_combout\ $end
$var wire 1 w! \RAM1|ram~544_combout\ $end
$var wire 1 x! \CPU1|MUX1|saida_MUX[7]~3_combout\ $end
$var wire 1 y! \CPU1|ULA1|Add0~26\ $end
$var wire 1 z! \CPU1|ULA1|Add0~29_sumout\ $end
$var wire 1 {! \RAM1|process_0~0_combout\ $end
$var wire 1 |! \AND2|dataOUT~0_combout\ $end
$var wire 1 }! \REGISTRADOR_LED8|DOUT~0_combout\ $end
$var wire 1 ~! \REGISTRADOR_LED8|DOUT~q\ $end
$var wire 1 !" \AND3|dataOUT~0_combout\ $end
$var wire 1 "" \REGISTRADOR_LED9|DOUT~0_combout\ $end
$var wire 1 #" \REGISTRADOR_LED9|DOUT~q\ $end
$var wire 1 $" \REGISTRADOR_LED|DOUT\ [7] $end
$var wire 1 %" \REGISTRADOR_LED|DOUT\ [6] $end
$var wire 1 &" \REGISTRADOR_LED|DOUT\ [5] $end
$var wire 1 '" \REGISTRADOR_LED|DOUT\ [4] $end
$var wire 1 (" \REGISTRADOR_LED|DOUT\ [3] $end
$var wire 1 )" \REGISTRADOR_LED|DOUT\ [2] $end
$var wire 1 *" \REGISTRADOR_LED|DOUT\ [1] $end
$var wire 1 +" \REGISTRADOR_LED|DOUT\ [0] $end
$var wire 1 ," \CPU1|PC|DOUT\ [8] $end
$var wire 1 -" \CPU1|PC|DOUT\ [7] $end
$var wire 1 ." \CPU1|PC|DOUT\ [6] $end
$var wire 1 /" \CPU1|PC|DOUT\ [5] $end
$var wire 1 0" \CPU1|PC|DOUT\ [4] $end
$var wire 1 1" \CPU1|PC|DOUT\ [3] $end
$var wire 1 2" \CPU1|PC|DOUT\ [2] $end
$var wire 1 3" \CPU1|PC|DOUT\ [1] $end
$var wire 1 4" \CPU1|PC|DOUT\ [0] $end
$var wire 1 5" \CPU1|REG1|DOUT\ [7] $end
$var wire 1 6" \CPU1|REG1|DOUT\ [6] $end
$var wire 1 7" \CPU1|REG1|DOUT\ [5] $end
$var wire 1 8" \CPU1|REG1|DOUT\ [4] $end
$var wire 1 9" \CPU1|REG1|DOUT\ [3] $end
$var wire 1 :" \CPU1|REG1|DOUT\ [2] $end
$var wire 1 ;" \CPU1|REG1|DOUT\ [1] $end
$var wire 1 <" \CPU1|REG1|DOUT\ [0] $end
$var wire 1 =" \AND3|ALT_INV_dataOUT~0_combout\ $end
$var wire 1 >" \AND2|ALT_INV_dataOUT~0_combout\ $end
$var wire 1 ?" \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 @" \CPU1|DECODER|ALT_INV_Equal5~0_combout\ $end
$var wire 1 A" \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 B" \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 C" \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 D" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 E" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 F" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 G" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 H" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 I" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 J" \REGISTRADOR_LED9|ALT_INV_DOUT~q\ $end
$var wire 1 K" \REGISTRADOR_LED8|ALT_INV_DOUT~q\ $end
$var wire 1 L" \RAM1|ALT_INV_ram~568_combout\ $end
$var wire 1 M" \RAM1|ALT_INV_ram~564_combout\ $end
$var wire 1 N" \RAM1|ALT_INV_ram~560_combout\ $end
$var wire 1 O" \RAM1|ALT_INV_ram~556_combout\ $end
$var wire 1 P" \RAM1|ALT_INV_ram~552_combout\ $end
$var wire 1 Q" \RAM1|ALT_INV_ram~548_combout\ $end
$var wire 1 R" \RAM1|ALT_INV_ram~544_combout\ $end
$var wire 1 S" \CPU1|REG1|ALT_INV_DOUT\ [7] $end
$var wire 1 T" \CPU1|REG1|ALT_INV_DOUT\ [6] $end
$var wire 1 U" \CPU1|REG1|ALT_INV_DOUT\ [5] $end
$var wire 1 V" \CPU1|REG1|ALT_INV_DOUT\ [4] $end
$var wire 1 W" \CPU1|REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 X" \CPU1|REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 Y" \CPU1|REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 Z" \CPU1|REG1|ALT_INV_DOUT\ [0] $end
$var wire 1 [" \CPU1|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 \" \CPU1|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 ]" \CPU1|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 ^" \CPU1|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 _" \CPU1|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 `" \CPU1|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 a" \CPU1|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 b" \CPU1|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 c" \CPU1|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 d" \CPU1|MUX1|ALT_INV_saida_MUX[1]~9_combout\ $end
$var wire 1 e" \CPU1|MUX1|ALT_INV_saida_MUX[2]~8_combout\ $end
$var wire 1 f" \CPU1|MUX1|ALT_INV_saida_MUX[3]~7_combout\ $end
$var wire 1 g" \CPU1|MUX1|ALT_INV_saida_MUX[4]~6_combout\ $end
$var wire 1 h" \CPU1|MUX1|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 i" \CPU1|MUX1|ALT_INV_saida_MUX[6]~4_combout\ $end
$var wire 1 j" \CPU1|MUX1|ALT_INV_saida_MUX[7]~3_combout\ $end
$var wire 1 k" \RAM1|ALT_INV_ram~541_combout\ $end
$var wire 1 l" \CPU1|MUX1|ALT_INV_saida_MUX[0]~2_combout\ $end
$var wire 1 m" \CPU1|MUX1|ALT_INV_saida_MUX[0]~1_combout\ $end
$var wire 1 n" \CPU1|ULA1|ALT_INV_Equal2~0_combout\ $end
$var wire 1 o" \CPU1|DECODER|ALT_INV_Equal5~1_combout\ $end
$var wire 1 p" \RAM1|ALT_INV_ram~540_combout\ $end
$var wire 1 q" \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 r" \RAM1|ALT_INV_ram~539_combout\ $end
$var wire 1 s" \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 t" \RAM1|ALT_INV_ram~538_combout\ $end
$var wire 1 u" \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 v" \RAM1|ALT_INV_ram~537_combout\ $end
$var wire 1 w" \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 x" \RAM1|ALT_INV_ram~536_combout\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 z" \RAM1|ALT_INV_ram~535_combout\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~534_combout\ $end
$var wire 1 }" \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 ~" \RAM1|ALT_INV_ram~533_combout\ $end
$var wire 1 !# \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 "# \RAM1|ALT_INV_ram~532_combout\ $end
$var wire 1 ## \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 $# \RAM1|ALT_INV_ram~531_combout\ $end
$var wire 1 %# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 &# \RAM1|ALT_INV_ram~530_combout\ $end
$var wire 1 '# \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~529_combout\ $end
$var wire 1 )# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 *# \RAM1|ALT_INV_ram~528_combout\ $end
$var wire 1 +# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 ,# \RAM1|ALT_INV_ram~527_combout\ $end
$var wire 1 -# \RAM1|ALT_INV_ram~16_q\ $end
$var wire 1 .# \CPU1|MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 /# \CPU1|DECODER|ALT_INV_PontosDeControle[6]~1_combout\ $end
$var wire 1 0# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 1# \RAM1|ALT_INV_ram~15_q\ $end
$var wire 1 2# \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 3# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 4# \ROM1|ALT_INV_memROM~9_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
09
1:
x;
1<
1=
1>
1?
1@
1A
0B
xZ
x[
x\
x]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
1r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
1/!
10!
11!
12!
03!
04!
05!
06!
07!
08!
19!
0:!
0;!
1<!
1=!
1>!
1?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
1J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
1R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
1Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
1b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
1j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
1r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
1z!
0{!
1|!
0}!
0~!
0!"
0""
0#"
1="
0>"
1?"
1@"
1A"
1B"
1C"
1D"
0E"
0F"
1G"
0H"
1I"
1J"
1K"
1L"
1M"
1N"
1O"
1P"
1Q"
1R"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
0n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
0.#
0/#
10#
11#
12#
13#
14#
xC
xD
xE
xF
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
1["
1\"
1]"
1^"
1_"
1`"
1a"
1b"
1c"
x"
x#
x$
x%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
$end
#10000
1!
1B
1q
14"
1<"
0Z"
0c"
0r
1w
1t
00!
16!
0>!
1I!
1F"
0B"
1h
0J!
1Q!
1x
02!
1:!
0<!
0?!
0@!
01!
0|!
1Y
0R!
1Y!
1>"
1E"
1n"
0@"
1/#
18
0=!
1>!
1J!
0Q!
1R!
0Y!
0b!
0j!
0r!
0z!
09!
1.#
0Z!
0R!
0>!
1>!
0I!
0J!
#20000
0!
0B
0q
#30000
1!
1B
1q
04"
13"
17!
01#
0b"
1c"
1r
0w
1s
0t
1u
0x
1{
06!
18!
0l"
0A"
1B"
0C"
1i
0h
1|
1x
0{
0:!
1@!
19!
1X
0Y
0|
0.#
1@"
08
17
0>!
1I!
1J!
#40000
0!
0B
0q
#50000
1!
1B
1q
14"
0<"
1;"
0Y"
1Z"
0c"
0r
1w
0s
1t
0u
10!
13!
1>!
0I!
0J!
1Q!
0F"
1A"
0B"
1C"
1h
1R!
1J!
0Q!
0x
1{
1:!
0@!
11!
1|!
1Y
1|
0R!
0>"
0E"
0@"
18
09!
1.#
0>!
#60000
0!
0B
0q
#70000
1!
1B
1q
04"
03"
12"
1E!
0+#
0a"
1b"
1c"
1r
0w
1x
0{
1s
0|
1~
00!
03!
1F!
0L"
1F"
0C"
1j
0i
0h
1!!
1|
0~
0x
0:!
1;!
1?!
1@!
01!
0|!
1G!
1W
0X
0Y
0!!
0*#
1>"
1E"
0o"
1@"
08
07
16
1=!
1>!
0J!
1Q!
1R!
1Z!
1b!
1j!
1r!
1z!
19!
0G!
1H!
0d"
1*#
0.#
0R!
1Y!
0>!
1I!
1>!
0I!
0H!
1J!
0Q!
0J!
1Q!
0Z!
1a!
1d"
1R!
0Y!
1J!
0Q!
0J!
1Q!
0b!
1i!
0R!
1Y!
1R!
0Y!
1Z!
0a!
0Z!
1a!
0j!
1q!
0R!
1Y!
1b!
0i!
1Z!
0a!
0Z!
1a!
0r!
1y!
0b!
1i!
1b!
0i!
1j!
0q!
0j!
1q!
0z!
0b!
1i!
1r!
0y!
1j!
0q!
0j!
1q!
0r!
1y!
1r!
0y!
1z!
0z!
0r!
1y!
1z!
0z!
#80000
0!
0B
0q
#90000
1!
1B
1q
14"
1<"
0;"
1Y"
0Z"
0c"
0r
1w
0s
1.!
10!
0>!
1I!
1J!
0Q!
0F"
0D"
1C"
1h
1R!
0Y!
0J!
1Q!
1x
1:!
0;!
0?!
0@!
11!
1|!
1Y
0R!
1Y!
1Z!
0a!
0>"
0E"
1o"
0@"
18
0=!
1>!
1J!
0Q!
1R!
0Y!
1j!
0q!
1r!
0y!
1z!
09!
1G!
1}!
0i!
0*#
1.#
0j!
0z!
0r!
0Z!
0R!
0>!
1>!
0I!
1H!
0d"
0J!
1J!
#100000
0!
0B
0q
#110000
1!
1B
1q
04"
13"
1~!
0K"
0b"
1c"
1r
0w
0x
1{
1y
00!
0F!
1L"
1F"
0I"
1f
1i
0h
0|
1~
1x
0{
1z
01!
0|!
0G!
1H
1X
0Y
1|
0~
1!!
1*#
1>"
1E"
0G"
1'
08
17
08!
19!
1!"
0H!
0!!
1d"
0="
0.#
1l"
09!
0>!
1I!
1""
0J!
1.#
1J!
1>!
0I!
0J!
#120000
0!
0B
0q
#130000
1!
1B
1q
14"
1#"
0J"
0c"
0r
1w
0t
0y
1}
0.!
10!
1F!
1P!
1`!
1p!
1{!
0?"
0i"
0g"
0e"
0L"
0F"
1D"
04#
1I"
1B"
1g
1h
0x
1{
12!
0:!
1<!
1?!
1@!
0z
11!
1|!
1R!
1b!
1r!
0!"
1G
1Y
0|
1~
1="
0>"
0E"
1G"
0n"
1@"
0/#
1&
18
1=!
0>!
1I!
1J!
0R!
1Z!
0b!
1j!
0r!
1z!
18!
19!
1G!
1!!
0*#
0.#
0l"
0J!
1Q!
1>!
0>!
1R!
#140000
0!
0B
0q
#150000
1!
1B
1q
04"
03"
02"
11"
1:"
18"
16"
0T"
0V"
0X"
0`"
1a"
1b"
1c"
1r
0w
1x
0{
1|
0~
1t
0}
0!!
1#!
1.!
00!
1A!
1C!
1H!
0P!
0`!
0p!
0{!
0R!
1Y!
1b!
1r!
1?"
1i"
1g"
1e"
0d"
0k"
1F"
0D"
14#
0B"
1k
0j
0i
0h
0Z!
1a!
1$!
1!!
0#!
0|
0x
02!
1:!
0<!
0?!
0@!
01!
0|!
1J!
0Q!
1R!
0b!
1i!
0r!
1y!
1V
0W
0X
0Y
0$!
1b!
1>"
1E"
1n"
0@"
1/#
08
07
06
15
0z!
0j!
1q!
0R!
0=!
1>!
0J!
1Q!
1R!
0Y!
1Z!
0a!
0b!
1j!
0q!
1r!
0y!
1z!
0G!
1!"
0r!
1y!
0="
1*#
0z!
1r!
0y!
1b!
0i!
0Z!
0R!
1Y!
0>!
0H!
1z!
1Z!
0j!
0z!
1d"
1J!
0Q!
1R!
0Y!
0Z!
#160000
0!
0B
0q
#170000
1!
1B
1q
14"
1+"
1)"
1'"
1%"
0c"
0r
1w
0t
1y
1"!
1'!
0.!
0A!
0F!
1H!
1X!
1h!
1x!
1{!
0?"
0j"
0h"
0f"
0d"
1L"
1D"
02#
03#
0I"
1B"
1d
1b
1`
1^
1h
1x
12!
0:!
1<!
1?!
1@!
1z
08!
0J!
1Q!
1Z!
1j!
1z!
0!"
1J
1L
1N
1P
1Y
1="
1l"
0G"
0n"
1@"
0/#
1/
1-
1+
1)
18
0R!
1Y!
1=!
1>!
0I!
1J!
0Q!
1R!
0Z!
0b!
1i!
0j!
0r!
1y!
0z!
09!
1Z!
1.#
1z!
1j!
0R!
0J!
0>!
1I!
1>!
1J!
#180000
0!
0B
0q
#190000
1!
1B
1q
04"
13"
0<"
1;"
0:"
19"
08"
17"
06"
15"
0S"
1T"
0U"
1V"
0W"
1X"
0Y"
1Z"
0b"
1c"
1r
0w
0"!
1A!
1t
0x
1{
0y
0'!
1.!
1F!
0H!
0X!
0h!
0x!
0{!
0>!
0J!
1Q!
1R!
0Y!
0Z!
1a!
1b!
0i!
0j!
1q!
1r!
0y!
0z!
1?"
1j"
1h"
1f"
1d"
0L"
0D"
12#
1I"
0B"
13#
1i
0h
1z!
0r!
1y!
1j!
0q!
0b!
1i!
1Z!
0a!
0R!
1Y!
1|
1x
0{
02!
1:!
0<!
0?!
0@!
0z
1J!
0Z!
1a!
0j!
1q!
0z!
1X
0Y
0|
1Z!
1b!
0i!
1j!
1r!
0y!
1z!
1G"
1n"
0@"
1/#
08
17
0r!
1y!
0b!
1i!
1!"
0=!
1>!
0I!
0J!
1R!
0Y!
0Z!
1b!
0i!
1r!
0y!
18!
0q!
0j!
1q!
0z!
0l"
0="
0r!
1z!
1j!
0q!
1Z!
0a!
1J!
0Q!
0>!
19!
1r!
0R!
0b!
0r!
0.#
1>!
#200000
0!
0B
0q
#210000
1!
1B
1q
14"
0+"
1*"
0)"
1("
0'"
1&"
0%"
1$"
0c"
0r
1w
0t
1u
1y
1"!
0.!
10!
0A!
0F!
1L"
0F"
1D"
03#
0I"
0A"
1B"
1e
0d
1c
0b
1a
0`
1_
0^
1h
0x
1{
1v
0:!
1z
08!
0!"
11!
1I
0J
1K
0L
1M
0N
1O
0P
1Y
1|
0E"
1="
1l"
0G"
1@"
0/
1.
0-
1,
0+
1*
0)
1(
18
09!
1.#
0>!
#220000
0!
0B
0q
#230000
1!
1B
1q
#240000
0!
0B
0q
#250000
1!
1B
1q
#260000
0!
0B
0q
#270000
1!
1B
1q
#280000
0!
0B
0q
#290000
1!
1B
1q
#300000
0!
0B
0q
#310000
1!
1B
1q
#320000
0!
0B
0q
#330000
1!
1B
1q
#340000
0!
0B
0q
#350000
1!
1B
1q
#360000
