window.SIDEBAR_ITEMS = {"constant":[["LPI2C1","Raw pointer to LPI2C1"],["LPI2C2","Raw pointer to LPI2C2"],["LPI2C3","Raw pointer to LPI2C3"],["LPI2C4","Raw pointer to LPI2C4"]],"mod":[["MCCR0","Master Clock Configuration Register 0"],["MCCR1","Master Clock Configuration Register 1"],["MCFGR0","Master Configuration Register 0"],["MCFGR1","Master Configuration Register 1"],["MCFGR2","Master Configuration Register 2"],["MCFGR3","Master Configuration Register 3"],["MCR","Master Control Register"],["MDER","Master DMA Enable Register"],["MDMR","Master Data Match Register"],["MFCR","Master FIFO Control Register"],["MFSR","Master FIFO Status Register"],["MIER","Master Interrupt Enable Register"],["MRDR","Master Receive Data Register"],["MSR","Master Status Register"],["MTDR","Master Transmit Data Register"],["PARAM","Parameter Register"],["SAMR","Slave Address Match Register"],["SASR","Slave Address Status Register"],["SCFGR1","Slave Configuration Register 1"],["SCFGR2","Slave Configuration Register 2"],["SCR","Slave Control Register"],["SDER","Slave DMA Enable Register"],["SIER","Slave Interrupt Enable Register"],["SRDR","Slave Receive Data Register"],["SSR","Slave Status Register"],["STAR","Slave Transmit ACK Register"],["STDR","Slave Transmit Data Register"],["VERID","Version ID Register"]],"struct":[["Instance",""],["LPI2C1","The LPI2C1 peripheral instance."],["LPI2C2","The LPI2C2 peripheral instance."],["LPI2C3","The LPI2C3 peripheral instance."],["LPI2C4","The LPI2C4 peripheral instance."],["RegisterBlock",""],["ResetValues",""]]};