Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 23:54:24 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_47/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.061      -33.008                     45                 1235       -0.043       -0.202                     16                 1235        1.725        0.000                       0                  1215  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -1.061      -33.008                     45                 1235       -0.043       -0.202                     16                 1235        1.725        0.000                       0                  1215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           45  Failing Endpoints,  Worst Slack       -1.061ns,  Total Violation      -33.008ns
Hold  :           16  Failing Endpoints,  Worst Slack       -0.043ns,  Total Violation       -0.202ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.061ns  (required time - arrival time)
  Source:                 genblk1[3].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 1.922ns (39.653%)  route 2.925ns (60.347%))
  Logic Levels:           18  (CARRY8=10 LUT2=7 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.296ns = ( 6.296 - 4.000 ) 
    Source Clock Delay      (SCD):    2.825ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.870ns, distribution 1.009ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.792ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=1214, estimated)     1.879     2.825    genblk1[3].reg_in/clk_IBUF_BUFG
    SLICE_X107Y553       FDRE                                         r  genblk1[3].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y553       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.902 r  genblk1[3].reg_in/reg_out_reg[0]/Q
                         net (fo=6, estimated)        0.160     3.062    conv/mul00/reg_out[0]_i_371[0]
    SLICE_X107Y553       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     3.179 r  conv/mul00/z__0_carry/O[2]
                         net (fo=2, estimated)        0.267     3.446    genblk1[4].reg_in/reg_out_reg[0]_i_177[0]
    SLICE_X110Y555       LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     3.546 r  genblk1[4].reg_in/reg_out[0]_i_370/O
                         net (fo=1, routed)           0.016     3.562    conv/add000072/S[0]
    SLICE_X110Y555       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.799 r  conv/add000072/reg_out_reg[0]_i_177/O[5]
                         net (fo=2, estimated)        0.562     4.361    conv/add000072/reg_out_reg[0]_i_177_n_10
    SLICE_X113Y556       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     4.398 r  conv/add000072/reg_out[0]_i_181/O
                         net (fo=1, routed)           0.014     4.412    conv/add000072/reg_out[0]_i_181_n_0
    SLICE_X113Y556       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.568 r  conv/add000072/reg_out_reg[0]_i_69/CO[7]
                         net (fo=1, estimated)        0.026     4.594    conv/add000072/reg_out_reg[0]_i_69_n_0
    SLICE_X113Y557       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.650 r  conv/add000072/reg_out_reg[21]_i_41/O[0]
                         net (fo=2, estimated)        0.222     4.872    conv/add000072/reg_out_reg[21]_i_41_n_15
    SLICE_X112Y557       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     4.908 r  conv/add000072/reg_out[21]_i_49/O
                         net (fo=1, routed)           0.009     4.917    conv/add000072/reg_out[21]_i_49_n_0
    SLICE_X112Y557       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     5.150 r  conv/add000072/reg_out_reg[21]_i_24/O[5]
                         net (fo=2, estimated)        0.505     5.655    conv/add000072/reg_out_reg[21]_i_24_n_10
    SLICE_X111Y557       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     5.690 r  conv/add000072/reg_out[16]_i_30/O
                         net (fo=1, routed)           0.008     5.698    conv/add000072/reg_out[16]_i_30_n_0
    SLICE_X111Y557       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.813 r  conv/add000072/reg_out_reg[16]_i_20/CO[7]
                         net (fo=1, estimated)        0.026     5.839    conv/add000072/reg_out_reg[16]_i_20_n_0
    SLICE_X111Y558       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.895 r  conv/add000072/reg_out_reg[21]_i_16/O[0]
                         net (fo=2, estimated)        0.231     6.126    conv/add000072/reg_out_reg[21]_i_16_n_15
    SLICE_X109Y557       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     6.176 r  conv/add000072/reg_out[21]_i_20/O
                         net (fo=1, routed)           0.009     6.185    conv/add000072/reg_out[21]_i_20_n_0
    SLICE_X109Y557       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     6.317 r  conv/add000072/reg_out_reg[21]_i_10/O[2]
                         net (fo=2, estimated)        0.223     6.540    conv/add000072/reg_out_reg[21]_i_10_n_13
    SLICE_X109Y553       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.590 r  conv/add000072/reg_out[21]_i_13/O
                         net (fo=1, routed)           0.010     6.600    conv/add000072/reg_out[21]_i_13_n_0
    SLICE_X109Y553       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     6.763 r  conv/add000072/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, estimated)        0.220     6.983    conv/add000068/reg_out_reg[21]_0[0]
    SLICE_X108Y551       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     7.034 r  conv/add000068/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.025     7.059    conv/add000072/reg_out_reg[21]_0[0]
    SLICE_X108Y551       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     7.243 r  conv/add000072/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, estimated)        0.132     7.375    reg_out/a[21]
    SLICE_X108Y552       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     7.412 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, estimated)       0.260     7.672    reg_out/reg_out[21]_i_1_n_0
    SLICE_X109Y551       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=1214, estimated)     1.640     6.296    reg_out/clk_IBUF_BUFG
    SLICE_X109Y551       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.425     6.721    
                         clock uncertainty           -0.035     6.685    
    SLICE_X109Y551       FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074     6.611    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.611    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                 -1.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.043ns  (arrival time - required time)
  Source:                 demux/genblk1[109].z_reg[109][6]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[109].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.061ns (36.095%)  route 0.108ns (63.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Net Delay (Source):      1.655ns (routing 0.792ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.870ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=1214, estimated)     1.655     2.311    demux/clk_IBUF_BUFG
    SLICE_X109Y539       FDRE                                         r  demux/genblk1[109].z_reg[109][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y539       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.372 r  demux/genblk1[109].z_reg[109][6]/Q
                         net (fo=1, estimated)        0.108     2.480    genblk1[109].reg_in/D[6]
    SLICE_X111Y540       FDRE                                         r  genblk1[109].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=1214, estimated)     1.882     2.828    genblk1[109].reg_in/clk_IBUF_BUFG
    SLICE_X111Y540       FDRE                                         r  genblk1[109].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.366     2.462    
    SLICE_X111Y540       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.522    genblk1[109].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                 -0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X107Y547  genblk1[105].reg_in/reg_out_reg[5]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X109Y554  genblk1[49].reg_in/reg_out_reg[6]/C



