{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653738864594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653738864595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 28 14:54:23 2022 " "Processing started: Sat May 28 14:54:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653738864595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653738864595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscvsingle -c riscvsingle " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscvsingle -c riscvsingle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653738864595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653738865806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653738865806 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscvsingle.sv(302) " "Verilog HDL warning at riscvsingle.sv(302): extended using \"x\" or \"z\"" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 302 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1653738880405 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscvsingle.sv(379) " "Verilog HDL warning at riscvsingle.sv(379): extended using \"x\" or \"z\"" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 379 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1653738880405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/abc/lab04/src/riscvsingle.sv 16 16 " "Found 16 design units, including 16 entities, in source file /abc/abc/lab04/src/riscvsingle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653738880407 ""} { "Info" "ISGN_ENTITY_NAME" "2 top " "Found entity 2: top" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653738880407 ""} { "Info" "ISGN_ENTITY_NAME" "3 riscvsingle " "Found entity 3: riscvsingle" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653738880407 ""} { "Info" "ISGN_ENTITY_NAME" "4 controller " "Found entity 4: controller" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653738880407 ""} { "Info" "ISGN_ENTITY_NAME" "5 maindec " "Found entity 5: maindec" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653738880407 ""} { "Info" "ISGN_ENTITY_NAME" "6 aludec " "Found entity 6: aludec" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653738880407 ""} { "Info" "ISGN_ENTITY_NAME" "7 datapath " "Found entity 7: datapath" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653738880407 ""} { "Info" "ISGN_ENTITY_NAME" "8 regfile " "Found entity 8: regfile" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653738880407 ""} { "Info" "ISGN_ENTITY_NAME" "9 adder " "Found entity 9: adder" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 282 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653738880407 ""} { "Info" "ISGN_ENTITY_NAME" "10 extend " "Found entity 10: extend" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653738880407 ""} { "Info" "ISGN_ENTITY_NAME" "11 flopr " "Found entity 11: flopr" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653738880407 ""} { "Info" "ISGN_ENTITY_NAME" "12 mux2 " "Found entity 12: mux2" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653738880407 ""} { "Info" "ISGN_ENTITY_NAME" "13 mux3 " "Found entity 13: mux3" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653738880407 ""} { "Info" "ISGN_ENTITY_NAME" "14 imem " "Found entity 14: imem" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653738880407 ""} { "Info" "ISGN_ENTITY_NAME" "15 dmem " "Found entity 15: dmem" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653738880407 ""} { "Info" "ISGN_ENTITY_NAME" "16 alu " "Found entity 16: alu" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653738880407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653738880407 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc riscvsingle.sv(144) " "Verilog HDL Implicit Net warning at riscvsingle.sv(144): created implicit net for \"PCSrc\"" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653738880407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscvsingle " "Elaborating entity \"riscvsingle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653738880453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "../riscvsingle.sv" "c" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653738880462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:md\"" {  } { { "../riscvsingle.sv" "md" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653738880468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:ad\"" {  } { { "../riscvsingle.sv" "ad" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653738880479 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "riscvsingle.sv(222) " "Verilog HDL Case Statement warning at riscvsingle.sv(222): case item expression covers a value already covered by a previous case item" {  } { { "../riscvsingle.sv" "" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 222 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1653738880479 "|riscvsingle|controller:c|aludec:ad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "../riscvsingle.sv" "dp" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653738880486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:pcreg\"" {  } { { "../riscvsingle.sv" "pcreg" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653738880503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|adder:pcadd4\"" {  } { { "../riscvsingle.sv" "pcadd4" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653738880509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:pcmux\"" {  } { { "../riscvsingle.sv" "pcmux" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653738880515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|regfile:rf\"" {  } { { "../riscvsingle.sv" "rf" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653738880521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"datapath:dp\|extend:ext\"" {  } { { "../riscvsingle.sv" "ext" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653738880530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu\"" {  } { { "../riscvsingle.sv" "alu" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653738880537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 datapath:dp\|mux3:resultmux " "Elaborating entity \"mux3\" for hierarchy \"datapath:dp\|mux3:resultmux\"" {  } { { "../riscvsingle.sv" "resultmux" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653738880550 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|regfile:rf\|rf " "RAM logic \"datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "../riscvsingle.sv" "rf" { Text "D:/ABC/ABC/lab04/src/riscvsingle.sv" 268 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653738880925 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653738880925 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653738882634 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ABC/ABC/lab04/src/part1/output_files/riscvsingle.map.smsg " "Generated suppressed messages file D:/ABC/ABC/lab04/src/part1/output_files/riscvsingle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653738884833 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653738885136 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653738885136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2347 " "Implemented 2347 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653738885425 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653738885425 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2184 " "Implemented 2184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653738885425 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653738885425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653738885444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 28 14:54:45 2022 " "Processing ended: Sat May 28 14:54:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653738885444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653738885444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653738885444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653738885444 ""}
