Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec  3 14:30:42 2021
| Host         : archHome running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file hweval_adder_timing_summary_routed.rpt -pb hweval_adder_timing_summary_routed.pb -rpx hweval_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : hweval_adder
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.491        0.000                      0                 6221        0.020        0.000                      0                 6221        4.500        0.000                       0                  4154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_gen  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen             0.491        0.000                      0                 6221        0.020        0.000                      0                 6221        4.500        0.000                       0                  4154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen
  To Clock:  clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 dut/genblk1[4].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_a_reg[627]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 0.642ns (6.853%)  route 8.726ns (93.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.412ns = ( 15.412 - 10.000 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.784     5.971    dut/genblk1[4].adder_i/clk_IBUF_BUFG
    SLICE_X94Y93         FDRE                                         r  dut/genblk1[4].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y93         FDRE (Prop_fdre_C_Q)         0.518     6.489 r  dut/genblk1[4].adder_i/C0_reg/Q
                         net (fo=228, routed)         8.726    15.215    dut/genblk1[4].adder_i/C0_0
    SLICE_X89Y81         LUT6 (Prop_lut6_I2_O)        0.124    15.339 r  dut/genblk1[4].adder_i/in_a[627]_i_1/O
                         net (fo=1, routed)           0.000    15.339    dut_n_1428
    SLICE_X89Y81         FDRE                                         r  in_a_reg[627]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.536    15.412    clk_IBUF_BUFG
    SLICE_X89Y81         FDRE                                         r  in_a_reg[627]/C
                         clock pessimism              0.425    15.837    
                         clock uncertainty           -0.035    15.801    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.029    15.830    in_a_reg[627]
  -------------------------------------------------------------------
                         required time                         15.830    
                         arrival time                         -15.339    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 dut/genblk1[4].adder_i/C1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[622]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 0.580ns (6.268%)  route 8.673ns (93.732%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 15.411 - 10.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.783     5.970    dut/genblk1[4].adder_i/clk_IBUF_BUFG
    SLICE_X95Y92         FDRE                                         r  dut/genblk1[4].adder_i/C1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y92         FDRE (Prop_fdre_C_Q)         0.456     6.426 r  dut/genblk1[4].adder_i/C1_reg/Q
                         net (fo=228, routed)         8.673    15.098    dut/genblk1[4].adder_i/C1_1
    SLICE_X88Y80         LUT5 (Prop_lut5_I0_O)        0.124    15.222 r  dut/genblk1[4].adder_i/in_b[622]_i_1/O
                         net (fo=1, routed)           0.000    15.222    dut_n_405
    SLICE_X88Y80         FDRE                                         r  in_b_reg[622]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.535    15.411    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  in_b_reg[622]/C
                         clock pessimism              0.425    15.836    
                         clock uncertainty           -0.035    15.800    
    SLICE_X88Y80         FDRE (Setup_fdre_C_D)        0.031    15.831    in_b_reg[622]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                         -15.222    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 dut/genblk1[4].adder_i/C1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[627]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 0.580ns (6.326%)  route 8.588ns (93.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.412ns = ( 15.412 - 10.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.783     5.970    dut/genblk1[4].adder_i/clk_IBUF_BUFG
    SLICE_X95Y92         FDRE                                         r  dut/genblk1[4].adder_i/C1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y92         FDRE (Prop_fdre_C_Q)         0.456     6.426 r  dut/genblk1[4].adder_i/C1_reg/Q
                         net (fo=228, routed)         8.588    15.014    dut/genblk1[4].adder_i/C1_1
    SLICE_X89Y81         LUT5 (Prop_lut5_I0_O)        0.124    15.138 r  dut/genblk1[4].adder_i/in_b[627]_i_1/O
                         net (fo=1, routed)           0.000    15.138    dut_n_400
    SLICE_X89Y81         FDRE                                         r  in_b_reg[627]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.536    15.412    clk_IBUF_BUFG
    SLICE_X89Y81         FDRE                                         r  in_b_reg[627]/C
                         clock pessimism              0.425    15.837    
                         clock uncertainty           -0.035    15.801    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.031    15.832    in_b_reg[627]
  -------------------------------------------------------------------
                         required time                         15.832    
                         arrival time                         -15.138    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 dut/genblk1[4].adder_i/C1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[628]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 0.580ns (6.327%)  route 8.587ns (93.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.412ns = ( 15.412 - 10.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.783     5.970    dut/genblk1[4].adder_i/clk_IBUF_BUFG
    SLICE_X95Y92         FDRE                                         r  dut/genblk1[4].adder_i/C1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y92         FDRE (Prop_fdre_C_Q)         0.456     6.426 r  dut/genblk1[4].adder_i/C1_reg/Q
                         net (fo=228, routed)         8.587    15.013    dut/genblk1[4].adder_i/C1_1
    SLICE_X89Y81         LUT5 (Prop_lut5_I0_O)        0.124    15.137 r  dut/genblk1[4].adder_i/in_b[628]_i_1/O
                         net (fo=1, routed)           0.000    15.137    dut_n_399
    SLICE_X89Y81         FDRE                                         r  in_b_reg[628]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.536    15.412    clk_IBUF_BUFG
    SLICE_X89Y81         FDRE                                         r  in_b_reg[628]/C
                         clock pessimism              0.425    15.837    
                         clock uncertainty           -0.035    15.801    
    SLICE_X89Y81         FDRE (Setup_fdre_C_D)        0.032    15.833    in_b_reg[628]
  -------------------------------------------------------------------
                         required time                         15.833    
                         arrival time                         -15.137    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 dut/genblk1[4].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[623]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 0.642ns (7.038%)  route 8.480ns (92.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 15.411 - 10.000 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.784     5.971    dut/genblk1[4].adder_i/clk_IBUF_BUFG
    SLICE_X94Y93         FDRE                                         r  dut/genblk1[4].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y93         FDRE (Prop_fdre_C_Q)         0.518     6.489 r  dut/genblk1[4].adder_i/C0_reg/Q
                         net (fo=228, routed)         8.480    14.969    dut/genblk1[4].adder_i/C0_0
    SLICE_X89Y80         LUT5 (Prop_lut5_I2_O)        0.124    15.093 r  dut/genblk1[4].adder_i/in_b[623]_i_1/O
                         net (fo=1, routed)           0.000    15.093    dut_n_404
    SLICE_X89Y80         FDRE                                         r  in_b_reg[623]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.535    15.411    clk_IBUF_BUFG
    SLICE_X89Y80         FDRE                                         r  in_b_reg[623]/C
                         clock pessimism              0.425    15.836    
                         clock uncertainty           -0.035    15.800    
    SLICE_X89Y80         FDRE (Setup_fdre_C_D)        0.031    15.831    in_b_reg[623]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                         -15.093    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 dut/genblk1[4].adder_i/C0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[625]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.121ns  (logic 0.642ns (7.039%)  route 8.479ns (92.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 15.411 - 10.000 ) 
    Source Clock Delay      (SCD):    5.971ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.784     5.971    dut/genblk1[4].adder_i/clk_IBUF_BUFG
    SLICE_X94Y93         FDRE                                         r  dut/genblk1[4].adder_i/C0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y93         FDRE (Prop_fdre_C_Q)         0.518     6.489 r  dut/genblk1[4].adder_i/C0_reg/Q
                         net (fo=228, routed)         8.479    14.968    dut/genblk1[4].adder_i/C0_0
    SLICE_X89Y80         LUT5 (Prop_lut5_I2_O)        0.124    15.092 r  dut/genblk1[4].adder_i/in_b[625]_i_1/O
                         net (fo=1, routed)           0.000    15.092    dut_n_402
    SLICE_X89Y80         FDRE                                         r  in_b_reg[625]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.535    15.411    clk_IBUF_BUFG
    SLICE_X89Y80         FDRE                                         r  in_b_reg[625]/C
                         clock pessimism              0.425    15.836    
                         clock uncertainty           -0.035    15.800    
    SLICE_X89Y80         FDRE (Setup_fdre_C_D)        0.032    15.832    in_b_reg[625]
  -------------------------------------------------------------------
                         required time                         15.832    
                         arrival time                         -15.092    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 dut/genblk1[4].adder_i/C1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[617]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 0.580ns (6.363%)  route 8.535ns (93.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 15.410 - 10.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.783     5.970    dut/genblk1[4].adder_i/clk_IBUF_BUFG
    SLICE_X95Y92         FDRE                                         r  dut/genblk1[4].adder_i/C1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y92         FDRE (Prop_fdre_C_Q)         0.456     6.426 r  dut/genblk1[4].adder_i/C1_reg/Q
                         net (fo=228, routed)         8.535    14.961    dut/genblk1[4].adder_i/C1_1
    SLICE_X89Y78         LUT5 (Prop_lut5_I0_O)        0.124    15.085 r  dut/genblk1[4].adder_i/in_b[617]_i_1/O
                         net (fo=1, routed)           0.000    15.085    dut_n_410
    SLICE_X89Y78         FDRE                                         r  in_b_reg[617]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.534    15.410    clk_IBUF_BUFG
    SLICE_X89Y78         FDRE                                         r  in_b_reg[617]/C
                         clock pessimism              0.425    15.835    
                         clock uncertainty           -0.035    15.799    
    SLICE_X89Y78         FDRE (Setup_fdre_C_D)        0.032    15.831    in_b_reg[617]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                         -15.085    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 dut/genblk1[4].adder_i/C1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[620]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 0.580ns (6.365%)  route 8.532ns (93.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 15.411 - 10.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.783     5.970    dut/genblk1[4].adder_i/clk_IBUF_BUFG
    SLICE_X95Y92         FDRE                                         r  dut/genblk1[4].adder_i/C1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y92         FDRE (Prop_fdre_C_Q)         0.456     6.426 r  dut/genblk1[4].adder_i/C1_reg/Q
                         net (fo=228, routed)         8.532    14.957    dut/genblk1[4].adder_i/C1_1
    SLICE_X89Y79         LUT5 (Prop_lut5_I0_O)        0.124    15.081 r  dut/genblk1[4].adder_i/in_b[620]_i_1/O
                         net (fo=1, routed)           0.000    15.081    dut_n_407
    SLICE_X89Y79         FDRE                                         r  in_b_reg[620]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.535    15.411    clk_IBUF_BUFG
    SLICE_X89Y79         FDRE                                         r  in_b_reg[620]/C
                         clock pessimism              0.425    15.836    
                         clock uncertainty           -0.035    15.800    
    SLICE_X89Y79         FDRE (Setup_fdre_C_D)        0.031    15.831    in_b_reg[620]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                         -15.081    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 dut/genblk1[4].adder_i/C1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_a_reg[620]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 0.580ns (6.369%)  route 8.527ns (93.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.411ns = ( 15.411 - 10.000 ) 
    Source Clock Delay      (SCD):    5.970ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.783     5.970    dut/genblk1[4].adder_i/clk_IBUF_BUFG
    SLICE_X95Y92         FDRE                                         r  dut/genblk1[4].adder_i/C1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y92         FDRE (Prop_fdre_C_Q)         0.456     6.426 r  dut/genblk1[4].adder_i/C1_reg/Q
                         net (fo=228, routed)         8.527    14.952    dut/genblk1[4].adder_i/C1_1
    SLICE_X89Y79         LUT6 (Prop_lut6_I0_O)        0.124    15.076 r  dut/genblk1[4].adder_i/in_a[620]_i_1/O
                         net (fo=1, routed)           0.000    15.076    dut_n_1435
    SLICE_X89Y79         FDRE                                         r  in_a_reg[620]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.535    15.411    clk_IBUF_BUFG
    SLICE_X89Y79         FDRE                                         r  in_a_reg[620]/C
                         clock pessimism              0.425    15.836    
                         clock uncertainty           -0.035    15.800    
    SLICE_X89Y79         FDRE (Setup_fdre_C_D)        0.029    15.829    in_a_reg[620]
  -------------------------------------------------------------------
                         required time                         15.829    
                         arrival time                         -15.076    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 subtract_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[5].adder_i/S1_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 5.370ns (57.979%)  route 3.892ns (42.021%))
  Logic Levels:           28  (CARRY4=27 LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns = ( 15.480 - 10.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.722     5.909    clk_IBUF_BUFG
    SLICE_X87Y93         FDRE                                         r  subtract_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.419     6.328 r  subtract_reg_rep__1/Q
                         net (fo=112, routed)         3.245     9.573    dut/genblk1[5].adder_i/subtract_reg_rep__1
    SLICE_X91Y66         LUT3 (Prop_lut3_I2_O)        0.296     9.869 r  dut/genblk1[5].adder_i/S0[11]_i_4__5/O
                         net (fo=1, routed)           0.000     9.869    dut/genblk1[5].adder_i/S0[11]_i_4__5_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.419 r  dut/genblk1[5].adder_i/S0_reg[11]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    10.419    dut/genblk1[5].adder_i/S0_reg[11]_i_1__5_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.675 r  dut/genblk1[5].adder_i/S0_reg[15]_i_1__5/O[2]
                         net (fo=2, routed)           0.638    11.313    dut/genblk1[5].adder_i/S0_reg[15]_i_1__5_n_5
    SLICE_X90Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.835    12.148 r  dut/genblk1[5].adder_i/S1_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    12.148    dut/genblk1[5].adder_i/S1_reg[16]_i_1__5_n_0
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.265 r  dut/genblk1[5].adder_i/S1_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.265    dut/genblk1[5].adder_i/S1_reg[20]_i_1__4_n_0
    SLICE_X90Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.382 r  dut/genblk1[5].adder_i/S1_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.382    dut/genblk1[5].adder_i/S1_reg[24]_i_1__4_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.499 r  dut/genblk1[5].adder_i/S1_reg[28]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.499    dut/genblk1[5].adder_i/S1_reg[28]_i_1__4_n_0
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.616 r  dut/genblk1[5].adder_i/S1_reg[32]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.616    dut/genblk1[5].adder_i/S1_reg[32]_i_1__4_n_0
    SLICE_X90Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.733 r  dut/genblk1[5].adder_i/S1_reg[36]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.733    dut/genblk1[5].adder_i/S1_reg[36]_i_1__4_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.850 r  dut/genblk1[5].adder_i/S1_reg[40]_i_1__4/CO[3]
                         net (fo=1, routed)           0.009    12.859    dut/genblk1[5].adder_i/S1_reg[40]_i_1__4_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.976 r  dut/genblk1[5].adder_i/S1_reg[44]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.976    dut/genblk1[5].adder_i/S1_reg[44]_i_1__4_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.093 r  dut/genblk1[5].adder_i/S1_reg[48]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.093    dut/genblk1[5].adder_i/S1_reg[48]_i_1__4_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.210 r  dut/genblk1[5].adder_i/S1_reg[52]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.210    dut/genblk1[5].adder_i/S1_reg[52]_i_1__4_n_0
    SLICE_X90Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.327 r  dut/genblk1[5].adder_i/S1_reg[56]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.327    dut/genblk1[5].adder_i/S1_reg[56]_i_1__4_n_0
    SLICE_X90Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.444 r  dut/genblk1[5].adder_i/S1_reg[60]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.444    dut/genblk1[5].adder_i/S1_reg[60]_i_1__4_n_0
    SLICE_X90Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.561 r  dut/genblk1[5].adder_i/S1_reg[64]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.561    dut/genblk1[5].adder_i/S1_reg[64]_i_1__4_n_0
    SLICE_X90Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.678 r  dut/genblk1[5].adder_i/S1_reg[68]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.678    dut/genblk1[5].adder_i/S1_reg[68]_i_1__4_n_0
    SLICE_X90Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.795 r  dut/genblk1[5].adder_i/S1_reg[72]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.795    dut/genblk1[5].adder_i/S1_reg[72]_i_1__4_n_0
    SLICE_X90Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.912 r  dut/genblk1[5].adder_i/S1_reg[76]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.912    dut/genblk1[5].adder_i/S1_reg[76]_i_1__4_n_0
    SLICE_X90Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.029 r  dut/genblk1[5].adder_i/S1_reg[80]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    14.029    dut/genblk1[5].adder_i/S1_reg[80]_i_1__4_n_0
    SLICE_X90Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.146 r  dut/genblk1[5].adder_i/S1_reg[84]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    14.146    dut/genblk1[5].adder_i/S1_reg[84]_i_1__4_n_0
    SLICE_X90Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.263 r  dut/genblk1[5].adder_i/S1_reg[88]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    14.263    dut/genblk1[5].adder_i/S1_reg[88]_i_1__4_n_0
    SLICE_X90Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.380 r  dut/genblk1[5].adder_i/S1_reg[92]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    14.380    dut/genblk1[5].adder_i/S1_reg[92]_i_1__4_n_0
    SLICE_X90Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.497 r  dut/genblk1[5].adder_i/S1_reg[96]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    14.497    dut/genblk1[5].adder_i/S1_reg[96]_i_1__4_n_0
    SLICE_X90Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.614 r  dut/genblk1[5].adder_i/S1_reg[100]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    14.614    dut/genblk1[5].adder_i/S1_reg[100]_i_1__4_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.731 r  dut/genblk1[5].adder_i/S1_reg[104]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    14.731    dut/genblk1[5].adder_i/S1_reg[104]_i_1__4_n_0
    SLICE_X90Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.848 r  dut/genblk1[5].adder_i/S1_reg[108]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    14.848    dut/genblk1[5].adder_i/S1_reg[108]_i_1__4_n_0
    SLICE_X90Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.171 r  dut/genblk1[5].adder_i/S1_reg[111]_i_1__4/O[1]
                         net (fo=1, routed)           0.000    15.171    dut/genblk1[5].adder_i/S1_reg[111]_i_1__4_n_6
    SLICE_X90Y92         FDRE                                         r  dut/genblk1[5].adder_i/S1_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492    11.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        1.604    15.480    dut/genblk1[5].adder_i/clk_IBUF_BUFG
    SLICE_X90Y92         FDRE                                         r  dut/genblk1[5].adder_i/S1_reg[110]/C
                         clock pessimism              0.425    15.905    
                         clock uncertainty           -0.035    15.869    
    SLICE_X90Y92         FDRE (Setup_fdre_C_D)        0.109    15.978    dut/genblk1[5].adder_i/S1_reg[110]
  -------------------------------------------------------------------
                         required time                         15.978    
                         arrival time                         -15.171    
  -------------------------------------------------------------------
                         slack                                  0.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dut/genblk1[1].adder_i/S0_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[203]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.459%)  route 0.138ns (42.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.718     1.916    dut/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X106Y100       FDRE                                         r  dut/genblk1[1].adder_i/S0_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.141     2.057 r  dut/genblk1[1].adder_i/S0_reg[91]/Q
                         net (fo=2, routed)           0.138     2.195    dut/adder_0/S0_reg[111]_0[91]
    SLICE_X108Y99        LUT5 (Prop_lut5_I4_O)        0.045     2.240 r  dut/adder_0/in_b[203]_i_1/O
                         net (fo=1, routed)           0.000     2.240    dut_n_824
    SLICE_X108Y99        FDRE                                         r  in_b_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.906     2.361    clk_IBUF_BUFG
    SLICE_X108Y99        FDRE                                         r  in_b_reg[203]/C
                         clock pessimism             -0.262     2.099    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.121     2.220    in_b_reg[203]
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dut/genblk1[1].adder_i/S1_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_a_reg[201]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.901%)  route 0.141ns (43.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.718     1.916    dut/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X107Y100       FDRE                                         r  dut/genblk1[1].adder_i/S1_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.141     2.057 r  dut/genblk1[1].adder_i/S1_reg[89]/Q
                         net (fo=2, routed)           0.141     2.198    dut/adder_0/Q[89]
    SLICE_X108Y99        LUT6 (Prop_lut6_I4_O)        0.045     2.243 r  dut/adder_0/in_a[201]_i_1/O
                         net (fo=1, routed)           0.000     2.243    dut_n_1854
    SLICE_X108Y99        FDRE                                         r  in_a_reg[201]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.906     2.361    clk_IBUF_BUFG
    SLICE_X108Y99        FDRE                                         r  in_a_reg[201]/C
                         clock pessimism             -0.262     2.099    
    SLICE_X108Y99        FDRE (Hold_fdre_C_D)         0.120     2.219    in_a_reg[201]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 in_b_reg[197]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[1].adder_i/S0_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.418ns (78.515%)  route 0.114ns (21.485%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.636     1.834    clk_IBUF_BUFG
    SLICE_X108Y98        FDRE                                         r  in_b_reg[197]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     1.998 r  in_b_reg[197]/Q
                         net (fo=2, routed)           0.114     2.112    dut/genblk1[1].adder_i/in_b[85]
    SLICE_X106Y99        LUT3 (Prop_lut3_I1_O)        0.045     2.157 r  dut/genblk1[1].adder_i/S0[87]_i_4__0/O
                         net (fo=1, routed)           0.000     2.157    dut/genblk1[1].adder_i/S0[87]_i_4__0_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.312 r  dut/genblk1[1].adder_i/S0_reg[87]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.312    dut/genblk1[1].adder_i/S0_reg[87]_i_1__0_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.366 r  dut/genblk1[1].adder_i/S0_reg[91]_i_1__0/O[0]
                         net (fo=2, routed)           0.000     2.366    dut/genblk1[1].adder_i/S0_reg[91]_i_1__0_n_7
    SLICE_X106Y100       FDRE                                         r  dut/genblk1[1].adder_i/S0_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.992     2.447    dut/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X106Y100       FDRE                                         r  dut/genblk1[1].adder_i/S0_reg[88]/C
                         clock pessimism             -0.262     2.185    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.102     2.287    dut/genblk1[1].adder_i/S0_reg[88]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 in_b_reg[197]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[1].adder_i/S0_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.429ns (78.949%)  route 0.114ns (21.051%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.636     1.834    clk_IBUF_BUFG
    SLICE_X108Y98        FDRE                                         r  in_b_reg[197]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     1.998 r  in_b_reg[197]/Q
                         net (fo=2, routed)           0.114     2.112    dut/genblk1[1].adder_i/in_b[85]
    SLICE_X106Y99        LUT3 (Prop_lut3_I1_O)        0.045     2.157 r  dut/genblk1[1].adder_i/S0[87]_i_4__0/O
                         net (fo=1, routed)           0.000     2.157    dut/genblk1[1].adder_i/S0[87]_i_4__0_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.312 r  dut/genblk1[1].adder_i/S0_reg[87]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.312    dut/genblk1[1].adder_i/S0_reg[87]_i_1__0_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.377 r  dut/genblk1[1].adder_i/S0_reg[91]_i_1__0/O[2]
                         net (fo=2, routed)           0.000     2.377    dut/genblk1[1].adder_i/S0_reg[91]_i_1__0_n_5
    SLICE_X106Y100       FDRE                                         r  dut/genblk1[1].adder_i/S0_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.992     2.447    dut/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X106Y100       FDRE                                         r  dut/genblk1[1].adder_i/S0_reg[90]/C
                         clock pessimism             -0.262     2.185    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.102     2.287    dut/genblk1[1].adder_i/S0_reg[90]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dut/genblk1[1].adder_i/S0_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.689%)  route 0.196ns (51.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.718     1.916    dut/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X106Y100       FDRE                                         r  dut/genblk1[1].adder_i/S0_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.141     2.057 r  dut/genblk1[1].adder_i/S0_reg[88]/Q
                         net (fo=2, routed)           0.196     2.253    dut/adder_0/S0_reg[111]_0[88]
    SLICE_X109Y99        LUT5 (Prop_lut5_I4_O)        0.045     2.298 r  dut/adder_0/in_b[200]_i_1/O
                         net (fo=1, routed)           0.000     2.298    dut_n_827
    SLICE_X109Y99        FDRE                                         r  in_b_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.906     2.361    clk_IBUF_BUFG
    SLICE_X109Y99        FDRE                                         r  in_b_reg[200]/C
                         clock pessimism             -0.262     2.099    
    SLICE_X109Y99        FDRE (Hold_fdre_C_D)         0.092     2.191    in_b_reg[200]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 in_b_reg[197]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[1].adder_i/S0_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.454ns (79.875%)  route 0.114ns (20.125%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.636     1.834    clk_IBUF_BUFG
    SLICE_X108Y98        FDRE                                         r  in_b_reg[197]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     1.998 r  in_b_reg[197]/Q
                         net (fo=2, routed)           0.114     2.112    dut/genblk1[1].adder_i/in_b[85]
    SLICE_X106Y99        LUT3 (Prop_lut3_I1_O)        0.045     2.157 r  dut/genblk1[1].adder_i/S0[87]_i_4__0/O
                         net (fo=1, routed)           0.000     2.157    dut/genblk1[1].adder_i/S0[87]_i_4__0_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.312 r  dut/genblk1[1].adder_i/S0_reg[87]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.312    dut/genblk1[1].adder_i/S0_reg[87]_i_1__0_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.402 r  dut/genblk1[1].adder_i/S0_reg[91]_i_1__0/O[1]
                         net (fo=2, routed)           0.000     2.402    dut/genblk1[1].adder_i/S0_reg[91]_i_1__0_n_6
    SLICE_X106Y100       FDRE                                         r  dut/genblk1[1].adder_i/S0_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.992     2.447    dut/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X106Y100       FDRE                                         r  dut/genblk1[1].adder_i/S0_reg[89]/C
                         clock pessimism             -0.262     2.185    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.102     2.287    dut/genblk1[1].adder_i/S0_reg[89]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 in_b_reg[197]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[1].adder_i/S0_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.454ns (79.875%)  route 0.114ns (20.125%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.636     1.834    clk_IBUF_BUFG
    SLICE_X108Y98        FDRE                                         r  in_b_reg[197]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     1.998 r  in_b_reg[197]/Q
                         net (fo=2, routed)           0.114     2.112    dut/genblk1[1].adder_i/in_b[85]
    SLICE_X106Y99        LUT3 (Prop_lut3_I1_O)        0.045     2.157 r  dut/genblk1[1].adder_i/S0[87]_i_4__0/O
                         net (fo=1, routed)           0.000     2.157    dut/genblk1[1].adder_i/S0[87]_i_4__0_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.312 r  dut/genblk1[1].adder_i/S0_reg[87]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.312    dut/genblk1[1].adder_i/S0_reg[87]_i_1__0_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.402 r  dut/genblk1[1].adder_i/S0_reg[91]_i_1__0/O[3]
                         net (fo=2, routed)           0.000     2.402    dut/genblk1[1].adder_i/S0_reg[91]_i_1__0_n_4
    SLICE_X106Y100       FDRE                                         r  dut/genblk1[1].adder_i/S0_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.992     2.447    dut/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X106Y100       FDRE                                         r  dut/genblk1[1].adder_i/S0_reg[91]/C
                         clock pessimism             -0.262     2.185    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.102     2.287    dut/genblk1[1].adder_i/S0_reg[91]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 in_b_reg[197]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/genblk1[1].adder_i/S0_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.457ns (79.981%)  route 0.114ns (20.019%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.636     1.834    clk_IBUF_BUFG
    SLICE_X108Y98        FDRE                                         r  in_b_reg[197]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     1.998 r  in_b_reg[197]/Q
                         net (fo=2, routed)           0.114     2.112    dut/genblk1[1].adder_i/in_b[85]
    SLICE_X106Y99        LUT3 (Prop_lut3_I1_O)        0.045     2.157 r  dut/genblk1[1].adder_i/S0[87]_i_4__0/O
                         net (fo=1, routed)           0.000     2.157    dut/genblk1[1].adder_i/S0[87]_i_4__0_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.312 r  dut/genblk1[1].adder_i/S0_reg[87]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.312    dut/genblk1[1].adder_i/S0_reg[87]_i_1__0_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.351 r  dut/genblk1[1].adder_i/S0_reg[91]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.351    dut/genblk1[1].adder_i/S0_reg[91]_i_1__0_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.405 r  dut/genblk1[1].adder_i/S0_reg[95]_i_1__0/O[0]
                         net (fo=2, routed)           0.000     2.405    dut/genblk1[1].adder_i/S0_reg[95]_i_1__0_n_7
    SLICE_X106Y101       FDRE                                         r  dut/genblk1[1].adder_i/S0_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.992     2.447    dut/genblk1[1].adder_i/clk_IBUF_BUFG
    SLICE_X106Y101       FDRE                                         r  dut/genblk1[1].adder_i/S0_reg[92]/C
                         clock pessimism             -0.262     2.185    
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)         0.102     2.287    dut/genblk1[1].adder_i/S0_reg[92]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dut/genblk1[5].adder_i/S0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_a_reg[562]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.602     1.800    dut/genblk1[5].adder_i/clk_IBUF_BUFG
    SLICE_X91Y64         FDRE                                         r  dut/genblk1[5].adder_i/S0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y64         FDRE (Prop_fdre_C_Q)         0.141     1.941 r  dut/genblk1[5].adder_i/S0_reg[2]/Q
                         net (fo=2, routed)           0.067     2.008    dut/genblk1[4].adder_i/S0_reg[111]_0[2]
    SLICE_X90Y64         LUT6 (Prop_lut6_I3_O)        0.045     2.053 r  dut/genblk1[4].adder_i/in_a[562]_i_1/O
                         net (fo=1, routed)           0.000     2.053    dut_n_1493
    SLICE_X90Y64         FDRE                                         r  in_a_reg[562]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.871     2.326    clk_IBUF_BUFG
    SLICE_X90Y64         FDRE                                         r  in_a_reg[562]/C
                         clock pessimism             -0.513     1.813    
    SLICE_X90Y64         FDRE (Hold_fdre_C_D)         0.120     1.933    in_a_reg[562]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 in_b_reg[844]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_a_reg[844]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.577     1.775    clk_IBUF_BUFG
    SLICE_X83Y82         FDRE                                         r  in_b_reg[844]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141     1.916 r  in_b_reg[844]/Q
                         net (fo=2, routed)           0.068     1.984    dut/genblk1[6].adder_i/in_b[172]
    SLICE_X82Y82         LUT6 (Prop_lut6_I5_O)        0.045     2.029 r  dut/genblk1[6].adder_i/in_a[844]_i_1/O
                         net (fo=1, routed)           0.000     2.029    dut_n_1211
    SLICE_X82Y82         FDRE                                         r  in_a_reg[844]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=4153, routed)        0.844     2.299    clk_IBUF_BUFG
    SLICE_X82Y82         FDRE                                         r  in_a_reg[844]/C
                         clock pessimism             -0.511     1.788    
    SLICE_X82Y82         FDRE (Hold_fdre_C_D)         0.120     1.908    in_a_reg[844]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X96Y97    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X96Y97    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y92   dut/adder_0/C0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y91   dut/adder_0/C0_reg_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y92   dut/adder_0/C0_reg_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y91   dut/adder_0/C1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y91   dut/adder_0/C1_reg_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y81   dut/adder_0/S1_reg[71]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y81   dut/adder_0/S1_reg[72]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y81   dut/genblk1[1].adder_i/S0_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y81   dut/genblk1[1].adder_i/S0_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y81   dut/genblk1[1].adder_i/S0_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y81   dut/genblk1[1].adder_i/S0_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y74    dut/genblk1[4].adder_i/S0_reg[36]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y74    dut/genblk1[4].adder_i/S0_reg[37]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y74    dut/genblk1[4].adder_i/S0_reg[38]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X94Y74    dut/genblk1[4].adder_i/S0_reg[39]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68    dut/genblk1[6].adder_i/S0_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X96Y74    in_b_reg[485]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y92   dut/adder_0/C0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y91   dut/adder_0/C1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y91   dut/adder_0/C1_reg_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y81   dut/adder_0/S1_reg[71]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y81   dut/adder_0/S1_reg[72]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X98Y92    dut/genblk1[2].adder_i/C0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y90    dut/genblk1[2].adder_i/C0_reg_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y90    dut/genblk1[2].adder_i/C0_reg_rep__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y91    dut/genblk1[2].adder_i/C1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X99Y90    dut/genblk1[2].adder_i/C1_reg_rep/C



