I have used three Verilog Modules for the implementation. FIFO.v is the top module which contains a Controller and Register File. Controller is implemented using simple FSM based approach.
