#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2139404 on Wed Feb 21 18:47:47 MST 2018
# IP Build 2136750 on Wed Feb 21 20:48:04 MST 2018
# Start of session at: Fri Mar  2 09:08:37 2018
# Process ID: 11584
# Current directory: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado
# Command line: vivado.exe
# Log file: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/vivado.log
# Journal file: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
create_project Xapp585Vhdl C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/Xapp585Vhdl -part xc7k325tffg900-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/CaeTools/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 841.688 ; gain = 24.840
add_files -norecurse C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd
set_property compxlib.questa_compiled_library_dir C:/CaeTools/SimLibraries [current_project]
update_compile_order -fileset sources_1
add_files -norecurse C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd
update_compile_order -fileset sources_1
add_files -norecurse {C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd}
WARNING: [filemgmt 56-12] File 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
add_files -norecurse {C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc
set_property target_constrs_file C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc [current_fileset -constrset]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k325tffg900-2
Top: top5x2_7to1_ddr_rx
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 969.320 ; gain = 82.332
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top5x2_7to1_ddr_rx' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:74]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iob_200m_in' to cell 'IBUF' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:142]
INFO: [Synth 8-113] binding component instance 'bufg_200_ref' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:146]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'icontrol' to cell 'IDELAYCTRL' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:150]
	Parameter N bound to: 2 - type: integer 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-3491] module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:65' bound to instance 'rx0' of component 'n_x_serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:162]
INFO: [Synth 8-638] synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:105]
	Parameter N bound to: 2 - type: integer 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-637] synthesizing blackbox instance 'rx0' of component 'serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:197]
	Parameter D bound to: 5 - type: integer 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-3491] module 'serdes_1_to_7_slave_idelay_ddr' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:67' bound to instance 'rxn' of component 'serdes_1_to_7_slave_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:243]
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_slave_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:98]
	Parameter D bound to: 5 - type: integer 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iob_clk_in' to cell 'IBUFGDS' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:290]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_cm' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:297]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_cm' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:319]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
INFO: [Synth 8-638] synthesizing module 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:85]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_controller_wrap' (1#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:85]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter D bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'gearbox_4_to_7_slave' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:63' bound to instance 'gb0' of component 'gearbox_4_to_7_slave' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:464]
INFO: [Synth 8-638] synthesizing module 'gearbox_4_to_7_slave' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:75]
	Parameter D bound to: 6 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'gearbox_4_to_7_slave' (2#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:75]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_slave_idelay_ddr' (3#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' (4#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'top5x2_7to1_ddr_rx' (5#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.262 ; gain = 137.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.262 ; gain = 137.273
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRA[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRA[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRA[2]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRA[3]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRA[4]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRB[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRB[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRB[2]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRB[3]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRB[4]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRC[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRC[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRC[2]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRC[3]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRC[4]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRD[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRD[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRD[2]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRD[3]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRD[4]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIA[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIA[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIB[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIB[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIC[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIC[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DID[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DID[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOA[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOA[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOB[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOB[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOC[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOC[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOD[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOD[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/WCLK' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/WE' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/I' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/O' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/RADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/RADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/RADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/RADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/RADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WE' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/I' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/O' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/RADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/RADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/RADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/RADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/RADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WE' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/I' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/O' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/RADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/RADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/RADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/RADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/RADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WE' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/I' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/O' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/RADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/RADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/RADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/RADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/RADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WE' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/I' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/O' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/RADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/RADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/RADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/RADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/RADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/WADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/WADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/WADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 5 instances
  IBUFGDS => IBUFDS: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1455.094 ; gain = 568.105
70 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1455.094 ; gain = 568.105
set_property target_language VHDL [current_project]
launch_runs synth_1 -jobs 4
[Fri Mar  2 09:43:09 2018] Launched synth_1...
Run output will be captured here: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/Xapp585Vhdl/Xapp585Vhdl.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'rx0/rx0' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:197]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'serdes_1_to_7_mmcm_idelay_ddr' instantiated as 'rx0/rx0' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:197]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 5 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

add_files -norecurse C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd
update_compile_order -fileset sources_1
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k325tffg900-2
Top: top5x2_7to1_ddr_rx
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1956.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top5x2_7to1_ddr_rx' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:74]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iob_200m_in' to cell 'IBUF' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:142]
INFO: [Synth 8-113] binding component instance 'bufg_200_ref' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:146]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'icontrol' to cell 'IDELAYCTRL' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:150]
	Parameter N bound to: 2 - type: integer 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-3491] module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:65' bound to instance 'rx0' of component 'n_x_serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:162]
INFO: [Synth 8-638] synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:105]
	Parameter N bound to: 2 - type: integer 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-3491] module 'serdes_1_to_7_mmcm_idelay_ddr' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:67' bound to instance 'rx0' of component 'serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:197]
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:110]
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iob_clk_in' to cell 'IBUFGDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:368]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_cm' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:376]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_cs' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:398]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_cm' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:420]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 7.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 6.600000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 6.600000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 11.250000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.100000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'rx_mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:460]
INFO: [Synth 8-113] binding component instance 'bufg_mmcm_x1' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:526]
INFO: [Synth 8-113] binding component instance 'bufg_mmcm_d4' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:539]
INFO: [Synth 8-113] binding component instance 'bufg_mmcm_xn' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:552]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
INFO: [Synth 8-638] synthesizing module 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:85]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_controller_wrap' (1#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:85]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter D bound to: 6 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'gb0' of component 'gearbox_4_to_7' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:774]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_mmcm_idelay_ddr' (2#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:110]
	Parameter D bound to: 5 - type: integer 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-3491] module 'serdes_1_to_7_slave_idelay_ddr' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:67' bound to instance 'rxn' of component 'serdes_1_to_7_slave_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:243]
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_slave_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:98]
	Parameter D bound to: 5 - type: integer 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iob_clk_in' to cell 'IBUFGDS' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:290]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_cm' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:297]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_cm' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:319]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter D bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'gearbox_4_to_7_slave' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:63' bound to instance 'gb0' of component 'gearbox_4_to_7_slave' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:464]
INFO: [Synth 8-638] synthesizing module 'gearbox_4_to_7_slave' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:75]
	Parameter D bound to: 6 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'gearbox_4_to_7_slave' (3#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:75]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_slave_idelay_ddr' (4#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' (5#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'top5x2_7to1_ddr_rx' (6#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:74]
WARNING: [Synth 8-3331] design serdes_1_to_7_mmcm_idelay_ddr has unconnected port dcd_correct
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1956.465 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1956.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRA[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRA[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRA[2]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRA[3]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRA[4]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRB[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRB[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRB[2]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRB[3]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRB[4]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRC[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRC[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRC[2]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRC[3]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRC[4]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRD[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRD[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRD[2]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRD[3]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRD[4]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIA[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIA[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIB[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIB[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIC[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIC[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DID[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DID[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOA[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOA[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOB[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOB[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOC[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOC[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOD[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOD[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/WCLK' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/WE' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/I' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/O' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/RADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/RADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/RADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/RADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/RADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WE' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/I' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/O' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/RADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/RADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/RADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/RADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/RADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WE' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/I' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/O' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/RADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/RADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/RADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/RADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/RADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WE' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/I' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/O' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/RADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/RADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/RADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/RADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/RADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WE' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/I' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/O' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/RADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/RADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/RADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/RADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/RADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/WADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/WADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/WADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 10 instances
  IBUFGDS => IBUFDS: 1 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2047.938 ; gain = 91.473
110 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2047.938 ; gain = 91.473
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar  2 09:49:34 2018] Launched synth_1...
Run output will be captured here: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/Xapp585Vhdl/Xapp585Vhdl.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'gearbox_4_to_7' instantiated as 'rx0/rx0/gb0' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:774]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 10 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

add_files -norecurse C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd
update_compile_order -fileset sources_1
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k325tffg900-2
Top: top5x2_7to1_ddr_rx
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top5x2_7to1_ddr_rx' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:74]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iob_200m_in' to cell 'IBUF' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:142]
INFO: [Synth 8-113] binding component instance 'bufg_200_ref' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:146]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'icontrol' to cell 'IDELAYCTRL' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:150]
	Parameter N bound to: 2 - type: integer 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-3491] module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:65' bound to instance 'rx0' of component 'n_x_serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:162]
INFO: [Synth 8-638] synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:105]
	Parameter N bound to: 2 - type: integer 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-3491] module 'serdes_1_to_7_mmcm_idelay_ddr' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:67' bound to instance 'rx0' of component 'serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:197]
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:110]
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iob_clk_in' to cell 'IBUFGDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:368]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_cm' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:376]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_cs' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:398]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_cm' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:420]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 7.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 6.600000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 6.600000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 11.250000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.100000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'rx_mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:460]
INFO: [Synth 8-113] binding component instance 'bufg_mmcm_x1' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:526]
INFO: [Synth 8-113] binding component instance 'bufg_mmcm_d4' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:539]
INFO: [Synth 8-113] binding component instance 'bufg_mmcm_xn' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:552]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
INFO: [Synth 8-638] synthesizing module 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:85]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_controller_wrap' (1#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:85]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter D bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'gearbox_4_to_7' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:64' bound to instance 'gb0' of component 'gearbox_4_to_7' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:774]
INFO: [Synth 8-638] synthesizing module 'gearbox_4_to_7' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:77]
	Parameter D bound to: 6 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'gearbox_4_to_7' (2#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:77]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_mmcm_idelay_ddr' (3#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:110]
	Parameter D bound to: 5 - type: integer 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-3491] module 'serdes_1_to_7_slave_idelay_ddr' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:67' bound to instance 'rxn' of component 'serdes_1_to_7_slave_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:243]
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_slave_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:98]
	Parameter D bound to: 5 - type: integer 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iob_clk_in' to cell 'IBUFGDS' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:290]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_cm' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:297]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_cm' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:319]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter D bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'gearbox_4_to_7_slave' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:63' bound to instance 'gb0' of component 'gearbox_4_to_7_slave' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:464]
INFO: [Synth 8-638] synthesizing module 'gearbox_4_to_7_slave' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:75]
	Parameter D bound to: 6 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'gearbox_4_to_7_slave' (4#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:75]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_slave_idelay_ddr' (5#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' (6#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'top5x2_7to1_ddr_rx' (7#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:74]
WARNING: [Synth 8-3331] design serdes_1_to_7_mmcm_idelay_ddr has unconnected port dcd_correct
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2047.938 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2047.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRA[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRA[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRA[2]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRA[3]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRA[4]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRB[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRB[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRB[2]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRB[3]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRB[4]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRC[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRC[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRC[2]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRC[3]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRC[4]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRD[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRD[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRD[2]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRD[3]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/ADDRD[4]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIA[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIA[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIB[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIB[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIC[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DIC[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DID[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DID[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOA[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOA[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOB[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOB[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOC[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOC[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOD[0]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/DOD[1]' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/WCLK' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/WE' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/I' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/O' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/RADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/RADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/RADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/RADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/RADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA/WE' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/I' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/O' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/RADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/RADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/RADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/RADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/RADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMA_D1/WE' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/I' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/O' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/RADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/RADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/RADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/RADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/RADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB/WE' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/I' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/O' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/RADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/RADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/RADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/RADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/RADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMB_D1/WE' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/I' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/O' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/RADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/RADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/RADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/RADR3' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/RADR4' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/WADR0' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/WADR1' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'rx0/loop1.loop0[1].rxn/gb0/loop1[0].ram_inst/RAMC/WADR2' is not a valid startpoint. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc:62]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 10 instances
  IBUFGDS => IBUFDS: 1 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2137.906 ; gain = 89.969
124 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2137.906 ; gain = 89.969
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar  2 09:55:21 2018] Launched synth_1...
Run output will be captured here: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/Xapp585Vhdl/Xapp585Vhdl.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 10 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k325tffg900-2
Top: top5x2_7to1_ddr_rx
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2137.906 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top5x2_7to1_ddr_rx' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:74]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iob_200m_in' to cell 'IBUF' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:142]
INFO: [Synth 8-113] binding component instance 'bufg_200_ref' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:146]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'icontrol' to cell 'IDELAYCTRL' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:150]
	Parameter N bound to: 2 - type: integer 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-3491] module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:65' bound to instance 'rx0' of component 'n_x_serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:162]
INFO: [Synth 8-638] synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:105]
	Parameter N bound to: 2 - type: integer 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-3491] module 'serdes_1_to_7_mmcm_idelay_ddr' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:67' bound to instance 'rx0' of component 'serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:197]
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:110]
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iob_clk_in' to cell 'IBUFGDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:368]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_cm' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:376]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_cs' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:398]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_cm' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:420]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 7.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 6.600000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 6.600000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 11.250000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.100000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'rx_mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:460]
INFO: [Synth 8-113] binding component instance 'bufg_mmcm_x1' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:526]
INFO: [Synth 8-113] binding component instance 'bufg_mmcm_d4' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:539]
INFO: [Synth 8-113] binding component instance 'bufg_mmcm_xn' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:552]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
INFO: [Synth 8-638] synthesizing module 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:85]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_controller_wrap' (1#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:85]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter D bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'gearbox_4_to_7' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:64' bound to instance 'gb0' of component 'gearbox_4_to_7' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:774]
INFO: [Synth 8-638] synthesizing module 'gearbox_4_to_7' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:77]
	Parameter D bound to: 6 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'gearbox_4_to_7' (2#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:77]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_mmcm_idelay_ddr' (3#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:110]
	Parameter D bound to: 5 - type: integer 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-3491] module 'serdes_1_to_7_slave_idelay_ddr' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:67' bound to instance 'rxn' of component 'serdes_1_to_7_slave_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:243]
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_slave_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:98]
	Parameter D bound to: 5 - type: integer 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iob_clk_in' to cell 'IBUFGDS' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:290]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_cm' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:297]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_cm' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:319]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter D bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'gearbox_4_to_7_slave' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:63' bound to instance 'gb0' of component 'gearbox_4_to_7_slave' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:464]
INFO: [Synth 8-638] synthesizing module 'gearbox_4_to_7_slave' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:75]
	Parameter D bound to: 6 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'gearbox_4_to_7_slave' (4#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:75]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_slave_idelay_ddr' (5#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' (6#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'top5x2_7to1_ddr_rx' (7#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:74]
WARNING: [Synth 8-3331] design serdes_1_to_7_mmcm_idelay_ddr has unconnected port dcd_correct
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2137.906 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2137.906 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 10 instances
  IBUFGDS => IBUFDS: 1 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2184.441 ; gain = 46.535
123 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2184.441 ; gain = 46.535
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar  2 10:02:26 2018] Launched synth_1...
Run output will be captured here: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/Xapp585Vhdl/Xapp585Vhdl.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 10 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

launch_runs impl_1 -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2184.441 ; gain = 0.000
[Fri Mar  2 10:03:49 2018] Launched impl_1...
Run output will be captured here: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/Xapp585Vhdl/Xapp585Vhdl.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp5/top5x2_7to1_ddr_rx_early.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp5/top5x2_7to1_ddr_rx_early.xdc]
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp5/top5x2_7to1_ddr_rx.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp5/top5x2_7to1_ddr_rx.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.188 . Memory (MB): peak = 2184.441 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.189 . Memory (MB): peak = 2184.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 10 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k325tffg900-2
Top: top5x2_7to1_ddr_rx
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2184.441 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top5x2_7to1_ddr_rx' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:74]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iob_200m_in' to cell 'IBUF' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:142]
INFO: [Synth 8-113] binding component instance 'bufg_200_ref' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:146]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'icontrol' to cell 'IDELAYCTRL' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:150]
	Parameter N bound to: 2 - type: integer 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-3491] module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:65' bound to instance 'rx0' of component 'n_x_serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:162]
INFO: [Synth 8-638] synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:105]
	Parameter N bound to: 2 - type: integer 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-3491] module 'serdes_1_to_7_mmcm_idelay_ddr' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:67' bound to instance 'rx0' of component 'serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:197]
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_mmcm_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:110]
	Parameter D bound to: 5 - type: integer 
	Parameter SAMPL_CLOCK bound to: BUF_G - type: string 
	Parameter INTER_CLOCK bound to: BUF_G - type: string 
	Parameter PIXEL_CLOCK bound to: BUF_G - type: string 
	Parameter USE_PLL bound to: 0 - type: bool 
	Parameter CLKIN_PERIOD bound to: 6.600000 - type: float 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter MMCM_MODE bound to: 1 - type: integer 
	Parameter MMCM_MODE_REAL bound to: 1.000000 - type: float 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iob_clk_in' to cell 'IBUFGDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:368]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_cm' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:376]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_cs' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:398]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_cm' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:420]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 7.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 6.600000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 6.600000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 11.250000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.100000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'rx_mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:460]
INFO: [Synth 8-113] binding component instance 'bufg_mmcm_x1' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:526]
INFO: [Synth 8-113] binding component instance 'bufg_mmcm_d4' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:539]
INFO: [Synth 8-113] binding component instance 'bufg_mmcm_xn' to cell 'BUFG' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:552]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
INFO: [Synth 8-638] synthesizing module 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:85]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_controller_wrap' (1#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:85]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:740]
	Parameter D bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'gearbox_4_to_7' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:64' bound to instance 'gb0' of component 'gearbox_4_to_7' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:774]
INFO: [Synth 8-638] synthesizing module 'gearbox_4_to_7' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:77]
	Parameter D bound to: 6 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'gearbox_4_to_7' (2#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7.vhd:77]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:801]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:812]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:832]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:868]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:888]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_mmcm_idelay_ddr' (3#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_mmcm_idelay_ddr.vhd:110]
	Parameter D bound to: 5 - type: integer 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
INFO: [Synth 8-3491] module 'serdes_1_to_7_slave_idelay_ddr' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:67' bound to instance 'rxn' of component 'serdes_1_to_7_slave_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:243]
INFO: [Synth 8-638] synthesizing module 'serdes_1_to_7_slave_idelay_ddr' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:98]
	Parameter D bound to: 5 - type: integer 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter REF_FREQ bound to: 200.000000 - type: float 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter DATA_FORMAT bound to: PER_CLOCK - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iob_clk_in' to cell 'IBUFGDS' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:290]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 1 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_cm' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:297]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_cm' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:319]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter S bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'delay_controller_wrap' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/delay_controller_wrap.vhd:64' bound to instance 'dc_inst' of component 'delay_controller_wrap' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:430]
	Parameter D bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'gearbox_4_to_7_slave' declared at 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:63' bound to instance 'gb0' of component 'gearbox_4_to_7_slave' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:464]
INFO: [Synth 8-638] synthesizing module 'gearbox_4_to_7_slave' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:75]
	Parameter D bound to: 6 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst' to cell 'RAM32M' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'gearbox_4_to_7_slave' (4#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/gearbox_4_to_7_slave.vhd:75]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'data_in' to cell 'IBUFDS_DIFF_OUT' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:490]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_m' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:501]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_m' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'idelay_s' to cell 'IDELAYE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:557]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'iserdes_s' to cell 'ISERDESE2' [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:577]
INFO: [Synth 8-256] done synthesizing module 'serdes_1_to_7_slave_idelay_ddr' (5#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/serdes_1_to_7_slave_idelay_ddr.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'n_x_serdes_1_to_7_mmcm_idelay_ddr' (6#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Libraries/n_x_serdes_1_to_7_mmcm_idelay_ddr.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'top5x2_7to1_ddr_rx' (7#1) [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vhdl/top5x2_7to1_ddr_rx.vhd:74]
WARNING: [Synth 8-3331] design serdes_1_to_7_mmcm_idelay_ddr has unconnected port dcd_correct
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2184.441 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2184.441 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 10 instances
  IBUFGDS => IBUFDS: 1 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2238.629 ; gain = 54.188
123 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2238.629 ; gain = 54.188
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar  2 10:12:59 2018] Launched synth_1...
Run output will be captured here: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/Xapp585Vhdl/Xapp585Vhdl.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Mar  2 10:14:15 2018] Launched impl_1...
Run output will be captured here: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/Xapp585Vhdl/Xapp585Vhdl.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp8/top5x2_7to1_ddr_rx_early.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp8/top5x2_7to1_ddr_rx_early.xdc]
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp8/top5x2_7to1_ddr_rx.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp8/top5x2_7to1_ddr_rx.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 2238.629 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 2238.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 10 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar  2 13:09:49 2018] Launched synth_1...
Run output will be captured here: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/Xapp585Vhdl/Xapp585Vhdl.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 4
[Fri Mar  2 13:16:03 2018] Launched impl_1...
Run output will be captured here: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/Xapp585Vhdl/Xapp585Vhdl.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp11/top5x2_7to1_ddr_rx_early.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp11/top5x2_7to1_ddr_rx_early.xdc]
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp11/top5x2_7to1_ddr_rx.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp11/top5x2_7to1_ddr_rx.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 2329.316 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 2329.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 10 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

reset_run synth_1
launch_runs impl_1 -jobs 4
[Fri Mar  2 13:18:49 2018] Launched synth_1...
Run output will be captured here: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/Xapp585Vhdl/Xapp585Vhdl.runs/synth_1/runme.log
[Fri Mar  2 13:18:49 2018] Launched impl_1...
Run output will be captured here: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/Xapp585Vhdl/Xapp585Vhdl.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp12/top5x2_7to1_ddr_rx_early.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp12/top5x2_7to1_ddr_rx_early.xdc]
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp12/top5x2_7to1_ddr_rx.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp12/top5x2_7to1_ddr_rx.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 2331.547 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 2331.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 10 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
launch_runs impl_1 -jobs 4
[Fri Mar  2 13:25:12 2018] Launched synth_1...
Run output will be captured here: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/Xapp585Vhdl/Xapp585Vhdl.runs/synth_1/runme.log
[Fri Mar  2 13:25:12 2018] Launched impl_1...
Run output will be captured here: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/Xapp585Vhdl/Xapp585Vhdl.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp13/top5x2_7to1_ddr_rx_early.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp13/top5x2_7to1_ddr_rx_early.xdc]
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp13/top5x2_7to1_ddr_rx.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Vivado/.Xil/Vivado-11584-XBEDEFOSSEZ31/dcp13/top5x2_7to1_ddr_rx.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 2337.598 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 2337.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 10 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 24 instances

exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  2 16:15:43 2018...
