<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1480" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1480{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1480{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1480{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1480{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t5_1480{left:69px;bottom:1065px;letter-spacing:-0.18px;word-spacing:-0.65px;}
#t6_1480{left:69px;bottom:1048px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_1480{left:69px;bottom:989px;letter-spacing:0.14px;}
#t8_1480{left:151px;bottom:989px;letter-spacing:0.14px;word-spacing:0.01px;}
#t9_1480{left:69px;bottom:967px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#ta_1480{left:69px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#tb_1480{left:69px;bottom:933px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tc_1480{left:69px;bottom:917px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#td_1480{left:69px;bottom:858px;letter-spacing:0.13px;}
#te_1480{left:151px;bottom:858px;letter-spacing:0.16px;word-spacing:0.01px;}
#tf_1480{left:69px;bottom:836px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#tg_1480{left:69px;bottom:819px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_1480{left:69px;bottom:802px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#ti_1480{left:69px;bottom:743px;letter-spacing:0.13px;}
#tj_1480{left:151px;bottom:743px;letter-spacing:0.15px;word-spacing:0.01px;}
#tk_1480{left:69px;bottom:721px;letter-spacing:-0.13px;word-spacing:-0.54px;}
#tl_1480{left:69px;bottom:704px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tm_1480{left:69px;bottom:687px;letter-spacing:-0.16px;word-spacing:-1.3px;}
#tn_1480{left:69px;bottom:671px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_1480{left:69px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_1480{left:69px;bottom:631px;letter-spacing:-0.16px;word-spacing:-0.92px;}
#tq_1480{left:69px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_1480{left:69px;bottom:546px;letter-spacing:0.16px;}
#ts_1480{left:150px;bottom:546px;letter-spacing:0.2px;word-spacing:0.02px;}
#tt_1480{left:69px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tu_1480{left:69px;bottom:506px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tv_1480{left:530px;bottom:506px;}
#tw_1480{left:543px;bottom:506px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tx_1480{left:69px;bottom:447px;letter-spacing:0.14px;}
#ty_1480{left:151px;bottom:447px;letter-spacing:0.15px;word-spacing:0.01px;}
#tz_1480{left:69px;bottom:425px;letter-spacing:-0.16px;word-spacing:-0.8px;}
#t10_1480{left:69px;bottom:408px;letter-spacing:-0.16px;word-spacing:-0.84px;}
#t11_1480{left:69px;bottom:391px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#t12_1480{left:69px;bottom:374px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_1480{left:69px;bottom:351px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t14_1480{left:69px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#t15_1480{left:69px;bottom:318px;letter-spacing:-0.24px;word-spacing:-0.37px;}
#t16_1480{left:69px;bottom:295px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t17_1480{left:69px;bottom:278px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_1480{left:411px;bottom:285px;}
#t19_1480{left:422px;bottom:278px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_1480{left:69px;bottom:219px;letter-spacing:0.13px;}
#t1b_1480{left:151px;bottom:219px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1c_1480{left:69px;bottom:197px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1d_1480{left:69px;bottom:180px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#t1e_1480{left:69px;bottom:133px;letter-spacing:-0.13px;}
#t1f_1480{left:91px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#t1g_1480{left:91px;bottom:116px;letter-spacing:-0.09px;}

.s1_1480{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1480{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1480{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1480{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1480{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1480{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s7_1480{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_1480{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1480" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1480Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1480" style="-webkit-user-select: none;"><object width="935" height="1210" data="1480/1480.svg" type="image/svg+xml" id="pdf1480" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1480" class="t s1_1480">40-4 </span><span id="t2_1480" class="t s1_1480">Vol. 3D </span>
<span id="t3_1480" class="t s2_1480">ENCLAVE CODE DEBUG AND PROFILING </span>
<span id="t4_1480" class="t s3_1480">Following an opt-in entry instruction and data breakpoints are not suppressed. </span>
<span id="t5_1480" class="t s3_1480">The processor does not report any matches on debug breakpoints that are suppressed on enclave entry. However, </span>
<span id="t6_1480" class="t s3_1480">the processor does not clear any bits in DR6 that were already set at the time of the enclave entry. </span>
<span id="t7_1480" class="t s4_1480">40.3.2 </span><span id="t8_1480" class="t s4_1480">Reporting of Instruction Breakpoint on Next Instruction on a Debug Trap </span>
<span id="t9_1480" class="t s3_1480">A debug exception caused by the single-step execution mode or when a data breakpoint condition was met causes </span>
<span id="ta_1480" class="t s3_1480">the processor to perform an AEX. Following such an AEX, the processor reports in the debug status register (DR6) </span>
<span id="tb_1480" class="t s3_1480">matches of the new instruction pointer (the AEP address) in a breakpoint address register setup to detect instruc- </span>
<span id="tc_1480" class="t s3_1480">tion execution. </span>
<span id="td_1480" class="t s4_1480">40.3.3 </span><span id="te_1480" class="t s4_1480">RF Treatment on AEX </span>
<span id="tf_1480" class="t s3_1480">RF flag value saved in SSA is the same as what would have been pushed on stack if the exception or event causing </span>
<span id="tg_1480" class="t s3_1480">the AEX occurred when executing outside an enclave (see Section 18.3.1.1). Following an AEX, the RF flag is 0 in </span>
<span id="th_1480" class="t s3_1480">the synthetic state. </span>
<span id="ti_1480" class="t s4_1480">40.3.4 </span><span id="tj_1480" class="t s4_1480">Breakpoint Matching in IntelÂ® SGX Instruction Flows </span>
<span id="tk_1480" class="t s3_1480">Implicit accesses made by Intel SGX instructions to EPC regions do not trigger data breakpoints. Explicit accesses </span>
<span id="tl_1480" class="t s3_1480">made by ENCLS[ECREATE], ENCLS[EADD], ENCLS[EEXTEND], ENCLS[EINIT], ENCLS[EREMOVE], </span>
<span id="tm_1480" class="t s3_1480">ENCLS[ETRACK], ENCLS[EBLOCK], ENCLS[EPA], ENCLS[EWB], ENCLS[ELD], ENCLS[EDBGRD], ENCLS[EDBGWR], </span>
<span id="tn_1480" class="t s3_1480">ENCLU[EENTER], and ENCLU[ERESUME] to the EPC operands do not trigger data breakpoints. </span>
<span id="to_1480" class="t s3_1480">Explicit accesses made by the Intel SGX instructions (ENCLU[EGETKEY] and ENCLU[EREPORT]) executed by an </span>
<span id="tp_1480" class="t s3_1480">enclave following an opt-in entry, trigger data breakpoints on accesses to their EPC operands. All Intel SGX instruc- </span>
<span id="tq_1480" class="t s3_1480">tions trigger data breakpoints on accesses to their non-EPC operands. </span>
<span id="tr_1480" class="t s5_1480">40.4 </span><span id="ts_1480" class="t s5_1480">CONSIDERATION OF THE INT1 AND INT3 INSTRUCTIONS </span>
<span id="tt_1480" class="t s3_1480">This section considers the operation of the INT1 and INT3 instructions when executed inside an enclave. These are </span>
<span id="tu_1480" class="t s3_1480">the instructions with opcodes F1 and CC, respectively, and not INT </span><span id="tv_1480" class="t s6_1480">n </span><span id="tw_1480" class="t s3_1480">(with opcode CD) with value 1 or 3 for n. </span>
<span id="tx_1480" class="t s4_1480">40.4.1 </span><span id="ty_1480" class="t s4_1480">Behavior of INT1 and INT3 Inside an Enclave </span>
<span id="tz_1480" class="t s3_1480">An execution of either INT1 or INT3 inside an enclave results in a fault-class exception. Following an opt-out entry, </span>
<span id="t10_1480" class="t s3_1480">execution of either instruction results in an invalid-opcode exception (#UD). Following opt-in entry, INT1 results in </span>
<span id="t11_1480" class="t s3_1480">a debug exception (#DB) and INT3 delivers a breakpoint exception (#BP). The normal requirement for INT3 (that </span>
<span id="t12_1480" class="t s3_1480">the CPL not be greater than the DPL of descriptor 3 in the IDT) is not enforced. </span>
<span id="t13_1480" class="t s3_1480">Because execution of INT1 or INT3 inside an enclave results in a fault, the RIP saved in the SSA on AEX references </span>
<span id="t14_1480" class="t s3_1480">the INT1 or INT3 instruction (and not the following instruction). The RIP value saved on the stack (or in the TSS or </span>
<span id="t15_1480" class="t s3_1480">VMCS) is that of the AEP. </span>
<span id="t16_1480" class="t s3_1480">If execution of INT1 or INT3 inside an enclave causes a VM exit, the event type in the VM-exit interruption informa- </span>
<span id="t17_1480" class="t s3_1480">tion field indicates a hardware exception (type 3), </span>
<span id="t18_1480" class="t s7_1480">1 </span>
<span id="t19_1480" class="t s3_1480">and the VM-exit instruction length field is saved as zero. </span>
<span id="t1a_1480" class="t s4_1480">40.4.2 </span><span id="t1b_1480" class="t s4_1480">Debugger Considerations </span>
<span id="t1c_1480" class="t s3_1480">A debugger using INT3 inside an enclave should account for the modified behavior described in Section 40.4.1. </span>
<span id="t1d_1480" class="t s3_1480">Because INT3 is fault-like inside an enclave, the RIP saved in the SSA on AEX is that of the INT3 instruction. Conse- </span>
<span id="t1e_1480" class="t s8_1480">1. </span><span id="t1f_1480" class="t s8_1480">INT1 would normally indicate a privileged software exception (type 5), and INT3 would normally indicate a software exception (type </span>
<span id="t1g_1480" class="t s8_1480">6). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
