13:36:37 INFO  : Registering command handlers for SDK TCF services
13:36:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
13:36:42 INFO  : XSCT server has started successfully.
13:36:42 INFO  : Successfully done setting XSCT server connection channel  
13:36:42 INFO  : Successfully done setting SDK workspace  
13:36:42 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
13:37:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:38:02 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/fpga_wrapper.bit"
13:38:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:38:11 INFO  : 'fpga -state' command is executed.
13:38:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:11 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
13:38:11 INFO  : 'jtag frequency' command is executed.
13:38:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:11 INFO  : Context for 'APU' is selected.
13:38:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
13:38:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:11 INFO  : Context for 'APU' is selected.
13:38:11 INFO  : 'stop' command is executed.
13:38:12 INFO  : 'ps7_init' command is executed.
13:38:12 INFO  : 'ps7_post_config' command is executed.
13:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:12 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga/Debug/fpga.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga/Debug/fpga.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:12 INFO  : 'con' command is executed.
13:38:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

13:38:12 INFO  : Disconnected from the channel tcfchan#1.
13:38:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:38:49 INFO  : 'fpga -state' command is executed.
13:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:49 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
13:38:49 INFO  : 'jtag frequency' command is executed.
13:38:49 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:49 INFO  : Context for 'APU' is selected.
13:38:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
13:38:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:51 INFO  : Context for 'APU' is selected.
13:38:52 INFO  : 'stop' command is executed.
13:38:52 INFO  : 'ps7_init' command is executed.
13:38:52 INFO  : 'ps7_post_config' command is executed.
13:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:53 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga/Debug/fpga.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga/Debug/fpga.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:53 INFO  : 'con' command is executed.
13:38:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

13:38:53 INFO  : Disconnected from the channel tcfchan#2.
13:39:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:39:17 INFO  : 'fpga -state' command is executed.
13:39:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:17 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
13:39:17 INFO  : 'jtag frequency' command is executed.
13:39:17 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:39:17 INFO  : Context for 'APU' is selected.
13:39:19 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
13:39:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:19 INFO  : Context for 'APU' is selected.
13:39:19 INFO  : 'stop' command is executed.
13:39:20 INFO  : 'ps7_init' command is executed.
13:39:20 INFO  : 'ps7_post_config' command is executed.
13:39:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:39:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:20 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga/Debug/fpga.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga/Debug/fpga.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:20 INFO  : 'con' command is executed.
13:39:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

13:39:20 INFO  : Disconnected from the channel tcfchan#3.
19:54:14 INFO  : Registering command handlers for SDK TCF services
19:54:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
19:54:23 INFO  : XSCT server has started successfully.
19:54:24 INFO  : Successfully done setting XSCT server connection channel  
19:54:24 INFO  : Successfully done setting SDK workspace  
19:54:24 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
19:54:24 INFO  : Checking for hwspec changes in the project fpga_wrapper_hw_platform_0.
22:05:35 INFO  : Registering command handlers for SDK TCF services
22:05:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
22:05:41 INFO  : XSCT server has started successfully.
22:05:41 INFO  : Successfully done setting XSCT server connection channel  
22:05:42 INFO  : Successfully done setting SDK workspace  
22:05:42 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
22:05:42 INFO  : Checking for hwspec changes in the project fpga_wrapper_hw_platform_0.
00:27:02 INFO  : Registering command handlers for SDK TCF services
00:27:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
00:27:12 INFO  : XSCT server has started successfully.
00:27:13 INFO  : Successfully done setting XSCT server connection channel  
00:27:13 INFO  : Successfully done setting SDK workspace  
00:27:13 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
00:27:13 INFO  : Checking for hwspec changes in the project fpga_wrapper_hw_platform_0.
00:42:47 INFO  : Registering command handlers for SDK TCF services
00:42:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
00:42:52 INFO  : XSCT server has started successfully.
00:42:53 INFO  : Successfully done setting XSCT server connection channel  
00:42:53 INFO  : Successfully done setting SDK workspace  
00:42:53 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
00:42:53 INFO  : Checking for hwspec changes in the project fpga_wrapper_hw_platform_0.
12:07:35 INFO  : Registering command handlers for SDK TCF services
12:07:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
12:07:40 INFO  : XSCT server has started successfully.
12:07:41 INFO  : Successfully done setting XSCT server connection channel  
12:07:41 INFO  : Successfully done setting SDK workspace  
12:07:41 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
12:07:41 INFO  : Checking for hwspec changes in the project fpga_wrapper_hw_platform_0.
12:07:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1683536784908,  Project:1683282944821
12:07:45 INFO  : The hardware specification for project 'fpga_wrapper_hw_platform_0' is different from C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
12:07:45 INFO  : Copied contents of C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf into \fpga_wrapper_hw_platform_0\system.hdf.
12:07:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:07:52 INFO  : 
12:07:53 INFO  : Updating hardware inferred compiler options for fpga.
12:07:53 INFO  : Clearing existing target manager status.
12:07:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:07:57 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:09:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:18:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/fpga_wrapper.bit"
12:21:21 INFO  : Registering command handlers for SDK TCF services
12:21:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
12:21:26 INFO  : XSCT server has started successfully.
12:21:26 INFO  : Successfully done setting XSCT server connection channel  
12:21:27 INFO  : Successfully done setting SDK workspace  
12:21:27 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
12:21:27 INFO  : Checking for hwspec changes in the project fpga_wrapper_hw_platform_0.
12:26:07 INFO  : Registering command handlers for SDK TCF services
12:26:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
12:26:11 INFO  : XSCT server has started successfully.
12:26:11 INFO  : Successfully done setting XSCT server connection channel  
12:26:12 INFO  : Successfully done setting SDK workspace  
12:26:12 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
12:26:12 INFO  : Checking for hwspec changes in the project fpga_wrapper_hw_platform_0.
12:33:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:33:50 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/fpga_wrapper.bit"
12:34:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:34:09 INFO  : 'fpga -state' command is executed.
12:34:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:10 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
12:34:10 INFO  : 'jtag frequency' command is executed.
12:34:10 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:34:10 INFO  : Context for 'APU' is selected.
12:34:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
12:34:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:10 INFO  : Context for 'APU' is selected.
12:34:10 INFO  : 'stop' command is executed.
12:34:10 INFO  : 'ps7_init' command is executed.
12:34:10 INFO  : 'ps7_post_config' command is executed.
12:34:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:34:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:10 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:11 INFO  : 'con' command is executed.
12:34:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

12:34:11 INFO  : Disconnected from the channel tcfchan#1.
12:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:34:36 INFO  : 'fpga -state' command is executed.
12:34:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:36 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
12:34:36 INFO  : 'jtag frequency' command is executed.
12:34:36 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:34:36 INFO  : Context for 'APU' is selected.
12:34:38 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
12:34:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:38 INFO  : Context for 'APU' is selected.
12:34:38 INFO  : 'stop' command is executed.
12:34:38 INFO  : 'ps7_init' command is executed.
12:34:38 INFO  : 'ps7_post_config' command is executed.
12:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:38 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:38 INFO  : 'con' command is executed.
12:34:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

12:34:38 INFO  : Disconnected from the channel tcfchan#2.
12:35:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:35:06 INFO  : 'fpga -state' command is executed.
12:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:07 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
12:35:07 INFO  : 'jtag frequency' command is executed.
12:35:07 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:35:07 INFO  : Context for 'APU' is selected.
12:35:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
12:35:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:08 INFO  : Context for 'APU' is selected.
12:35:08 INFO  : 'stop' command is executed.
12:35:09 INFO  : 'ps7_init' command is executed.
12:35:09 INFO  : 'ps7_post_config' command is executed.
12:35:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:35:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:09 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:35:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:09 INFO  : 'con' command is executed.
12:35:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

12:35:09 INFO  : Disconnected from the channel tcfchan#3.
12:35:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:35:53 INFO  : 'fpga -state' command is executed.
12:35:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:53 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
12:35:53 INFO  : 'jtag frequency' command is executed.
12:35:53 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:35:54 INFO  : Context for 'APU' is selected.
12:35:55 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
12:35:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:55 INFO  : Context for 'APU' is selected.
12:35:55 INFO  : 'stop' command is executed.
12:35:56 INFO  : 'ps7_init' command is executed.
12:35:56 INFO  : 'ps7_post_config' command is executed.
12:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:56 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:35:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:35:56 INFO  : 'con' command is executed.
12:35:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

12:35:56 INFO  : Disconnected from the channel tcfchan#4.
12:40:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:40:03 INFO  : 'fpga -state' command is executed.
12:40:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:03 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
12:40:03 INFO  : 'jtag frequency' command is executed.
12:40:03 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:03 INFO  : Context for 'APU' is selected.
12:40:05 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
12:40:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:05 INFO  : Context for 'APU' is selected.
12:40:05 INFO  : 'stop' command is executed.
12:40:05 INFO  : 'ps7_init' command is executed.
12:40:05 INFO  : 'ps7_post_config' command is executed.
12:40:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:40:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:05 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:05 INFO  : 'con' command is executed.
12:40:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

12:40:06 INFO  : Disconnected from the channel tcfchan#5.
12:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:40:25 INFO  : 'fpga -state' command is executed.
12:40:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:26 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
12:40:26 INFO  : 'jtag frequency' command is executed.
12:40:26 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:26 INFO  : Context for 'APU' is selected.
12:40:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
12:40:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:28 INFO  : Context for 'APU' is selected.
12:40:28 INFO  : 'stop' command is executed.
12:40:28 INFO  : 'ps7_init' command is executed.
12:40:28 INFO  : 'ps7_post_config' command is executed.
12:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:28 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:28 INFO  : 'con' command is executed.
12:40:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

12:40:28 INFO  : Disconnected from the channel tcfchan#6.
12:41:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:41:47 INFO  : 'fpga -state' command is executed.
12:41:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:47 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
12:41:47 INFO  : 'jtag frequency' command is executed.
12:41:47 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:41:47 INFO  : Context for 'APU' is selected.
12:41:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
12:41:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:49 INFO  : Context for 'APU' is selected.
12:41:49 INFO  : 'stop' command is executed.
12:41:49 INFO  : 'ps7_init' command is executed.
12:41:49 INFO  : 'ps7_post_config' command is executed.
12:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:50 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:50 INFO  : 'con' command is executed.
12:41:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

12:41:50 INFO  : Disconnected from the channel tcfchan#7.
12:42:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:42:46 INFO  : 'fpga -state' command is executed.
12:42:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:46 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
12:42:46 INFO  : 'jtag frequency' command is executed.
12:42:46 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:46 INFO  : Context for 'APU' is selected.
12:42:48 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
12:42:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:48 INFO  : Context for 'APU' is selected.
12:42:48 INFO  : 'stop' command is executed.
12:42:49 INFO  : 'ps7_init' command is executed.
12:42:49 INFO  : 'ps7_post_config' command is executed.
12:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:49 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:49 INFO  : 'con' command is executed.
12:42:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

12:42:49 INFO  : Disconnected from the channel tcfchan#8.
12:43:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:43:41 INFO  : 'fpga -state' command is executed.
12:43:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:41 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
12:43:41 INFO  : 'jtag frequency' command is executed.
12:43:41 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:43:41 INFO  : Context for 'APU' is selected.
12:43:42 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
12:43:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:43:43 INFO  : Context for 'APU' is selected.
12:43:43 INFO  : 'stop' command is executed.
12:43:43 INFO  : 'ps7_init' command is executed.
12:43:43 INFO  : 'ps7_post_config' command is executed.
12:43:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:43:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:43 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:43:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:43:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:43:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:43:43 INFO  : 'con' command is executed.
12:43:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

12:43:43 INFO  : Disconnected from the channel tcfchan#9.
12:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:44:13 INFO  : 'fpga -state' command is executed.
12:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:13 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
12:44:13 INFO  : 'jtag frequency' command is executed.
12:44:13 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:44:13 INFO  : Context for 'APU' is selected.
12:44:15 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
12:44:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:15 INFO  : Context for 'APU' is selected.
12:44:15 INFO  : 'stop' command is executed.
12:44:16 INFO  : 'ps7_init' command is executed.
12:44:16 INFO  : 'ps7_post_config' command is executed.
12:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:16 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:16 INFO  : 'con' command is executed.
12:44:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

12:44:16 INFO  : Disconnected from the channel tcfchan#10.
12:45:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:45:47 INFO  : 'fpga -state' command is executed.
12:45:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:47 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
12:45:47 INFO  : 'jtag frequency' command is executed.
12:45:47 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:45:47 INFO  : Context for 'APU' is selected.
12:45:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
12:45:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:49 INFO  : Context for 'APU' is selected.
12:45:49 INFO  : 'stop' command is executed.
12:45:50 INFO  : 'ps7_init' command is executed.
12:45:50 INFO  : 'ps7_post_config' command is executed.
12:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:50 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:50 INFO  : 'con' command is executed.
12:45:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

12:45:50 INFO  : Disconnected from the channel tcfchan#11.
12:47:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:47:40 INFO  : 'fpga -state' command is executed.
12:47:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:40 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
12:47:40 INFO  : 'jtag frequency' command is executed.
12:47:40 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:47:40 INFO  : Context for 'APU' is selected.
12:47:42 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
12:47:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:42 INFO  : Context for 'APU' is selected.
12:47:42 INFO  : 'stop' command is executed.
12:47:42 INFO  : 'ps7_init' command is executed.
12:47:42 INFO  : 'ps7_post_config' command is executed.
12:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:43 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:43 INFO  : 'con' command is executed.
12:47:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

12:47:43 INFO  : Disconnected from the channel tcfchan#12.
12:48:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:48:15 INFO  : 'fpga -state' command is executed.
12:48:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:15 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
12:48:15 INFO  : 'jtag frequency' command is executed.
12:48:15 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:48:15 INFO  : Context for 'APU' is selected.
12:48:17 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
12:48:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:17 INFO  : Context for 'APU' is selected.
12:48:17 INFO  : 'stop' command is executed.
12:48:17 INFO  : 'ps7_init' command is executed.
12:48:17 INFO  : 'ps7_post_config' command is executed.
12:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:17 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:17 INFO  : 'con' command is executed.
12:48:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

12:48:17 INFO  : Disconnected from the channel tcfchan#13.
12:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:48:58 INFO  : 'fpga -state' command is executed.
12:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:59 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
12:48:59 INFO  : 'jtag frequency' command is executed.
12:48:59 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:48:59 INFO  : Context for 'APU' is selected.
12:49:00 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
12:49:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:00 INFO  : Context for 'APU' is selected.
12:49:00 INFO  : 'stop' command is executed.
12:49:01 INFO  : 'ps7_init' command is executed.
12:49:01 INFO  : 'ps7_post_config' command is executed.
12:49:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:49:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:01 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:01 INFO  : 'con' command is executed.
12:49:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

12:49:01 INFO  : Disconnected from the channel tcfchan#14.
12:49:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:49:51 INFO  : 'fpga -state' command is executed.
12:49:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:52 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
12:49:52 INFO  : 'jtag frequency' command is executed.
12:49:52 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:49:52 INFO  : Context for 'APU' is selected.
12:49:54 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
12:49:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:54 INFO  : Context for 'APU' is selected.
12:49:54 INFO  : 'stop' command is executed.
12:49:54 INFO  : 'ps7_init' command is executed.
12:49:54 INFO  : 'ps7_post_config' command is executed.
12:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:55 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:55 INFO  : 'con' command is executed.
12:49:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

12:49:55 INFO  : Disconnected from the channel tcfchan#15.
12:50:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
12:50:25 INFO  : 'fpga -state' command is executed.
12:50:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:25 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
12:50:25 INFO  : 'jtag frequency' command is executed.
12:50:25 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:50:25 INFO  : Context for 'APU' is selected.
12:50:27 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
12:50:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:27 INFO  : Context for 'APU' is selected.
12:50:27 INFO  : 'stop' command is executed.
12:50:27 INFO  : 'ps7_init' command is executed.
12:50:27 INFO  : 'ps7_post_config' command is executed.
12:50:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:50:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:28 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:28 INFO  : 'con' command is executed.
12:50:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

12:50:28 INFO  : Disconnected from the channel tcfchan#16.
13:01:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1683540102233,  Project:1683536784908
13:01:55 INFO  : Project fpga_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:02:07 INFO  : Copied contents of C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf into \fpga_wrapper_hw_platform_0\system.hdf.
13:02:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:02:14 INFO  : 
13:02:16 INFO  : 
13:02:20 INFO  : 
13:02:24 INFO  : 
13:02:27 INFO  : 
13:02:27 INFO  : Updating hardware inferred compiler options for fpga.
13:02:28 INFO  : Updating hardware inferred compiler options for fpga_prog.
13:02:29 INFO  : Updating hardware inferred compiler options for fpga_prog_test.
13:02:30 INFO  : Updating hardware inferred compiler options for fpga_progr.
13:02:31 INFO  : Updating hardware inferred compiler options for test.
13:02:31 INFO  : Clearing existing target manager status.
13:02:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:02:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:05:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:05:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/fpga_wrapper.bit"
13:05:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:05:53 INFO  : 'fpga -state' command is executed.
13:05:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:53 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
13:05:53 INFO  : 'jtag frequency' command is executed.
13:05:53 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:05:53 INFO  : Context for 'APU' is selected.
13:05:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
13:05:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:54 INFO  : Context for 'APU' is selected.
13:05:54 INFO  : 'stop' command is executed.
13:05:54 INFO  : 'ps7_init' command is executed.
13:05:54 INFO  : 'ps7_post_config' command is executed.
13:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:54 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:54 INFO  : 'con' command is executed.
13:05:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

13:05:54 INFO  : Disconnected from the channel tcfchan#17.
13:06:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:06:30 INFO  : 'fpga -state' command is executed.
13:06:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:31 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
13:06:31 INFO  : 'jtag frequency' command is executed.
13:06:31 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:06:31 INFO  : Context for 'APU' is selected.
13:06:32 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
13:06:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:32 INFO  : Context for 'APU' is selected.
13:06:32 INFO  : 'stop' command is executed.
13:06:33 INFO  : 'ps7_init' command is executed.
13:06:33 INFO  : 'ps7_post_config' command is executed.
13:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:33 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:33 INFO  : 'con' command is executed.
13:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

13:06:33 INFO  : Disconnected from the channel tcfchan#18.
13:15:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:15:52 INFO  : 'fpga -state' command is executed.
13:15:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:53 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
13:15:53 INFO  : 'jtag frequency' command is executed.
13:15:53 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:15:53 INFO  : Context for 'APU' is selected.
13:15:53 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
13:15:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:15:53 INFO  : Context for 'APU' is selected.
13:15:53 INFO  : 'stop' command is executed.
13:15:54 INFO  : 'ps7_init' command is executed.
13:15:54 INFO  : 'ps7_post_config' command is executed.
13:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:54 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:15:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:15:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:15:54 INFO  : 'con' command is executed.
13:15:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

13:15:55 INFO  : Disconnected from the channel tcfchan#19.
13:16:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:16:16 INFO  : 'fpga -state' command is executed.
13:16:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:16 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
13:16:16 INFO  : 'jtag frequency' command is executed.
13:16:16 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:16:16 INFO  : Context for 'APU' is selected.
13:16:16 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
13:16:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:16 INFO  : Context for 'APU' is selected.
13:16:16 INFO  : 'stop' command is executed.
13:16:17 INFO  : 'ps7_init' command is executed.
13:16:17 INFO  : 'ps7_post_config' command is executed.
13:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:17 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:18 INFO  : 'con' command is executed.
13:16:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

13:16:18 INFO  : Disconnected from the channel tcfchan#20.
13:20:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1683540989911,  Project:1683540102233
13:20:15 INFO  : Project fpga_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:20:17 INFO  : Copied contents of C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf into \fpga_wrapper_hw_platform_0\system.hdf.
13:20:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:20:25 INFO  : 
13:20:27 INFO  : 
13:20:29 INFO  : 
13:20:33 INFO  : 
13:20:35 INFO  : 
13:20:36 INFO  : Updating hardware inferred compiler options for fpga.
13:20:37 INFO  : Updating hardware inferred compiler options for fpga_prog.
13:20:38 INFO  : Updating hardware inferred compiler options for fpga_prog_test.
13:20:38 INFO  : Updating hardware inferred compiler options for fpga_progr.
13:20:39 INFO  : Updating hardware inferred compiler options for test.
13:20:39 INFO  : Clearing existing target manager status.
13:20:39 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:20:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:23:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/fpga_wrapper.bit"
13:24:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:24:05 INFO  : 'fpga -state' command is executed.
13:24:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:06 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
13:24:06 INFO  : 'jtag frequency' command is executed.
13:24:06 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:06 INFO  : Context for 'APU' is selected.
13:24:06 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
13:24:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:06 INFO  : Context for 'APU' is selected.
13:24:06 INFO  : 'stop' command is executed.
13:24:08 INFO  : 'ps7_init' command is executed.
13:24:08 INFO  : 'ps7_post_config' command is executed.
13:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:10 ERROR : Memory write error at 0x100000. AP transaction timeout
13:24:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
----------------End of Script----------------

13:24:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:24:20 INFO  : 'fpga -state' command is executed.
13:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:20 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
13:24:20 INFO  : 'jtag frequency' command is executed.
13:24:20 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:20 INFO  : Context for 'APU' is selected.
13:24:20 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
13:24:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:20 INFO  : Context for 'APU' is selected.
13:24:20 INFO  : 'stop' command is executed.
13:24:20 ERROR : AP transaction error, DAP status f0000021
13:24:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
----------------End of Script----------------

13:24:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:24:28 ERROR : fpga configuration failed. DONE PIN is not HIGH
13:24:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:24:41 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/fpga_wrapper.bit"
13:24:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:24:48 INFO  : 'fpga -state' command is executed.
13:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:48 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
13:24:48 INFO  : 'jtag frequency' command is executed.
13:24:48 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:24:49 INFO  : Context for 'APU' is selected.
13:24:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
13:24:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:24:49 INFO  : Context for 'APU' is selected.
13:24:49 INFO  : 'stop' command is executed.
13:24:49 INFO  : 'ps7_init' command is executed.
13:24:49 INFO  : 'ps7_post_config' command is executed.
13:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:50 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:24:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:24:50 INFO  : 'con' command is executed.
13:24:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

13:24:50 INFO  : Disconnected from the channel tcfchan#21.
13:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:25:08 INFO  : 'fpga -state' command is executed.
13:25:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:09 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
13:25:09 INFO  : 'jtag frequency' command is executed.
13:25:09 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:09 INFO  : Context for 'APU' is selected.
13:25:09 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
13:25:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:09 INFO  : Context for 'APU' is selected.
13:25:09 INFO  : 'stop' command is executed.
13:25:09 INFO  : 'ps7_init' command is executed.
13:25:09 INFO  : 'ps7_post_config' command is executed.
13:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:09 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:09 INFO  : 'con' command is executed.
13:25:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

13:25:09 INFO  : Disconnected from the channel tcfchan#22.
13:25:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:25:26 INFO  : 'fpga -state' command is executed.
13:25:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:25:26 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
13:25:26 INFO  : 'jtag frequency' command is executed.
13:25:26 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:25:26 INFO  : Context for 'APU' is selected.
13:25:26 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
13:25:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:25:26 INFO  : Context for 'APU' is selected.
13:25:26 INFO  : 'stop' command is executed.
13:25:27 INFO  : 'ps7_init' command is executed.
13:25:27 INFO  : 'ps7_post_config' command is executed.
13:25:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:25:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:27 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:25:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:25:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:25:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:25:27 INFO  : 'con' command is executed.
13:25:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

13:25:27 INFO  : Disconnected from the channel tcfchan#23.
13:47:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1683542843986,  Project:1683540989911
13:47:47 INFO  : Project fpga_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:47:57 INFO  : Copied contents of C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf into \fpga_wrapper_hw_platform_0\system.hdf.
13:48:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:48:05 INFO  : 
13:48:07 INFO  : 
13:48:10 INFO  : 
13:48:12 INFO  : 
13:48:13 INFO  : 
13:48:14 INFO  : Updating hardware inferred compiler options for fpga.
13:48:15 INFO  : Updating hardware inferred compiler options for fpga_prog.
13:48:16 INFO  : Updating hardware inferred compiler options for fpga_prog_test.
13:48:17 INFO  : Updating hardware inferred compiler options for fpga_progr.
13:48:17 INFO  : Updating hardware inferred compiler options for test.
13:48:17 INFO  : Clearing existing target manager status.
13:48:17 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:48:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:51:11 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/fpga_wrapper.bit"
13:51:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:51:17 INFO  : 'fpga -state' command is executed.
13:51:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:17 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
13:51:17 INFO  : 'jtag frequency' command is executed.
13:51:17 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:51:17 INFO  : Context for 'APU' is selected.
13:51:17 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
13:51:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:17 INFO  : Context for 'APU' is selected.
13:51:17 INFO  : 'stop' command is executed.
13:51:17 INFO  : 'ps7_init' command is executed.
13:51:17 INFO  : 'ps7_post_config' command is executed.
13:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:51:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:18 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:18 INFO  : 'con' command is executed.
13:51:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

13:51:18 INFO  : Disconnected from the channel tcfchan#24.
13:53:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:53:44 INFO  : 'fpga -state' command is executed.
13:53:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:45 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
13:53:45 INFO  : 'jtag frequency' command is executed.
13:53:45 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:45 INFO  : Context for 'APU' is selected.
13:53:45 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
13:53:45 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:45 INFO  : Context for 'APU' is selected.
13:53:45 INFO  : 'stop' command is executed.
13:53:45 INFO  : 'ps7_init' command is executed.
13:53:45 INFO  : 'ps7_post_config' command is executed.
13:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:45 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:45 INFO  : 'con' command is executed.
13:53:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

13:53:45 INFO  : Disconnected from the channel tcfchan#25.
14:06:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1683543927684,  Project:1683542843986
14:06:54 INFO  : Project fpga_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:07:09 INFO  : Copied contents of C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf into \fpga_wrapper_hw_platform_0\system.hdf.
14:07:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:07:19 INFO  : 
14:07:21 INFO  : 
14:07:24 INFO  : 
14:07:26 INFO  : 
14:07:31 INFO  : 
14:07:32 INFO  : Updating hardware inferred compiler options for fpga.
14:07:32 INFO  : Updating hardware inferred compiler options for fpga_prog.
14:07:33 INFO  : Updating hardware inferred compiler options for fpga_prog_test.
14:07:34 INFO  : Updating hardware inferred compiler options for fpga_progr.
14:07:35 INFO  : Updating hardware inferred compiler options for test.
14:07:35 INFO  : Clearing existing target manager status.
14:07:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:07:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:10:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
14:10:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/fpga_wrapper.bit"
14:10:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
14:10:57 INFO  : 'fpga -state' command is executed.
14:10:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:57 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
14:10:57 INFO  : 'jtag frequency' command is executed.
14:10:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:57 INFO  : Context for 'APU' is selected.
14:10:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
14:10:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:57 INFO  : Context for 'APU' is selected.
14:10:58 INFO  : 'stop' command is executed.
14:10:58 INFO  : 'ps7_init' command is executed.
14:10:58 INFO  : 'ps7_post_config' command is executed.
14:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:58 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:58 INFO  : 'con' command is executed.
14:10:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

14:10:58 INFO  : Disconnected from the channel tcfchan#26.
14:11:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
14:11:59 INFO  : 'fpga -state' command is executed.
14:11:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:59 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
14:11:59 INFO  : 'jtag frequency' command is executed.
14:11:59 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:11:59 INFO  : Context for 'APU' is selected.
14:11:59 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
14:11:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:59 INFO  : Context for 'APU' is selected.
14:11:59 INFO  : 'stop' command is executed.
14:12:00 INFO  : 'ps7_init' command is executed.
14:12:00 INFO  : 'ps7_post_config' command is executed.
14:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:00 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:00 INFO  : 'con' command is executed.
14:12:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

14:12:00 INFO  : Disconnected from the channel tcfchan#27.
14:31:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
14:31:19 INFO  : 'fpga -state' command is executed.
14:31:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:19 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
14:31:19 INFO  : 'jtag frequency' command is executed.
14:31:19 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:19 INFO  : Context for 'APU' is selected.
14:31:19 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
14:31:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:19 INFO  : Context for 'APU' is selected.
14:31:19 INFO  : 'stop' command is executed.
14:31:19 INFO  : 'ps7_init' command is executed.
14:31:19 INFO  : 'ps7_post_config' command is executed.
14:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:20 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:20 INFO  : 'con' command is executed.
14:31:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

14:31:20 INFO  : Disconnected from the channel tcfchan#28.
14:31:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
14:31:57 INFO  : 'fpga -state' command is executed.
14:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:57 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
14:31:57 INFO  : 'jtag frequency' command is executed.
14:31:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:57 INFO  : Context for 'APU' is selected.
14:31:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
14:31:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:57 INFO  : Context for 'APU' is selected.
14:31:57 INFO  : 'stop' command is executed.
14:31:58 INFO  : 'ps7_init' command is executed.
14:31:58 INFO  : 'ps7_post_config' command is executed.
14:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:58 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:58 INFO  : 'con' command is executed.
14:31:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

14:31:58 INFO  : Disconnected from the channel tcfchan#29.
14:43:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1683546196831,  Project:1683543927684
14:43:34 INFO  : Project fpga_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:43:36 INFO  : Copied contents of C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf into \fpga_wrapper_hw_platform_0\system.hdf.
14:43:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:43:44 INFO  : 
14:43:46 INFO  : 
14:43:48 INFO  : 
14:43:52 INFO  : 
14:43:54 INFO  : 
14:43:54 INFO  : Updating hardware inferred compiler options for fpga.
14:43:55 INFO  : Updating hardware inferred compiler options for fpga_prog.
14:43:56 INFO  : Updating hardware inferred compiler options for fpga_prog_test.
14:43:57 INFO  : Updating hardware inferred compiler options for fpga_progr.
14:43:57 INFO  : Updating hardware inferred compiler options for test.
14:43:58 INFO  : Clearing existing target manager status.
14:43:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:44:10 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
14:47:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/fpga_wrapper.bit"
14:47:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
14:47:14 INFO  : 'fpga -state' command is executed.
14:47:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:14 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
14:47:14 INFO  : 'jtag frequency' command is executed.
14:47:14 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:14 INFO  : Context for 'APU' is selected.
14:47:14 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
14:47:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:14 INFO  : Context for 'APU' is selected.
14:47:14 INFO  : 'stop' command is executed.
14:47:15 INFO  : 'ps7_init' command is executed.
14:47:15 INFO  : 'ps7_post_config' command is executed.
14:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:15 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:15 INFO  : 'con' command is executed.
14:47:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

14:47:15 INFO  : Disconnected from the channel tcfchan#30.
14:48:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
14:48:10 INFO  : 'fpga -state' command is executed.
14:48:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:10 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
14:48:10 INFO  : 'jtag frequency' command is executed.
14:48:10 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:10 INFO  : Context for 'APU' is selected.
14:48:10 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
14:48:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:10 INFO  : Context for 'APU' is selected.
14:48:10 INFO  : 'stop' command is executed.
14:48:10 INFO  : 'ps7_init' command is executed.
14:48:10 INFO  : 'ps7_post_config' command is executed.
14:48:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:48:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:11 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:11 INFO  : 'con' command is executed.
14:48:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

14:48:11 INFO  : Disconnected from the channel tcfchan#31.
14:51:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
14:51:03 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/fpga_wrapper.bit"
14:51:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
14:51:14 INFO  : 'fpga -state' command is executed.
14:51:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:14 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
14:51:14 INFO  : 'jtag frequency' command is executed.
14:51:14 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:14 INFO  : Context for 'APU' is selected.
14:51:14 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
14:51:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:14 INFO  : Context for 'APU' is selected.
14:51:14 INFO  : 'stop' command is executed.
14:51:15 INFO  : 'ps7_init' command is executed.
14:51:15 INFO  : 'ps7_post_config' command is executed.
14:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:15 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:15 INFO  : 'con' command is executed.
14:51:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

14:51:15 INFO  : Disconnected from the channel tcfchan#32.
15:14:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1683547999452,  Project:1683546196831
15:14:19 INFO  : Project fpga_wrapper_hw_platform_0's source hardware specification located at C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:14:21 INFO  : Copied contents of C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf into \fpga_wrapper_hw_platform_0\system.hdf.
15:14:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:14:29 INFO  : 
15:14:31 INFO  : 
15:14:34 INFO  : 
15:14:36 INFO  : 
15:14:39 INFO  : 
15:14:40 INFO  : Updating hardware inferred compiler options for fpga.
15:14:41 INFO  : Updating hardware inferred compiler options for fpga_prog.
15:14:42 INFO  : Updating hardware inferred compiler options for fpga_prog_test.
15:14:42 INFO  : Updating hardware inferred compiler options for fpga_progr.
15:14:43 INFO  : Updating hardware inferred compiler options for test.
15:14:43 INFO  : Clearing existing target manager status.
15:14:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:14:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:17:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
15:17:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/fpga_wrapper.bit"
15:17:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
15:17:44 INFO  : 'fpga -state' command is executed.
15:17:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:44 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
15:17:44 INFO  : 'jtag frequency' command is executed.
15:17:44 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:44 INFO  : Context for 'APU' is selected.
15:17:44 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
15:17:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:44 INFO  : Context for 'APU' is selected.
15:17:45 INFO  : 'stop' command is executed.
15:17:46 INFO  : 'ps7_init' command is executed.
15:17:46 INFO  : 'ps7_post_config' command is executed.
15:17:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:17:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:47 ERROR : Memory write error at 0x100000. AP transaction timeout
15:17:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
----------------End of Script----------------

15:17:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
15:17:54 INFO  : 'fpga -state' command is executed.
15:17:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:54 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
15:17:54 INFO  : 'jtag frequency' command is executed.
15:17:54 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:54 INFO  : Context for 'APU' is selected.
15:17:54 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
15:17:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:54 INFO  : Context for 'APU' is selected.
15:17:54 INFO  : 'stop' command is executed.
15:17:54 ERROR : AP transaction error, DAP status f0000021
15:17:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:18:21 INFO  : Registering command handlers for SDK TCF services
15:18:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
15:18:27 INFO  : XSCT server has started successfully.
15:18:28 INFO  : Successfully done setting XSCT server connection channel  
15:18:28 INFO  : Successfully done setting SDK workspace  
15:18:28 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
15:18:28 INFO  : Checking for hwspec changes in the project fpga_wrapper_hw_platform_0.
15:18:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
15:18:40 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/fpga_wrapper.bit"
15:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
15:18:46 INFO  : 'fpga -state' command is executed.
15:18:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:47 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
15:18:47 INFO  : 'jtag frequency' command is executed.
15:18:47 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:47 INFO  : Context for 'APU' is selected.
15:18:47 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
15:18:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:47 INFO  : Context for 'APU' is selected.
15:18:47 INFO  : 'stop' command is executed.
15:18:48 INFO  : 'ps7_init' command is executed.
15:18:48 INFO  : 'ps7_post_config' command is executed.
15:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:48 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:49 INFO  : 'con' command is executed.
15:18:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

15:18:49 INFO  : Disconnected from the channel tcfchan#1.
10:57:23 INFO  : Registering command handlers for SDK TCF services
10:57:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
10:57:27 INFO  : XSCT server has started successfully.
10:57:28 INFO  : Successfully done setting XSCT server connection channel  
10:57:29 INFO  : Successfully done setting SDK workspace  
10:57:29 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
10:57:29 INFO  : Checking for hwspec changes in the project fpga_wrapper_hw_platform_0.
10:57:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1683875782754,  Project:1683547999452
10:57:36 INFO  : The hardware specification for project 'fpga_wrapper_hw_platform_0' is different from C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
10:57:36 INFO  : Copied contents of C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf into \fpga_wrapper_hw_platform_0\system.hdf.
10:58:39 ERROR : Failed to openhw "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf"
java.io.IOException: Command [C 7 xsdb eval "::hsi::utils::openhw C:/Xilinx/Vivado/2018.2/layouts/wor...] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:838)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at java.io.BufferedInputStream.read1(BufferedInputStream.java:284)
	at java.io.BufferedInputStream.read(BufferedInputStream.java:345)
	at java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:185)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:84)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:327)
10:58:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
10:59:53 INFO  : Registering command handlers for SDK TCF services
10:59:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
11:03:04 INFO  : Registering command handlers for SDK TCF services
11:03:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
11:06:12 INFO  : Registering command handlers for SDK TCF services
11:06:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
11:07:25 INFO  : Registering command handlers for SDK TCF services
11:07:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
11:10:13 INFO  : Registering command handlers for SDK TCF services
11:10:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
11:19:29 INFO  : Registering command handlers for SDK TCF services
11:19:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
11:22:33 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
11:22:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
11:23:53 INFO  : Registering command handlers for SDK TCF services
11:23:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
11:27:18 INFO  : Registering command handlers for SDK TCF services
11:27:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
11:28:16 INFO  : Registering command handlers for SDK TCF services
11:28:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
11:31:04 INFO  : Registering command handlers for SDK TCF services
11:31:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
11:32:19 INFO  : Registering command handlers for SDK TCF services
11:32:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
11:38:38 INFO  : Registering command handlers for SDK TCF services
11:38:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
11:41:41 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
11:41:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
11:44:32 INFO  : Registering command handlers for SDK TCF services
11:44:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
12:36:42 INFO  : Registering command handlers for SDK TCF services
12:36:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
12:39:06 INFO  : Registering command handlers for SDK TCF services
12:39:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
12:50:50 INFO  : Registering command handlers for SDK TCF services
12:50:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
12:53:52 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
12:53:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
12:56:53 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
12:56:53 ERROR : Failed to call init_repo
Reason: xsct server communication channel is not established.
12:56:53 ERROR : Exception raised in executing the command =Failed to call init_repo
Reason: xsct server communication channel is not established. 
12:56:53 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
12:56:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
12:56:54 INFO  : Checking for hwspec changes in the project fpga_wrapper_hw_platform_0.
14:30:29 INFO  : Registering command handlers for SDK TCF services
14:30:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
14:58:52 INFO  : Registering command handlers for SDK TCF services
14:58:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
14:58:56 INFO  : XSCT server has started successfully.
14:58:57 INFO  : Successfully done setting XSCT server connection channel  
14:58:57 INFO  : Successfully done setting SDK workspace  
14:58:57 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
14:58:57 INFO  : Checking for hwspec changes in the project fpga_wrapper_hw_platform_0.
14:59:38 INFO  : Registering command handlers for SDK TCF services
14:59:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
14:59:42 INFO  : XSCT server has started successfully.
14:59:42 INFO  : Successfully done setting XSCT server connection channel  
14:59:42 INFO  : Successfully done setting SDK workspace  
14:59:42 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
14:59:42 INFO  : Checking for hwspec changes in the project fpga_wrapper_hw_platform_0.
15:00:06 INFO  : Registering command handlers for SDK TCF services
15:00:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
15:00:09 INFO  : XSCT server has started successfully.
15:00:10 INFO  : Successfully done setting XSCT server connection channel  
15:00:10 INFO  : Successfully done setting SDK workspace  
15:00:10 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
15:00:10 INFO  : Checking for hwspec changes in the project fpga_wrapper_hw_platform_0.
16:32:01 INFO  : Registering command handlers for SDK TCF services
16:32:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
16:36:45 INFO  : Registering command handlers for SDK TCF services
16:36:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
16:36:50 INFO  : XSCT server has started successfully.
16:36:51 INFO  : Successfully done setting XSCT server connection channel  
16:36:51 INFO  : Successfully done setting SDK workspace  
16:36:51 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
16:36:51 INFO  : Checking for hwspec changes in the project fpga_wrapper_hw_platform_0.
16:37:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
16:37:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/fpga_wrapper.bit"
16:37:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
16:37:21 INFO  : 'fpga -state' command is executed.
16:37:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:22 INFO  : Jtag cable 'Digilent Zybo 210279A42F2AA' is selected.
16:37:22 INFO  : 'jtag frequency' command is executed.
16:37:22 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:22 INFO  : Context for 'APU' is selected.
16:37:23 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
16:37:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:23 INFO  : Context for 'APU' is selected.
16:37:23 INFO  : 'stop' command is executed.
16:37:24 INFO  : 'ps7_init' command is executed.
16:37:24 INFO  : 'ps7_post_config' command is executed.
16:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:24 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:24 INFO  : 'con' command is executed.
16:37:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
con
----------------End of Script----------------

16:37:24 INFO  : Disconnected from the channel tcfchan#1.
16:42:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
16:42:24 INFO  : 'fpga -state' command is executed.
16:42:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:24 INFO  : Jtag cable 'Digilent Zybo 210279A42F2AA' is selected.
16:42:24 INFO  : 'jtag frequency' command is executed.
16:42:24 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:24 INFO  : Context for 'APU' is selected.
16:42:28 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
16:42:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:28 INFO  : Context for 'APU' is selected.
16:42:28 INFO  : 'stop' command is executed.
16:42:30 INFO  : 'ps7_init' command is executed.
16:42:30 INFO  : 'ps7_post_config' command is executed.
16:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:30 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:30 INFO  : 'con' command is executed.
16:42:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
con
----------------End of Script----------------

16:42:30 INFO  : Disconnected from the channel tcfchan#2.
16:45:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
16:45:19 INFO  : 'fpga -state' command is executed.
16:45:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:20 INFO  : Jtag cable 'Digilent Zybo 210279A42F2AA' is selected.
16:45:20 INFO  : 'jtag frequency' command is executed.
16:45:20 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:20 INFO  : Context for 'APU' is selected.
16:45:24 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
16:45:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:24 INFO  : Context for 'APU' is selected.
16:45:24 INFO  : 'stop' command is executed.
16:45:25 INFO  : 'ps7_init' command is executed.
16:45:25 INFO  : 'ps7_post_config' command is executed.
16:45:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:26 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:26 INFO  : 'con' command is executed.
16:45:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
con
----------------End of Script----------------

16:45:26 INFO  : Disconnected from the channel tcfchan#3.
16:49:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
16:49:18 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/fpga_wrapper.bit"
16:49:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
16:49:43 INFO  : 'fpga -state' command is executed.
16:49:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:43 INFO  : Jtag cable 'Digilent Zybo 210279A42F2AA' is selected.
16:49:43 INFO  : 'jtag frequency' command is executed.
16:49:43 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:43 INFO  : Context for 'APU' is selected.
16:49:43 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
16:49:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:43 INFO  : Context for 'APU' is selected.
16:49:43 INFO  : 'stop' command is executed.
16:49:44 INFO  : 'ps7_init' command is executed.
16:49:44 INFO  : 'ps7_post_config' command is executed.
16:49:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:45 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:45 INFO  : 'con' command is executed.
16:49:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
con
----------------End of Script----------------

16:49:45 INFO  : Disconnected from the channel tcfchan#4.
16:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
16:50:44 INFO  : 'fpga -state' command is executed.
16:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:45 INFO  : Jtag cable 'Digilent Zybo 210279A42F2AA' is selected.
16:50:45 INFO  : 'jtag frequency' command is executed.
16:50:45 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:50:45 INFO  : Context for 'APU' is selected.
16:50:49 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
16:50:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:49 INFO  : Context for 'APU' is selected.
16:50:50 INFO  : 'stop' command is executed.
16:50:51 INFO  : 'ps7_init' command is executed.
16:50:51 INFO  : 'ps7_post_config' command is executed.
16:50:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:50:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:51 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:51 INFO  : 'con' command is executed.
16:50:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
con
----------------End of Script----------------

16:50:51 INFO  : Disconnected from the channel tcfchan#5.
16:51:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
16:51:28 INFO  : 'fpga -state' command is executed.
16:51:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:28 INFO  : Jtag cable 'Digilent Zybo 210279A42F2AA' is selected.
16:51:28 INFO  : 'jtag frequency' command is executed.
16:51:28 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:51:28 INFO  : Context for 'APU' is selected.
16:51:33 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
16:51:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:33 INFO  : Context for 'APU' is selected.
16:51:33 INFO  : 'stop' command is executed.
16:51:34 INFO  : 'ps7_init' command is executed.
16:51:35 INFO  : 'ps7_post_config' command is executed.
16:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:35 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:35 INFO  : 'con' command is executed.
16:51:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
con
----------------End of Script----------------

16:51:35 INFO  : Disconnected from the channel tcfchan#6.
16:52:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
16:52:28 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/fpga_wrapper.bit"
16:52:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
16:52:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/fpga_wrapper.bit"
16:53:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
16:53:15 INFO  : 'fpga -state' command is executed.
16:53:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:16 INFO  : Jtag cable 'Digilent Zybo 210279A42F2AA' is selected.
16:53:16 INFO  : 'jtag frequency' command is executed.
16:53:16 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:53:16 INFO  : Context for 'APU' is selected.
16:53:16 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
16:53:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:16 INFO  : Context for 'APU' is selected.
16:53:16 INFO  : 'stop' command is executed.
16:53:17 INFO  : 'ps7_init' command is executed.
16:53:17 INFO  : 'ps7_post_config' command is executed.
16:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:17 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:18 INFO  : 'con' command is executed.
16:53:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
con
----------------End of Script----------------

16:53:18 INFO  : Disconnected from the channel tcfchan#7.
16:56:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
16:56:49 INFO  : 'fpga -state' command is executed.
16:56:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:49 INFO  : Jtag cable 'Digilent Zybo 210279A42F2AA' is selected.
16:56:49 INFO  : 'jtag frequency' command is executed.
16:56:49 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:56:50 INFO  : Context for 'APU' is selected.
16:56:54 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
16:56:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:54 INFO  : Context for 'APU' is selected.
16:56:54 INFO  : 'stop' command is executed.
16:56:55 INFO  : 'ps7_init' command is executed.
16:56:55 INFO  : 'ps7_post_config' command is executed.
16:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:56:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:56 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:56 INFO  : 'con' command is executed.
16:56:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
con
----------------End of Script----------------

16:56:56 INFO  : Disconnected from the channel tcfchan#8.
16:57:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
16:57:30 INFO  : 'fpga -state' command is executed.
16:57:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:30 INFO  : Jtag cable 'Digilent Zybo 210279A42F2AA' is selected.
16:57:30 INFO  : 'jtag frequency' command is executed.
16:57:30 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:30 INFO  : Context for 'APU' is selected.
16:57:34 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
16:57:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:34 INFO  : Context for 'APU' is selected.
16:57:34 INFO  : 'stop' command is executed.
16:57:35 INFO  : 'ps7_init' command is executed.
16:57:35 INFO  : 'ps7_post_config' command is executed.
16:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:36 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:36 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:36 INFO  : 'con' command is executed.
16:57:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
con
----------------End of Script----------------

16:57:36 INFO  : Disconnected from the channel tcfchan#9.
16:58:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
16:58:03 INFO  : 'fpga -state' command is executed.
16:58:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:04 INFO  : Jtag cable 'Digilent Zybo 210279A42F2AA' is selected.
16:58:04 INFO  : 'jtag frequency' command is executed.
16:58:04 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:04 INFO  : Context for 'APU' is selected.
16:58:08 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
16:58:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:08 INFO  : Context for 'APU' is selected.
16:58:09 INFO  : 'stop' command is executed.
16:58:10 INFO  : 'ps7_init' command is executed.
16:58:10 INFO  : 'ps7_post_config' command is executed.
16:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:10 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:10 INFO  : 'con' command is executed.
16:58:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
con
----------------End of Script----------------

16:58:10 INFO  : Disconnected from the channel tcfchan#10.
16:59:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
16:59:00 INFO  : 'fpga -state' command is executed.
16:59:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:00 INFO  : Jtag cable 'Digilent Zybo 210279A42F2AA' is selected.
16:59:00 INFO  : 'jtag frequency' command is executed.
16:59:00 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:00 INFO  : Context for 'APU' is selected.
16:59:04 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
16:59:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:04 INFO  : Context for 'APU' is selected.
16:59:04 INFO  : 'stop' command is executed.
16:59:05 INFO  : 'ps7_init' command is executed.
16:59:05 INFO  : 'ps7_post_config' command is executed.
16:59:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:06 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:06 INFO  : 'con' command is executed.
16:59:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
con
----------------End of Script----------------

16:59:06 INFO  : Disconnected from the channel tcfchan#11.
17:01:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
17:01:58 INFO  : 'fpga -state' command is executed.
17:01:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:59 INFO  : Jtag cable 'Digilent Zybo 210279A42F2AA' is selected.
17:01:59 INFO  : 'jtag frequency' command is executed.
17:01:59 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:59 INFO  : Context for 'APU' is selected.
17:02:02 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
17:02:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:02 INFO  : Context for 'APU' is selected.
17:02:02 INFO  : 'stop' command is executed.
17:02:03 INFO  : 'ps7_init' command is executed.
17:02:04 INFO  : 'ps7_post_config' command is executed.
17:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:04 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:04 INFO  : 'con' command is executed.
17:02:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
con
----------------End of Script----------------

17:02:04 INFO  : Disconnected from the channel tcfchan#12.
17:03:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
17:03:53 INFO  : 'fpga -state' command is executed.
17:03:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:53 INFO  : Jtag cable 'Digilent Zybo 210279A42F2AA' is selected.
17:03:53 INFO  : 'jtag frequency' command is executed.
17:03:53 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:53 INFO  : Context for 'APU' is selected.
17:03:57 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
17:03:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:57 INFO  : Context for 'APU' is selected.
17:03:57 INFO  : 'stop' command is executed.
17:03:58 INFO  : 'ps7_init' command is executed.
17:03:58 INFO  : 'ps7_post_config' command is executed.
17:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:58 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:58 INFO  : 'con' command is executed.
17:03:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
con
----------------End of Script----------------

17:03:58 INFO  : Disconnected from the channel tcfchan#13.
17:05:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A42F2AA" && level==0} -index 1' command is executed.
17:05:56 INFO  : 'fpga -state' command is executed.
17:05:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:57 INFO  : Jtag cable 'Digilent Zybo 210279A42F2AA' is selected.
17:05:57 INFO  : 'jtag frequency' command is executed.
17:05:57 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:57 INFO  : Context for 'APU' is selected.
17:06:01 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
17:06:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:01 INFO  : Context for 'APU' is selected.
17:06:01 INFO  : 'stop' command is executed.
17:06:02 INFO  : 'ps7_init' command is executed.
17:06:02 INFO  : 'ps7_post_config' command is executed.
17:06:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:06:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:02 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:02 INFO  : 'con' command is executed.
17:06:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A42F2AA"} -index 0
con
----------------End of Script----------------

17:06:02 INFO  : Disconnected from the channel tcfchan#14.
