[
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"SimTop.Halt",
    "name":"Halt.v",
    "text":"\nimport \"DPI-C\" function void set_halt_ptr(input logic a []);\n\nmodule Halt(input clk,\n            input reset,\n            input halt);\n\n  reg halt_reg [0:0];\n  initial set_halt_ptr(halt_reg);\n\n  always @(posedge clk) begin\n    if (reset) begin \n      halt_reg[0] <= 1'b0;\n    end else begin\n      halt_reg[0] <= halt; // \n    end\n  end\nendmodule\n\n\n            "
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"SimTop.RegFile",
    "name":"RegFile.v",
    "text":"\nimport \"DPI-C\" function void set_gpr_ptr(input logic [63:0] a []);\n\nmodule RegFile(\n            input  clk,\n            input  reset,\n            input  rs1_en,\n            input  rs2_en,\n            input  rd_en,\n            input  [63:0] rs1_addr,\n            input  [63:0] rs2_addr,\n            input  [63:0] rd_addr,\n            output [63:0] rs1_data,\n            output [63:0] rs2_data,\n            input  [63:0] rd_data\n            );\n\n  reg [63:0] rf [0:31];\n  initial set_gpr_ptr(rf);  // rf为通用寄存器的二维数组变量\n\n  assign rs1_data = (rs1_en || rs1_addr == 5'b0) ? 64'b0 : rf[rs1_addr];\n  assign rs2_data = (rs2_en || rs2_addr == 5'b0) ? 64'b0 : rf[rs2_addr];\n\n  always @(posedge clk) begin\n    if (reset) begin \n      integer i;\n      for(i = 0; i < 32; i = i + 1) begin\n        rf[i] <= 64'b0;\n      end\n    end else begin\n      rf[rd_addr] <= rd_en ? rd_addr == 5'b0 ? 64'b0 : rd_data : rf[rd_addr]; \n    end\n  end\nendmodule\n\n            "
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/zgs/project/ysyx-workbench/npc/build/vsrc"
  }
]