Loading plugins phase: Elapsed time ==> 0s.623ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_05.cydsn\SCSI2SDKit_Copy_05.cyprj -d CY8C5888LTI-LP097 -s C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_05.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 12s.568ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.396ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SCSI2SDKit_Copy_05.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_05.cydsn\SCSI2SDKit_Copy_05.cyprj -dcpsoc3 SCSI2SDKit_Copy_05.v -verilog
======================================================================

======================================================================
Compiling:  SCSI2SDKit_Copy_05.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_05.cydsn\SCSI2SDKit_Copy_05.cyprj -dcpsoc3 SCSI2SDKit_Copy_05.v -verilog
======================================================================

======================================================================
Compiling:  SCSI2SDKit_Copy_05.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_05.cydsn\SCSI2SDKit_Copy_05.cyprj -dcpsoc3 -verilog SCSI2SDKit_Copy_05.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Feb 27 17:35:17 2022


======================================================================
Compiling:  SCSI2SDKit_Copy_05.v
Program  :   vpp
Options  :    -yv2 -q10 SCSI2SDKit_Copy_05.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Feb 27 17:35:17 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_05.cydsn\scsiTarget\scsiTarget.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SCSI2SDKit_Copy_05.ctl'.
SCSI2SDKit_Copy_05.v (line 2031, col 58):  Note: Substituting module 'cmp_vv_vv' for '/='.
SCSI2SDKit_Copy_05.v (line 2068, col 57):  Note: Substituting module 'cmp_vv_vv' for '='.
SCSI2SDKit_Copy_05.v (line 2416, col 43):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SCSI2SDKit_Copy_05.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_05.cydsn\SCSI2SDKit_Copy_05.cyprj -dcpsoc3 -verilog SCSI2SDKit_Copy_05.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Feb 27 17:35:19 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_05.cydsn\codegentemp\SCSI2SDKit_Copy_05.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_05.cydsn\codegentemp\SCSI2SDKit_Copy_05.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_05.cydsn\scsiTarget\scsiTarget.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  SCSI2SDKit_Copy_05.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_05.cydsn\SCSI2SDKit_Copy_05.cyprj -dcpsoc3 -verilog SCSI2SDKit_Copy_05.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Feb 27 17:35:21 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_05.cydsn\codegentemp\SCSI2SDKit_Copy_05.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_05.cydsn\codegentemp\SCSI2SDKit_Copy_05.v'.
Linking 'C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_05.cydsn\scsiTarget\scsiTarget.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Note:  Using config. rule '\scsiTarget:datapath\' to set csattribute 'placement_force' on '\scsiTarget:datapath\'.
Note:  Using config. rule '\SDCard:BSPIM:sR8:Dp:u0\' to set csattribute 'placement_force' on '\SDCard:BSPIM:sR8:Dp:u0\'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_2282
	Net_2283
	Net_2284
	Net_2285
	Net_2286
	Net_1500
	\SDCard:BSPIM:mosi_after_ld\
	\SDCard:BSPIM:so_send\
	\SDCard:BSPIM:mosi_cpha_1\
	\SDCard:BSPIM:pre_mosi\
	\SDCard:BSPIM:dpcounter_zero\
	\SDCard:BSPIM:control_7\
	\SDCard:BSPIM:control_6\
	\SDCard:BSPIM:control_5\
	\SDCard:BSPIM:control_4\
	\SDCard:BSPIM:control_3\
	\SDCard:BSPIM:control_2\
	\SDCard:BSPIM:control_1\
	\SDCard:BSPIM:control_0\
	\SDCard:Net_294\
	\USBFS:dma_complete_0\
	\USBFS:Net_1922\
	\USBFS:dma_complete_1\
	\USBFS:Net_1921\
	\USBFS:dma_complete_2\
	\USBFS:Net_1920\
	\USBFS:dma_complete_3\
	\USBFS:Net_1919\
	\USBFS:dma_complete_4\
	\USBFS:Net_1918\
	\USBFS:dma_complete_5\
	\USBFS:Net_1917\
	\USBFS:dma_complete_6\
	\USBFS:Net_1916\
	\USBFS:dma_complete_7\
	\USBFS:Net_1915\
	Net_2038
	Net_2039
	Net_2040
	Net_2041
	Net_2042
	Net_2043
	Net_2044
	Net_1686
	Net_2085
	Net_2086
	Net_2087
	Net_2088
	Net_2089
	Net_2090
	Net_2091
	\MODULE_1:g1:a0:gx:u0:albi_2\
	\MODULE_1:g1:a0:gx:u0:agbi_2\
	\MODULE_1:g1:a0:gx:u0:lt_3\
	\MODULE_1:g1:a0:gx:u0:gt_3\
	\MODULE_1:g1:a0:gx:u0:lt_4\
	\MODULE_1:g1:a0:gx:u0:gt_4\
	\MODULE_1:g1:a0:gx:u0:lti_1\
	\MODULE_1:g1:a0:gx:u0:gti_1\
	\MODULE_1:g1:a0:gx:u0:albi_1\
	\MODULE_1:g1:a0:gx:u0:agbi_1\
	\MODULE_1:g1:a0:gx:u0:albi_0\
	\MODULE_1:g1:a0:gx:u0:agbi_0\
	\MODULE_1:g1:a0:xeq\
	\MODULE_1:g1:a0:xlt\
	\MODULE_1:g1:a0:xlte\
	\MODULE_1:g1:a0:xgt\
	\MODULE_1:g1:a0:xgte\
	\MODULE_1:lt\
	\MODULE_1:eq\
	\MODULE_1:gt\
	\MODULE_1:gte\
	\MODULE_1:lte\
	\MODULE_2:g1:a0:gx:u0:albi_2\
	\MODULE_2:g1:a0:gx:u0:agbi_2\
	\MODULE_2:g1:a0:gx:u0:lt_3\
	\MODULE_2:g1:a0:gx:u0:gt_3\
	\MODULE_2:g1:a0:gx:u0:lt_4\
	\MODULE_2:g1:a0:gx:u0:gt_4\
	\MODULE_2:g1:a0:gx:u0:lti_1\
	\MODULE_2:g1:a0:gx:u0:gti_1\
	\MODULE_2:g1:a0:gx:u0:albi_1\
	\MODULE_2:g1:a0:gx:u0:agbi_1\
	\MODULE_2:g1:a0:gx:u0:albi_0\
	\MODULE_2:g1:a0:gx:u0:agbi_0\
	\MODULE_2:g1:a0:xneq\
	\MODULE_2:g1:a0:xlt\
	\MODULE_2:g1:a0:xlte\
	\MODULE_2:g1:a0:xgt\
	\MODULE_2:g1:a0:xgte\
	\MODULE_2:lt\
	\MODULE_2:gt\
	\MODULE_2:gte\
	\MODULE_2:lte\
	\MODULE_2:neq\
	\MODULE_3:g1:a0:gx:u0:albi_1\
	\MODULE_3:g1:a0:gx:u0:agbi_1\
	\MODULE_3:g1:a0:gx:u0:lt_0\
	\MODULE_3:g1:a0:gx:u0:gt_0\
	\MODULE_3:g1:a0:gx:u0:lt_1\
	\MODULE_3:g1:a0:gx:u0:gt_1\
	\MODULE_3:g1:a0:gx:u0:lt_2\
	\MODULE_3:g1:a0:gx:u0:gt_2\
	\MODULE_3:g1:a0:gx:u0:lti_0\
	\MODULE_3:g1:a0:gx:u0:gti_0\
	\MODULE_3:g1:a0:gx:u0:albi_0\
	\MODULE_3:g1:a0:gx:u0:agbi_0\
	\MODULE_3:g1:a0:xneq\
	\MODULE_3:g1:a0:xlt\
	\MODULE_3:g1:a0:xlte\
	\MODULE_3:g1:a0:xgt\
	\MODULE_3:g1:a0:xgte\
	\MODULE_3:lt\
	\MODULE_3:gt\
	\MODULE_3:gte\
	\MODULE_3:lte\
	\MODULE_3:neq\


Deleted 117 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__SCSI_In_DBx_net_6 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_5 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_4 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_3 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_2 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_1 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SCSI_In_DBx_net_0 to tmpOE__SCSI_In_DBx_net_7
Aliasing tmpOE__SD_CD_net_0 to one
Aliasing tmpOE__SD_CS_net_0 to one
Aliasing tmpOE__SD_SCK_net_0 to one
Aliasing tmpOE__SD_MOSI_net_0 to one
Aliasing \SCSI_CTL_PHASE:clk\ to zero
Aliasing \SCSI_CTL_PHASE:rst\ to zero
Aliasing Net_1083 to one
Aliasing \SCSI_Out_Bits:clk\ to zero
Aliasing \SCSI_Out_Bits:rst\ to zero
Aliasing tmpOE__LED1_net_0 to one
Aliasing \SDCard:BSPIM:pol_supprt\ to zero
Aliasing \SDCard:BSPIM:tx_status_3\ to \SDCard:BSPIM:load_rx_data\
Aliasing \SDCard:BSPIM:tx_status_6\ to zero
Aliasing \SDCard:BSPIM:tx_status_5\ to zero
Aliasing \SDCard:BSPIM:rx_status_3\ to zero
Aliasing \SDCard:BSPIM:rx_status_2\ to zero
Aliasing \SDCard:BSPIM:rx_status_1\ to zero
Aliasing \SDCard:BSPIM:rx_status_0\ to zero
Aliasing \SDCard:Net_289\ to zero
Aliasing tmpOE__SD_MISO_net_0 to one
Aliasing \USBFS:tmpOE__Dm_net_0\ to one
Aliasing \USBFS:tmpOE__Dp_net_0\ to one
Aliasing \SCSI_Out_Ctl:clk\ to zero
Aliasing \SCSI_Out_Ctl:rst\ to zero
Aliasing \Debug_Timer:Net_260\ to zero
Aliasing Net_12 to zero
Aliasing \Debug_Timer:Net_102\ to one
Aliasing \SCSI_Filtered:status_7\ to zero
Aliasing \SCSI_Filtered:status_6\ to zero
Aliasing \SCSI_Filtered:status_5\ to zero
Aliasing filteredIn_0 to one
Aliasing \SCSI_CTL_BSY:clk\ to zero
Aliasing \SCSI_CTL_BSY:rst\ to zero
Aliasing tmpOE__ICD_net_0 to one
Aliasing Net_3347_4 to one
Aliasing Net_3347_3 to one
Aliasing Net_3347_2 to one
Aliasing Net_3347_1 to one
Aliasing Net_3347_0 to one
Aliasing Net_3238 to one
Aliasing cydff_4S to zero
Aliasing Net_3229_4 to one
Aliasing Net_3229_3 to zero
Aliasing Net_3229_2 to zero
Aliasing Net_3229_1 to one
Aliasing Net_3229_0 to zero
Aliasing Net_3381 to zero
Aliasing tmpOE__ACSI_ID_H_net_0 to one
Aliasing tmpOE__ACSI_RW_net_0 to one
Aliasing tmpOE__ACSI_A1_net_0 to one
Aliasing tmpOE__ACSI_SEL_net_0 to one
Aliasing tmpOE__ACSI_DR_net_0 to one
Aliasing tmpOE__ACSI_IR_net_0 to one
Aliasing a_0 to zero
Aliasing a_1 to zero
Aliasing SCSI_nID_7 to one
Aliasing SCSI_nID_6 to one
Aliasing SCSI_nID_5 to one
Aliasing SCSI_nID_4 to one
Aliasing ACSI_ID_Selection_1S to zero
Aliasing IR_1S to zero
Aliasing Net_3388 to zero
Aliasing REQ_ACK_FF_1R to zero
Aliasing ACSI_CMD1_Selection_1R to zero
Aliasing tmpOE__ACSI_RST_net_0 to one
Aliasing \GlitchFilter_2:genblk2:Counter0:DP:cs_addr_2\ to zero
Aliasing tmpOE__ACSI_ACK_net_0 to one
Aliasing \MODULE_1:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN4_4 to MODIN2_4
Aliasing MODIN4_3 to MODIN2_3
Aliasing MODIN4_2 to MODIN2_2
Aliasing MODIN4_1 to MODIN2_1
Aliasing MODIN4_0 to MODIN2_0
Aliasing \MODULE_2:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \MODULE_3:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \SDCard:BSPIM:so_send_reg\\D\ to zero
Aliasing \SDCard:BSPIM:dpcounter_one_reg\\D\ to \SDCard:BSPIM:load_rx_data\
Aliasing cydff_2_7D to \ACSI_In:status_7\
Aliasing cydff_2_6D to \ACSI_In:status_6\
Aliasing cydff_2_5D to \ACSI_In:status_5\
Aliasing cydff_2_4D to \ACSI_In:status_4\
Aliasing cydff_2_3D to \ACSI_In:status_3\
Aliasing cydff_2_2D to \ACSI_In:status_2\
Aliasing cydff_2_1D to \ACSI_In:status_1\
Aliasing cydff_2_0D to \ACSI_In:status_0\
Removing Rhs of wire tmpOE__SCSI_In_DBx_net_7[1] = Net_2212[37]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_6[2] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_5[3] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_4[4] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_3[5] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_2[6] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_1[7] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Lhs of wire tmpOE__SCSI_In_DBx_net_0[8] = tmpOE__SCSI_In_DBx_net_7[1]
Removing Rhs of wire Net_791_7[9] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_7\[172]
Removing Rhs of wire Net_791_6[10] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_6\[175]
Removing Rhs of wire Net_791_5[11] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_5\[177]
Removing Rhs of wire Net_791_4[12] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_4\[179]
Removing Rhs of wire Net_791_3[13] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_3\[181]
Removing Rhs of wire Net_791_2[14] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_2\[183]
Removing Rhs of wire Net_791_1[15] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_1\[185]
Removing Rhs of wire Net_791_0[16] = \SCSI_Out_Mux:tmp__SCSI_Out_Mux_reg_0\[187]
Removing Lhs of wire tmpOE__SD_CD_net_0[41] = one[35]
Removing Rhs of wire Net_1523[47] = cydff_1[447]
Removing Lhs of wire tmpOE__SD_CS_net_0[49] = one[35]
Removing Lhs of wire tmpOE__SD_SCK_net_0[56] = one[35]
Removing Lhs of wire tmpOE__SD_MOSI_net_0[63] = one[35]
Removing Rhs of wire Net_683[64] = \SDCard:BSPIM:mosi_fin\[226]
Removing Rhs of wire Net_683[64] = \SDCard:BSPIM:mosi_cpha_0\[227]
Removing Lhs of wire \SCSI_CTL_PHASE:clk\[69] = zero[34]
Removing Lhs of wire \SCSI_CTL_PHASE:rst\[70] = zero[34]
Removing Rhs of wire MSG[71] = \SCSI_CTL_PHASE:control_out_0\[72]
Removing Rhs of wire MSG[71] = \SCSI_CTL_PHASE:control_0\[95]
Removing Rhs of wire CD[73] = \SCSI_CTL_PHASE:control_out_1\[74]
Removing Rhs of wire CD[73] = \SCSI_CTL_PHASE:control_1\[94]
Removing Rhs of wire IO[75] = \SCSI_CTL_PHASE:control_out_2\[76]
Removing Rhs of wire IO[75] = \SCSI_CTL_PHASE:control_2\[93]
Removing Rhs of wire REQ[99] = \scsiTarget:REQReg\[100]
Removing Rhs of wire Net_1706_7[101] = \scsiTarget:data_7\[102]
Removing Rhs of wire Net_1706_6[103] = \scsiTarget:data_6\[104]
Removing Rhs of wire Net_1706_5[105] = \scsiTarget:data_5\[106]
Removing Rhs of wire Net_1706_4[107] = \scsiTarget:data_4\[108]
Removing Rhs of wire Net_1706_3[109] = \scsiTarget:data_3\[110]
Removing Rhs of wire Net_1706_2[111] = \scsiTarget:data_2\[112]
Removing Rhs of wire Net_1706_1[113] = \scsiTarget:data_1\[114]
Removing Rhs of wire Net_1706_0[115] = \scsiTarget:data_0\[116]
Removing Rhs of wire \scsiTarget:pi_7\[117] = \scsiTarget:dbxInReg_7\[118]
Removing Rhs of wire \scsiTarget:pi_6\[119] = \scsiTarget:dbxInReg_6\[120]
Removing Rhs of wire \scsiTarget:pi_5\[121] = \scsiTarget:dbxInReg_5\[122]
Removing Rhs of wire \scsiTarget:pi_4\[123] = \scsiTarget:dbxInReg_4\[124]
Removing Rhs of wire \scsiTarget:pi_3\[125] = \scsiTarget:dbxInReg_3\[126]
Removing Rhs of wire \scsiTarget:pi_2\[127] = \scsiTarget:dbxInReg_2\[128]
Removing Rhs of wire \scsiTarget:pi_1\[129] = \scsiTarget:dbxInReg_1\[130]
Removing Rhs of wire \scsiTarget:pi_0\[131] = \scsiTarget:dbxInReg_0\[132]
Removing Rhs of wire Net_1668[144] = \scsiTarget:f0_bus_stat\[143]
Removing Rhs of wire Net_1655[145] = \scsiTarget:f1_bus_stat\[142]
Removing Rhs of wire filteredIn_4[148] = \GlitchFilter_1:genblk1[0]:last_state\[660]
Removing Rhs of wire SCSI_nDBx_7[161] = \mux_1:tmp__mux_1_reg_7\[595]
Removing Rhs of wire SCSI_nDBx_6[162] = \mux_1:tmp__mux_1_reg_6\[598]
Removing Rhs of wire SCSI_nDBx_5[163] = \mux_1:tmp__mux_1_reg_5\[601]
Removing Rhs of wire SCSI_nDBx_4[164] = \mux_1:tmp__mux_1_reg_4\[604]
Removing Rhs of wire SCSI_nDBx_3[165] = \mux_1:tmp__mux_1_reg_3\[607]
Removing Rhs of wire SCSI_nDBx_2[166] = \mux_1:tmp__mux_1_reg_2\[610]
Removing Rhs of wire SCSI_nDBx_1[167] = \mux_1:tmp__mux_1_reg_1\[613]
Removing Rhs of wire SCSI_nDBx_0[168] = \mux_1:tmp__mux_1_reg_0\[616]
Removing Lhs of wire Net_1083[169] = one[35]
Removing Rhs of wire Net_2204[173] = \SCSI_Out_Ctl:control_out_0\[384]
Removing Rhs of wire Net_2204[173] = \SCSI_Out_Ctl:control_0\[407]
Removing Rhs of wire Net_1707_7[174] = \SCSI_Out_Bits:control_out_7\[191]
Removing Rhs of wire Net_1707_7[174] = \SCSI_Out_Bits:control_7\[200]
Removing Rhs of wire Net_1707_6[176] = \SCSI_Out_Bits:control_out_6\[192]
Removing Rhs of wire Net_1707_6[176] = \SCSI_Out_Bits:control_6\[201]
Removing Rhs of wire Net_1707_5[178] = \SCSI_Out_Bits:control_out_5\[193]
Removing Rhs of wire Net_1707_5[178] = \SCSI_Out_Bits:control_5\[202]
Removing Rhs of wire Net_1707_4[180] = \SCSI_Out_Bits:control_out_4\[194]
Removing Rhs of wire Net_1707_4[180] = \SCSI_Out_Bits:control_4\[203]
Removing Rhs of wire Net_1707_3[182] = \SCSI_Out_Bits:control_out_3\[195]
Removing Rhs of wire Net_1707_3[182] = \SCSI_Out_Bits:control_3\[204]
Removing Rhs of wire Net_1707_2[184] = \SCSI_Out_Bits:control_out_2\[196]
Removing Rhs of wire Net_1707_2[184] = \SCSI_Out_Bits:control_2\[205]
Removing Rhs of wire Net_1707_1[186] = \SCSI_Out_Bits:control_out_1\[197]
Removing Rhs of wire Net_1707_1[186] = \SCSI_Out_Bits:control_1\[206]
Removing Rhs of wire Net_1707_0[188] = \SCSI_Out_Bits:control_out_0\[198]
Removing Rhs of wire Net_1707_0[188] = \SCSI_Out_Bits:control_0\[207]
Removing Lhs of wire \SCSI_Out_Bits:clk\[189] = zero[34]
Removing Lhs of wire \SCSI_Out_Bits:rst\[190] = zero[34]
Removing Lhs of wire tmpOE__LED1_net_0[209] = one[35]
Removing Lhs of wire \SDCard:Net_276\[215] = Net_710[39]
Removing Rhs of wire \SDCard:BSPIM:load_rx_data\[218] = \SDCard:BSPIM:dpcounter_one\[219]
Removing Lhs of wire \SDCard:BSPIM:pol_supprt\[220] = zero[34]
Removing Lhs of wire \SDCard:BSPIM:miso_to_dp\[221] = \SDCard:Net_244\[222]
Removing Lhs of wire \SDCard:Net_244\[222] = Net_686[313]
Removing Rhs of wire \SDCard:BSPIM:tx_status_1\[248] = \SDCard:BSPIM:dpMOSI_fifo_empty\[249]
Removing Rhs of wire \SDCard:BSPIM:tx_status_2\[250] = \SDCard:BSPIM:dpMOSI_fifo_not_full\[251]
Removing Lhs of wire \SDCard:BSPIM:tx_status_3\[252] = \SDCard:BSPIM:load_rx_data\[218]
Removing Rhs of wire \SDCard:BSPIM:rx_status_4\[254] = \SDCard:BSPIM:dpMISO_fifo_full\[255]
Removing Rhs of wire \SDCard:BSPIM:rx_status_5\[256] = \SDCard:BSPIM:dpMISO_fifo_not_empty\[257]
Removing Lhs of wire \SDCard:BSPIM:tx_status_6\[259] = zero[34]
Removing Lhs of wire \SDCard:BSPIM:tx_status_5\[260] = zero[34]
Removing Lhs of wire \SDCard:BSPIM:rx_status_3\[261] = zero[34]
Removing Lhs of wire \SDCard:BSPIM:rx_status_2\[262] = zero[34]
Removing Lhs of wire \SDCard:BSPIM:rx_status_1\[263] = zero[34]
Removing Lhs of wire \SDCard:BSPIM:rx_status_0\[264] = zero[34]
Removing Lhs of wire \SDCard:Net_273\[274] = zero[34]
Removing Lhs of wire \SDCard:Net_289\[314] = zero[34]
Removing Lhs of wire tmpOE__SD_MISO_net_0[316] = one[35]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[323] = one[35]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[330] = one[35]
Removing Lhs of wire \SCSI_Out_Ctl:clk\[382] = zero[34]
Removing Lhs of wire \SCSI_Out_Ctl:rst\[383] = zero[34]
Removing Lhs of wire \Debug_Timer:Net_260\[413] = zero[34]
Removing Lhs of wire \Debug_Timer:Net_266\[414] = one[35]
Removing Lhs of wire Net_12[415] = zero[34]
Removing Rhs of wire Net_855[420] = \Debug_Timer:Net_51\[416]
Removing Lhs of wire \Debug_Timer:Net_102\[421] = one[35]
Removing Lhs of wire \SCSI_Filtered:status_7\[433] = zero[34]
Removing Lhs of wire \SCSI_Filtered:status_6\[434] = zero[34]
Removing Lhs of wire \SCSI_Filtered:status_5\[435] = zero[34]
Removing Lhs of wire \SCSI_Filtered:status_4\[436] = filteredIn_4[148]
Removing Lhs of wire \SCSI_Filtered:status_3\[437] = filteredIn_3[146]
Removing Lhs of wire \SCSI_Filtered:status_2\[438] = filteredIn_2[439]
Removing Lhs of wire \SCSI_Filtered:status_1\[440] = filteredIn_1[441]
Removing Lhs of wire \SCSI_Filtered:status_0\[442] = one[35]
Removing Lhs of wire filteredIn_0[443] = one[35]
Removing Rhs of wire SEL[453] = ACSI_ID_Selection_1[620]
Removing Rhs of wire CMD1ap[455] = \mux_2:tmp__mux_2_reg\[451]
Removing Rhs of wire Net_3348[456] = cmp_vv_vv_MODGEN_1[495]
Removing Rhs of wire Net_3348[456] = \MODULE_1:g1:a0:xneq\[814]
Removing Lhs of wire \SCSI_CTL_BSY:clk\[457] = zero[34]
Removing Lhs of wire \SCSI_CTL_BSY:rst\[458] = zero[34]
Removing Rhs of wire BSY[459] = \SCSI_CTL_BSY:control_out_0\[460]
Removing Rhs of wire BSY[459] = \SCSI_CTL_BSY:control_0\[483]
Removing Lhs of wire tmpOE__ICD_net_0[486] = one[35]
Removing Lhs of wire Net_3347_4[490] = one[35]
Removing Lhs of wire Net_3347_3[491] = one[35]
Removing Lhs of wire Net_3347_2[492] = one[35]
Removing Lhs of wire Net_3347_1[493] = one[35]
Removing Lhs of wire Net_3347_0[494] = one[35]
Removing Lhs of wire Net_3238[496] = one[35]
Removing Rhs of wire Net_3251[499] = cydff_4[503]
Removing Lhs of wire cydff_4R[504] = nA1[505]
Removing Lhs of wire cydff_4S[506] = zero[34]
Removing Rhs of wire Net_3344[507] = cmp_vv_vv_MODGEN_2[514]
Removing Rhs of wire Net_3344[507] = \MODULE_2:g1:a0:xeq\[899]
Removing Rhs of wire Net_3344[507] = \MODULE_2:g1:a0:gx:u0:aeqb_1\[876]
Removing Rhs of wire CMD1[508] = ACSI_CMD1_Selection_1[632]
Removing Lhs of wire Net_3229_4[509] = one[35]
Removing Lhs of wire Net_3229_3[510] = zero[34]
Removing Lhs of wire Net_3229_2[511] = zero[34]
Removing Lhs of wire Net_3229_1[512] = one[35]
Removing Lhs of wire Net_3229_0[513] = zero[34]
Removing Rhs of wire nACKi[524] = REQ_ACK_FF_1[628]
Removing Rhs of wire nACKo[527] = \GlitchFilter_3:genblk1[0]:last_state\[526]
Removing Rhs of wire Net_3380[535] = \ACK_MUX_1:tmp__ACK_MUX_1_reg\[532]
Removing Lhs of wire ACSI_D_DBx_7[544] = cydff_2_7[536]
Removing Lhs of wire ACSI_D_DBx_6[545] = cydff_2_6[537]
Removing Lhs of wire ACSI_D_DBx_5[546] = cydff_2_5[538]
Removing Lhs of wire ACSI_D_DBx_4[547] = cydff_2_4[539]
Removing Lhs of wire ACSI_D_DBx_3[548] = cydff_2_3[540]
Removing Lhs of wire ACSI_D_DBx_2[549] = cydff_2_2[541]
Removing Lhs of wire ACSI_D_DBx_1[550] = cydff_2_1[542]
Removing Lhs of wire ACSI_D_DBx_0[551] = cydff_2_0[543]
Removing Lhs of wire Net_3381[552] = zero[34]
Removing Lhs of wire tmpOE__ACSI_ID_H_net_0[554] = one[35]
Removing Lhs of wire tmpOE__ACSI_RW_net_0[560] = one[35]
Removing Lhs of wire tmpOE__ACSI_A1_net_0[565] = one[35]
Removing Lhs of wire tmpOE__ACSI_SEL_net_0[571] = one[35]
Removing Rhs of wire Net_3383[575] = cmp_vv_vv_MODGEN_3[576]
Removing Rhs of wire Net_3383[575] = \MODULE_3:g1:a0:xeq\[955]
Removing Rhs of wire Net_3383[575] = \MODULE_3:g1:a0:gx:u0:aeqb_1\[942]
Removing Rhs of wire IRQ[579] = IR_1[624]
Removing Lhs of wire tmpOE__ACSI_DR_net_0[581] = one[35]
Removing Lhs of wire tmpOE__ACSI_IR_net_0[587] = one[35]
Removing Lhs of wire a_0[593] = zero[34]
Removing Lhs of wire a_1[594] = zero[34]
Removing Lhs of wire SCSI_nID_7[597] = one[35]
Removing Lhs of wire SCSI_nID_6[600] = one[35]
Removing Lhs of wire SCSI_nID_5[603] = one[35]
Removing Lhs of wire SCSI_nID_4[606] = one[35]
Removing Rhs of wire SCSI_nID_3[609] = \LUT_1:tmp__LUT_1_reg_3\[710]
Removing Rhs of wire SCSI_nID_2[612] = \LUT_1:tmp__LUT_1_reg_2\[711]
Removing Rhs of wire SCSI_nID_1[615] = \LUT_1:tmp__LUT_1_reg_1\[712]
Removing Rhs of wire SCSI_nID_0[618] = \LUT_1:tmp__LUT_1_reg_0\[713]
Removing Lhs of wire ACSI_ID_Selection_1R[621] = Net_3387[622]
Removing Lhs of wire ACSI_ID_Selection_1S[623] = zero[34]
Removing Lhs of wire IR_1R[625] = IR_reset[626]
Removing Lhs of wire IR_1S[627] = zero[34]
Removing Lhs of wire Net_3388[629] = zero[34]
Removing Lhs of wire REQ_ACK_FF_1R[630] = zero[34]
Removing Lhs of wire REQ_ACK_FF_1S[631] = nREQ[534]
Removing Lhs of wire ACSI_CMD1_Selection_1R[633] = zero[34]
Removing Lhs of wire ACSI_CMD1_Selection_1S[634] = CMD1ap[455]
Removing Lhs of wire \SCSI_In:status_7\[635] = Net_3399_7[636]
Removing Lhs of wire \SCSI_In:status_6\[637] = Net_3399_6[638]
Removing Lhs of wire \SCSI_In:status_5\[639] = Net_3399_5[640]
Removing Lhs of wire \SCSI_In:status_4\[641] = Net_3399_4[642]
Removing Lhs of wire \SCSI_In:status_3\[643] = Net_3399_3[644]
Removing Lhs of wire \SCSI_In:status_2\[645] = Net_3399_2[646]
Removing Lhs of wire \SCSI_In:status_1\[647] = Net_3399_1[648]
Removing Lhs of wire \SCSI_In:status_0\[649] = Net_3399_0[650]
Removing Lhs of wire tmpOE__ACSI_RST_net_0[665] = one[35]
Removing Rhs of wire Net_3409[674] = \GlitchFilter_2:state_0\[672]
Removing Lhs of wire \GlitchFilter_2:genblk2:Counter0:DP:cs_addr_2\[676] = zero[34]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_1\[708] = cydff_2_6[537]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_0\[709] = cydff_2_5[538]
Removing Lhs of wire tmpOE__ACSI_ACK_net_0[715] = one[35]
Removing Lhs of wire \ACSI_In:status_7\[727] = ACSI_In_DBx_7[17]
Removing Lhs of wire \ACSI_In:status_6\[728] = ACSI_In_DBx_6[18]
Removing Lhs of wire \ACSI_In:status_5\[729] = ACSI_In_DBx_5[19]
Removing Lhs of wire \ACSI_In:status_4\[730] = ACSI_In_DBx_4[20]
Removing Lhs of wire \ACSI_In:status_3\[731] = ACSI_In_DBx_3[21]
Removing Lhs of wire \ACSI_In:status_2\[732] = ACSI_In_DBx_2[22]
Removing Lhs of wire \ACSI_In:status_1\[733] = ACSI_In_DBx_1[23]
Removing Lhs of wire \ACSI_In:status_0\[734] = ACSI_In_DBx_0[24]
Removing Lhs of wire \MODULE_1:g1:a0:newa_4\[738] = MODIN1_4[739]
Removing Lhs of wire MODIN1_4[739] = one[35]
Removing Lhs of wire \MODULE_1:g1:a0:newa_3\[740] = MODIN1_3[741]
Removing Lhs of wire MODIN1_3[741] = one[35]
Removing Lhs of wire \MODULE_1:g1:a0:newa_2\[742] = MODIN1_2[743]
Removing Lhs of wire MODIN1_2[743] = one[35]
Removing Lhs of wire \MODULE_1:g1:a0:newa_1\[744] = MODIN1_1[745]
Removing Lhs of wire MODIN1_1[745] = one[35]
Removing Lhs of wire \MODULE_1:g1:a0:newa_0\[746] = MODIN1_0[747]
Removing Lhs of wire MODIN1_0[747] = one[35]
Removing Lhs of wire \MODULE_1:g1:a0:newb_4\[748] = MODIN2_4[749]
Removing Lhs of wire MODIN2_4[749] = cydff_2_4[539]
Removing Lhs of wire \MODULE_1:g1:a0:newb_3\[750] = MODIN2_3[751]
Removing Lhs of wire MODIN2_3[751] = cydff_2_3[540]
Removing Lhs of wire \MODULE_1:g1:a0:newb_2\[752] = MODIN2_2[753]
Removing Lhs of wire MODIN2_2[753] = cydff_2_2[541]
Removing Lhs of wire \MODULE_1:g1:a0:newb_1\[754] = MODIN2_1[755]
Removing Lhs of wire MODIN2_1[755] = cydff_2_1[542]
Removing Lhs of wire \MODULE_1:g1:a0:newb_0\[756] = MODIN2_0[757]
Removing Lhs of wire MODIN2_0[757] = cydff_2_0[543]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_4\[758] = one[35]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_3\[759] = one[35]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_2\[760] = one[35]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_1\[761] = one[35]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_0\[762] = one[35]
Removing Lhs of wire \MODULE_1:g1:a0:datab_4\[763] = cydff_2_4[539]
Removing Lhs of wire \MODULE_1:g1:a0:datab_3\[764] = cydff_2_3[540]
Removing Lhs of wire \MODULE_1:g1:a0:datab_2\[765] = cydff_2_2[541]
Removing Lhs of wire \MODULE_1:g1:a0:datab_1\[766] = cydff_2_1[542]
Removing Lhs of wire \MODULE_1:g1:a0:datab_0\[767] = cydff_2_0[543]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_4\[768] = one[35]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_3\[769] = one[35]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_2\[770] = one[35]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_1\[771] = one[35]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_0\[772] = one[35]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_4\[773] = cydff_2_4[539]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_3\[774] = cydff_2_3[540]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_2\[775] = cydff_2_2[541]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_1\[776] = cydff_2_1[542]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_0\[777] = cydff_2_0[543]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:aeqb_0\[783] = one[35]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:eq_0\[784] = \MODULE_1:g1:a0:gx:u0:xnor_array_0\[782]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:eqi_0\[789] = \MODULE_1:g1:a0:gx:u0:eq_4\[788]
Removing Lhs of wire \MODULE_2:g1:a0:newa_4\[824] = MODIN3_4[825]
Removing Lhs of wire MODIN3_4[825] = one[35]
Removing Lhs of wire \MODULE_2:g1:a0:newa_3\[826] = MODIN3_3[827]
Removing Lhs of wire MODIN3_3[827] = zero[34]
Removing Lhs of wire \MODULE_2:g1:a0:newa_2\[828] = MODIN3_2[829]
Removing Lhs of wire MODIN3_2[829] = zero[34]
Removing Lhs of wire \MODULE_2:g1:a0:newa_1\[830] = MODIN3_1[831]
Removing Lhs of wire MODIN3_1[831] = one[35]
Removing Lhs of wire \MODULE_2:g1:a0:newa_0\[832] = MODIN3_0[833]
Removing Lhs of wire MODIN3_0[833] = zero[34]
Removing Lhs of wire \MODULE_2:g1:a0:newb_4\[834] = cydff_2_4[539]
Removing Lhs of wire MODIN4_4[835] = cydff_2_4[539]
Removing Lhs of wire \MODULE_2:g1:a0:newb_3\[836] = cydff_2_3[540]
Removing Lhs of wire MODIN4_3[837] = cydff_2_3[540]
Removing Lhs of wire \MODULE_2:g1:a0:newb_2\[838] = cydff_2_2[541]
Removing Lhs of wire MODIN4_2[839] = cydff_2_2[541]
Removing Lhs of wire \MODULE_2:g1:a0:newb_1\[840] = cydff_2_1[542]
Removing Lhs of wire MODIN4_1[841] = cydff_2_1[542]
Removing Lhs of wire \MODULE_2:g1:a0:newb_0\[842] = cydff_2_0[543]
Removing Lhs of wire MODIN4_0[843] = cydff_2_0[543]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_4\[844] = one[35]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_3\[845] = zero[34]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_2\[846] = zero[34]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_1\[847] = one[35]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_0\[848] = zero[34]
Removing Lhs of wire \MODULE_2:g1:a0:datab_4\[849] = cydff_2_4[539]
Removing Lhs of wire \MODULE_2:g1:a0:datab_3\[850] = cydff_2_3[540]
Removing Lhs of wire \MODULE_2:g1:a0:datab_2\[851] = cydff_2_2[541]
Removing Lhs of wire \MODULE_2:g1:a0:datab_1\[852] = cydff_2_1[542]
Removing Lhs of wire \MODULE_2:g1:a0:datab_0\[853] = cydff_2_0[543]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_4\[854] = one[35]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_3\[855] = zero[34]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_2\[856] = zero[34]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_1\[857] = one[35]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_0\[858] = zero[34]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_4\[859] = cydff_2_4[539]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_3\[860] = cydff_2_3[540]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_2\[861] = cydff_2_2[541]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_1\[862] = cydff_2_1[542]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_0\[863] = cydff_2_0[543]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:aeqb_0\[869] = one[35]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eq_0\[870] = \MODULE_2:g1:a0:gx:u0:xnor_array_0\[868]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eqi_0\[875] = \MODULE_2:g1:a0:gx:u0:eq_4\[874]
Removing Lhs of wire \MODULE_3:g1:a0:newa_2\[910] = MODIN5_2[911]
Removing Lhs of wire MODIN5_2[911] = a_2[719]
Removing Lhs of wire \MODULE_3:g1:a0:newa_1\[912] = MODIN5_1[913]
Removing Lhs of wire MODIN5_1[913] = zero[34]
Removing Lhs of wire \MODULE_3:g1:a0:newa_0\[914] = MODIN5_0[915]
Removing Lhs of wire MODIN5_0[915] = zero[34]
Removing Lhs of wire \MODULE_3:g1:a0:newb_2\[916] = MODIN6_2[917]
Removing Lhs of wire MODIN6_2[917] = RnW_2[555]
Removing Lhs of wire \MODULE_3:g1:a0:newb_1\[918] = MODIN6_1[919]
Removing Lhs of wire MODIN6_1[919] = RnW_1[484]
Removing Lhs of wire \MODULE_3:g1:a0:newb_0\[920] = MODIN6_0[921]
Removing Lhs of wire MODIN6_0[921] = RnW_0[566]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_2\[922] = a_2[719]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_1\[923] = zero[34]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_0\[924] = zero[34]
Removing Lhs of wire \MODULE_3:g1:a0:datab_2\[925] = RnW_2[555]
Removing Lhs of wire \MODULE_3:g1:a0:datab_1\[926] = RnW_1[484]
Removing Lhs of wire \MODULE_3:g1:a0:datab_0\[927] = RnW_0[566]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_2\[928] = a_2[719]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_1\[929] = zero[34]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_0\[930] = zero[34]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_2\[931] = RnW_2[555]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_1\[932] = RnW_1[484]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_0\[933] = RnW_0[566]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:aeqb_0\[937] = one[35]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:eq_0\[938] = \MODULE_3:g1:a0:gx:u0:xnor_array_0\[936]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:eqi_0\[941] = \MODULE_3:g1:a0:gx:u0:eq_2\[940]
Removing Lhs of wire \SDCard:BSPIM:so_send_reg\\D\[992] = zero[34]
Removing Lhs of wire \SDCard:BSPIM:mosi_reg\\D\[999] = \SDCard:BSPIM:mosi_pre_reg\[241]
Removing Lhs of wire \SDCard:BSPIM:dpcounter_one_reg\\D\[1001] = \SDCard:BSPIM:load_rx_data\[218]
Removing Lhs of wire \SDCard:BSPIM:mosi_from_dp_reg\\D\[1002] = \SDCard:BSPIM:mosi_from_dp\[231]
Removing Lhs of wire cydff_1D[1005] = Net_2072[445]
Removing Lhs of wire cydff_4D[1006] = one[35]
Removing Lhs of wire \GlitchFilter_3:genblk1[0]:samples_1\\D\[1007] = \GlitchFilter_3:genblk1[0]:samples_0\[523]
Removing Lhs of wire \GlitchFilter_3:genblk1[0]:samples_0\\D\[1008] = nACKi[524]
Removing Lhs of wire cydff_2_7D[1010] = ACSI_In_DBx_7[17]
Removing Lhs of wire cydff_2_6D[1011] = ACSI_In_DBx_6[18]
Removing Lhs of wire cydff_2_5D[1012] = ACSI_In_DBx_5[19]
Removing Lhs of wire cydff_2_4D[1013] = ACSI_In_DBx_4[20]
Removing Lhs of wire cydff_2_3D[1014] = ACSI_In_DBx_3[21]
Removing Lhs of wire cydff_2_2D[1015] = ACSI_In_DBx_2[22]
Removing Lhs of wire cydff_2_1D[1016] = ACSI_In_DBx_1[23]
Removing Lhs of wire cydff_2_0D[1017] = ACSI_In_DBx_0[24]
Removing Lhs of wire ACSI_ID_Selection_1D[1018] = Net_3383[575]
Removing Lhs of wire IR_1D[1019] = IR_enable[533]
Removing Lhs of wire REQ_ACK_FF_1D[1020] = zero[34]
Removing Lhs of wire ACSI_CMD1_Selection_1D[1021] = zero[34]
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:sample\\D\[1022] = Net_3380[535]

------------------------------------------------------
Aliased 0 equations, 342 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'RESET' (cost = 0):
RESET <= (not Net_3409);

Note:  Expanding virtual equation for 'Net_3382_4' (cost = 0):
Net_3382_4 <= (not cydff_2_4);

Note:  Expanding virtual equation for 'Net_3382_3' (cost = 0):
Net_3382_3 <= (not cydff_2_3);

Note:  Expanding virtual equation for 'SCSI_nID_3' (cost = 2):
SCSI_nID_3 <= (not cydff_2_5
	OR not cydff_2_6);

Note:  Expanding virtual equation for 'Net_3382_2' (cost = 0):
Net_3382_2 <= (not cydff_2_2);

Note:  Expanding virtual equation for 'SCSI_nID_2' (cost = 2):
SCSI_nID_2 <= (cydff_2_5
	OR not cydff_2_6);

Note:  Expanding virtual equation for 'Net_3382_1' (cost = 0):
Net_3382_1 <= (not cydff_2_1);

Note:  Expanding virtual equation for 'SCSI_nID_1' (cost = 2):
SCSI_nID_1 <= (not cydff_2_5
	OR cydff_2_6);

Note:  Expanding virtual equation for 'Net_3382_0' (cost = 0):
Net_3382_0 <= (not cydff_2_0);

Note:  Expanding virtual equation for 'SCSI_nID_0' (cost = 2):
SCSI_nID_0 <= (cydff_2_5
	OR cydff_2_6);

Note:  Expanding virtual equation for '\SDCard:BSPIM:load_rx_data\' (cost = 1):
\SDCard:BSPIM:load_rx_data\ <= ((not \SDCard:BSPIM:count_4\ and not \SDCard:BSPIM:count_3\ and not \SDCard:BSPIM:count_2\ and not \SDCard:BSPIM:count_1\ and \SDCard:BSPIM:count_0\));

Note:  Expanding virtual equation for 'filteredIn_2' (cost = 0):
filteredIn_2 <= (not SEL);

Note:  Expanding virtual equation for 'nACSI_ACK' (cost = 0):
nACSI_ACK <= (not Net_3379);

Note:  Expanding virtual equation for 'Net_3373' (cost = 0):
Net_3373 <= (not RnW_1);

Note:  Expanding virtual equation for 'Net_3374' (cost = 0):
Net_3374 <= (not Net_3378);

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[0]:or_term\' (cost = 3):
\GlitchFilter_3:genblk1[0]:or_term\ <= (nACKi
	OR \GlitchFilter_3:genblk1[0]:samples_0\
	OR \GlitchFilter_3:genblk1[0]:samples_1\);

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[0]:and_term\' (cost = 1):
\GlitchFilter_3:genblk1[0]:and_term\ <= ((\GlitchFilter_3:genblk1[0]:samples_1\ and \GlitchFilter_3:genblk1[0]:samples_0\ and nACKi));

Note:  Expanding virtual equation for 'nSELACK' (cost = 2):
nSELACK <= (not Net_3379
	OR not Net_3378);

Note:  Expanding virtual equation for 'IR_enable' (cost = 3):
IR_enable <= ((not MSG and not CMD1));

Note:  Expanding virtual equation for 'nREQ' (cost = 0):
nREQ <= (not REQ);

Note:  Expanding virtual equation for 'Net_3380' (cost = 9):
Net_3380 <= ((not REQ and MSG)
	OR (not REQ and CMD1)
	OR (not MSG and not CMD1 and nACKo));

Note:  Expanding virtual equation for 'Net_3384' (cost = 0):
Net_3384 <= (not CD);

Note:  Expanding virtual equation for 'nCMD1' (cost = 0):
nCMD1 <= (not CMD1);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:or_term\' (cost = 4):
\GlitchFilter_1:genblk1[0]:or_term\ <= (\GlitchFilter_1:genblk1[0]:sample\
	OR (not REQ and MSG)
	OR (not REQ and CMD1)
	OR (not MSG and not CMD1 and nACKo));

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:and_term\' (cost = 3):
\GlitchFilter_1:genblk1[0]:and_term\ <= ((not REQ and MSG and \GlitchFilter_1:genblk1[0]:sample\)
	OR (not REQ and CMD1 and \GlitchFilter_1:genblk1[0]:sample\)
	OR (not MSG and not CMD1 and nACKo and \GlitchFilter_1:genblk1[0]:sample\));

Note:  Expanding virtual equation for 'a_2' (cost = 0):
a_2 <= (not ACSI_In_DBx_7);

Note:  Expanding virtual equation for 'Net_3424' (cost = 0):
Net_3424 <= (not filteredIn_4);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= (cydff_2_4);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= (cydff_2_3);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= (cydff_2_2);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= (cydff_2_1);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= (cydff_2_0);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_1:g1:a0:gx:u0:eq_1\ <= ((cydff_2_1 and cydff_2_0));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_1:g1:a0:gx:u0:eq_2\ <= ((cydff_2_2 and cydff_2_1 and cydff_2_0));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_1:g1:a0:gx:u0:eq_3\ <= ((cydff_2_3 and cydff_2_2 and cydff_2_1 and cydff_2_0));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_1:g1:a0:gx:u0:eq_4\ <= ((cydff_2_4 and cydff_2_3 and cydff_2_2 and cydff_2_1 and cydff_2_0));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:gt_0\ <= (not cydff_2_0);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_1:g1:a0:gx:u0:gt_1\ <= (not cydff_2_0
	OR not cydff_2_1);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_4\ <= (cydff_2_4);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_3\ <= (not cydff_2_3);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= (not cydff_2_2);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= (cydff_2_1);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= (not cydff_2_0);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not cydff_2_0 and cydff_2_1));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_2\ <= ((not cydff_2_2 and not cydff_2_0 and cydff_2_1));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_3\ <= ((not cydff_2_3 and not cydff_2_2 and not cydff_2_0 and cydff_2_1));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_0\ <= (cydff_2_0);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:lt_1\ <= ((cydff_2_1 and cydff_2_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_1\ <= (not cydff_2_1);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_2\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:xnor_array_2\ <= ((not RnW_2 and ACSI_In_DBx_7)
	OR (not ACSI_In_DBx_7 and RnW_2));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:xnor_array_1\ <= (not RnW_1);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= (not RnW_0);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_1\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:eq_1\ <= ((not RnW_1 and not RnW_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'filteredIn_3' (cost = 0):
filteredIn_3 <= (Net_3409);

Note:  Expanding virtual equation for 'Net_3382_7' (cost = 2):
Net_3382_7 <= (CMD1
	OR not cydff_2_7);

Note:  Expanding virtual equation for 'Net_3382_6' (cost = 2):
Net_3382_6 <= (CMD1
	OR not cydff_2_6);

Note:  Expanding virtual equation for 'Net_3382_5' (cost = 2):
Net_3382_5 <= (CMD1
	OR not cydff_2_5);

Note:  Expanding virtual equation for 'SCSI_nDBx_4' (cost = 8):
SCSI_nDBx_4 <= (SEL
	OR not cydff_2_4);

Note:  Expanding virtual equation for 'SCSI_nDBx_3' (cost = 57):
SCSI_nDBx_3 <= ((not cydff_2_5 and SEL)
	OR (not cydff_2_6 and SEL)
	OR (not SEL and not cydff_2_3));

Note:  Expanding virtual equation for 'SCSI_nDBx_2' (cost = 42):
SCSI_nDBx_2 <= ((SEL and cydff_2_5)
	OR (not cydff_2_6 and SEL)
	OR (not SEL and not cydff_2_2));

Note:  Expanding virtual equation for 'SCSI_nDBx_1' (cost = 87):
SCSI_nDBx_1 <= ((not cydff_2_5 and SEL)
	OR (SEL and cydff_2_6)
	OR (not SEL and not cydff_2_1));

Note:  Expanding virtual equation for 'SCSI_nDBx_0' (cost = 72):
SCSI_nDBx_0 <= ((SEL and cydff_2_5)
	OR (SEL and cydff_2_6)
	OR (not SEL and not cydff_2_0));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 5):
\MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((cydff_2_4 and cydff_2_3 and cydff_2_2 and cydff_2_1 and cydff_2_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:eq_4\ <= ((not cydff_2_3 and not cydff_2_2 and not cydff_2_0 and cydff_2_4 and cydff_2_1));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_2\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:eq_2\ <= ((not RnW_1 and not RnW_2 and not RnW_0 and ACSI_In_DBx_7)
	OR (not ACSI_In_DBx_7 and not RnW_1 and not RnW_0 and RnW_2));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'SCSI_nDBx_7' (cost = 6):
SCSI_nDBx_7 <= (SEL
	OR CMD1
	OR not cydff_2_7);

Note:  Expanding virtual equation for 'SCSI_nDBx_6' (cost = 36):
SCSI_nDBx_6 <= (SEL
	OR CMD1
	OR not cydff_2_6);

Note:  Expanding virtual equation for 'SCSI_nDBx_5' (cost = 45):
SCSI_nDBx_5 <= (SEL
	OR CMD1
	OR not cydff_2_5);

Note:  Expanding virtual equation for 'Net_3348' (cost = 5):
Net_3348 <= (not cydff_2_4
	OR not cydff_2_3
	OR not cydff_2_2
	OR not cydff_2_1
	OR not cydff_2_0);

Note:  Expanding virtual equation for 'Net_3344' (cost = 1):
Net_3344 <= ((not cydff_2_3 and not cydff_2_2 and not cydff_2_0 and cydff_2_4 and cydff_2_1));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for 'Net_3367' (cost = 5):
Net_3367 <= ((not cydff_2_4 and SEL)
	OR (not cydff_2_3 and SEL)
	OR (not cydff_2_2 and SEL)
	OR (not cydff_2_1 and SEL)
	OR (not cydff_2_0 and SEL));


Substituting virtuals - pass 5:


----------------------------------------------------------
Circuit simplification results:

	Expanded 76 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \MODULE_1:g1:a0:gx:u0:lt_2\ to zero
Removing Rhs of wire Net_1699[449] = SEL[453]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:lt_2\[805] = zero[34]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_05.cydsn\SCSI2SDKit_Copy_05.cyprj" -dcpsoc3 SCSI2SDKit_Copy_05.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.124ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Sunday, 27 February 2022 17:35:22
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\r\Documents\Data Sheets\apple\SCSI2SD\SCSI2SDKit_Copy_05.cydsn\SCSI2SDKit_Copy_05.cyprj -d CY8C5888LTI-LP097 SCSI2SDKit_Copy_05.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \MODULE_1:g1:a0:gx:u0:lti_0\ kept zero
    Removed wire end \MODULE_1:g1:a0:gx:u0:gti_0\ kept \MODULE_1:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_0\ kept \MODULE_2:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_0\ kept \MODULE_2:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \SDCard:BSPIM:so_send_reg\ from registered to combinatorial
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_4 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_7 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_2 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_8 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_9 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SD_Data_Clk'. Fanout=1, Signal=Net_710
    Digital Clock 1: Automatic-assigning  clock 'SCSI_CLK'. Fanout=1, Signal=Net_585
    Digital Clock 2: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \scsiTarget:ClkSync\: with output requested to be synchronous
        ClockIn: SCSI_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCSI_CLK, EnableOut: Constant 1
    UDB Clk/Enable \SDCard:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SD_Data_Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SD_Data_Clk, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_3:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_2:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_3240:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_3240:macrocell.q
    Routed Clock: nSELACK:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: nSELACK:macrocell.q
    Routed Clock: ACSI_SEL(0)_SYNC:synccell.out
        Effective Clock: BUS_CLK
        Enable Signal: ACSI_SEL(0)_SYNC:synccell.out
    Routed Clock: REQ:macrocell.q
        Effective Clock: SCSI_CLK
        Enable Signal: REQ:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SCSI_In_DBx(0)
        Attributes:
            Alias: DB0
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(0)__PA ,
            oe => tmpOE__SCSI_In_DBx_net_7 ,
            pin_input => Net_791_0 ,
            fb => ACSI_In_DBx_0 ,
            pad => SCSI_In_DBx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(1)
        Attributes:
            Alias: DB1
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(1)__PA ,
            oe => tmpOE__SCSI_In_DBx_net_7 ,
            pin_input => Net_791_1 ,
            fb => ACSI_In_DBx_1 ,
            pad => SCSI_In_DBx(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(2)
        Attributes:
            Alias: DB2
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(2)__PA ,
            oe => tmpOE__SCSI_In_DBx_net_7 ,
            pin_input => Net_791_2 ,
            fb => ACSI_In_DBx_2 ,
            pad => SCSI_In_DBx(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(3)
        Attributes:
            Alias: DB3
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(3)__PA ,
            oe => tmpOE__SCSI_In_DBx_net_7 ,
            pin_input => Net_791_3 ,
            fb => ACSI_In_DBx_3 ,
            pad => SCSI_In_DBx(3)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(4)
        Attributes:
            Alias: DB4
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(4)__PA ,
            oe => tmpOE__SCSI_In_DBx_net_7 ,
            pin_input => Net_791_4 ,
            fb => ACSI_In_DBx_4 ,
            pad => SCSI_In_DBx(4)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(5)
        Attributes:
            Alias: DB5
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(5)__PA ,
            oe => tmpOE__SCSI_In_DBx_net_7 ,
            pin_input => Net_791_5 ,
            fb => ACSI_In_DBx_5 ,
            pad => SCSI_In_DBx(5)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(6)
        Attributes:
            Alias: DB6
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(6)__PA ,
            oe => tmpOE__SCSI_In_DBx_net_7 ,
            pin_input => Net_791_6 ,
            fb => ACSI_In_DBx_6 ,
            pad => SCSI_In_DBx(6)_PAD );
        Properties:
        {
        }

    Pin : Name = SCSI_In_DBx(7)
        Attributes:
            Alias: DB7
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCSI_In_DBx(7)__PA ,
            oe => tmpOE__SCSI_In_DBx_net_7 ,
            pin_input => Net_791_7 ,
            fb => ACSI_In_DBx_7 ,
            pad => SCSI_In_DBx(7)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_CD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 3.3
        PORT MAP (
            pa_out => SD_CD(0)__PA ,
            pad => SD_CD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_CS(0)__PA ,
            pad => SD_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_SCK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_SCK(0)__PA ,
            pin_input => Net_682 ,
            pad => SD_SCK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_MOSI(0)__PA ,
            pin_input => Net_683 ,
            pad => SD_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SD_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SD_MISO(0)__PA ,
            fb => Net_686 ,
            pad => SD_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = ICD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ICD(0)__PA ,
            fb => Net_3372 ,
            pad => ICD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACSI_ID_H(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ACSI_ID_H(0)__PA ,
            fb => RnW_2 ,
            pad => ACSI_ID_H(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACSI_RW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACSI_RW(0)__PA ,
            fb => RnW_1 ,
            pad => ACSI_RW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACSI_A1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACSI_A1(0)__PA ,
            fb => RnW_0 ,
            pad => ACSI_A1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACSI_SEL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACSI_SEL(0)__PA ,
            fb => Net_3378 ,
            pad => ACSI_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACSI_DR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACSI_DR(0)__PA ,
            pin_input => Net_3385 ,
            pad => ACSI_DR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACSI_IR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACSI_IR(0)__PA ,
            pin_input => Net_3386 ,
            pad => ACSI_IR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACSI_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACSI_RST(0)__PA ,
            fb => Net_3407 ,
            pad => ACSI_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ACSI_ACK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACSI_ACK(0)__PA ,
            fb => Net_3379 ,
            pad => ACSI_ACK(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\scsiTarget:genParity_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !cydff_2_2 * 
              !cydff_2_1 * !cydff_2_0 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !cydff_2_2 * 
              cydff_2_1 * cydff_2_0 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * cydff_2_2 * 
              !cydff_2_1 * cydff_2_0 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * cydff_2_2 * 
              cydff_2_1 * !cydff_2_0 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * cydff_2_6 * 
              cydff_2_5 * Net_3409
            + \scsiTarget:state_0\ * !\scsiTarget:genParity_2\
            + filteredIn_4 * !\scsiTarget:genParity_2\
            + !\scsiTarget:genParity_2\ * !Net_3409
        );
        Output = \scsiTarget:genParity_2_split\ (fanout=1)

    MacroCell: Name=tmpOE__SCSI_In_DBx_net_7, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              IO * BSY * RnW_1
        );
        Output = tmpOE__SCSI_In_DBx_net_7 (fanout=8)

    MacroCell: Name=\scsiTarget:txComplete\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \scsiTarget:f0_blk_stat\ * !\scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * !\scsiTarget:state_0\
        );
        Output = \scsiTarget:txComplete\ (fanout=1)

    MacroCell: Name=Net_791_7, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_7 * !Net_2204
            + Net_2204 * Net_1707_7
        );
        Output = Net_791_7 (fanout=1)

    MacroCell: Name=Net_791_6, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_6 * !Net_2204
            + Net_2204 * Net_1707_6
        );
        Output = Net_791_6 (fanout=1)

    MacroCell: Name=Net_791_5, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_5 * !Net_2204
            + Net_2204 * Net_1707_5
        );
        Output = Net_791_5 (fanout=1)

    MacroCell: Name=Net_791_4, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_4 * !Net_2204
            + Net_2204 * Net_1707_4
        );
        Output = Net_791_4 (fanout=1)

    MacroCell: Name=Net_791_3, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_3 * !Net_2204
            + Net_2204 * Net_1707_3
        );
        Output = Net_791_3 (fanout=1)

    MacroCell: Name=Net_791_2, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_2 * !Net_2204
            + Net_2204 * Net_1707_2
        );
        Output = Net_791_2 (fanout=1)

    MacroCell: Name=Net_791_1, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_1 * !Net_2204
            + Net_2204 * Net_1707_1
        );
        Output = Net_791_1 (fanout=1)

    MacroCell: Name=Net_791_0, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_0 * !Net_2204
            + Net_2204 * Net_1707_0
        );
        Output = Net_791_0 (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\
        );
        Output = \SDCard:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=Net_683, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:BSPIM:state_2\ * !Net_1606 * 
              \SDCard:BSPIM:mosi_hs_reg\
            + \SDCard:BSPIM:state_1\ * !Net_1606 * \SDCard:BSPIM:mosi_hs_reg\
            + !\SDCard:BSPIM:state_0\ * !Net_1606 * 
              \SDCard:BSPIM:mosi_hs_reg\
        );
        Output = Net_683 (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\ * \SDCard:BSPIM:rx_status_4\
        );
        Output = \SDCard:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=CMD1ap, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_1699
            + Net_3372 * cydff_2_4 * cydff_2_3 * cydff_2_2 * cydff_2_1 * 
              cydff_2_0
        );
        Output = CMD1ap (fanout=1)

    MacroCell: Name=filteredIn_1, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !BSY
        );
        Output = filteredIn_1 (fanout=1)

    MacroCell: Name=Net_3249, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3251 * !Net_3379_SYNCOUT
        );
        Output = Net_3249 (fanout=1)

    MacroCell: Name=Net_3240, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              BSY * CMD1 * cydff_2_4 * !cydff_2_3 * !cydff_2_2 * cydff_2_1 * 
              !cydff_2_0
        );
        Output = Net_3240 (fanout=1)

    MacroCell: Name=Net_3375, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !RnW_1 * !Net_3378_SYNCOUT
        );
        Output = Net_3375 (fanout=1)

    MacroCell: Name=nSELACK, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_3378_SYNCOUT * Net_3379_SYNCOUT
        );
        Output = nSELACK (fanout=9)

    MacroCell: Name=filteredIn_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1699
        );
        Output = filteredIn_2 (fanout=1)

    MacroCell: Name=Net_3385, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !CD * IRQ
        );
        Output = Net_3385 (fanout=1)

    MacroCell: Name=IR_reset, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_3409 * Net_3378_SYNCOUT * Net_3379_SYNCOUT
        );
        Output = IR_reset (fanout=1)

    MacroCell: Name=Net_3387, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !BSY * Net_3409
        );
        Output = Net_3387 (fanout=1)

    MacroCell: Name=Net_3399_7, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1699 * !CMD1 * cydff_2_7
        );
        Output = Net_3399_7 (fanout=1)

    MacroCell: Name=Net_3399_6, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1699 * !CMD1 * cydff_2_6
        );
        Output = Net_3399_6 (fanout=1)

    MacroCell: Name=Net_3399_5, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1699 * !CMD1 * cydff_2_5
        );
        Output = Net_3399_5 (fanout=1)

    MacroCell: Name=Net_3399_4, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1699 * cydff_2_4
        );
        Output = Net_3399_4 (fanout=1)

    MacroCell: Name=Net_3399_3, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1699 * cydff_2_3
            + Net_1699 * cydff_2_6 * cydff_2_5
        );
        Output = Net_3399_3 (fanout=1)

    MacroCell: Name=Net_3399_2, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1699 * cydff_2_2
            + Net_1699 * cydff_2_6 * !cydff_2_5
        );
        Output = Net_3399_2 (fanout=1)

    MacroCell: Name=Net_3399_1, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1699 * cydff_2_1
            + Net_1699 * !cydff_2_6 * cydff_2_5
        );
        Output = Net_3399_1 (fanout=1)

    MacroCell: Name=Net_3399_0, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1699 * cydff_2_0
            + Net_1699 * !cydff_2_6 * !cydff_2_5
        );
        Output = Net_3399_0 (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:mosi_from_dp\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=Net_3386, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              CD * IRQ
        );
        Output = Net_3386 (fanout=1)

    MacroCell: Name=Net_3421, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CD * !filteredIn_4
        );
        Output = Net_3421 (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_4\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_3\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_2\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_1\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              !\SDCard:BSPIM:count_0\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\ * \SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              \SDCard:BSPIM:mosi_from_dp\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\scsiTarget:genParity_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !CMD1 * 
              cydff_2_5 * !cydff_2_4 * !cydff_2_3 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !CMD1 * 
              cydff_2_5 * cydff_2_4 * cydff_2_3 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * CMD1 * 
              !cydff_2_4 * cydff_2_3 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * CMD1 * 
              cydff_2_4 * !cydff_2_3 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !cydff_2_5 * 
              !cydff_2_4 * cydff_2_3 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !cydff_2_5 * 
              cydff_2_4 * !cydff_2_3 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * cydff_2_6 * 
              cydff_2_5 * Net_3409
            + \scsiTarget:genParity_1\ * !Net_3409
        );
        Output = \scsiTarget:genParity_1_split\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=Net_682, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_682 * \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\
        );
        Output = Net_682 (fanout=2)

    MacroCell: Name=REQ, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !REQ * \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:deskewComplete\ * Net_3409
            + !REQ * \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:f1_blk_stat\ * Net_3409
            + REQ * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              !\scsiTarget:state_0\
            + REQ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\
            + REQ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !filteredIn_4 * Net_3409
        );
        Output = REQ (fanout=6)

    MacroCell: Name=Net_1706_7, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_7 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_7 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_7 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_7\
        );
        Output = Net_1706_7 (fanout=2)

    MacroCell: Name=Net_1706_6, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_6 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_6 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_6 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_6\
        );
        Output = Net_1706_6 (fanout=2)

    MacroCell: Name=Net_1706_5, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_5 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_5 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_5 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_5\
        );
        Output = Net_1706_5 (fanout=2)

    MacroCell: Name=Net_1706_4, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_4 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_4 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_4 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_4\
        );
        Output = Net_1706_4 (fanout=2)

    MacroCell: Name=Net_1706_3, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_3 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_3 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_3 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_3\
        );
        Output = Net_1706_3 (fanout=2)

    MacroCell: Name=Net_1706_2, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_2 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_2 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_2 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_2\
        );
        Output = Net_1706_2 (fanout=2)

    MacroCell: Name=Net_1706_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_1 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_1 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_1 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_1\
        );
        Output = Net_1706_1 (fanout=2)

    MacroCell: Name=Net_1706_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_0 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_0 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_0 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_0\
        );
        Output = Net_1706_0 (fanout=2)

    MacroCell: Name=\scsiTarget:pi_7\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\scsiTarget:pi_7\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_1699 * !CMD1 * cydff_2_7 * Net_3409
            + \scsiTarget:pi_7\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * Net_3409
            + \scsiTarget:pi_7\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * CMD1 * Net_3409
            + \scsiTarget:pi_7\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !cydff_2_7 * Net_3409
        );
        Output = \scsiTarget:pi_7\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_6\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\scsiTarget:pi_6\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_1699 * !CMD1 * cydff_2_6 * Net_3409
            + \scsiTarget:pi_6\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * Net_3409
            + \scsiTarget:pi_6\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * CMD1 * Net_3409
            + \scsiTarget:pi_6\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !cydff_2_6 * Net_3409
        );
        Output = \scsiTarget:pi_6\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_5\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\scsiTarget:pi_5\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_1699 * !CMD1 * cydff_2_5 * Net_3409
            + \scsiTarget:pi_5\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * Net_3409
            + \scsiTarget:pi_5\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * CMD1 * Net_3409
            + \scsiTarget:pi_5\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !cydff_2_5 * Net_3409
        );
        Output = \scsiTarget:pi_5\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_4\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\scsiTarget:pi_4\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_1699 * cydff_2_4 * Net_3409
            + \scsiTarget:pi_4\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * Net_3409
            + \scsiTarget:pi_4\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !cydff_2_4 * Net_3409
        );
        Output = \scsiTarget:pi_4\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_3\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\scsiTarget:pi_3\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_1699 * cydff_2_3 * Net_3409
            + !\scsiTarget:pi_3\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              Net_1699 * cydff_2_6 * cydff_2_5 * Net_3409
            + \scsiTarget:pi_3\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !cydff_2_3 * 
              Net_3409
            + \scsiTarget:pi_3\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * !cydff_2_6 * 
              Net_3409
            + \scsiTarget:pi_3\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * !cydff_2_5 * 
              Net_3409
        );
        Output = \scsiTarget:pi_3\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\scsiTarget:pi_2\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_1699 * cydff_2_2 * Net_3409
            + !\scsiTarget:pi_2\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              Net_1699 * cydff_2_6 * !cydff_2_5 * Net_3409
            + \scsiTarget:pi_2\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !cydff_2_2 * 
              Net_3409
            + \scsiTarget:pi_2\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * !cydff_2_6 * 
              Net_3409
            + \scsiTarget:pi_2\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * cydff_2_5 * 
              Net_3409
        );
        Output = \scsiTarget:pi_2\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\scsiTarget:pi_1\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_1699 * cydff_2_1 * Net_3409
            + !\scsiTarget:pi_1\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              Net_1699 * !cydff_2_6 * cydff_2_5 * Net_3409
            + \scsiTarget:pi_1\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !cydff_2_1 * 
              Net_3409
            + \scsiTarget:pi_1\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * cydff_2_6 * 
              Net_3409
            + \scsiTarget:pi_1\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * !cydff_2_5 * 
              Net_3409
        );
        Output = \scsiTarget:pi_1\ (fanout=2)

    MacroCell: Name=\scsiTarget:pi_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\scsiTarget:pi_0\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_1699 * cydff_2_0 * Net_3409
            + !\scsiTarget:pi_0\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              Net_1699 * !cydff_2_6 * !cydff_2_5 * Net_3409
            + \scsiTarget:pi_0\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !cydff_2_0 * 
              Net_3409
            + \scsiTarget:pi_0\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * cydff_2_6 * 
              Net_3409
            + \scsiTarget:pi_0\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * cydff_2_5 * 
              Net_3409
        );
        Output = \scsiTarget:pi_0\ (fanout=2)

    MacroCell: Name=\scsiTarget:parityErrReg\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !IO * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:genParity_2\ * 
              !\scsiTarget:genParity_1\ * \scsiTarget:genParity_0\
            + !IO * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:genParity_2\ * 
              \scsiTarget:genParity_1\ * !\scsiTarget:genParity_0\
            + !IO * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:genParity_2\ * 
              !\scsiTarget:genParity_1\ * !\scsiTarget:genParity_0\
            + !IO * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:genParity_2\ * 
              \scsiTarget:genParity_1\ * \scsiTarget:genParity_0\
            + \scsiTarget:parityErrReg\ * !\scsiTarget:state_2\ * 
              \scsiTarget:state_1\
            + \scsiTarget:parityErrReg\ * \scsiTarget:state_2\ * 
              !\scsiTarget:state_0\
            + \scsiTarget:parityErrReg\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\
        );
        Output = \scsiTarget:parityErrReg\ (fanout=1)

    MacroCell: Name=\scsiTarget:state_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              IO * !\scsiTarget:state_2\ * !\scsiTarget:state_1\
            + !\scsiTarget:state_2\ * !\scsiTarget:state_0\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * filteredIn_4
            + !Net_3409
        );
        Output = \scsiTarget:state_2\ (fanout=29)

    MacroCell: Name=\scsiTarget:state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              IO * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * Net_3409
            + \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:f1_blk_stat\ * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * !filteredIn_4 * 
              Net_3409
            + \scsiTarget:state_2\ * !\scsiTarget:state_0\ * 
              \scsiTarget:deskewComplete\ * Net_3409
            + \scsiTarget:state_1\ * !\scsiTarget:state_0\ * Net_3409
        );
        Output = \scsiTarget:state_1\ (fanout=29)

    MacroCell: Name=\scsiTarget:state_0\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !IO * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * Net_3409
            + !\scsiTarget:f0_blk_stat\ * !\scsiTarget:state_2\ * 
              !\scsiTarget:state_0\ * Net_3409
            + !\scsiTarget:f0_blk_stat\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * \scsiTarget:state_0\ * Net_3409
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_3409
            + \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:f1_blk_stat\ * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * !filteredIn_4 * 
              Net_3409
        );
        Output = \scsiTarget:state_0\ (fanout=28)

    MacroCell: Name=\scsiTarget:fifoStore\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:fifoStore\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * filteredIn_4 * !\scsiTarget:fifoStore\ * 
              Net_3409
        );
        Output = \scsiTarget:fifoStore\ (fanout=2)

    MacroCell: Name=\scsiTarget:genParity_2\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:genParity_2_split\
            + \scsiTarget:genParity_2\ * !\scsiTarget:genParity_2_split\
        );
        Output = \scsiTarget:genParity_2\ (fanout=3)

    MacroCell: Name=\scsiTarget:genParity_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_1_split\
            + !\scsiTarget:genParity_1\ * !\scsiTarget:genParity_1_split\
        );
        Output = \scsiTarget:genParity_1\ (fanout=3)

    MacroCell: Name=\scsiTarget:genParity_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_0\ * Net_1699 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_0\ * CMD1 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_0\ * !cydff_2_7 * !cydff_2_6 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_0\ * cydff_2_7 * cydff_2_6 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              \scsiTarget:genParity_0\ * !Net_1699 * !CMD1 * !cydff_2_7 * 
              cydff_2_6 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              \scsiTarget:genParity_0\ * !Net_1699 * !CMD1 * cydff_2_7 * 
              !cydff_2_6 * Net_3409
        );
        Output = \scsiTarget:genParity_0\ (fanout=2)

    MacroCell: Name=\SDCard:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:ld_ident\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              \SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:tx_status_1\
        );
        Output = \SDCard:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\SDCard:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              \SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * \SDCard:BSPIM:count_2\ * 
              \SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:tx_status_1\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\SDCard:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:tx_status_1\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=Net_1606, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\ * !Net_1606
            + \SDCard:BSPIM:state_1\ * !Net_1606
        );
        Output = Net_1606 (fanout=2)

    MacroCell: Name=\SDCard:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp_reg\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\
            + !\SDCard:BSPIM:state_1\ * \SDCard:BSPIM:mosi_hs_reg\
            + !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_hs_reg\
        );
        Output = \SDCard:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SDCard:BSPIM:mosi_pre_reg_split\ * 
              !\SDCard:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\SDCard:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
        );
        Output = \SDCard:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:BSPIM:mosi_from_dp\
        );
        Output = \SDCard:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SDCard:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * \SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:ld_ident\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\SDCard:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:cnt_enable\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:cnt_enable\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:cnt_enable\
        );
        Output = \SDCard:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_1523, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3409
        );
        Output = Net_1523 (fanout=1)

    MacroCell: Name=Net_3251, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = !(RnW_0)
            Clock Enable: PosEdge(Net_3240)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_3251 (fanout=1)

    MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_3:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_1\ (fanout=1)

    MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              nACKi
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=nACKo, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GlitchFilter_3:genblk1[0]:samples_1\ * 
              !\GlitchFilter_3:genblk1[0]:samples_0\ * !nACKi
            + !nACKi * !nACKo
        );
        Output = nACKo (fanout=3)

    MacroCell: Name=cydff_2_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_7_SYNCOUT
        );
        Output = cydff_2_7 (fanout=3)

    MacroCell: Name=cydff_2_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_6_SYNCOUT
        );
        Output = cydff_2_6 (fanout=13)

    MacroCell: Name=cydff_2_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_5_SYNCOUT
        );
        Output = cydff_2_5 (fanout=12)

    MacroCell: Name=cydff_2_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_4_SYNCOUT
        );
        Output = cydff_2_4 (fanout=5)

    MacroCell: Name=cydff_2_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_3_SYNCOUT
        );
        Output = cydff_2_3 (fanout=5)

    MacroCell: Name=cydff_2_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_2_SYNCOUT
        );
        Output = cydff_2_2 (fanout=5)

    MacroCell: Name=cydff_2_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_1_SYNCOUT
        );
        Output = cydff_2_1 (fanout=5)

    MacroCell: Name=cydff_2_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_0_SYNCOUT
        );
        Output = cydff_2_0 (fanout=5)

    MacroCell: Name=Net_1699, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_3387)
            Clock Enable: PosEdge(Net_3378_SYNCOUT)
        Main Equation            : 2 pterms
        (
              !RnW_1 * !RnW_2 * !RnW_0 * ACSI_In_DBx_7_SYNCOUT
            + !RnW_1 * RnW_2 * !RnW_0 * !ACSI_In_DBx_7_SYNCOUT
        );
        Output = Net_1699 (fanout=22)

    MacroCell: Name=IRQ, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Reset  = (IR_reset)
            Clock Enable: PosEdge(REQ)
        Main Equation            : 1 pterm
        (
              !MSG * !CMD1
        );
        Output = IRQ (fanout=2)

    MacroCell: Name=nACKi, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(REQ)
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = nACKi (fanout=2)

    MacroCell: Name=CMD1, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_585) => Global
            Preset = (CMD1ap)
            Clock Enable: NegEdge(REQ)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = CMD1 (fanout=12)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !MSG * !CMD1 * nACKo
            + MSG * !REQ
            + !REQ * CMD1
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)

    MacroCell: Name=filteredIn_4, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !MSG * !CMD1 * nACKo
            + MSG * !REQ
            + !REQ * CMD1
            + filteredIn_4 * \GlitchFilter_1:genblk1[0]:sample\
        );
        Output = filteredIn_4 (fanout=20)

    MacroCell: Name=Net_3409, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GlitchFilter_2:counter_done_0\ * Net_3409
            + \GlitchFilter_2:counter_done_0\ * Net_3407_SYNCOUT
        );
        Output = Net_3409 (fanout=22)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\scsiTarget:datapath\
        PORT MAP (
            clock => Net_585 ,
            cs_addr_2 => \scsiTarget:state_2\ ,
            cs_addr_1 => \scsiTarget:state_1\ ,
            cs_addr_0 => \scsiTarget:state_0\ ,
            f1_load => \scsiTarget:fifoStore\ ,
            z0_comb => \scsiTarget:deskewComplete\ ,
            f0_bus_stat_comb => Net_1668 ,
            f0_blk_stat_comb => \scsiTarget:f0_blk_stat\ ,
            f1_bus_stat_comb => Net_1655 ,
            f1_blk_stat_comb => \scsiTarget:f1_blk_stat\ ,
            p_in_7 => \scsiTarget:pi_7\ ,
            p_in_6 => \scsiTarget:pi_6\ ,
            p_in_5 => \scsiTarget:pi_5\ ,
            p_in_4 => \scsiTarget:pi_4\ ,
            p_in_3 => \scsiTarget:pi_3\ ,
            p_in_2 => \scsiTarget:pi_2\ ,
            p_in_1 => \scsiTarget:pi_1\ ,
            p_in_0 => \scsiTarget:pi_0\ ,
            p_out_7 => \scsiTarget:po_7\ ,
            p_out_6 => \scsiTarget:po_6\ ,
            p_out_5 => \scsiTarget:po_5\ ,
            p_out_4 => \scsiTarget:po_4\ ,
            p_out_3 => \scsiTarget:po_3\ ,
            p_out_2 => \scsiTarget:po_2\ ,
            p_out_1 => \scsiTarget:po_1\ ,
            p_out_0 => \scsiTarget:po_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000001000000000001100100000000000000000000000000010000000010000000100000000000000000000000000000000000000000000000000100011111111000000001111111111111111000000000000000000101100000000000000000000000000"
            d0_init = "00000001"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            placement_force = "U(2,5)"
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SDCard:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_710 ,
            cs_addr_2 => \SDCard:BSPIM:state_2\ ,
            cs_addr_1 => \SDCard:BSPIM:state_1\ ,
            cs_addr_0 => \SDCard:BSPIM:state_0\ ,
            route_si => Net_686 ,
            f1_load => \SDCard:BSPIM:load_rx_data\ ,
            so_comb => \SDCard:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SDCard:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SDCard:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SDCard:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SDCard:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            placement_force = "U(2,0)"
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\GlitchFilter_2:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => Net_3407_SYNCOUT ,
            cs_addr_0 => Net_3409 ,
            z0_comb => \GlitchFilter_2:counter_done_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00010011"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\scsiTarget:StatusReg\
        PORT MAP (
            status_4 => \scsiTarget:txComplete\ ,
            status_3 => \scsiTarget:f1_blk_stat\ ,
            status_2 => \scsiTarget:f0_blk_stat\ ,
            status_1 => Net_1655 ,
            status_0 => Net_1668 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\SCSI_Filtered:sts:sts_reg\
        PORT MAP (
            status_4 => filteredIn_4 ,
            status_3 => Net_3409 ,
            status_2 => filteredIn_2 ,
            status_1 => filteredIn_1 ,
            status_0 => __ONE__ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\SCSI_In:sts:sts_reg\
        PORT MAP (
            status_7 => Net_3399_7 ,
            status_6 => Net_3399_6 ,
            status_5 => Net_3399_5 ,
            status_4 => Net_3399_4 ,
            status_3 => Net_3399_3 ,
            status_2 => Net_3399_2 ,
            status_1 => Net_3399_1 ,
            status_0 => Net_3399_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\ACSI_In:sts:sts_reg\
        PORT MAP (
            status_7 => ACSI_In_DBx_7_SYNCOUT ,
            status_6 => ACSI_In_DBx_6_SYNCOUT ,
            status_5 => ACSI_In_DBx_5_SYNCOUT ,
            status_4 => ACSI_In_DBx_4_SYNCOUT ,
            status_3 => ACSI_In_DBx_3_SYNCOUT ,
            status_2 => ACSI_In_DBx_2_SYNCOUT ,
            status_1 => ACSI_In_DBx_1_SYNCOUT ,
            status_0 => ACSI_In_DBx_0_SYNCOUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SDCard:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_710 ,
            status_4 => \SDCard:BSPIM:tx_status_4\ ,
            status_3 => \SDCard:BSPIM:load_rx_data\ ,
            status_2 => \SDCard:BSPIM:tx_status_2\ ,
            status_1 => \SDCard:BSPIM:tx_status_1\ ,
            status_0 => \SDCard:BSPIM:tx_status_0\ ,
            interrupt => Net_913 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SDCard:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_710 ,
            status_6 => \SDCard:BSPIM:rx_status_6\ ,
            status_5 => \SDCard:BSPIM:rx_status_5\ ,
            status_4 => \SDCard:BSPIM:rx_status_4\ ,
            interrupt => Net_910 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =SCSI_In_DBx(5)_SYNC
        PORT MAP (
            in => ACSI_In_DBx_5 ,
            out => ACSI_In_DBx_5_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(4)_SYNC
        PORT MAP (
            in => ACSI_In_DBx_4 ,
            out => ACSI_In_DBx_4_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(3)_SYNC
        PORT MAP (
            in => ACSI_In_DBx_3 ,
            out => ACSI_In_DBx_3_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ACSI_SEL(0)_SYNC
        PORT MAP (
            in => Net_3378 ,
            out => Net_3378_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(7)_SYNC
        PORT MAP (
            in => ACSI_In_DBx_7 ,
            out => ACSI_In_DBx_7_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(6)_SYNC
        PORT MAP (
            in => ACSI_In_DBx_6 ,
            out => ACSI_In_DBx_6_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ACSI_ACK(0)_SYNC
        PORT MAP (
            in => Net_3379 ,
            out => Net_3379_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ACSI_RST(0)_SYNC
        PORT MAP (
            in => Net_3407 ,
            out => Net_3407_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(2)_SYNC
        PORT MAP (
            in => ACSI_In_DBx_2 ,
            out => ACSI_In_DBx_2_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(1)_SYNC
        PORT MAP (
            in => ACSI_In_DBx_1 ,
            out => ACSI_In_DBx_1_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCSI_In_DBx(0)_SYNC
        PORT MAP (
            in => ACSI_In_DBx_0 ,
            out => ACSI_In_DBx_0_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SCSI_CTL_PHASE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SCSI_CTL_PHASE:control_7\ ,
            control_6 => \SCSI_CTL_PHASE:control_6\ ,
            control_5 => \SCSI_CTL_PHASE:control_5\ ,
            control_4 => \SCSI_CTL_PHASE:control_4\ ,
            control_3 => \SCSI_CTL_PHASE:control_3\ ,
            control_2 => IO ,
            control_1 => CD ,
            control_0 => MSG );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SCSI_Out_Bits:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_1707_7 ,
            control_6 => Net_1707_6 ,
            control_5 => Net_1707_5 ,
            control_4 => Net_1707_4 ,
            control_3 => Net_1707_3 ,
            control_2 => Net_1707_2 ,
            control_1 => Net_1707_1 ,
            control_0 => Net_1707_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SCSI_Out_Ctl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SCSI_Out_Ctl:control_7\ ,
            control_6 => \SCSI_Out_Ctl:control_6\ ,
            control_5 => \SCSI_Out_Ctl:control_5\ ,
            control_4 => \SCSI_Out_Ctl:control_4\ ,
            control_3 => \SCSI_Out_Ctl:control_3\ ,
            control_2 => \SCSI_Out_Ctl:control_2\ ,
            control_1 => \SCSI_Out_Ctl:control_1\ ,
            control_0 => Net_2204 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SCSI_CTL_BSY:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SCSI_CTL_BSY:control_7\ ,
            control_6 => \SCSI_CTL_BSY:control_6\ ,
            control_5 => \SCSI_CTL_BSY:control_5\ ,
            control_4 => \SCSI_CTL_BSY:control_4\ ,
            control_3 => \SCSI_CTL_BSY:control_3\ ,
            control_2 => \SCSI_CTL_BSY:control_2\ ,
            control_1 => \SCSI_CTL_BSY:control_1\ ,
            control_0 => BSY );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SDCard:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_710 ,
            enable => \SDCard:BSPIM:cnt_enable\ ,
            count_6 => \SDCard:BSPIM:count_6\ ,
            count_5 => \SDCard:BSPIM:count_5\ ,
            count_4 => \SDCard:BSPIM:count_4\ ,
            count_3 => \SDCard:BSPIM:count_3\ ,
            count_2 => \SDCard:BSPIM:count_2\ ,
            count_1 => \SDCard:BSPIM:count_1\ ,
            count_0 => \SDCard:BSPIM:count_0\ ,
            tc => \SDCard:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =SCSI_TX_DMA
        PORT MAP (
            dmareq => Net_1668 ,
            termin => zero ,
            termout => Net_903 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =SCSI_RX_DMA
        PORT MAP (
            dmareq => Net_1655 ,
            termin => zero ,
            termout => Net_928 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =SD_RX_DMA
        PORT MAP (
            dmareq => Net_910 ,
            termin => zero ,
            termout => Net_918 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =SD_TX_DMA
        PORT MAP (
            dmareq => Net_913 ,
            termin => zero ,
            termout => Net_919 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =INQ_OUT_DMA
        PORT MAP (
            dmareq => Net_3249 ,
            termin => zero ,
            termout => Net_3452 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =ACSI_LOG_DMA
        PORT MAP (
            dmareq => Net_3375 ,
            termin => zero ,
            termout => Net_3420 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =SCSI_LOG_DMA
        PORT MAP (
            dmareq => Net_3421 ,
            termin => zero ,
            termout => Net_3423 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =SCSI_RST_ISR
        PORT MAP (
            interrupt => Net_1523 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_1684 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =SCSI_TX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_903 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Debug_Timer_Interrupt
        PORT MAP (
            interrupt => Net_855 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SCSI_RX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_928 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SD_RX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_918 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SD_TX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_919 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SCSI_SEL_ISR
        PORT MAP (
            interrupt => Net_1699 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   16 :   16 :   32 : 50.00 %
IO                            :   27 :   21 :   48 : 56.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    7 :   17 :   24 : 29.17 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   96 :   96 :  192 : 50.00 %
  Unique P-terms              :  230 :  154 :  384 : 59.90 %
  Total P-terms               :  243 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    Status Registers          :    4 :      :      :        
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x11)          :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.683ms
Tech Mapping phase: Elapsed time ==> 1s.143ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(15)][IoId=(1)] : ACSI_A1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : ACSI_ACK(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : ACSI_DR(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : ACSI_ID_H(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : ACSI_IR(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : ACSI_RST(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : ACSI_RW(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : ACSI_SEL(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : ICD(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED1(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : SCSI_In_DBx(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : SCSI_In_DBx(1) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : SCSI_In_DBx(2) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SCSI_In_DBx(3) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : SCSI_In_DBx(4) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : SCSI_In_DBx(5) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SCSI_In_DBx(6) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SCSI_In_DBx(7) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SD_CD(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SD_CS(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SD_MISO(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SD_MOSI(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SD_SCK(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBFS:USB\
Analog Placement phase: Elapsed time ==> 0s.348ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.056ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.122ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 11.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   39 :    9 :   48 :  81.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.18
                   Pterms :            6.10
               Macrocells :            2.46
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.973ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      13.65 :       4.80
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=IRQ, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_585) => Global
            Reset  = (IR_reset)
            Clock Enable: PosEdge(REQ)
        Main Equation            : 1 pterm
        (
              !MSG * !CMD1
        );
        Output = IRQ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=IR_reset, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_3409 * Net_3378_SYNCOUT * Net_3379_SYNCOUT
        );
        Output = IR_reset (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=filteredIn_1, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !BSY
        );
        Output = filteredIn_1 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_3:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=filteredIn_4, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !MSG * !CMD1 * nACKo
            + MSG * !REQ
            + !REQ * CMD1
            + filteredIn_4 * \GlitchFilter_1:genblk1[0]:sample\
        );
        Output = filteredIn_4 (fanout=20)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !MSG * !CMD1 * nACKo
            + MSG * !REQ
            + !REQ * CMD1
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=nACKo, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GlitchFilter_3:genblk1[0]:samples_1\ * 
              !\GlitchFilter_3:genblk1[0]:samples_0\ * !nACKi
            + !nACKi * !nACKo
        );
        Output = nACKo (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              nACKi
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=8, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\scsiTarget:parityErrReg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !IO * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:genParity_2\ * 
              !\scsiTarget:genParity_1\ * \scsiTarget:genParity_0\
            + !IO * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:genParity_2\ * 
              \scsiTarget:genParity_1\ * !\scsiTarget:genParity_0\
            + !IO * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:genParity_2\ * 
              !\scsiTarget:genParity_1\ * !\scsiTarget:genParity_0\
            + !IO * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:genParity_2\ * 
              \scsiTarget:genParity_1\ * \scsiTarget:genParity_0\
            + \scsiTarget:parityErrReg\ * !\scsiTarget:state_2\ * 
              \scsiTarget:state_1\
            + \scsiTarget:parityErrReg\ * \scsiTarget:state_2\ * 
              !\scsiTarget:state_0\
            + \scsiTarget:parityErrReg\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\
        );
        Output = \scsiTarget:parityErrReg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\SCSI_CTL_PHASE:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SCSI_CTL_PHASE:control_7\ ,
        control_6 => \SCSI_CTL_PHASE:control_6\ ,
        control_5 => \SCSI_CTL_PHASE:control_5\ ,
        control_4 => \SCSI_CTL_PHASE:control_4\ ,
        control_3 => \SCSI_CTL_PHASE:control_3\ ,
        control_2 => IO ,
        control_1 => CD ,
        control_0 => MSG );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =ACSI_ACK(0)_SYNC
    PORT MAP (
        in => Net_3379 ,
        out => Net_3379_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:pi_5\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\scsiTarget:pi_5\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_1699 * !CMD1 * cydff_2_5 * Net_3409
            + \scsiTarget:pi_5\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * Net_3409
            + \scsiTarget:pi_5\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * CMD1 * Net_3409
            + \scsiTarget:pi_5\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !cydff_2_5 * Net_3409
        );
        Output = \scsiTarget:pi_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\scsiTarget:state_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              IO * !\scsiTarget:state_2\ * !\scsiTarget:state_1\
            + !\scsiTarget:state_2\ * !\scsiTarget:state_0\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * filteredIn_4
            + !Net_3409
        );
        Output = \scsiTarget:state_2\ (fanout=29)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_3399_7, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1699 * !CMD1 * cydff_2_7
        );
        Output = Net_3399_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=filteredIn_2, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1699
        );
        Output = filteredIn_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3249, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3251 * !Net_3379_SYNCOUT
        );
        Output = Net_3249 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\SCSI_Filtered:sts:sts_reg\
    PORT MAP (
        status_4 => filteredIn_4 ,
        status_3 => Net_3409 ,
        status_2 => filteredIn_2 ,
        status_1 => filteredIn_1 ,
        status_0 => __ONE__ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:genParity_2_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !cydff_2_2 * 
              !cydff_2_1 * !cydff_2_0 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !cydff_2_2 * 
              cydff_2_1 * cydff_2_0 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * cydff_2_2 * 
              !cydff_2_1 * cydff_2_0 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * cydff_2_2 * 
              cydff_2_1 * !cydff_2_0 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * cydff_2_6 * 
              cydff_2_5 * Net_3409
            + \scsiTarget:state_0\ * !\scsiTarget:genParity_2\
            + filteredIn_4 * !\scsiTarget:genParity_2\
            + !\scsiTarget:genParity_2\ * !Net_3409
        );
        Output = \scsiTarget:genParity_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3251, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = !(RnW_0)
            Clock Enable: PosEdge(Net_3240)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_3251 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:genParity_1_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !CMD1 * 
              cydff_2_5 * !cydff_2_4 * !cydff_2_3 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !CMD1 * 
              cydff_2_5 * cydff_2_4 * cydff_2_3 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * CMD1 * 
              !cydff_2_4 * cydff_2_3 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * CMD1 * 
              cydff_2_4 * !cydff_2_3 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !cydff_2_5 * 
              !cydff_2_4 * cydff_2_3 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !cydff_2_5 * 
              cydff_2_4 * !cydff_2_3 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * cydff_2_6 * 
              cydff_2_5 * Net_3409
            + \scsiTarget:genParity_1\ * !Net_3409
        );
        Output = \scsiTarget:genParity_1_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=CMD1ap, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_1699
            + Net_3372 * cydff_2_4 * cydff_2_3 * cydff_2_2 * cydff_2_1 * 
              cydff_2_0
        );
        Output = CMD1ap (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=CMD1, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_585) => Global
            Preset = (CMD1ap)
            Clock Enable: NegEdge(REQ)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = CMD1 (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3240, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              BSY * CMD1 * cydff_2_4 * !cydff_2_3 * !cydff_2_2 * cydff_2_1 * 
              !cydff_2_0
        );
        Output = Net_3240 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3399_4, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1699 * cydff_2_4
        );
        Output = Net_3399_4 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:pi_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\scsiTarget:pi_2\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_1699 * cydff_2_2 * Net_3409
            + !\scsiTarget:pi_2\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              Net_1699 * cydff_2_6 * !cydff_2_5 * Net_3409
            + \scsiTarget:pi_2\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !cydff_2_2 * 
              Net_3409
            + \scsiTarget:pi_2\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * !cydff_2_6 * 
              Net_3409
            + \scsiTarget:pi_2\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * cydff_2_5 * 
              Net_3409
        );
        Output = \scsiTarget:pi_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\scsiTarget:genParity_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_1_split\
            + !\scsiTarget:genParity_1\ * !\scsiTarget:genParity_1_split\
        );
        Output = \scsiTarget:genParity_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:pi_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\scsiTarget:pi_0\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_1699 * cydff_2_0 * Net_3409
            + !\scsiTarget:pi_0\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              Net_1699 * !cydff_2_6 * !cydff_2_5 * Net_3409
            + \scsiTarget:pi_0\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !cydff_2_0 * 
              Net_3409
            + \scsiTarget:pi_0\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * cydff_2_6 * 
              Net_3409
            + \scsiTarget:pi_0\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * cydff_2_5 * 
              Net_3409
        );
        Output = \scsiTarget:pi_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3399_0, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1699 * cydff_2_0
            + Net_1699 * !cydff_2_6 * !cydff_2_5
        );
        Output = Net_3399_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:genParity_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_0\ * Net_1699 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_0\ * CMD1 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_0\ * !cydff_2_7 * !cydff_2_6 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              !\scsiTarget:genParity_0\ * cydff_2_7 * cydff_2_6 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              \scsiTarget:genParity_0\ * !Net_1699 * !CMD1 * !cydff_2_7 * 
              cydff_2_6 * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * 
              \scsiTarget:genParity_0\ * !Net_1699 * !CMD1 * cydff_2_7 * 
              !cydff_2_6 * Net_3409
        );
        Output = \scsiTarget:genParity_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\SCSI_In:sts:sts_reg\
    PORT MAP (
        status_7 => Net_3399_7 ,
        status_6 => Net_3399_6 ,
        status_5 => Net_3399_5 ,
        status_4 => Net_3399_4 ,
        status_3 => Net_3399_3 ,
        status_2 => Net_3399_2 ,
        status_1 => Net_3399_1 ,
        status_0 => Net_3399_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_791_5, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_5 * !Net_2204
            + Net_2204 * Net_1707_5
        );
        Output = Net_791_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_791_7, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_7 * !Net_2204
            + Net_2204 * Net_1707_7
        );
        Output = Net_791_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SDCard:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:cnt_enable\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:cnt_enable\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:cnt_enable\
        );
        Output = \SDCard:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_791_2, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_2 * !Net_2204
            + Net_2204 * Net_1707_2
        );
        Output = Net_791_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_791_6, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_6 * !Net_2204
            + Net_2204 * Net_1707_6
        );
        Output = Net_791_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1706_6, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_6 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_6 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_6 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_6\
        );
        Output = Net_1706_6 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\GlitchFilter_2:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => Net_3407_SYNCOUT ,
        cs_addr_0 => Net_3409 ,
        z0_comb => \GlitchFilter_2:counter_done_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00010011"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SCSI_Out_Bits:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_1707_7 ,
        control_6 => Net_1707_6 ,
        control_5 => Net_1707_5 ,
        control_4 => Net_1707_4 ,
        control_3 => Net_1707_3 ,
        control_2 => Net_1707_2 ,
        control_1 => Net_1707_1 ,
        control_0 => Net_1707_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =SCSI_In_DBx(3)_SYNC
    PORT MAP (
        in => ACSI_In_DBx_3 ,
        out => ACSI_In_DBx_3_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_In_DBx(4)_SYNC
    PORT MAP (
        in => ACSI_In_DBx_4 ,
        out => ACSI_In_DBx_4_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ACSI_RST(0)_SYNC
    PORT MAP (
        in => Net_3407 ,
        out => Net_3407_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_3409, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GlitchFilter_2:counter_done_0\ * Net_3409
            + \GlitchFilter_2:counter_done_0\ * Net_3407_SYNCOUT
        );
        Output = Net_3409 (fanout=22)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1523, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3409
        );
        Output = Net_1523 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3387, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !BSY * Net_3409
        );
        Output = Net_3387 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3375, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !RnW_1 * !Net_3378_SYNCOUT
        );
        Output = Net_3375 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1706_5, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_5 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_5 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_5 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_5\
        );
        Output = Net_1706_5 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1706_2, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_2 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_2 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_2 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_2\
        );
        Output = Net_1706_2 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\SCSI_Out_Ctl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SCSI_Out_Ctl:control_7\ ,
        control_6 => \SCSI_Out_Ctl:control_6\ ,
        control_5 => \SCSI_Out_Ctl:control_5\ ,
        control_4 => \SCSI_Out_Ctl:control_4\ ,
        control_3 => \SCSI_Out_Ctl:control_3\ ,
        control_2 => \SCSI_Out_Ctl:control_2\ ,
        control_1 => \SCSI_Out_Ctl:control_1\ ,
        control_0 => Net_2204 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =SCSI_In_DBx(0)_SYNC
    PORT MAP (
        in => ACSI_In_DBx_0 ,
        out => ACSI_In_DBx_0_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_In_DBx(1)_SYNC
    PORT MAP (
        in => ACSI_In_DBx_1 ,
        out => ACSI_In_DBx_1_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_In_DBx(2)_SYNC
    PORT MAP (
        in => ACSI_In_DBx_2 ,
        out => ACSI_In_DBx_2_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCSI_In_DBx(5)_SYNC
    PORT MAP (
        in => ACSI_In_DBx_5 ,
        out => ACSI_In_DBx_5_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:pi_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\scsiTarget:pi_3\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_1699 * cydff_2_3 * Net_3409
            + !\scsiTarget:pi_3\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              Net_1699 * cydff_2_6 * cydff_2_5 * Net_3409
            + \scsiTarget:pi_3\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !cydff_2_3 * 
              Net_3409
            + \scsiTarget:pi_3\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * !cydff_2_6 * 
              Net_3409
            + \scsiTarget:pi_3\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * !cydff_2_5 * 
              Net_3409
        );
        Output = \scsiTarget:pi_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\scsiTarget:pi_4\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\scsiTarget:pi_4\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_1699 * cydff_2_4 * Net_3409
            + \scsiTarget:pi_4\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * Net_3409
            + \scsiTarget:pi_4\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !cydff_2_4 * Net_3409
        );
        Output = \scsiTarget:pi_4\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:state_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              IO * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * Net_3409
            + \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:f1_blk_stat\ * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * !filteredIn_4 * 
              Net_3409
            + \scsiTarget:state_2\ * !\scsiTarget:state_0\ * 
              \scsiTarget:deskewComplete\ * Net_3409
            + \scsiTarget:state_1\ * !\scsiTarget:state_0\ * Net_3409
        );
        Output = \scsiTarget:state_1\ (fanout=29)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3421, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CD * !filteredIn_4
        );
        Output = Net_3421 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\ACSI_In:sts:sts_reg\
    PORT MAP (
        status_7 => ACSI_In_DBx_7_SYNCOUT ,
        status_6 => ACSI_In_DBx_6_SYNCOUT ,
        status_5 => ACSI_In_DBx_5_SYNCOUT ,
        status_4 => ACSI_In_DBx_4_SYNCOUT ,
        status_3 => ACSI_In_DBx_3_SYNCOUT ,
        status_2 => ACSI_In_DBx_2_SYNCOUT ,
        status_1 => ACSI_In_DBx_1_SYNCOUT ,
        status_0 => ACSI_In_DBx_0_SYNCOUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_1699, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_3387)
            Clock Enable: PosEdge(Net_3378_SYNCOUT)
        Main Equation            : 2 pterms
        (
              !RnW_1 * !RnW_2 * !RnW_0 * ACSI_In_DBx_7_SYNCOUT
            + !RnW_1 * RnW_2 * !RnW_0 * !ACSI_In_DBx_7_SYNCOUT
        );
        Output = Net_1699 (fanout=22)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3399_2, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1699 * cydff_2_2
            + Net_1699 * cydff_2_6 * !cydff_2_5
        );
        Output = Net_3399_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3399_3, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1699 * cydff_2_3
            + Net_1699 * cydff_2_6 * cydff_2_5
        );
        Output = Net_3399_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=nSELACK, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_3378_SYNCOUT * Net_3379_SYNCOUT
        );
        Output = nSELACK (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=cydff_2_2, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_2_SYNCOUT
        );
        Output = cydff_2_2 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_2_3, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_3_SYNCOUT
        );
        Output = cydff_2_3 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cydff_2_5, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_5_SYNCOUT
        );
        Output = cydff_2_5 (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_2_4, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_4_SYNCOUT
        );
        Output = cydff_2_4 (fanout=5)
        Properties               : 
        {
        }
}

controlcell: Name =\SCSI_CTL_BSY:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SCSI_CTL_BSY:control_7\ ,
        control_6 => \SCSI_CTL_BSY:control_6\ ,
        control_5 => \SCSI_CTL_BSY:control_5\ ,
        control_4 => \SCSI_CTL_BSY:control_4\ ,
        control_3 => \SCSI_CTL_BSY:control_3\ ,
        control_2 => \SCSI_CTL_BSY:control_2\ ,
        control_1 => \SCSI_CTL_BSY:control_1\ ,
        control_0 => BSY );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =SCSI_In_DBx(6)_SYNC
    PORT MAP (
        in => ACSI_In_DBx_6 ,
        out => ACSI_In_DBx_6_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=cydff_2_6, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_6_SYNCOUT
        );
        Output = cydff_2_6 (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=nACKi, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(REQ)
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = nACKi (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cydff_2_0, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_0_SYNCOUT
        );
        Output = cydff_2_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_2_7, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_7_SYNCOUT
        );
        Output = cydff_2_7 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=REQ, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !REQ * \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:deskewComplete\ * Net_3409
            + !REQ * \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * !\scsiTarget:f1_blk_stat\ * Net_3409
            + REQ * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              !\scsiTarget:state_0\
            + REQ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\
            + REQ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !filteredIn_4 * Net_3409
        );
        Output = REQ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\scsiTarget:genParity_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:genParity_2_split\
            + \scsiTarget:genParity_2\ * !\scsiTarget:genParity_2_split\
        );
        Output = \scsiTarget:genParity_2\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =SCSI_In_DBx(7)_SYNC
    PORT MAP (
        in => ACSI_In_DBx_7 ,
        out => ACSI_In_DBx_7_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ACSI_SEL(0)_SYNC
    PORT MAP (
        in => Net_3378 ,
        out => Net_3378_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=cydff_2_1, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(nSELACK)
        Main Equation            : 1 pterm
        (
              ACSI_In_DBx_1_SYNCOUT
        );
        Output = cydff_2_1 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:pi_7\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\scsiTarget:pi_7\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_1699 * !CMD1 * cydff_2_7 * Net_3409
            + \scsiTarget:pi_7\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * Net_3409
            + \scsiTarget:pi_7\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * CMD1 * Net_3409
            + \scsiTarget:pi_7\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !cydff_2_7 * Net_3409
        );
        Output = \scsiTarget:pi_7\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\scsiTarget:pi_6\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\scsiTarget:pi_6\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_1699 * !CMD1 * cydff_2_6 * Net_3409
            + \scsiTarget:pi_6\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * Net_3409
            + \scsiTarget:pi_6\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * CMD1 * Net_3409
            + \scsiTarget:pi_6\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !cydff_2_6 * Net_3409
        );
        Output = \scsiTarget:pi_6\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\scsiTarget:StatusReg\
    PORT MAP (
        status_4 => \scsiTarget:txComplete\ ,
        status_3 => \scsiTarget:f1_blk_stat\ ,
        status_2 => \scsiTarget:f0_blk_stat\ ,
        status_1 => Net_1655 ,
        status_0 => Net_1668 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_791_3, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_3 * !Net_2204
            + Net_2204 * Net_1707_3
        );
        Output = Net_791_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1706_0, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_0 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_0 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_0 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_0\
        );
        Output = Net_1706_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_791_0, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_0 * !Net_2204
            + Net_2204 * Net_1707_0
        );
        Output = Net_791_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_791_4, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_4 * !Net_2204
            + Net_2204 * Net_1707_4
        );
        Output = Net_791_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_791_1, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1706_1 * !Net_2204
            + Net_2204 * Net_1707_1
        );
        Output = Net_791_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SDCard:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_710 ,
        cs_addr_2 => \SDCard:BSPIM:state_2\ ,
        cs_addr_1 => \SDCard:BSPIM:state_1\ ,
        cs_addr_0 => \SDCard:BSPIM:state_0\ ,
        route_si => Net_686 ,
        f1_load => \SDCard:BSPIM:load_rx_data\ ,
        so_comb => \SDCard:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SDCard:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SDCard:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SDCard:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SDCard:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        placement_force = "U(2,0)"
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_3385, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !CD * IRQ
        );
        Output = Net_3385 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3386, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              CD * IRQ
        );
        Output = Net_3386 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\scsiTarget:state_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !IO * !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * Net_3409
            + !\scsiTarget:f0_blk_stat\ * !\scsiTarget:state_2\ * 
              !\scsiTarget:state_0\ * Net_3409
            + !\scsiTarget:f0_blk_stat\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * \scsiTarget:state_0\ * Net_3409
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * Net_3409
            + \scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * \scsiTarget:f1_blk_stat\ * Net_3409
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * !filteredIn_4 * 
              Net_3409
        );
        Output = \scsiTarget:state_0\ (fanout=28)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=tmpOE__SCSI_In_DBx_net_7, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              IO * BSY * RnW_1
        );
        Output = tmpOE__SCSI_In_DBx_net_7 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\SDCard:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_710 ,
        enable => \SDCard:BSPIM:cnt_enable\ ,
        count_6 => \SDCard:BSPIM:count_6\ ,
        count_5 => \SDCard:BSPIM:count_5\ ,
        count_4 => \SDCard:BSPIM:count_4\ ,
        count_3 => \SDCard:BSPIM:count_3\ ,
        count_2 => \SDCard:BSPIM:count_2\ ,
        count_1 => \SDCard:BSPIM:count_1\ ,
        count_0 => \SDCard:BSPIM:count_0\ ,
        tc => \SDCard:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\ * \SDCard:BSPIM:rx_status_4\
        );
        Output = \SDCard:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_683, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SDCard:BSPIM:state_2\ * !Net_1606 * 
              \SDCard:BSPIM:mosi_hs_reg\
            + \SDCard:BSPIM:state_1\ * !Net_1606 * \SDCard:BSPIM:mosi_hs_reg\
            + !\SDCard:BSPIM:state_0\ * !Net_1606 * 
              \SDCard:BSPIM:mosi_hs_reg\
        );
        Output = Net_683 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SDCard:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\
        );
        Output = \SDCard:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1606, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\ * !Net_1606
            + \SDCard:BSPIM:state_1\ * !Net_1606
        );
        Output = Net_1606 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3399_5, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1699 * !CMD1 * cydff_2_5
        );
        Output = Net_3399_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\scsiTarget:pi_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\scsiTarget:pi_1\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              !Net_1699 * cydff_2_1 * Net_3409
            + !\scsiTarget:pi_1\ * \scsiTarget:state_2\ * 
              \scsiTarget:state_1\ * !\scsiTarget:state_0\ * !filteredIn_4 * 
              Net_1699 * !cydff_2_6 * cydff_2_5 * Net_3409
            + \scsiTarget:pi_1\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * !Net_1699 * !cydff_2_1 * 
              Net_3409
            + \scsiTarget:pi_1\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * cydff_2_6 * 
              Net_3409
            + \scsiTarget:pi_1\ * \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * !filteredIn_4 * Net_1699 * !cydff_2_5 * 
              Net_3409
        );
        Output = \scsiTarget:pi_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\scsiTarget:fifoStore\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\scsiTarget:state_2\ * !\scsiTarget:state_1\ * 
              \scsiTarget:fifoStore\
            + \scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              \scsiTarget:state_0\ * filteredIn_4 * !\scsiTarget:fifoStore\ * 
              Net_3409
        );
        Output = \scsiTarget:fifoStore\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SDCard:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_710 ,
        status_6 => \SDCard:BSPIM:rx_status_6\ ,
        status_5 => \SDCard:BSPIM:rx_status_5\ ,
        status_4 => \SDCard:BSPIM:rx_status_4\ ,
        interrupt => Net_910 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3399_1, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1699 * cydff_2_1
            + Net_1699 * !cydff_2_6 * cydff_2_5
        );
        Output = Net_3399_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3399_6, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1699 * !CMD1 * cydff_2_6
        );
        Output = Net_3399_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_1706_1, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_1 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_1 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_1 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_1\
        );
        Output = Net_1706_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\scsiTarget:txComplete\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \scsiTarget:f0_blk_stat\ * !\scsiTarget:state_2\ * 
              !\scsiTarget:state_1\ * !\scsiTarget:state_0\
        );
        Output = \scsiTarget:txComplete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\scsiTarget:datapath\
    PORT MAP (
        clock => Net_585 ,
        cs_addr_2 => \scsiTarget:state_2\ ,
        cs_addr_1 => \scsiTarget:state_1\ ,
        cs_addr_0 => \scsiTarget:state_0\ ,
        f1_load => \scsiTarget:fifoStore\ ,
        z0_comb => \scsiTarget:deskewComplete\ ,
        f0_bus_stat_comb => Net_1668 ,
        f0_blk_stat_comb => \scsiTarget:f0_blk_stat\ ,
        f1_bus_stat_comb => Net_1655 ,
        f1_blk_stat_comb => \scsiTarget:f1_blk_stat\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000001000000000001100100000000000000000000000000010000000010000000100000000000000000000000000000000000000000000000000100011111111000000001111111111111111000000000000000000101100000000000000000000000000"
        d0_init = "00000001"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        placement_force = "U(2,5)"
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:ld_ident\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              \SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:tx_status_1\
        );
        Output = \SDCard:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:tx_status_1\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * \SDCard:BSPIM:count_1\ * 
              !\SDCard:BSPIM:count_0\ * !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SDCard:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * \SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:ld_ident\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              \SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * \SDCard:BSPIM:count_2\ * 
              \SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:tx_status_1\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
            + \SDCard:BSPIM:state_0\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              \SDCard:BSPIM:load_cond\
        );
        Output = \SDCard:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SDCard:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_4\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_3\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_2\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              \SDCard:BSPIM:count_1\
            + !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\ * 
              !\SDCard:BSPIM:count_0\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_1\ * 
              \SDCard:BSPIM:count_0\ * \SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_1\ * \SDCard:BSPIM:state_0\ * 
              \SDCard:BSPIM:mosi_from_dp\ * !\SDCard:BSPIM:count_4\ * 
              !\SDCard:BSPIM:count_3\ * !\SDCard:BSPIM:count_2\ * 
              !\SDCard:BSPIM:count_1\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:count_4\ * !\SDCard:BSPIM:count_3\ * 
              !\SDCard:BSPIM:count_2\ * !\SDCard:BSPIM:count_0\ * 
              !\SDCard:BSPIM:ld_ident\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\
            + !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:mosi_pre_reg\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:mosi_from_dp\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SDCard:BSPIM:mosi_pre_reg_split\ * 
              !\SDCard:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SDCard:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SDCard:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_1\ * 
              !\SDCard:BSPIM:state_0\
        );
        Output = \SDCard:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SDCard:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_710 ,
        status_4 => \SDCard:BSPIM:tx_status_4\ ,
        status_3 => \SDCard:BSPIM:load_rx_data\ ,
        status_2 => \SDCard:BSPIM:tx_status_2\ ,
        status_1 => \SDCard:BSPIM:tx_status_1\ ,
        status_0 => \SDCard:BSPIM:tx_status_0\ ,
        interrupt => Net_913 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SDCard:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp_reg\
            + \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\ * 
              \SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_from_dp\
            + !\SDCard:BSPIM:state_1\ * \SDCard:BSPIM:mosi_hs_reg\
            + !\SDCard:BSPIM:state_0\ * \SDCard:BSPIM:mosi_hs_reg\
        );
        Output = \SDCard:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SDCard:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SDCard:BSPIM:mosi_from_dp\
        );
        Output = \SDCard:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_682, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_710) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_682 * \SDCard:BSPIM:state_2\ * \SDCard:BSPIM:state_1\
            + \SDCard:BSPIM:state_2\ * !\SDCard:BSPIM:state_0\
            + \SDCard:BSPIM:state_1\ * !\SDCard:BSPIM:state_0\
        );
        Output = Net_682 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1706_7, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_7 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_7 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_7 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_7\
        );
        Output = Net_1706_7 (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1706_3, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_3 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_3 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_3 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_3\
        );
        Output = Net_1706_3 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1706_4, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_585) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_1706_4 * !\scsiTarget:state_2\ * \scsiTarget:state_0\
            + Net_1706_4 * \scsiTarget:state_2\ * !\scsiTarget:state_0\
            + Net_1706_4 * !\scsiTarget:state_1\ * \scsiTarget:state_0\
            + !\scsiTarget:state_2\ * \scsiTarget:state_1\ * 
              !\scsiTarget:state_0\ * \scsiTarget:po_4\
        );
        Output = Net_1706_4 (fanout=2)
        Properties               : 
        {
        }
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Debug_Timer_Interrupt
        PORT MAP (
            interrupt => Net_855 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =SCSI_RST_ISR
        PORT MAP (
            interrupt => Net_1523 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =SCSI_RX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_928 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =SCSI_SEL_ISR
        PORT MAP (
            interrupt => Net_1699 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =SCSI_TX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_903 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =SD_RX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_918 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =SD_TX_DMA_COMPLETE
        PORT MAP (
            interrupt => Net_919 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\USBFS:ep_3\
        PORT MAP (
            interrupt => \USBFS:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ep_int_4\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_1684 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =SCSI_RX_DMA
        PORT MAP (
            dmareq => Net_1655 ,
            termin => zero ,
            termout => Net_928 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =SCSI_TX_DMA
        PORT MAP (
            dmareq => Net_1668 ,
            termin => zero ,
            termout => Net_903 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =SD_RX_DMA
        PORT MAP (
            dmareq => Net_910 ,
            termin => zero ,
            termout => Net_918 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =SD_TX_DMA
        PORT MAP (
            dmareq => Net_913 ,
            termin => zero ,
            termout => Net_919 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(4)] 
    drqcell: Name =ACSI_LOG_DMA
        PORT MAP (
            dmareq => Net_3375 ,
            termin => zero ,
            termout => Net_3420 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(5)] 
    drqcell: Name =INQ_OUT_DMA
        PORT MAP (
            dmareq => Net_3249 ,
            termin => zero ,
            termout => Net_3452 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(6)] 
    drqcell: Name =SCSI_LOG_DMA
        PORT MAP (
            dmareq => Net_3421 ,
            termin => zero ,
            termout => Net_3423 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCSI_In_DBx(7)
    Attributes:
        Alias: DB7
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(7)__PA ,
        oe => tmpOE__SCSI_In_DBx_net_7 ,
        pin_input => Net_791_7 ,
        fb => ACSI_In_DBx_7 ,
        pad => SCSI_In_DBx(7)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ACSI_RW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACSI_RW(0)__PA ,
        fb => RnW_1 ,
        pad => ACSI_RW(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ACSI_SEL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACSI_SEL(0)__PA ,
        fb => Net_3378 ,
        pad => ACSI_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ACSI_DR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACSI_DR(0)__PA ,
        pin_input => Net_3385 ,
        pad => ACSI_DR(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ACSI_IR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACSI_IR(0)__PA ,
        pin_input => Net_3386 ,
        pad => ACSI_IR(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = SD_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_CS(0)__PA ,
        pad => SD_CS(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SD_CD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 3.3
    PORT MAP (
        pa_out => SD_CD(0)__PA ,
        pad => SD_CD(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SD_SCK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_SCK(0)__PA ,
        pin_input => Net_682 ,
        pad => SD_SCK(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SD_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_MOSI(0)__PA ,
        pin_input => Net_683 ,
        pad => SD_MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SD_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SD_MISO(0)__PA ,
        fb => Net_686 ,
        pad => SD_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ACSI_ID_H(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ACSI_ID_H(0)__PA ,
        fb => RnW_2 ,
        pad => ACSI_ID_H(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ICD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ICD(0)__PA ,
        fb => Net_3372 ,
        pad => ICD(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCSI_In_DBx(0)
    Attributes:
        Alias: DB0
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(0)__PA ,
        oe => tmpOE__SCSI_In_DBx_net_7 ,
        pin_input => Net_791_0 ,
        fb => ACSI_In_DBx_0 ,
        pad => SCSI_In_DBx(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SCSI_In_DBx(1)
    Attributes:
        Alias: DB1
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(1)__PA ,
        oe => tmpOE__SCSI_In_DBx_net_7 ,
        pin_input => Net_791_1 ,
        fb => ACSI_In_DBx_1 ,
        pad => SCSI_In_DBx(1)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ACSI_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACSI_RST(0)__PA ,
        fb => Net_3407 ,
        pad => ACSI_RST(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCSI_In_DBx(2)
    Attributes:
        Alias: DB2
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(2)__PA ,
        oe => tmpOE__SCSI_In_DBx_net_7 ,
        pin_input => Net_791_2 ,
        fb => ACSI_In_DBx_2 ,
        pad => SCSI_In_DBx(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCSI_In_DBx(3)
    Attributes:
        Alias: DB3
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(3)__PA ,
        oe => tmpOE__SCSI_In_DBx_net_7 ,
        pin_input => Net_791_3 ,
        fb => ACSI_In_DBx_3 ,
        pad => SCSI_In_DBx(3)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ACSI_ACK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACSI_ACK(0)__PA ,
        fb => Net_3379 ,
        pad => ACSI_ACK(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SCSI_In_DBx(4)
    Attributes:
        Alias: DB4
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(4)__PA ,
        oe => tmpOE__SCSI_In_DBx_net_7 ,
        pin_input => Net_791_4 ,
        fb => ACSI_In_DBx_4 ,
        pad => SCSI_In_DBx(4)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "791071b3-a348-49c4-b578-64e66d701d0f/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = SCSI_In_DBx(5)
    Attributes:
        Alias: DB5
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(5)__PA ,
        oe => tmpOE__SCSI_In_DBx_net_7 ,
        pin_input => Net_791_5 ,
        fb => ACSI_In_DBx_5 ,
        pad => SCSI_In_DBx(5)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ACSI_A1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACSI_A1(0)__PA ,
        fb => RnW_0 ,
        pad => ACSI_A1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCSI_In_DBx(6)
    Attributes:
        Alias: DB6
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCSI_In_DBx(6)__PA ,
        oe => tmpOE__SCSI_In_DBx_net_7 ,
        pin_input => Net_791_6 ,
        fb => ACSI_In_DBx_6 ,
        pad => SCSI_In_DBx(6)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_710 ,
            dclk_0 => Net_710_local ,
            dclk_glb_1 => Net_585 ,
            dclk_1 => Net_585_local ,
            dclk_glb_2 => Net_10 ,
            dclk_2 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Debug_Timer:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => Net_855 ,
            cmp => \Debug_Timer:Net_261\ ,
            irq => \Debug_Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_1684 ,
            arb_int => \USBFS:Net_1889\ ,
            usb_int => \USBFS:Net_1876\ ,
            ept_int_8 => \USBFS:ep_int_8\ ,
            ept_int_7 => \USBFS:ep_int_7\ ,
            ept_int_6 => \USBFS:ep_int_6\ ,
            ept_int_5 => \USBFS:ep_int_5\ ,
            ept_int_4 => \USBFS:ep_int_4\ ,
            ept_int_3 => \USBFS:ep_int_3\ ,
            ept_int_2 => \USBFS:ep_int_2\ ,
            ept_int_1 => \USBFS:ep_int_1\ ,
            ept_int_0 => \USBFS:ep_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_request_7\ ,
            dma_req_6 => \USBFS:dma_request_6\ ,
            dma_req_5 => \USBFS:dma_request_5\ ,
            dma_req_4 => \USBFS:dma_request_4\ ,
            dma_req_3 => \USBFS:dma_request_3\ ,
            dma_req_2 => \USBFS:dma_request_2\ ,
            dma_req_1 => \USBFS:dma_request_1\ ,
            dma_req_0 => \USBFS:dma_request_0\ ,
            dma_termin => \USBFS:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+---------------------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT | SCSI_In_DBx(7) | FB(ACSI_In_DBx_7), In(Net_791_7), OE(tmpOE__SCSI_In_DBx_net_7)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     ACSI_RW(0) | FB(RnW_1)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |    ACSI_SEL(0) | FB(Net_3378)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |     ACSI_DR(0) | In(Net_3385)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |     ACSI_IR(0) | In(Net_3386)
-----+-----+-------+-----------+------------------+----------------+---------------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |       SD_CS(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |        LED1(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |       SD_CD(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      SD_SCK(0) | In(Net_682)
     |   4 |     * |      NONE |         CMOS_OUT |     SD_MOSI(0) | In(Net_683)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |     SD_MISO(0) | FB(Net_686)
     |   6 |     * |      NONE |      RES_PULL_UP |   ACSI_ID_H(0) | FB(RnW_2)
     |   7 |     * |      NONE |      RES_PULL_UP |         ICD(0) | FB(Net_3372)
-----+-----+-------+-----------+------------------+----------------+---------------------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT | SCSI_In_DBx(0) | FB(ACSI_In_DBx_0), In(Net_791_0), OE(tmpOE__SCSI_In_DBx_net_7)
     |   1 |     * |      NONE |         CMOS_OUT | SCSI_In_DBx(1) | FB(ACSI_In_DBx_1), In(Net_791_1), OE(tmpOE__SCSI_In_DBx_net_7)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |    ACSI_RST(0) | FB(Net_3407)
     |   4 |     * |      NONE |         CMOS_OUT | SCSI_In_DBx(2) | FB(ACSI_In_DBx_2), In(Net_791_2), OE(tmpOE__SCSI_In_DBx_net_7)
     |   5 |     * |      NONE |         CMOS_OUT | SCSI_In_DBx(3) | FB(ACSI_In_DBx_3), In(Net_791_3), OE(tmpOE__SCSI_In_DBx_net_7)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |    ACSI_ACK(0) | FB(Net_3379)
     |   7 |     * |      NONE |         CMOS_OUT | SCSI_In_DBx(4) | FB(ACSI_In_DBx_4), In(Net_791_4), OE(tmpOE__SCSI_In_DBx_net_7)
-----+-----+-------+-----------+------------------+----------------+---------------------------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT | SCSI_In_DBx(5) | FB(ACSI_In_DBx_5), In(Net_791_5), OE(tmpOE__SCSI_In_DBx_net_7)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     ACSI_A1(0) | FB(RnW_0)
     |   5 |     * |      NONE |         CMOS_OUT | SCSI_In_DBx(6) | FB(ACSI_In_DBx_6), In(Net_791_6), OE(tmpOE__SCSI_In_DBx_net_7)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |  \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |  \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
-----------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.326ms
Digital Placement phase: Elapsed time ==> 13s.583ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "SCSI2SDKit_Copy_05_r.vh2" --pcf-path "SCSI2SDKit_Copy_05.pco" --des-name "SCSI2SDKit_Copy_05" --dsf-path "SCSI2SDKit_Copy_05.dsf" --sdc-path "SCSI2SDKit_Copy_05.sdc" --lib-path "SCSI2SDKit_Copy_05_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 27s.372ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 1s.971ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.550ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in SCSI2SDKit_Copy_05_timing.html.
Static timing analysis phase: Elapsed time ==> 3s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 3s.182ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 52s.923ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 52s.926ms
API generation phase: Elapsed time ==> 65s.040ms
Dependency generation phase: Elapsed time ==> 0s.263ms
Cleanup phase: Elapsed time ==> 0s.117ms
