// Seed: 2387120457
module module_0;
  always @(negedge id_1) begin : LABEL_0
    assign id_1 = id_1[1] - 1;
  end
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    output uwire id_2,
    output supply0 id_3,
    input wand id_4,
    output wire id_5
);
  assign id_5 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    output wire id_1,
    output tri id_2,
    input uwire id_3,
    output wor id_4,
    output tri id_5,
    output wand id_6,
    input tri0 id_7,
    output tri0 id_8,
    output wand id_9,
    output tri0 id_10,
    output wand id_11,
    output supply0 id_12,
    output uwire id_13
    , id_16,
    output tri id_14
);
  tri  id_17;
  wire id_18;
  module_0 modCall_1 ();
  assign id_8 = id_17;
  wire id_19;
  wire id_20;
endmodule
