0.6
2018.3
Dec  6 2018
23:39:36
/home/lyc/Vivado/lab3/Counter/Counter.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/lyc/Vivado/lab3/Counter/Counter.srcs/sim_1/imports/Vivado/GenerateClock.v,1541677725,verilog,,/home/lyc/Vivado/lab3/Counter/Counter.srcs/sim_1/new/Counter_tb.v,,GenerateClock,,,,,,,,
/home/lyc/Vivado/lab3/Counter/Counter.srcs/sim_1/new/Counter_tb.v,1554903621,verilog,,,,Counter_tb,,,,,,,,
/home/lyc/Vivado/lab3/Counter/Counter.srcs/sources_1/new/Counter.v,1554902114,verilog,,/home/lyc/Vivado/lab3/Counter/Counter.srcs/sim_1/imports/Vivado/GenerateClock.v,,Counter,,,,,,,,
