
zad_7_proba.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002420  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  080025a8  080025a8  000125a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800261c  0800261c  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  0800261c  0800261c  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800261c  0800261c  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800261c  0800261c  0001261c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002620  08002620  00012620  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08002624  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000144  20000004  08002628  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000148  08002628  00020148  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000049ee  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000f87  00000000  00000000  00024a22  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000678  00000000  00000000  000259b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005f0  00000000  00000000  00026028  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015eeb  00000000  00000000  00026618  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000039ff  00000000  00000000  0003c503  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00075280  00000000  00000000  0003ff02  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b5182  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c28  00000000  00000000  000b5200  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002590 	.word	0x08002590

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08002590 	.word	0x08002590

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2uiz>:
 8000a74:	004a      	lsls	r2, r1, #1
 8000a76:	d211      	bcs.n	8000a9c <__aeabi_d2uiz+0x28>
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d211      	bcs.n	8000aa2 <__aeabi_d2uiz+0x2e>
 8000a7e:	d50d      	bpl.n	8000a9c <__aeabi_d2uiz+0x28>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d40e      	bmi.n	8000aa8 <__aeabi_d2uiz+0x34>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9a:	4770      	bx	lr
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa6:	d102      	bne.n	8000aae <__aeabi_d2uiz+0x3a>
 8000aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8000aac:	4770      	bx	lr
 8000aae:	f04f 0000 	mov.w	r0, #0
 8000ab2:	4770      	bx	lr

08000ab4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b085      	sub	sp, #20
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	f003 0307 	and.w	r3, r3, #7
 8000ac2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ac4:	4b0c      	ldr	r3, [pc, #48]	; (8000af8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aca:	68ba      	ldr	r2, [r7, #8]
 8000acc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000adc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ae0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ae4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ae6:	4a04      	ldr	r2, [pc, #16]	; (8000af8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	60d3      	str	r3, [r2, #12]
}
 8000aec:	bf00      	nop
 8000aee:	3714      	adds	r7, #20
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	e000ed00 	.word	0xe000ed00

08000afc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b00:	4b04      	ldr	r3, [pc, #16]	; (8000b14 <__NVIC_GetPriorityGrouping+0x18>)
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	0a1b      	lsrs	r3, r3, #8
 8000b06:	f003 0307 	and.w	r3, r3, #7
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr
 8000b14:	e000ed00 	.word	0xe000ed00

08000b18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	db0b      	blt.n	8000b42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	f003 021f 	and.w	r2, r3, #31
 8000b30:	4907      	ldr	r1, [pc, #28]	; (8000b50 <__NVIC_EnableIRQ+0x38>)
 8000b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b36:	095b      	lsrs	r3, r3, #5
 8000b38:	2001      	movs	r0, #1
 8000b3a:	fa00 f202 	lsl.w	r2, r0, r2
 8000b3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b42:	bf00      	nop
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	e000e100 	.word	0xe000e100

08000b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	6039      	str	r1, [r7, #0]
 8000b5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	db0a      	blt.n	8000b7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	b2da      	uxtb	r2, r3
 8000b6c:	490c      	ldr	r1, [pc, #48]	; (8000ba0 <__NVIC_SetPriority+0x4c>)
 8000b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b72:	0112      	lsls	r2, r2, #4
 8000b74:	b2d2      	uxtb	r2, r2
 8000b76:	440b      	add	r3, r1
 8000b78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b7c:	e00a      	b.n	8000b94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	b2da      	uxtb	r2, r3
 8000b82:	4908      	ldr	r1, [pc, #32]	; (8000ba4 <__NVIC_SetPriority+0x50>)
 8000b84:	79fb      	ldrb	r3, [r7, #7]
 8000b86:	f003 030f 	and.w	r3, r3, #15
 8000b8a:	3b04      	subs	r3, #4
 8000b8c:	0112      	lsls	r2, r2, #4
 8000b8e:	b2d2      	uxtb	r2, r2
 8000b90:	440b      	add	r3, r1
 8000b92:	761a      	strb	r2, [r3, #24]
}
 8000b94:	bf00      	nop
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr
 8000ba0:	e000e100 	.word	0xe000e100
 8000ba4:	e000ed00 	.word	0xe000ed00

08000ba8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b089      	sub	sp, #36	; 0x24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f003 0307 	and.w	r3, r3, #7
 8000bba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bbc:	69fb      	ldr	r3, [r7, #28]
 8000bbe:	f1c3 0307 	rsb	r3, r3, #7
 8000bc2:	2b04      	cmp	r3, #4
 8000bc4:	bf28      	it	cs
 8000bc6:	2304      	movcs	r3, #4
 8000bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	3304      	adds	r3, #4
 8000bce:	2b06      	cmp	r3, #6
 8000bd0:	d902      	bls.n	8000bd8 <NVIC_EncodePriority+0x30>
 8000bd2:	69fb      	ldr	r3, [r7, #28]
 8000bd4:	3b03      	subs	r3, #3
 8000bd6:	e000      	b.n	8000bda <NVIC_EncodePriority+0x32>
 8000bd8:	2300      	movs	r3, #0
 8000bda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8000be0:	69bb      	ldr	r3, [r7, #24]
 8000be2:	fa02 f303 	lsl.w	r3, r2, r3
 8000be6:	43da      	mvns	r2, r3
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	401a      	ands	r2, r3
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bfa:	43d9      	mvns	r1, r3
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c00:	4313      	orrs	r3, r2
         );
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3724      	adds	r7, #36	; 0x24
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
	...

08000c10 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b085      	sub	sp, #20
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	60f8      	str	r0, [r7, #12]
 8000c18:	60b9      	str	r1, [r7, #8]
 8000c1a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	3b01      	subs	r3, #1
 8000c20:	4a0d      	ldr	r2, [pc, #52]	; (8000c58 <LL_DMA_SetDataTransferDirection+0x48>)
 8000c22:	5cd3      	ldrb	r3, [r2, r3]
 8000c24:	461a      	mov	r2, r3
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	4413      	add	r3, r2
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000c30:	f023 0310 	bic.w	r3, r3, #16
 8000c34:	68ba      	ldr	r2, [r7, #8]
 8000c36:	3a01      	subs	r2, #1
 8000c38:	4907      	ldr	r1, [pc, #28]	; (8000c58 <LL_DMA_SetDataTransferDirection+0x48>)
 8000c3a:	5c8a      	ldrb	r2, [r1, r2]
 8000c3c:	4611      	mov	r1, r2
 8000c3e:	68fa      	ldr	r2, [r7, #12]
 8000c40:	440a      	add	r2, r1
 8000c42:	4611      	mov	r1, r2
 8000c44:	687a      	ldr	r2, [r7, #4]
 8000c46:	4313      	orrs	r3, r2
 8000c48:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 8000c4a:	bf00      	nop
 8000c4c:	3714      	adds	r7, #20
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	080025fc 	.word	0x080025fc

08000c5c <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	60f8      	str	r0, [r7, #12]
 8000c64:	60b9      	str	r1, [r7, #8]
 8000c66:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	3b01      	subs	r3, #1
 8000c6c:	4a0c      	ldr	r2, [pc, #48]	; (8000ca0 <LL_DMA_SetMode+0x44>)
 8000c6e:	5cd3      	ldrb	r3, [r2, r3]
 8000c70:	461a      	mov	r2, r3
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	4413      	add	r3, r2
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f023 0220 	bic.w	r2, r3, #32
 8000c7c:	68bb      	ldr	r3, [r7, #8]
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	4907      	ldr	r1, [pc, #28]	; (8000ca0 <LL_DMA_SetMode+0x44>)
 8000c82:	5ccb      	ldrb	r3, [r1, r3]
 8000c84:	4619      	mov	r1, r3
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	440b      	add	r3, r1
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	600b      	str	r3, [r1, #0]
             Mode);
}
 8000c92:	bf00      	nop
 8000c94:	3714      	adds	r7, #20
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	080025fc 	.word	0x080025fc

08000ca4 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	60f8      	str	r0, [r7, #12]
 8000cac:	60b9      	str	r1, [r7, #8]
 8000cae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	3b01      	subs	r3, #1
 8000cb4:	4a0c      	ldr	r2, [pc, #48]	; (8000ce8 <LL_DMA_SetPeriphIncMode+0x44>)
 8000cb6:	5cd3      	ldrb	r3, [r2, r3]
 8000cb8:	461a      	mov	r2, r3
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	4413      	add	r3, r2
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	3b01      	subs	r3, #1
 8000cc8:	4907      	ldr	r1, [pc, #28]	; (8000ce8 <LL_DMA_SetPeriphIncMode+0x44>)
 8000cca:	5ccb      	ldrb	r3, [r1, r3]
 8000ccc:	4619      	mov	r1, r3
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	440b      	add	r3, r1
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	4313      	orrs	r3, r2
 8000cd8:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 8000cda:	bf00      	nop
 8000cdc:	3714      	adds	r7, #20
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	080025fc 	.word	0x080025fc

08000cec <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b085      	sub	sp, #20
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	60f8      	str	r0, [r7, #12]
 8000cf4:	60b9      	str	r1, [r7, #8]
 8000cf6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 8000cf8:	68bb      	ldr	r3, [r7, #8]
 8000cfa:	3b01      	subs	r3, #1
 8000cfc:	4a0c      	ldr	r2, [pc, #48]	; (8000d30 <LL_DMA_SetMemoryIncMode+0x44>)
 8000cfe:	5cd3      	ldrb	r3, [r2, r3]
 8000d00:	461a      	mov	r2, r3
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	4413      	add	r3, r2
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	3b01      	subs	r3, #1
 8000d10:	4907      	ldr	r1, [pc, #28]	; (8000d30 <LL_DMA_SetMemoryIncMode+0x44>)
 8000d12:	5ccb      	ldrb	r3, [r1, r3]
 8000d14:	4619      	mov	r1, r3
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	440b      	add	r3, r1
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	4313      	orrs	r3, r2
 8000d20:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 8000d22:	bf00      	nop
 8000d24:	3714      	adds	r7, #20
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	080025fc 	.word	0x080025fc

08000d34 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b085      	sub	sp, #20
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	60f8      	str	r0, [r7, #12]
 8000d3c:	60b9      	str	r1, [r7, #8]
 8000d3e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	3b01      	subs	r3, #1
 8000d44:	4a0c      	ldr	r2, [pc, #48]	; (8000d78 <LL_DMA_SetPeriphSize+0x44>)
 8000d46:	5cd3      	ldrb	r3, [r2, r3]
 8000d48:	461a      	mov	r2, r3
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	4413      	add	r3, r2
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	3b01      	subs	r3, #1
 8000d58:	4907      	ldr	r1, [pc, #28]	; (8000d78 <LL_DMA_SetPeriphSize+0x44>)
 8000d5a:	5ccb      	ldrb	r3, [r1, r3]
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	440b      	add	r3, r1
 8000d62:	4619      	mov	r1, r3
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	4313      	orrs	r3, r2
 8000d68:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 8000d6a:	bf00      	nop
 8000d6c:	3714      	adds	r7, #20
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	080025fc 	.word	0x080025fc

08000d7c <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b085      	sub	sp, #20
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	60f8      	str	r0, [r7, #12]
 8000d84:	60b9      	str	r1, [r7, #8]
 8000d86:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	3b01      	subs	r3, #1
 8000d8c:	4a0c      	ldr	r2, [pc, #48]	; (8000dc0 <LL_DMA_SetMemorySize+0x44>)
 8000d8e:	5cd3      	ldrb	r3, [r2, r3]
 8000d90:	461a      	mov	r2, r3
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	4413      	add	r3, r2
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	3b01      	subs	r3, #1
 8000da0:	4907      	ldr	r1, [pc, #28]	; (8000dc0 <LL_DMA_SetMemorySize+0x44>)
 8000da2:	5ccb      	ldrb	r3, [r1, r3]
 8000da4:	4619      	mov	r1, r3
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	440b      	add	r3, r1
 8000daa:	4619      	mov	r1, r3
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	4313      	orrs	r3, r2
 8000db0:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 8000db2:	bf00      	nop
 8000db4:	3714      	adds	r7, #20
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	080025fc 	.word	0x080025fc

08000dc4 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b085      	sub	sp, #20
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	3b01      	subs	r3, #1
 8000dd4:	4a0c      	ldr	r2, [pc, #48]	; (8000e08 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8000dd6:	5cd3      	ldrb	r3, [r2, r3]
 8000dd8:	461a      	mov	r2, r3
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	4413      	add	r3, r2
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	3b01      	subs	r3, #1
 8000de8:	4907      	ldr	r1, [pc, #28]	; (8000e08 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8000dea:	5ccb      	ldrb	r3, [r1, r3]
 8000dec:	4619      	mov	r1, r3
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	440b      	add	r3, r1
 8000df2:	4619      	mov	r1, r3
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	4313      	orrs	r3, r2
 8000df8:	600b      	str	r3, [r1, #0]
             Priority);
}
 8000dfa:	bf00      	nop
 8000dfc:	3714      	adds	r7, #20
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	080025fc 	.word	0x080025fc

08000e0c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000e10:	4b05      	ldr	r3, [pc, #20]	; (8000e28 <LL_RCC_HSI_Enable+0x1c>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a04      	ldr	r2, [pc, #16]	; (8000e28 <LL_RCC_HSI_Enable+0x1c>)
 8000e16:	f043 0301 	orr.w	r3, r3, #1
 8000e1a:	6013      	str	r3, [r2, #0]
}
 8000e1c:	bf00      	nop
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	40021000 	.word	0x40021000

08000e2c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000e30:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <LL_RCC_HSI_IsReady+0x20>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f003 0302 	and.w	r3, r3, #2
 8000e38:	2b02      	cmp	r3, #2
 8000e3a:	bf0c      	ite	eq
 8000e3c:	2301      	moveq	r3, #1
 8000e3e:	2300      	movne	r3, #0
 8000e40:	b2db      	uxtb	r3, r3
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr
 8000e4c:	40021000 	.word	0x40021000

08000e50 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000e58:	4b07      	ldr	r3, [pc, #28]	; (8000e78 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	00db      	lsls	r3, r3, #3
 8000e64:	4904      	ldr	r1, [pc, #16]	; (8000e78 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000e66:	4313      	orrs	r3, r2
 8000e68:	600b      	str	r3, [r1, #0]
}
 8000e6a:	bf00      	nop
 8000e6c:	370c      	adds	r7, #12
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	40021000 	.word	0x40021000

08000e7c <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000e84:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <LL_RCC_SetSysClkSource+0x24>)
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f023 0203 	bic.w	r2, r3, #3
 8000e8c:	4904      	ldr	r1, [pc, #16]	; (8000ea0 <LL_RCC_SetSysClkSource+0x24>)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4313      	orrs	r3, r2
 8000e92:	604b      	str	r3, [r1, #4]
}
 8000e94:	bf00      	nop
 8000e96:	370c      	adds	r7, #12
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr
 8000ea0:	40021000 	.word	0x40021000

08000ea4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000ea8:	4b04      	ldr	r3, [pc, #16]	; (8000ebc <LL_RCC_GetSysClkSource+0x18>)
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	f003 030c 	and.w	r3, r3, #12
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	40021000 	.word	0x40021000

08000ec0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000ec8:	4b06      	ldr	r3, [pc, #24]	; (8000ee4 <LL_RCC_SetAHBPrescaler+0x24>)
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000ed0:	4904      	ldr	r1, [pc, #16]	; (8000ee4 <LL_RCC_SetAHBPrescaler+0x24>)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	604b      	str	r3, [r1, #4]
}
 8000ed8:	bf00      	nop
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr
 8000ee4:	40021000 	.word	0x40021000

08000ee8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000ef0:	4b06      	ldr	r3, [pc, #24]	; (8000f0c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000ef8:	4904      	ldr	r1, [pc, #16]	; (8000f0c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	604b      	str	r3, [r1, #4]
}
 8000f00:	bf00      	nop
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr
 8000f0c:	40021000 	.word	0x40021000

08000f10 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000f18:	4b06      	ldr	r3, [pc, #24]	; (8000f34 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000f20:	4904      	ldr	r1, [pc, #16]	; (8000f34 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4313      	orrs	r3, r2
 8000f26:	604b      	str	r3, [r1, #4]
}
 8000f28:	bf00      	nop
 8000f2a:	370c      	adds	r7, #12
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	40021000 	.word	0x40021000

08000f38 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000f40:	4b08      	ldr	r3, [pc, #32]	; (8000f64 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f42:	695a      	ldr	r2, [r3, #20]
 8000f44:	4907      	ldr	r1, [pc, #28]	; (8000f64 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000f4c:	4b05      	ldr	r3, [pc, #20]	; (8000f64 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f4e:	695a      	ldr	r2, [r3, #20]
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	4013      	ands	r3, r2
 8000f54:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f56:	68fb      	ldr	r3, [r7, #12]
}
 8000f58:	bf00      	nop
 8000f5a:	3714      	adds	r7, #20
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr
 8000f64:	40021000 	.word	0x40021000

08000f68 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b085      	sub	sp, #20
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000f70:	4b08      	ldr	r3, [pc, #32]	; (8000f94 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000f72:	69da      	ldr	r2, [r3, #28]
 8000f74:	4907      	ldr	r1, [pc, #28]	; (8000f94 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000f7c:	4b05      	ldr	r3, [pc, #20]	; (8000f94 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000f7e:	69da      	ldr	r2, [r3, #28]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4013      	ands	r3, r2
 8000f84:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f86:	68fb      	ldr	r3, [r7, #12]
}
 8000f88:	bf00      	nop
 8000f8a:	3714      	adds	r7, #20
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr
 8000f94:	40021000 	.word	0x40021000

08000f98 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b085      	sub	sp, #20
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000fa0:	4b08      	ldr	r3, [pc, #32]	; (8000fc4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000fa2:	699a      	ldr	r2, [r3, #24]
 8000fa4:	4907      	ldr	r1, [pc, #28]	; (8000fc4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000fac:	4b05      	ldr	r3, [pc, #20]	; (8000fc4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000fae:	699a      	ldr	r2, [r3, #24]
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fb6:	68fb      	ldr	r3, [r7, #12]
}
 8000fb8:	bf00      	nop
 8000fba:	3714      	adds	r7, #20
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	40021000 	.word	0x40021000

08000fc8 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000fd0:	4b06      	ldr	r3, [pc, #24]	; (8000fec <LL_FLASH_SetLatency+0x24>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f023 0207 	bic.w	r2, r3, #7
 8000fd8:	4904      	ldr	r1, [pc, #16]	; (8000fec <LL_FLASH_SetLatency+0x24>)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	600b      	str	r3, [r1, #0]
}
 8000fe0:	bf00      	nop
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr
 8000fec:	40022000 	.word	0x40022000

08000ff0 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000ff4:	4b04      	ldr	r3, [pc, #16]	; (8001008 <LL_FLASH_GetLatency+0x18>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f003 0307 	and.w	r3, r3, #7
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	40022000 	.word	0x40022000

0800100c <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	601a      	str	r2, [r3, #0]
}
 8001020:	bf00      	nop
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	f043 0201 	orr.w	r2, r3, #1
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	60da      	str	r2, [r3, #12]
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr

0800104c <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f043 0201 	orr.w	r2, r3, #1
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	601a      	str	r2, [r3, #0]
}
 8001060:	bf00      	nop
 8001062:	370c      	adds	r7, #12
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr

0800106c <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	689b      	ldr	r3, [r3, #8]
 8001084:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	609a      	str	r2, [r3, #8]
}
 800108c:	bf00      	nop
 800108e:	370c      	adds	r7, #12
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr

08001098 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	689b      	ldr	r3, [r3, #8]
 80010a4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	609a      	str	r2, [r3, #8]
}
 80010ac:	bf00      	nop
 80010ae:	370c      	adds	r7, #12
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr

080010b8 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	683a      	ldr	r2, [r7, #0]
 80010c6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <my_memcpy>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void my_memcpy(char *from, uint8_t *to, uint8_t *copied,uint8_t max){
 80010d4:	b480      	push	{r7}
 80010d6:	b087      	sub	sp, #28
 80010d8:	af00      	add	r7, sp, #0
 80010da:	60f8      	str	r0, [r7, #12]
 80010dc:	60b9      	str	r1, [r7, #8]
 80010de:	607a      	str	r2, [r7, #4]
 80010e0:	70fb      	strb	r3, [r7, #3]
	uint8_t cnt;
	for (cnt=0;cnt<max;cnt++){
 80010e2:	2300      	movs	r3, #0
 80010e4:	75fb      	strb	r3, [r7, #23]
 80010e6:	e010      	b.n	800110a <my_memcpy+0x36>
		*to=*from;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	781a      	ldrb	r2, [r3, #0]
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	701a      	strb	r2, [r3, #0]

		if(*from == '\0'){
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d00d      	beq.n	8001114 <my_memcpy+0x40>
			break;
			}
		else{
			to+=1;from+=1;
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	3301      	adds	r3, #1
 80010fc:	60bb      	str	r3, [r7, #8]
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	3301      	adds	r3, #1
 8001102:	60fb      	str	r3, [r7, #12]
	for (cnt=0;cnt<max;cnt++){
 8001104:	7dfb      	ldrb	r3, [r7, #23]
 8001106:	3301      	adds	r3, #1
 8001108:	75fb      	strb	r3, [r7, #23]
 800110a:	7dfa      	ldrb	r2, [r7, #23]
 800110c:	78fb      	ldrb	r3, [r7, #3]
 800110e:	429a      	cmp	r2, r3
 8001110:	d3ea      	bcc.n	80010e8 <my_memcpy+0x14>
 8001112:	e000      	b.n	8001116 <my_memcpy+0x42>
			break;
 8001114:	bf00      	nop
			}
		}
	*copied=cnt;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	7dfa      	ldrb	r2, [r7, #23]
 800111a:	701a      	strb	r2, [r3, #0]
}
 800111c:	bf00      	nop
 800111e:	371c      	adds	r7, #28
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr

08001128 <one_sec_delayed>:

void one_sec_delayed(void){
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
	//LL_GPIO_TogglePin(led_GPIO_Port, led_Pin);
	uint8_t cnt=0;
 800112e:	2300      	movs	r3, #0
 8001130:	71fb      	strb	r3, [r7, #7]
	my_memcpy("Buffer capacity: ",tx_buffer, &cnt, max_tx_buffer);
 8001132:	1dfa      	adds	r2, r7, #7
 8001134:	2320      	movs	r3, #32
 8001136:	490a      	ldr	r1, [pc, #40]	; (8001160 <one_sec_delayed+0x38>)
 8001138:	480a      	ldr	r0, [pc, #40]	; (8001164 <one_sec_delayed+0x3c>)
 800113a:	f7ff ffcb 	bl	80010d4 <my_memcpy>

	stage_tx_buff=1;
 800113e:	4b0a      	ldr	r3, [pc, #40]	; (8001168 <one_sec_delayed+0x40>)
 8001140:	2201      	movs	r2, #1
 8001142:	701a      	strb	r2, [r3, #0]
	DMA1_Channel7->CNDTR=cnt;
 8001144:	79fa      	ldrb	r2, [r7, #7]
 8001146:	4b09      	ldr	r3, [pc, #36]	; (800116c <one_sec_delayed+0x44>)
 8001148:	605a      	str	r2, [r3, #4]

	DMA1_Channel7->CCR |= DMA_CCR_EN;
 800114a:	4b08      	ldr	r3, [pc, #32]	; (800116c <one_sec_delayed+0x44>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a07      	ldr	r2, [pc, #28]	; (800116c <one_sec_delayed+0x44>)
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	6013      	str	r3, [r2, #0]
}
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000124 	.word	0x20000124
 8001164:	080025a8 	.word	0x080025a8
 8001168:	20000020 	.word	0x20000020
 800116c:	40020080 	.word	0x40020080

08001170 <dec_to_char>:

void dec_to_char(uint16_t num, uint8_t *str, uint8_t *size){
 8001170:	b480      	push	{r7}
 8001172:	b087      	sub	sp, #28
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	60b9      	str	r1, [r7, #8]
 800117a:	607a      	str	r2, [r7, #4]
 800117c:	81fb      	strh	r3, [r7, #14]
	uint8_t cnt=0;
 800117e:	2300      	movs	r3, #0
 8001180:	75fb      	strb	r3, [r7, #23]
	if (num <= 9)
 8001182:	89fb      	ldrh	r3, [r7, #14]
 8001184:	2b09      	cmp	r3, #9
 8001186:	d80d      	bhi.n	80011a4 <dec_to_char+0x34>
		{*str=num+'0';*(str+1)='\0';*size=1;return;}
 8001188:	89fb      	ldrh	r3, [r7, #14]
 800118a:	b2db      	uxtb	r3, r3
 800118c:	3330      	adds	r3, #48	; 0x30
 800118e:	b2da      	uxtb	r2, r3
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	701a      	strb	r2, [r3, #0]
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	3301      	adds	r3, #1
 8001198:	2200      	movs	r2, #0
 800119a:	701a      	strb	r2, [r3, #0]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2201      	movs	r2, #1
 80011a0:	701a      	strb	r2, [r3, #0]
 80011a2:	e06b      	b.n	800127c <dec_to_char+0x10c>
	if (num <= 99)
 80011a4:	89fb      	ldrh	r3, [r7, #14]
 80011a6:	2b63      	cmp	r3, #99	; 0x63
 80011a8:	d81c      	bhi.n	80011e4 <dec_to_char+0x74>
		{
		do{
			num-=10;
 80011aa:	89fb      	ldrh	r3, [r7, #14]
 80011ac:	3b0a      	subs	r3, #10
 80011ae:	81fb      	strh	r3, [r7, #14]
			cnt++;
 80011b0:	7dfb      	ldrb	r3, [r7, #23]
 80011b2:	3301      	adds	r3, #1
 80011b4:	75fb      	strb	r3, [r7, #23]
		}while(num>=10);
 80011b6:	89fb      	ldrh	r3, [r7, #14]
 80011b8:	2b09      	cmp	r3, #9
 80011ba:	d8f6      	bhi.n	80011aa <dec_to_char+0x3a>
		*str=cnt+'0';*(str+1)=num+'0';*(str+2)='\0';*size=2;return;
 80011bc:	7dfb      	ldrb	r3, [r7, #23]
 80011be:	3330      	adds	r3, #48	; 0x30
 80011c0:	b2da      	uxtb	r2, r3
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	701a      	strb	r2, [r3, #0]
 80011c6:	89fb      	ldrh	r3, [r7, #14]
 80011c8:	b2da      	uxtb	r2, r3
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	3301      	adds	r3, #1
 80011ce:	3230      	adds	r2, #48	; 0x30
 80011d0:	b2d2      	uxtb	r2, r2
 80011d2:	701a      	strb	r2, [r3, #0]
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	3302      	adds	r3, #2
 80011d8:	2200      	movs	r2, #0
 80011da:	701a      	strb	r2, [r3, #0]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2202      	movs	r2, #2
 80011e0:	701a      	strb	r2, [r3, #0]
 80011e2:	e04b      	b.n	800127c <dec_to_char+0x10c>
		}
	if (num <= 999)
 80011e4:	89fb      	ldrh	r3, [r7, #14]
 80011e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80011ea:	d230      	bcs.n	800124e <dec_to_char+0xde>
		{
		do{
			num -=100;
 80011ec:	89fb      	ldrh	r3, [r7, #14]
 80011ee:	3b64      	subs	r3, #100	; 0x64
 80011f0:	81fb      	strh	r3, [r7, #14]
			cnt++;
 80011f2:	7dfb      	ldrb	r3, [r7, #23]
 80011f4:	3301      	adds	r3, #1
 80011f6:	75fb      	strb	r3, [r7, #23]
		}while(num>=100);
 80011f8:	89fb      	ldrh	r3, [r7, #14]
 80011fa:	2b63      	cmp	r3, #99	; 0x63
 80011fc:	d8f6      	bhi.n	80011ec <dec_to_char+0x7c>
		*str=cnt+'0';cnt=0;
 80011fe:	7dfb      	ldrb	r3, [r7, #23]
 8001200:	3330      	adds	r3, #48	; 0x30
 8001202:	b2da      	uxtb	r2, r3
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	701a      	strb	r2, [r3, #0]
 8001208:	2300      	movs	r3, #0
 800120a:	75fb      	strb	r3, [r7, #23]
		if (num>=10)
 800120c:	89fb      	ldrh	r3, [r7, #14]
 800120e:	2b09      	cmp	r3, #9
 8001210:	d908      	bls.n	8001224 <dec_to_char+0xb4>
			do{
				num-=10;
 8001212:	89fb      	ldrh	r3, [r7, #14]
 8001214:	3b0a      	subs	r3, #10
 8001216:	81fb      	strh	r3, [r7, #14]
				cnt++;
 8001218:	7dfb      	ldrb	r3, [r7, #23]
 800121a:	3301      	adds	r3, #1
 800121c:	75fb      	strb	r3, [r7, #23]
			}while(num>=10);
 800121e:	89fb      	ldrh	r3, [r7, #14]
 8001220:	2b09      	cmp	r3, #9
 8001222:	d8f6      	bhi.n	8001212 <dec_to_char+0xa2>
		*(str+1)=cnt+'0';*(str+2)=num+'0';*(str+3)='\0';*size=3;return;
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	3301      	adds	r3, #1
 8001228:	7dfa      	ldrb	r2, [r7, #23]
 800122a:	3230      	adds	r2, #48	; 0x30
 800122c:	b2d2      	uxtb	r2, r2
 800122e:	701a      	strb	r2, [r3, #0]
 8001230:	89fb      	ldrh	r3, [r7, #14]
 8001232:	b2da      	uxtb	r2, r3
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	3302      	adds	r3, #2
 8001238:	3230      	adds	r2, #48	; 0x30
 800123a:	b2d2      	uxtb	r2, r2
 800123c:	701a      	strb	r2, [r3, #0]
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	3303      	adds	r3, #3
 8001242:	2200      	movs	r2, #0
 8001244:	701a      	strb	r2, [r3, #0]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2203      	movs	r2, #3
 800124a:	701a      	strb	r2, [r3, #0]
 800124c:	e016      	b.n	800127c <dec_to_char+0x10c>
		}
	else {
		*str=cnt+'B';*(str+1)=num+'I';*(str+2)='G';*(str+3)='\0';*size=3;
 800124e:	7dfb      	ldrb	r3, [r7, #23]
 8001250:	3342      	adds	r3, #66	; 0x42
 8001252:	b2da      	uxtb	r2, r3
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	701a      	strb	r2, [r3, #0]
 8001258:	89fb      	ldrh	r3, [r7, #14]
 800125a:	b2da      	uxtb	r2, r3
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	3301      	adds	r3, #1
 8001260:	3249      	adds	r2, #73	; 0x49
 8001262:	b2d2      	uxtb	r2, r2
 8001264:	701a      	strb	r2, [r3, #0]
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	3302      	adds	r3, #2
 800126a:	2247      	movs	r2, #71	; 0x47
 800126c:	701a      	strb	r2, [r3, #0]
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	3303      	adds	r3, #3
 8001272:	2200      	movs	r2, #0
 8001274:	701a      	strb	r2, [r3, #0]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2203      	movs	r2, #3
 800127a:	701a      	strb	r2, [r3, #0]
	}
}
 800127c:	371c      	adds	r7, #28
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
	...

08001288 <float_to_char>:

void float_to_char(double num, uint8_t *str, uint8_t *size){
 8001288:	b590      	push	{r4, r7, lr}
 800128a:	b089      	sub	sp, #36	; 0x24
 800128c:	af00      	add	r7, sp, #0
 800128e:	ed87 0b02 	vstr	d0, [r7, #8]
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
	double temp;uint8_t a;
	if(num < 1.0)
 8001296:	f04f 0200 	mov.w	r2, #0
 800129a:	4b87      	ldr	r3, [pc, #540]	; (80014b8 <float_to_char+0x230>)
 800129c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012a0:	f7ff fbc0 	bl	8000a24 <__aeabi_dcmplt>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d025      	beq.n	80012f6 <float_to_char+0x6e>
		{temp=10.0*num/1.0;
 80012aa:	f04f 0200 	mov.w	r2, #0
 80012ae:	4b83      	ldr	r3, [pc, #524]	; (80014bc <float_to_char+0x234>)
 80012b0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012b4:	f7ff f944 	bl	8000540 <__aeabi_dmul>
 80012b8:	4603      	mov	r3, r0
 80012ba:	460c      	mov	r4, r1
 80012bc:	e9c7 3406 	strd	r3, r4, [r7, #24]
		a=(uint8_t)temp;
 80012c0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80012c4:	f7ff fbd6 	bl	8000a74 <__aeabi_d2uiz>
 80012c8:	4603      	mov	r3, r0
 80012ca:	75fb      	strb	r3, [r7, #23]
		*str='0';*(str+1)='.';*(str+2)=a+'0';*(str+3)='\0';*size=3;return;}
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2230      	movs	r2, #48	; 0x30
 80012d0:	701a      	strb	r2, [r3, #0]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	3301      	adds	r3, #1
 80012d6:	222e      	movs	r2, #46	; 0x2e
 80012d8:	701a      	strb	r2, [r3, #0]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	3302      	adds	r3, #2
 80012de:	7dfa      	ldrb	r2, [r7, #23]
 80012e0:	3230      	adds	r2, #48	; 0x30
 80012e2:	b2d2      	uxtb	r2, r2
 80012e4:	701a      	strb	r2, [r3, #0]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	3303      	adds	r3, #3
 80012ea:	2200      	movs	r2, #0
 80012ec:	701a      	strb	r2, [r3, #0]
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	2203      	movs	r2, #3
 80012f2:	701a      	strb	r2, [r3, #0]
 80012f4:	e0dd      	b.n	80014b2 <float_to_char+0x22a>
	if (num < 10.0){
 80012f6:	f04f 0200 	mov.w	r2, #0
 80012fa:	4b70      	ldr	r3, [pc, #448]	; (80014bc <float_to_char+0x234>)
 80012fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001300:	f7ff fb90 	bl	8000a24 <__aeabi_dcmplt>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d041      	beq.n	800138e <float_to_char+0x106>
		temp=num/1.0;
 800130a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800130e:	e9c7 3406 	strd	r3, r4, [r7, #24]
		a=(uint8_t)temp;
 8001312:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001316:	f7ff fbad 	bl	8000a74 <__aeabi_d2uiz>
 800131a:	4603      	mov	r3, r0
 800131c:	75fb      	strb	r3, [r7, #23]
		*str=a+'0';*(str+1)='.';
 800131e:	7dfb      	ldrb	r3, [r7, #23]
 8001320:	3330      	adds	r3, #48	; 0x30
 8001322:	b2da      	uxtb	r2, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	701a      	strb	r2, [r3, #0]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	3301      	adds	r3, #1
 800132c:	222e      	movs	r2, #46	; 0x2e
 800132e:	701a      	strb	r2, [r3, #0]
		num-=a*1.0;
 8001330:	7dfb      	ldrb	r3, [r7, #23]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff f89a 	bl	800046c <__aeabi_i2d>
 8001338:	4603      	mov	r3, r0
 800133a:	460c      	mov	r4, r1
 800133c:	461a      	mov	r2, r3
 800133e:	4623      	mov	r3, r4
 8001340:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001344:	f7fe ff44 	bl	80001d0 <__aeabi_dsub>
 8001348:	4603      	mov	r3, r0
 800134a:	460c      	mov	r4, r1
 800134c:	e9c7 3402 	strd	r3, r4, [r7, #8]
		temp=10.0*num/1.0;
 8001350:	f04f 0200 	mov.w	r2, #0
 8001354:	4b59      	ldr	r3, [pc, #356]	; (80014bc <float_to_char+0x234>)
 8001356:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800135a:	f7ff f8f1 	bl	8000540 <__aeabi_dmul>
 800135e:	4603      	mov	r3, r0
 8001360:	460c      	mov	r4, r1
 8001362:	e9c7 3406 	strd	r3, r4, [r7, #24]
		a=(uint8_t)temp;
 8001366:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800136a:	f7ff fb83 	bl	8000a74 <__aeabi_d2uiz>
 800136e:	4603      	mov	r3, r0
 8001370:	75fb      	strb	r3, [r7, #23]
		*(str+2)=a+'0';*(str+3)='\0';*size=3;return;}
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	3302      	adds	r3, #2
 8001376:	7dfa      	ldrb	r2, [r7, #23]
 8001378:	3230      	adds	r2, #48	; 0x30
 800137a:	b2d2      	uxtb	r2, r2
 800137c:	701a      	strb	r2, [r3, #0]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	3303      	adds	r3, #3
 8001382:	2200      	movs	r2, #0
 8001384:	701a      	strb	r2, [r3, #0]
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	2203      	movs	r2, #3
 800138a:	701a      	strb	r2, [r3, #0]
 800138c:	e091      	b.n	80014b2 <float_to_char+0x22a>
	if (num < 100.0){
 800138e:	f04f 0200 	mov.w	r2, #0
 8001392:	4b4b      	ldr	r3, [pc, #300]	; (80014c0 <float_to_char+0x238>)
 8001394:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001398:	f7ff fb44 	bl	8000a24 <__aeabi_dcmplt>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d06d      	beq.n	800147e <float_to_char+0x1f6>
		temp=num/10.0;
 80013a2:	f04f 0200 	mov.w	r2, #0
 80013a6:	4b45      	ldr	r3, [pc, #276]	; (80014bc <float_to_char+0x234>)
 80013a8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013ac:	f7ff f9f2 	bl	8000794 <__aeabi_ddiv>
 80013b0:	4603      	mov	r3, r0
 80013b2:	460c      	mov	r4, r1
 80013b4:	e9c7 3406 	strd	r3, r4, [r7, #24]
		a=(uint8_t)temp;
 80013b8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80013bc:	f7ff fb5a 	bl	8000a74 <__aeabi_d2uiz>
 80013c0:	4603      	mov	r3, r0
 80013c2:	75fb      	strb	r3, [r7, #23]
		*str=a+'0';
 80013c4:	7dfb      	ldrb	r3, [r7, #23]
 80013c6:	3330      	adds	r3, #48	; 0x30
 80013c8:	b2da      	uxtb	r2, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	701a      	strb	r2, [r3, #0]
		num-=a*10.0;
 80013ce:	7dfb      	ldrb	r3, [r7, #23]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff f84b 	bl	800046c <__aeabi_i2d>
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	4b38      	ldr	r3, [pc, #224]	; (80014bc <float_to_char+0x234>)
 80013dc:	f7ff f8b0 	bl	8000540 <__aeabi_dmul>
 80013e0:	4603      	mov	r3, r0
 80013e2:	460c      	mov	r4, r1
 80013e4:	461a      	mov	r2, r3
 80013e6:	4623      	mov	r3, r4
 80013e8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013ec:	f7fe fef0 	bl	80001d0 <__aeabi_dsub>
 80013f0:	4603      	mov	r3, r0
 80013f2:	460c      	mov	r4, r1
 80013f4:	e9c7 3402 	strd	r3, r4, [r7, #8]
		temp=num/1.0;
 80013f8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80013fc:	e9c7 3406 	strd	r3, r4, [r7, #24]
		a=(uint8_t)temp;
 8001400:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001404:	f7ff fb36 	bl	8000a74 <__aeabi_d2uiz>
 8001408:	4603      	mov	r3, r0
 800140a:	75fb      	strb	r3, [r7, #23]
		*(str+1)=a+'0';*(str+2)='.';
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	3301      	adds	r3, #1
 8001410:	7dfa      	ldrb	r2, [r7, #23]
 8001412:	3230      	adds	r2, #48	; 0x30
 8001414:	b2d2      	uxtb	r2, r2
 8001416:	701a      	strb	r2, [r3, #0]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	3302      	adds	r3, #2
 800141c:	222e      	movs	r2, #46	; 0x2e
 800141e:	701a      	strb	r2, [r3, #0]
		num-=a*1.0;
 8001420:	7dfb      	ldrb	r3, [r7, #23]
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff f822 	bl	800046c <__aeabi_i2d>
 8001428:	4603      	mov	r3, r0
 800142a:	460c      	mov	r4, r1
 800142c:	461a      	mov	r2, r3
 800142e:	4623      	mov	r3, r4
 8001430:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001434:	f7fe fecc 	bl	80001d0 <__aeabi_dsub>
 8001438:	4603      	mov	r3, r0
 800143a:	460c      	mov	r4, r1
 800143c:	e9c7 3402 	strd	r3, r4, [r7, #8]
		temp=10.0*num/1.0;
 8001440:	f04f 0200 	mov.w	r2, #0
 8001444:	4b1d      	ldr	r3, [pc, #116]	; (80014bc <float_to_char+0x234>)
 8001446:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800144a:	f7ff f879 	bl	8000540 <__aeabi_dmul>
 800144e:	4603      	mov	r3, r0
 8001450:	460c      	mov	r4, r1
 8001452:	e9c7 3406 	strd	r3, r4, [r7, #24]
		a=(uint8_t)temp;
 8001456:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800145a:	f7ff fb0b 	bl	8000a74 <__aeabi_d2uiz>
 800145e:	4603      	mov	r3, r0
 8001460:	75fb      	strb	r3, [r7, #23]
		*(str+3)=a+'0';*(str+4)='\0';*size=4;return;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	3303      	adds	r3, #3
 8001466:	7dfa      	ldrb	r2, [r7, #23]
 8001468:	3230      	adds	r2, #48	; 0x30
 800146a:	b2d2      	uxtb	r2, r2
 800146c:	701a      	strb	r2, [r3, #0]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	3304      	adds	r3, #4
 8001472:	2200      	movs	r2, #0
 8001474:	701a      	strb	r2, [r3, #0]
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	2204      	movs	r2, #4
 800147a:	701a      	strb	r2, [r3, #0]
 800147c:	e019      	b.n	80014b2 <float_to_char+0x22a>
		}
	else{*str='1';*(str+1)='0';*(str+2)='0';*(str+3)='.';*(str+4)='0';*(str+5)='\0';*size=5;}
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2231      	movs	r2, #49	; 0x31
 8001482:	701a      	strb	r2, [r3, #0]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	3301      	adds	r3, #1
 8001488:	2230      	movs	r2, #48	; 0x30
 800148a:	701a      	strb	r2, [r3, #0]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	3302      	adds	r3, #2
 8001490:	2230      	movs	r2, #48	; 0x30
 8001492:	701a      	strb	r2, [r3, #0]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	3303      	adds	r3, #3
 8001498:	222e      	movs	r2, #46	; 0x2e
 800149a:	701a      	strb	r2, [r3, #0]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	3304      	adds	r3, #4
 80014a0:	2230      	movs	r2, #48	; 0x30
 80014a2:	701a      	strb	r2, [r3, #0]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	3305      	adds	r3, #5
 80014a8:	2200      	movs	r2, #0
 80014aa:	701a      	strb	r2, [r3, #0]
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	2205      	movs	r2, #5
 80014b0:	701a      	strb	r2, [r3, #0]
}
 80014b2:	3724      	adds	r7, #36	; 0x24
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd90      	pop	{r4, r7, pc}
 80014b8:	3ff00000 	.word	0x3ff00000
 80014bc:	40240000 	.word	0x40240000
 80014c0:	40590000 	.word	0x40590000
 80014c4:	00000000 	.word	0x00000000

080014c8 <define_next_str>:

void define_next_str(void){
 80014c8:	b590      	push	{r4, r7, lr}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
	uint8_t cnt=0;
 80014ce:	2300      	movs	r3, #0
 80014d0:	71fb      	strb	r3, [r7, #7]
	if (stage_tx_buff != 0){
 80014d2:	4b43      	ldr	r3, [pc, #268]	; (80015e0 <define_next_str+0x118>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d078      	beq.n	80015cc <define_next_str+0x104>
		stage_tx_buff++;
 80014da:	4b41      	ldr	r3, [pc, #260]	; (80015e0 <define_next_str+0x118>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	3301      	adds	r3, #1
 80014e0:	b2da      	uxtb	r2, r3
 80014e2:	4b3f      	ldr	r3, [pc, #252]	; (80015e0 <define_next_str+0x118>)
 80014e4:	701a      	strb	r2, [r3, #0]
		if (stage_tx_buff == 7)
 80014e6:	4b3e      	ldr	r3, [pc, #248]	; (80015e0 <define_next_str+0x118>)
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	2b07      	cmp	r3, #7
 80014ec:	d103      	bne.n	80014f6 <define_next_str+0x2e>
			{stage_tx_buff=0;}
 80014ee:	4b3c      	ldr	r3, [pc, #240]	; (80015e0 <define_next_str+0x118>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	701a      	strb	r2, [r3, #0]
			DMA1_Channel7->CCR |= DMA_CCR_EN;
		}
	}


}
 80014f4:	e06a      	b.n	80015cc <define_next_str+0x104>
			switch(stage_tx_buff){
 80014f6:	4b3a      	ldr	r3, [pc, #232]	; (80015e0 <define_next_str+0x118>)
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	3b02      	subs	r3, #2
 80014fc:	2b04      	cmp	r3, #4
 80014fe:	d85c      	bhi.n	80015ba <define_next_str+0xf2>
 8001500:	a201      	add	r2, pc, #4	; (adr r2, 8001508 <define_next_str+0x40>)
 8001502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001506:	bf00      	nop
 8001508:	0800151d 	.word	0x0800151d
 800150c:	0800152d 	.word	0x0800152d
 8001510:	0800153b 	.word	0x0800153b
 8001514:	08001553 	.word	0x08001553
 8001518:	08001561 	.word	0x08001561
			case 2: {dec_to_char((uint16_t)max_rx_buffer, tx_buffer, &cnt);break;}//
 800151c:	1dfb      	adds	r3, r7, #7
 800151e:	461a      	mov	r2, r3
 8001520:	4930      	ldr	r1, [pc, #192]	; (80015e4 <define_next_str+0x11c>)
 8001522:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001526:	f7ff fe23 	bl	8001170 <dec_to_char>
 800152a:	e046      	b.n	80015ba <define_next_str+0xf2>
			case 3: {my_memcpy(" bytes, occupied memory: ",tx_buffer, &cnt, max_tx_buffer);break;}// bytes, occupied memory:
 800152c:	1dfa      	adds	r2, r7, #7
 800152e:	2320      	movs	r3, #32
 8001530:	492c      	ldr	r1, [pc, #176]	; (80015e4 <define_next_str+0x11c>)
 8001532:	482d      	ldr	r0, [pc, #180]	; (80015e8 <define_next_str+0x120>)
 8001534:	f7ff fdce 	bl	80010d4 <my_memcpy>
 8001538:	e03f      	b.n	80015ba <define_next_str+0xf2>
			case 4: {dec_to_char(max_rx_buffer-DMA1_Channel6->CNDTR, tx_buffer, &cnt);break;}//
 800153a:	4b2c      	ldr	r3, [pc, #176]	; (80015ec <define_next_str+0x124>)
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	b29b      	uxth	r3, r3
 8001540:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8001544:	b29b      	uxth	r3, r3
 8001546:	1dfa      	adds	r2, r7, #7
 8001548:	4926      	ldr	r1, [pc, #152]	; (80015e4 <define_next_str+0x11c>)
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff fe10 	bl	8001170 <dec_to_char>
 8001550:	e033      	b.n	80015ba <define_next_str+0xf2>
			case 5: {my_memcpy(" bytes, load [in %]: ",tx_buffer, &cnt, max_tx_buffer);break;}// bytes, load [in %]:
 8001552:	1dfa      	adds	r2, r7, #7
 8001554:	2320      	movs	r3, #32
 8001556:	4923      	ldr	r1, [pc, #140]	; (80015e4 <define_next_str+0x11c>)
 8001558:	4825      	ldr	r0, [pc, #148]	; (80015f0 <define_next_str+0x128>)
 800155a:	f7ff fdbb 	bl	80010d4 <my_memcpy>
 800155e:	e02c      	b.n	80015ba <define_next_str+0xf2>
			case 6: {float_to_char(100.0*(max_rx_buffer-DMA1_Channel6->CNDTR)/(max_rx_buffer_float-1.0) ,tx_buffer, &cnt);
 8001560:	4b22      	ldr	r3, [pc, #136]	; (80015ec <define_next_str+0x124>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8001568:	4618      	mov	r0, r3
 800156a:	f7fe ff6f 	bl	800044c <__aeabi_ui2d>
 800156e:	f04f 0200 	mov.w	r2, #0
 8001572:	4b20      	ldr	r3, [pc, #128]	; (80015f4 <define_next_str+0x12c>)
 8001574:	f7fe ffe4 	bl	8000540 <__aeabi_dmul>
 8001578:	4603      	mov	r3, r0
 800157a:	460c      	mov	r4, r1
 800157c:	4618      	mov	r0, r3
 800157e:	4621      	mov	r1, r4
 8001580:	a315      	add	r3, pc, #84	; (adr r3, 80015d8 <define_next_str+0x110>)
 8001582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001586:	f7ff f905 	bl	8000794 <__aeabi_ddiv>
 800158a:	4603      	mov	r3, r0
 800158c:	460c      	mov	r4, r1
 800158e:	ec44 3b17 	vmov	d7, r3, r4
 8001592:	1dfb      	adds	r3, r7, #7
 8001594:	4619      	mov	r1, r3
 8001596:	4813      	ldr	r0, [pc, #76]	; (80015e4 <define_next_str+0x11c>)
 8001598:	eeb0 0a47 	vmov.f32	s0, s14
 800159c:	eef0 0a67 	vmov.f32	s1, s15
 80015a0:	f7ff fe72 	bl	8001288 <float_to_char>
			*(tx_buffer+cnt)='\r';cnt++;break;}
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	461a      	mov	r2, r3
 80015a8:	4b0e      	ldr	r3, [pc, #56]	; (80015e4 <define_next_str+0x11c>)
 80015aa:	4413      	add	r3, r2
 80015ac:	220d      	movs	r2, #13
 80015ae:	701a      	strb	r2, [r3, #0]
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	3301      	adds	r3, #1
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	71fb      	strb	r3, [r7, #7]
 80015b8:	bf00      	nop
			DMA1_Channel7->CNDTR=cnt;
 80015ba:	79fa      	ldrb	r2, [r7, #7]
 80015bc:	4b0e      	ldr	r3, [pc, #56]	; (80015f8 <define_next_str+0x130>)
 80015be:	605a      	str	r2, [r3, #4]
			DMA1_Channel7->CCR |= DMA_CCR_EN;
 80015c0:	4b0d      	ldr	r3, [pc, #52]	; (80015f8 <define_next_str+0x130>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a0c      	ldr	r2, [pc, #48]	; (80015f8 <define_next_str+0x130>)
 80015c6:	f043 0301 	orr.w	r3, r3, #1
 80015ca:	6013      	str	r3, [r2, #0]
}
 80015cc:	bf00      	nop
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd90      	pop	{r4, r7, pc}
 80015d4:	f3af 8000 	nop.w
 80015d8:	00000000 	.word	0x00000000
 80015dc:	406fe000 	.word	0x406fe000
 80015e0:	20000020 	.word	0x20000020
 80015e4:	20000124 	.word	0x20000124
 80015e8:	080025bc 	.word	0x080025bc
 80015ec:	4002006c 	.word	0x4002006c
 80015f0:	080025d8 	.word	0x080025d8
 80015f4:	40590000 	.word	0x40590000
 80015f8:	40020080 	.word	0x40020080

080015fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t cnt=0;
 8001602:	2300      	movs	r3, #0
 8001604:	71fb      	strb	r3, [r7, #7]

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001606:	2001      	movs	r0, #1
 8001608:	f7ff fcc6 	bl	8000f98 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 800160c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001610:	f7ff fcaa 	bl	8000f68 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001614:	2003      	movs	r0, #3
 8001616:	f7ff fa4d 	bl	8000ab4 <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800161a:	f000 f87f 	bl	800171c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800161e:	f000 f9bb 	bl	8001998 <MX_GPIO_Init>
  MX_DMA_Init();
 8001622:	f000 f991 	bl	8001948 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001626:	f000 f8e3 	bl	80017f0 <MX_USART2_UART_Init>
  MX_TIM17_Init();
 800162a:	f000 f8a9 	bl	8001780 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
  my_memcpy("Ready: \r",tx_buffer ,&cnt,max_tx_buffer);
 800162e:	1dfa      	adds	r2, r7, #7
 8001630:	2320      	movs	r3, #32
 8001632:	4930      	ldr	r1, [pc, #192]	; (80016f4 <main+0xf8>)
 8001634:	4830      	ldr	r0, [pc, #192]	; (80016f8 <main+0xfc>)
 8001636:	f7ff fd4d 	bl	80010d4 <my_memcpy>

  USART2->CR3 |= USART_CR3_DMAT; // set usart  TX with dma
 800163a:	4b30      	ldr	r3, [pc, #192]	; (80016fc <main+0x100>)
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	4a2f      	ldr	r2, [pc, #188]	; (80016fc <main+0x100>)
 8001640:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001644:	6093      	str	r3, [r2, #8]

  DMA1_Channel7->CNDTR=cnt;// dma inic
 8001646:	79fa      	ldrb	r2, [r7, #7]
 8001648:	4b2d      	ldr	r3, [pc, #180]	; (8001700 <main+0x104>)
 800164a:	605a      	str	r2, [r3, #4]
  DMA1_Channel7->CCR |= DMA_CCR_MINC | DMA_CCR_DIR | DMA_CCR_TCIE | DMA_CCR_CIRC;
 800164c:	4b2c      	ldr	r3, [pc, #176]	; (8001700 <main+0x104>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a2b      	ldr	r2, [pc, #172]	; (8001700 <main+0x104>)
 8001652:	f043 03b2 	orr.w	r3, r3, #178	; 0xb2
 8001656:	6013      	str	r3, [r2, #0]
  DMA1_Channel7->CPAR=(uint32_t)&(USART2->TDR);
 8001658:	4b29      	ldr	r3, [pc, #164]	; (8001700 <main+0x104>)
 800165a:	4a2a      	ldr	r2, [pc, #168]	; (8001704 <main+0x108>)
 800165c:	609a      	str	r2, [r3, #8]
  DMA1_Channel7->CMAR=(uint32_t)tx_buffer;
 800165e:	4b28      	ldr	r3, [pc, #160]	; (8001700 <main+0x104>)
 8001660:	4a24      	ldr	r2, [pc, #144]	; (80016f4 <main+0xf8>)
 8001662:	60da      	str	r2, [r3, #12]

  //DMA1_Channel7->CCR |= DMA_CCR_EN;	//start transmission
  //while((DMA1->ISR & DMA_ISR_TCIF7) == 0);// wait for transmission

  USART2->CR3 |= USART_CR3_DMAR; // set usart RX with dma
 8001664:	4b25      	ldr	r3, [pc, #148]	; (80016fc <main+0x100>)
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	4a24      	ldr	r2, [pc, #144]	; (80016fc <main+0x100>)
 800166a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800166e:	6093      	str	r3, [r2, #8]
  DMA1_Channel6->CNDTR = max_rx_buffer;
 8001670:	4b25      	ldr	r3, [pc, #148]	; (8001708 <main+0x10c>)
 8001672:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001676:	605a      	str	r2, [r3, #4]
  DMA1_Channel6->CCR |= DMA_CCR_PL_0 | DMA_CCR_MINC | DMA_CCR_HTIE | DMA_CCR_TCIE | DMA_CCR_CIRC; //DMA_CCR_CIRC
 8001678:	4b23      	ldr	r3, [pc, #140]	; (8001708 <main+0x10c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a22      	ldr	r2, [pc, #136]	; (8001708 <main+0x10c>)
 800167e:	f443 5385 	orr.w	r3, r3, #4256	; 0x10a0
 8001682:	f043 0306 	orr.w	r3, r3, #6
 8001686:	6013      	str	r3, [r2, #0]

  DMA1_Channel6->CPAR=(uint32_t)&(USART2->RDR);
 8001688:	4b1f      	ldr	r3, [pc, #124]	; (8001708 <main+0x10c>)
 800168a:	4a20      	ldr	r2, [pc, #128]	; (800170c <main+0x110>)
 800168c:	609a      	str	r2, [r3, #8]
  DMA1_Channel6->CMAR=(uint32_t)rx_buffer;
 800168e:	4b1e      	ldr	r3, [pc, #120]	; (8001708 <main+0x10c>)
 8001690:	4a1f      	ldr	r2, [pc, #124]	; (8001710 <main+0x114>)
 8001692:	60da      	str	r2, [r3, #12]

  DMA1_Channel6->CCR |= DMA_CCR_EN;//start listening
 8001694:	4b1c      	ldr	r3, [pc, #112]	; (8001708 <main+0x10c>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a1b      	ldr	r2, [pc, #108]	; (8001708 <main+0x10c>)
 800169a:	f043 0301 	orr.w	r3, r3, #1
 800169e:	6013      	str	r3, [r2, #0]

  LL_TIM_EnableIT_UPDATE(TIM17);
 80016a0:	481c      	ldr	r0, [pc, #112]	; (8001714 <main+0x118>)
 80016a2:	f7ff fcc3 	bl	800102c <LL_TIM_EnableIT_UPDATE>
  TIM17->CR1 |= TIM_CR1_CEN; // start timer
 80016a6:	4b1b      	ldr	r3, [pc, #108]	; (8001714 <main+0x118>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a1a      	ldr	r2, [pc, #104]	; (8001714 <main+0x118>)
 80016ac:	f043 0301 	orr.w	r3, r3, #1
 80016b0:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  __WFI();
 80016b2:	bf30      	wfi
	  if (mode & mode_1_sec)
 80016b4:	4b18      	ldr	r3, [pc, #96]	; (8001718 <main+0x11c>)
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	f003 0301 	and.w	r3, r3, #1
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d008      	beq.n	80016d2 <main+0xd6>
	  	  {
		  one_sec_delayed();
 80016c0:	f7ff fd32 	bl	8001128 <one_sec_delayed>
	  	  mode &= ~(mode_1_sec);}
 80016c4:	4b14      	ldr	r3, [pc, #80]	; (8001718 <main+0x11c>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	f023 0301 	bic.w	r3, r3, #1
 80016cc:	b2da      	uxtb	r2, r3
 80016ce:	4b12      	ldr	r3, [pc, #72]	; (8001718 <main+0x11c>)
 80016d0:	701a      	strb	r2, [r3, #0]
	  if (mode & mode_next_str )
 80016d2:	4b11      	ldr	r3, [pc, #68]	; (8001718 <main+0x11c>)
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	f003 0302 	and.w	r3, r3, #2
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d0e9      	beq.n	80016b2 <main+0xb6>
	  	  {
		  define_next_str();
 80016de:	f7ff fef3 	bl	80014c8 <define_next_str>
		  mode &= ~(mode_next_str);
 80016e2:	4b0d      	ldr	r3, [pc, #52]	; (8001718 <main+0x11c>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	f023 0302 	bic.w	r3, r3, #2
 80016ea:	b2da      	uxtb	r2, r3
 80016ec:	4b0a      	ldr	r3, [pc, #40]	; (8001718 <main+0x11c>)
 80016ee:	701a      	strb	r2, [r3, #0]
	  __WFI();
 80016f0:	e7df      	b.n	80016b2 <main+0xb6>
 80016f2:	bf00      	nop
 80016f4:	20000124 	.word	0x20000124
 80016f8:	080025f0 	.word	0x080025f0
 80016fc:	40004400 	.word	0x40004400
 8001700:	40020080 	.word	0x40020080
 8001704:	40004428 	.word	0x40004428
 8001708:	4002006c 	.word	0x4002006c
 800170c:	40004424 	.word	0x40004424
 8001710:	20000024 	.word	0x20000024
 8001714:	40014800 	.word	0x40014800
 8001718:	20000144 	.word	0x20000144

0800171c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8001720:	2000      	movs	r0, #0
 8001722:	f7ff fc51 	bl	8000fc8 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 8001726:	bf00      	nop
 8001728:	f7ff fc62 	bl	8000ff0 <LL_FLASH_GetLatency>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1fa      	bne.n	8001728 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_Enable();
 8001732:	f7ff fb6b 	bl	8000e0c <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001736:	bf00      	nop
 8001738:	f7ff fb78 	bl	8000e2c <LL_RCC_HSI_IsReady>
 800173c:	4603      	mov	r3, r0
 800173e:	2b01      	cmp	r3, #1
 8001740:	d1fa      	bne.n	8001738 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8001742:	2010      	movs	r0, #16
 8001744:	f7ff fb84 	bl	8000e50 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001748:	2000      	movs	r0, #0
 800174a:	f7ff fbb9 	bl	8000ec0 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800174e:	2000      	movs	r0, #0
 8001750:	f7ff fbca 	bl	8000ee8 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 8001754:	2000      	movs	r0, #0
 8001756:	f7ff fbdb 	bl	8000f10 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 800175a:	2000      	movs	r0, #0
 800175c:	f7ff fb8e 	bl	8000e7c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8001760:	bf00      	nop
 8001762:	f7ff fb9f 	bl	8000ea4 <LL_RCC_GetSysClkSource>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d1fa      	bne.n	8001762 <SystemClock_Config+0x46>
  {

  }
  LL_Init1msTick(8000000);
 800176c:	4803      	ldr	r0, [pc, #12]	; (800177c <SystemClock_Config+0x60>)
 800176e:	f000 fecd 	bl	800250c <LL_Init1msTick>
  LL_SetSystemCoreClock(8000000);
 8001772:	4802      	ldr	r0, [pc, #8]	; (800177c <SystemClock_Config+0x60>)
 8001774:	f000 fed8 	bl	8002528 <LL_SetSystemCoreClock>
}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}
 800177c:	007a1200 	.word	0x007a1200

08001780 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b086      	sub	sp, #24
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001786:	1d3b      	adds	r3, r7, #4
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	605a      	str	r2, [r3, #4]
 800178e:	609a      	str	r2, [r3, #8]
 8001790:	60da      	str	r2, [r3, #12]
 8001792:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM17);
 8001794:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001798:	f7ff fbfe 	bl	8000f98 <LL_APB2_GRP1_EnableClock>

  /* TIM17 interrupt Init */
  NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800179c:	f7ff f9ae 	bl	8000afc <__NVIC_GetPriorityGrouping>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2200      	movs	r2, #0
 80017a4:	2100      	movs	r1, #0
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff f9fe 	bl	8000ba8 <NVIC_EncodePriority>
 80017ac:	4603      	mov	r3, r0
 80017ae:	4619      	mov	r1, r3
 80017b0:	201a      	movs	r0, #26
 80017b2:	f7ff f9cf 	bl	8000b54 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80017b6:	201a      	movs	r0, #26
 80017b8:	f7ff f9ae 	bl	8000b18 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  TIM_InitStruct.Prescaler = 7999;
 80017bc:	f641 733f 	movw	r3, #7999	; 0x1f3f
 80017c0:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80017c2:	2300      	movs	r3, #0
 80017c4:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 999;
 80017c6:	f240 33e7 	movw	r3, #999	; 0x3e7
 80017ca:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80017cc:	2300      	movs	r3, #0
 80017ce:	613b      	str	r3, [r7, #16]
  TIM_InitStruct.RepetitionCounter = 0;
 80017d0:	2300      	movs	r3, #0
 80017d2:	753b      	strb	r3, [r7, #20]
  LL_TIM_Init(TIM17, &TIM_InitStruct);
 80017d4:	1d3b      	adds	r3, r7, #4
 80017d6:	4619      	mov	r1, r3
 80017d8:	4804      	ldr	r0, [pc, #16]	; (80017ec <MX_TIM17_Init+0x6c>)
 80017da:	f000 fd33 	bl	8002244 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM17);
 80017de:	4803      	ldr	r0, [pc, #12]	; (80017ec <MX_TIM17_Init+0x6c>)
 80017e0:	f7ff fc14 	bl	800100c <LL_TIM_DisableARRPreload>
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 80017e4:	bf00      	nop
 80017e6:	3718      	adds	r7, #24
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	40014800 	.word	0x40014800

080017f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08e      	sub	sp, #56	; 0x38
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80017f6:	f107 031c 	add.w	r3, r7, #28
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	605a      	str	r2, [r3, #4]
 8001800:	609a      	str	r2, [r3, #8]
 8001802:	60da      	str	r2, [r3, #12]
 8001804:	611a      	str	r2, [r3, #16]
 8001806:	615a      	str	r2, [r3, #20]
 8001808:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800180a:	1d3b      	adds	r3, r7, #4
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	60da      	str	r2, [r3, #12]
 8001816:	611a      	str	r2, [r3, #16]
 8001818:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800181a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800181e:	f7ff fba3 	bl	8000f68 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001822:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001826:	f7ff fb87 	bl	8000f38 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA15   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 800182a:	f248 0304 	movw	r3, #32772	; 0x8004
 800182e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001830:	2302      	movs	r3, #2
 8001832:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001834:	2303      	movs	r3, #3
 8001836:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800183c:	2300      	movs	r3, #0
 800183e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001840:	2307      	movs	r3, #7
 8001842:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001844:	1d3b      	adds	r3, r7, #4
 8001846:	4619      	mov	r1, r3
 8001848:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800184c:	f000 fab0 	bl	8001db0 <LL_GPIO_Init>

  /* USART2 DMA Init */

  /* USART2_RX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8001850:	2200      	movs	r2, #0
 8001852:	2106      	movs	r1, #6
 8001854:	483a      	ldr	r0, [pc, #232]	; (8001940 <MX_USART2_UART_Init+0x150>)
 8001856:	f7ff f9db 	bl	8000c10 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_LOW);
 800185a:	2200      	movs	r2, #0
 800185c:	2106      	movs	r1, #6
 800185e:	4838      	ldr	r0, [pc, #224]	; (8001940 <MX_USART2_UART_Init+0x150>)
 8001860:	f7ff fab0 	bl	8000dc4 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 8001864:	2200      	movs	r2, #0
 8001866:	2106      	movs	r1, #6
 8001868:	4835      	ldr	r0, [pc, #212]	; (8001940 <MX_USART2_UART_Init+0x150>)
 800186a:	f7ff f9f7 	bl	8000c5c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 800186e:	2200      	movs	r2, #0
 8001870:	2106      	movs	r1, #6
 8001872:	4833      	ldr	r0, [pc, #204]	; (8001940 <MX_USART2_UART_Init+0x150>)
 8001874:	f7ff fa16 	bl	8000ca4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8001878:	2280      	movs	r2, #128	; 0x80
 800187a:	2106      	movs	r1, #6
 800187c:	4830      	ldr	r0, [pc, #192]	; (8001940 <MX_USART2_UART_Init+0x150>)
 800187e:	f7ff fa35 	bl	8000cec <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 8001882:	2200      	movs	r2, #0
 8001884:	2106      	movs	r1, #6
 8001886:	482e      	ldr	r0, [pc, #184]	; (8001940 <MX_USART2_UART_Init+0x150>)
 8001888:	f7ff fa54 	bl	8000d34 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 800188c:	2200      	movs	r2, #0
 800188e:	2106      	movs	r1, #6
 8001890:	482b      	ldr	r0, [pc, #172]	; (8001940 <MX_USART2_UART_Init+0x150>)
 8001892:	f7ff fa73 	bl	8000d7c <LL_DMA_SetMemorySize>

  /* USART2_TX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8001896:	2210      	movs	r2, #16
 8001898:	2107      	movs	r1, #7
 800189a:	4829      	ldr	r0, [pc, #164]	; (8001940 <MX_USART2_UART_Init+0x150>)
 800189c:	f7ff f9b8 	bl	8000c10 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PRIORITY_LOW);
 80018a0:	2200      	movs	r2, #0
 80018a2:	2107      	movs	r1, #7
 80018a4:	4826      	ldr	r0, [pc, #152]	; (8001940 <MX_USART2_UART_Init+0x150>)
 80018a6:	f7ff fa8d 	bl	8000dc4 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 80018aa:	2200      	movs	r2, #0
 80018ac:	2107      	movs	r1, #7
 80018ae:	4824      	ldr	r0, [pc, #144]	; (8001940 <MX_USART2_UART_Init+0x150>)
 80018b0:	f7ff f9d4 	bl	8000c5c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 80018b4:	2200      	movs	r2, #0
 80018b6:	2107      	movs	r1, #7
 80018b8:	4821      	ldr	r0, [pc, #132]	; (8001940 <MX_USART2_UART_Init+0x150>)
 80018ba:	f7ff f9f3 	bl	8000ca4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 80018be:	2280      	movs	r2, #128	; 0x80
 80018c0:	2107      	movs	r1, #7
 80018c2:	481f      	ldr	r0, [pc, #124]	; (8001940 <MX_USART2_UART_Init+0x150>)
 80018c4:	f7ff fa12 	bl	8000cec <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 80018c8:	2200      	movs	r2, #0
 80018ca:	2107      	movs	r1, #7
 80018cc:	481c      	ldr	r0, [pc, #112]	; (8001940 <MX_USART2_UART_Init+0x150>)
 80018ce:	f7ff fa31 	bl	8000d34 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 80018d2:	2200      	movs	r2, #0
 80018d4:	2107      	movs	r1, #7
 80018d6:	481a      	ldr	r0, [pc, #104]	; (8001940 <MX_USART2_UART_Init+0x150>)
 80018d8:	f7ff fa50 	bl	8000d7c <LL_DMA_SetMemorySize>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80018dc:	f7ff f90e 	bl	8000afc <__NVIC_GetPriorityGrouping>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2200      	movs	r2, #0
 80018e4:	2100      	movs	r1, #0
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7ff f95e 	bl	8000ba8 <NVIC_EncodePriority>
 80018ec:	4603      	mov	r3, r0
 80018ee:	4619      	mov	r1, r3
 80018f0:	2026      	movs	r0, #38	; 0x26
 80018f2:	f7ff f92f 	bl	8000b54 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 80018f6:	2026      	movs	r0, #38	; 0x26
 80018f8:	f7ff f90e 	bl	8000b18 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80018fc:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001900:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001902:	2300      	movs	r3, #0
 8001904:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001906:	2300      	movs	r3, #0
 8001908:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800190a:	2300      	movs	r3, #0
 800190c:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800190e:	230c      	movs	r3, #12
 8001910:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001912:	2300      	movs	r3, #0
 8001914:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001916:	2300      	movs	r3, #0
 8001918:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 800191a:	f107 031c 	add.w	r3, r7, #28
 800191e:	4619      	mov	r1, r3
 8001920:	4808      	ldr	r0, [pc, #32]	; (8001944 <MX_USART2_UART_Init+0x154>)
 8001922:	f000 fd6d 	bl	8002400 <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART2);
 8001926:	4807      	ldr	r0, [pc, #28]	; (8001944 <MX_USART2_UART_Init+0x154>)
 8001928:	f7ff fbb6 	bl	8001098 <LL_USART_DisableIT_CTS>
  LL_USART_ConfigAsyncMode(USART2);
 800192c:	4805      	ldr	r0, [pc, #20]	; (8001944 <MX_USART2_UART_Init+0x154>)
 800192e:	f7ff fb9d 	bl	800106c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8001932:	4804      	ldr	r0, [pc, #16]	; (8001944 <MX_USART2_UART_Init+0x154>)
 8001934:	f7ff fb8a 	bl	800104c <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001938:	bf00      	nop
 800193a:	3738      	adds	r7, #56	; 0x38
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	40020000 	.word	0x40020000
 8001944:	40004400 	.word	0x40004400

08001948 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 800194c:	2001      	movs	r0, #1
 800194e:	f7ff faf3 	bl	8000f38 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001952:	f7ff f8d3 	bl	8000afc <__NVIC_GetPriorityGrouping>
 8001956:	4603      	mov	r3, r0
 8001958:	2200      	movs	r2, #0
 800195a:	2100      	movs	r1, #0
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff f923 	bl	8000ba8 <NVIC_EncodePriority>
 8001962:	4603      	mov	r3, r0
 8001964:	4619      	mov	r1, r3
 8001966:	2010      	movs	r0, #16
 8001968:	f7ff f8f4 	bl	8000b54 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800196c:	2010      	movs	r0, #16
 800196e:	f7ff f8d3 	bl	8000b18 <__NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001972:	f7ff f8c3 	bl	8000afc <__NVIC_GetPriorityGrouping>
 8001976:	4603      	mov	r3, r0
 8001978:	2200      	movs	r2, #0
 800197a:	2100      	movs	r1, #0
 800197c:	4618      	mov	r0, r3
 800197e:	f7ff f913 	bl	8000ba8 <NVIC_EncodePriority>
 8001982:	4603      	mov	r3, r0
 8001984:	4619      	mov	r1, r3
 8001986:	2011      	movs	r0, #17
 8001988:	f7ff f8e4 	bl	8000b54 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800198c:	2011      	movs	r0, #17
 800198e:	f7ff f8c3 	bl	8000b18 <__NVIC_EnableIRQ>

}
 8001992:	bf00      	nop
 8001994:	bd80      	pop	{r7, pc}
	...

08001998 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b086      	sub	sp, #24
 800199c:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800199e:	463b      	mov	r3, r7
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
 80019aa:	611a      	str	r2, [r3, #16]
 80019ac:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 80019ae:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80019b2:	f7ff fac1 	bl	8000f38 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80019b6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80019ba:	f7ff fabd 	bl	8000f38 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80019be:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80019c2:	f7ff fab9 	bl	8000f38 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(led_GPIO_Port, led_Pin);
 80019c6:	2108      	movs	r1, #8
 80019c8:	480a      	ldr	r0, [pc, #40]	; (80019f4 <MX_GPIO_Init+0x5c>)
 80019ca:	f7ff fb75 	bl	80010b8 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = led_Pin;
 80019ce:	2308      	movs	r3, #8
 80019d0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80019d2:	2301      	movs	r3, #1
 80019d4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80019d6:	2300      	movs	r3, #0
 80019d8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80019de:	2300      	movs	r3, #0
 80019e0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 80019e2:	463b      	mov	r3, r7
 80019e4:	4619      	mov	r1, r3
 80019e6:	4803      	ldr	r0, [pc, #12]	; (80019f4 <MX_GPIO_Init+0x5c>)
 80019e8:	f000 f9e2 	bl	8001db0 <LL_GPIO_Init>

}
 80019ec:	bf00      	nop
 80019ee:	3718      	adds	r7, #24
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	48000400 	.word	0x48000400

080019f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80019fc:	bf00      	nop
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr

08001a06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a06:	b480      	push	{r7}
 8001a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a0a:	e7fe      	b.n	8001a0a <HardFault_Handler+0x4>

08001a0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a10:	e7fe      	b.n	8001a10 <MemManage_Handler+0x4>

08001a12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a12:	b480      	push	{r7}
 8001a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a16:	e7fe      	b.n	8001a16 <BusFault_Handler+0x4>

08001a18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a1c:	e7fe      	b.n	8001a1c <UsageFault_Handler+0x4>

08001a1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a22:	bf00      	nop
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr

08001a3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a4c:	bf00      	nop
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
	...

08001a58 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
	if (DMA1->ISR & DMA_ISR_TCIF6)
 8001a5c:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <DMA1_Channel6_IRQHandler+0x4c>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d006      	beq.n	8001a76 <DMA1_Channel6_IRQHandler+0x1e>
		mode |= mode_rx_buff_full;
 8001a68:	4b0f      	ldr	r3, [pc, #60]	; (8001aa8 <DMA1_Channel6_IRQHandler+0x50>)
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	f043 0304 	orr.w	r3, r3, #4
 8001a70:	b2da      	uxtb	r2, r3
 8001a72:	4b0d      	ldr	r3, [pc, #52]	; (8001aa8 <DMA1_Channel6_IRQHandler+0x50>)
 8001a74:	701a      	strb	r2, [r3, #0]
	if (DMA1->ISR & DMA_ISR_HTIF6)
 8001a76:	4b0b      	ldr	r3, [pc, #44]	; (8001aa4 <DMA1_Channel6_IRQHandler+0x4c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d006      	beq.n	8001a90 <DMA1_Channel6_IRQHandler+0x38>
		mode |= mode_rx_buff_half_full;
 8001a82:	4b09      	ldr	r3, [pc, #36]	; (8001aa8 <DMA1_Channel6_IRQHandler+0x50>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	f043 0308 	orr.w	r3, r3, #8
 8001a8a:	b2da      	uxtb	r2, r3
 8001a8c:	4b06      	ldr	r3, [pc, #24]	; (8001aa8 <DMA1_Channel6_IRQHandler+0x50>)
 8001a8e:	701a      	strb	r2, [r3, #0]
	DMA1->IFCR = DMA_IFCR_CGIF6;//clear flag
 8001a90:	4b04      	ldr	r3, [pc, #16]	; (8001aa4 <DMA1_Channel6_IRQHandler+0x4c>)
 8001a92:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001a96:	605a      	str	r2, [r3, #4]
  /* USER CODE END DMA1_Channel6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001a98:	bf00      	nop
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	40020000 	.word	0x40020000
 8001aa8:	20000144 	.word	0x20000144

08001aac <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
	DMA1_Channel7->CCR &=~(DMA_CCR_EN);//disable channel
 8001ab0:	4b0a      	ldr	r3, [pc, #40]	; (8001adc <DMA1_Channel7_IRQHandler+0x30>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a09      	ldr	r2, [pc, #36]	; (8001adc <DMA1_Channel7_IRQHandler+0x30>)
 8001ab6:	f023 0301 	bic.w	r3, r3, #1
 8001aba:	6013      	str	r3, [r2, #0]
	mode |= mode_next_str;
 8001abc:	4b08      	ldr	r3, [pc, #32]	; (8001ae0 <DMA1_Channel7_IRQHandler+0x34>)
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	f043 0302 	orr.w	r3, r3, #2
 8001ac4:	b2da      	uxtb	r2, r3
 8001ac6:	4b06      	ldr	r3, [pc, #24]	; (8001ae0 <DMA1_Channel7_IRQHandler+0x34>)
 8001ac8:	701a      	strb	r2, [r3, #0]

	DMA1->IFCR = DMA_IFCR_CGIF7;//clear flag
 8001aca:	4b06      	ldr	r3, [pc, #24]	; (8001ae4 <DMA1_Channel7_IRQHandler+0x38>)
 8001acc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001ad0:	605a      	str	r2, [r3, #4]
  /* USER CODE END DMA1_Channel7_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr
 8001adc:	40020080 	.word	0x40020080
 8001ae0:	20000144 	.word	0x20000144
 8001ae4:	40020000 	.word	0x40020000

08001ae8 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation and TIM17 interrupts.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	//LL_GPIO_TogglePin(led_GPIO_Port, led_Pin);
	mode |= mode_1_sec;
 8001aec:	4b08      	ldr	r3, [pc, #32]	; (8001b10 <TIM1_TRG_COM_TIM17_IRQHandler+0x28>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	f043 0301 	orr.w	r3, r3, #1
 8001af4:	b2da      	uxtb	r2, r3
 8001af6:	4b06      	ldr	r3, [pc, #24]	; (8001b10 <TIM1_TRG_COM_TIM17_IRQHandler+0x28>)
 8001af8:	701a      	strb	r2, [r3, #0]
	TIM17->SR &=~(TIM_SR_UIF);
 8001afa:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <TIM1_TRG_COM_TIM17_IRQHandler+0x2c>)
 8001afc:	691b      	ldr	r3, [r3, #16]
 8001afe:	4a05      	ldr	r2, [pc, #20]	; (8001b14 <TIM1_TRG_COM_TIM17_IRQHandler+0x2c>)
 8001b00:	f023 0301 	bic.w	r3, r3, #1
 8001b04:	6113      	str	r3, [r2, #16]
  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001b06:	bf00      	nop
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	20000144 	.word	0x20000144
 8001b14:	40014800 	.word	0x40014800

08001b18 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0

  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001b1c:	bf00      	nop
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
	...

08001b28 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b2c:	4b08      	ldr	r3, [pc, #32]	; (8001b50 <SystemInit+0x28>)
 8001b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b32:	4a07      	ldr	r2, [pc, #28]	; (8001b50 <SystemInit+0x28>)
 8001b34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b3c:	4b04      	ldr	r3, [pc, #16]	; (8001b50 <SystemInit+0x28>)
 8001b3e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b42:	609a      	str	r2, [r3, #8]
#endif
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	e000ed00 	.word	0xe000ed00

08001b54 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001b54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b8c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001b58:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001b5a:	e003      	b.n	8001b64 <LoopCopyDataInit>

08001b5c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001b5c:	4b0c      	ldr	r3, [pc, #48]	; (8001b90 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001b5e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001b60:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001b62:	3104      	adds	r1, #4

08001b64 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001b64:	480b      	ldr	r0, [pc, #44]	; (8001b94 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001b66:	4b0c      	ldr	r3, [pc, #48]	; (8001b98 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001b68:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001b6a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001b6c:	d3f6      	bcc.n	8001b5c <CopyDataInit>
	ldr	r2, =_sbss
 8001b6e:	4a0b      	ldr	r2, [pc, #44]	; (8001b9c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001b70:	e002      	b.n	8001b78 <LoopFillZerobss>

08001b72 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001b72:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001b74:	f842 3b04 	str.w	r3, [r2], #4

08001b78 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001b78:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <LoopForever+0x16>)
	cmp	r2, r3
 8001b7a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001b7c:	d3f9      	bcc.n	8001b72 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b7e:	f7ff ffd3 	bl	8001b28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b82:	f000 fce1 	bl	8002548 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b86:	f7ff fd39 	bl	80015fc <main>

08001b8a <LoopForever>:

LoopForever:
    b LoopForever
 8001b8a:	e7fe      	b.n	8001b8a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001b8c:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8001b90:	08002624 	.word	0x08002624
	ldr	r0, =_sdata
 8001b94:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001b98:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 8001b9c:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 8001ba0:	20000148 	.word	0x20000148

08001ba4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ba4:	e7fe      	b.n	8001ba4 <ADC1_2_IRQHandler>

08001ba6 <LL_GPIO_SetPinMode>:
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b089      	sub	sp, #36	; 0x24
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	60f8      	str	r0, [r7, #12]
 8001bae:	60b9      	str	r1, [r7, #8]
 8001bb0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	fa93 f3a3 	rbit	r3, r3
 8001bc0:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	fab3 f383 	clz	r3, r3
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	2103      	movs	r1, #3
 8001bce:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd2:	43db      	mvns	r3, r3
 8001bd4:	401a      	ands	r2, r3
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	fa93 f3a3 	rbit	r3, r3
 8001be0:	61bb      	str	r3, [r7, #24]
  return result;
 8001be2:	69bb      	ldr	r3, [r7, #24]
 8001be4:	fab3 f383 	clz	r3, r3
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	6879      	ldr	r1, [r7, #4]
 8001bee:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf2:	431a      	orrs	r2, r3
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	601a      	str	r2, [r3, #0]
}
 8001bf8:	bf00      	nop
 8001bfa:	3724      	adds	r7, #36	; 0x24
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <LL_GPIO_SetPinOutputType>:
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	685a      	ldr	r2, [r3, #4]
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	43db      	mvns	r3, r3
 8001c18:	401a      	ands	r2, r3
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	6879      	ldr	r1, [r7, #4]
 8001c1e:	fb01 f303 	mul.w	r3, r1, r3
 8001c22:	431a      	orrs	r2, r3
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	605a      	str	r2, [r3, #4]
}
 8001c28:	bf00      	nop
 8001c2a:	3714      	adds	r7, #20
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <LL_GPIO_SetPinSpeed>:
{
 8001c34:	b480      	push	{r7}
 8001c36:	b089      	sub	sp, #36	; 0x24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	60b9      	str	r1, [r7, #8]
 8001c3e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	689a      	ldr	r2, [r3, #8]
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	fa93 f3a3 	rbit	r3, r3
 8001c4e:	613b      	str	r3, [r7, #16]
  return result;
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	fab3 f383 	clz	r3, r3
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	2103      	movs	r1, #3
 8001c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c60:	43db      	mvns	r3, r3
 8001c62:	401a      	ands	r2, r3
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	fa93 f3a3 	rbit	r3, r3
 8001c6e:	61bb      	str	r3, [r7, #24]
  return result;
 8001c70:	69bb      	ldr	r3, [r7, #24]
 8001c72:	fab3 f383 	clz	r3, r3
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	6879      	ldr	r1, [r7, #4]
 8001c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c80:	431a      	orrs	r2, r3
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	609a      	str	r2, [r3, #8]
}
 8001c86:	bf00      	nop
 8001c88:	3724      	adds	r7, #36	; 0x24
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr

08001c92 <LL_GPIO_SetPinPull>:
{
 8001c92:	b480      	push	{r7}
 8001c94:	b089      	sub	sp, #36	; 0x24
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	60f8      	str	r0, [r7, #12]
 8001c9a:	60b9      	str	r1, [r7, #8]
 8001c9c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	68da      	ldr	r2, [r3, #12]
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	fa93 f3a3 	rbit	r3, r3
 8001cac:	613b      	str	r3, [r7, #16]
  return result;
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	fab3 f383 	clz	r3, r3
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	2103      	movs	r1, #3
 8001cba:	fa01 f303 	lsl.w	r3, r1, r3
 8001cbe:	43db      	mvns	r3, r3
 8001cc0:	401a      	ands	r2, r3
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	fa93 f3a3 	rbit	r3, r3
 8001ccc:	61bb      	str	r3, [r7, #24]
  return result;
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	fab3 f383 	clz	r3, r3
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	6879      	ldr	r1, [r7, #4]
 8001cda:	fa01 f303 	lsl.w	r3, r1, r3
 8001cde:	431a      	orrs	r2, r3
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	60da      	str	r2, [r3, #12]
}
 8001ce4:	bf00      	nop
 8001ce6:	3724      	adds	r7, #36	; 0x24
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr

08001cf0 <LL_GPIO_SetAFPin_0_7>:
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b089      	sub	sp, #36	; 0x24
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	60f8      	str	r0, [r7, #12]
 8001cf8:	60b9      	str	r1, [r7, #8]
 8001cfa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	6a1a      	ldr	r2, [r3, #32]
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	fa93 f3a3 	rbit	r3, r3
 8001d0a:	613b      	str	r3, [r7, #16]
  return result;
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	fab3 f383 	clz	r3, r3
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	210f      	movs	r1, #15
 8001d18:	fa01 f303 	lsl.w	r3, r1, r3
 8001d1c:	43db      	mvns	r3, r3
 8001d1e:	401a      	ands	r2, r3
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	fa93 f3a3 	rbit	r3, r3
 8001d2a:	61bb      	str	r3, [r7, #24]
  return result;
 8001d2c:	69bb      	ldr	r3, [r7, #24]
 8001d2e:	fab3 f383 	clz	r3, r3
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	009b      	lsls	r3, r3, #2
 8001d36:	6879      	ldr	r1, [r7, #4]
 8001d38:	fa01 f303 	lsl.w	r3, r1, r3
 8001d3c:	431a      	orrs	r2, r3
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	621a      	str	r2, [r3, #32]
}
 8001d42:	bf00      	nop
 8001d44:	3724      	adds	r7, #36	; 0x24
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr

08001d4e <LL_GPIO_SetAFPin_8_15>:
{
 8001d4e:	b480      	push	{r7}
 8001d50:	b089      	sub	sp, #36	; 0x24
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	60f8      	str	r0, [r7, #12]
 8001d56:	60b9      	str	r1, [r7, #8]
 8001d58:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	0a1b      	lsrs	r3, r3, #8
 8001d62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	fa93 f3a3 	rbit	r3, r3
 8001d6a:	613b      	str	r3, [r7, #16]
  return result;
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	fab3 f383 	clz	r3, r3
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	210f      	movs	r1, #15
 8001d78:	fa01 f303 	lsl.w	r3, r1, r3
 8001d7c:	43db      	mvns	r3, r3
 8001d7e:	401a      	ands	r2, r3
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	0a1b      	lsrs	r3, r3, #8
 8001d84:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	fa93 f3a3 	rbit	r3, r3
 8001d8c:	61bb      	str	r3, [r7, #24]
  return result;
 8001d8e:	69bb      	ldr	r3, [r7, #24]
 8001d90:	fab3 f383 	clz	r3, r3
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	6879      	ldr	r1, [r7, #4]
 8001d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d9e:	431a      	orrs	r2, r3
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001da4:	bf00      	nop
 8001da6:	3724      	adds	r7, #36	; 0x24
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b088      	sub	sp, #32
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	fa93 f3a3 	rbit	r3, r3
 8001dc6:	613b      	str	r3, [r7, #16]
  return result;
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	fab3 f383 	clz	r3, r3
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001dd2:	e051      	b.n	8001e78 <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	2101      	movs	r1, #1
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8001de0:	4013      	ands	r3, r2
 8001de2:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8001de4:	69bb      	ldr	r3, [r7, #24]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d043      	beq.n	8001e72 <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d003      	beq.n	8001dfa <LL_GPIO_Init+0x4a>
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d10e      	bne.n	8001e18 <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	69b9      	ldr	r1, [r7, #24]
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f7ff ff16 	bl	8001c34 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	6819      	ldr	r1, [r3, #0]
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	461a      	mov	r2, r3
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f7ff fef6 	bl	8001c04 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	691b      	ldr	r3, [r3, #16]
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	69b9      	ldr	r1, [r7, #24]
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f7ff ff36 	bl	8001c92 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d11a      	bne.n	8001e64 <LL_GPIO_Init+0xb4>
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	fa93 f3a3 	rbit	r3, r3
 8001e38:	60bb      	str	r3, [r7, #8]
  return result;
 8001e3a:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8001e3c:	fab3 f383 	clz	r3, r3
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b07      	cmp	r3, #7
 8001e44:	d807      	bhi.n	8001e56 <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	695b      	ldr	r3, [r3, #20]
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	69b9      	ldr	r1, [r7, #24]
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7ff ff4e 	bl	8001cf0 <LL_GPIO_SetAFPin_0_7>
 8001e54:	e006      	b.n	8001e64 <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	695b      	ldr	r3, [r3, #20]
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	69b9      	ldr	r1, [r7, #24]
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f7ff ff75 	bl	8001d4e <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	461a      	mov	r2, r3
 8001e6a:	69b9      	ldr	r1, [r7, #24]
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f7ff fe9a 	bl	8001ba6 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001e72:	69fb      	ldr	r3, [r7, #28]
 8001e74:	3301      	adds	r3, #1
 8001e76:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	fa22 f303 	lsr.w	r3, r2, r3
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d1a6      	bne.n	8001dd4 <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3720      	adds	r7, #32
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <LL_RCC_HSI_IsReady>:
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001e94:	4b06      	ldr	r3, [pc, #24]	; (8001eb0 <LL_RCC_HSI_IsReady+0x20>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0302 	and.w	r3, r3, #2
 8001e9c:	2b02      	cmp	r3, #2
 8001e9e:	bf0c      	ite	eq
 8001ea0:	2301      	moveq	r3, #1
 8001ea2:	2300      	movne	r3, #0
 8001ea4:	b2db      	uxtb	r3, r3
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr
 8001eb0:	40021000 	.word	0x40021000

08001eb4 <LL_RCC_LSE_IsReady>:
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8001eb8:	4b06      	ldr	r3, [pc, #24]	; (8001ed4 <LL_RCC_LSE_IsReady+0x20>)
 8001eba:	6a1b      	ldr	r3, [r3, #32]
 8001ebc:	f003 0302 	and.w	r3, r3, #2
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	bf0c      	ite	eq
 8001ec4:	2301      	moveq	r3, #1
 8001ec6:	2300      	movne	r3, #0
 8001ec8:	b2db      	uxtb	r3, r3
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	40021000 	.word	0x40021000

08001ed8 <LL_RCC_GetSysClkSource>:
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001edc:	4b04      	ldr	r3, [pc, #16]	; (8001ef0 <LL_RCC_GetSysClkSource+0x18>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f003 030c 	and.w	r3, r3, #12
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	40021000 	.word	0x40021000

08001ef4 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001ef8:	4b04      	ldr	r3, [pc, #16]	; (8001f0c <LL_RCC_GetAHBPrescaler+0x18>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	40021000 	.word	0x40021000

08001f10 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001f14:	4b04      	ldr	r3, [pc, #16]	; (8001f28 <LL_RCC_GetAPB1Prescaler+0x18>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	40021000 	.word	0x40021000

08001f2c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001f30:	4b04      	ldr	r3, [pc, #16]	; (8001f44 <LL_RCC_GetAPB2Prescaler+0x18>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	40021000 	.word	0x40021000

08001f48 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8001f50:	4b07      	ldr	r3, [pc, #28]	; (8001f70 <LL_RCC_GetUSARTClockSource+0x28>)
 8001f52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f54:	2103      	movs	r1, #3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5c:	401a      	ands	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	061b      	lsls	r3, r3, #24
 8001f62:	4313      	orrs	r3, r2
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	370c      	adds	r7, #12
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr
 8001f70:	40021000 	.word	0x40021000

08001f74 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8001f78:	4b04      	ldr	r3, [pc, #16]	; (8001f8c <LL_RCC_PLL_GetMainSource+0x18>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	40021000 	.word	0x40021000

08001f90 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8001f94:	4b04      	ldr	r3, [pc, #16]	; (8001fa8 <LL_RCC_PLL_GetMultiplicator+0x18>)
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	40021000 	.word	0x40021000

08001fac <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8001fb0:	4b04      	ldr	r3, [pc, #16]	; (8001fc4 <LL_RCC_PLL_GetPrediv+0x18>)
 8001fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fb4:	f003 030f 	and.w	r3, r3, #15
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	40021000 	.word	0x40021000

08001fc8 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001fd0:	f000 f860 	bl	8002094 <RCC_GetSystemClockFreq>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 f87a 	bl	80020d8 <RCC_GetHCLKClockFreq>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f000 f888 	bl	8002104 <RCC_GetPCLK1ClockFreq>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	4618      	mov	r0, r3
 8002000:	f000 f894 	bl	800212c <RCC_GetPCLK2ClockFreq>
 8002004:	4602      	mov	r2, r0
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	60da      	str	r2, [r3, #12]
}
 800200a:	bf00      	nop
 800200c:	3708      	adds	r7, #8
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
	...

08002014 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800201c:	2300      	movs	r3, #0
 800201e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d12a      	bne.n	800207c <LL_RCC_GetUSARTClockFreq+0x68>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f7ff ff8e 	bl	8001f48 <LL_RCC_GetUSARTClockSource>
 800202c:	4603      	mov	r3, r0
 800202e:	2b02      	cmp	r3, #2
 8002030:	d00f      	beq.n	8002052 <LL_RCC_GetUSARTClockFreq+0x3e>
 8002032:	2b03      	cmp	r3, #3
 8002034:	d005      	beq.n	8002042 <LL_RCC_GetUSARTClockFreq+0x2e>
 8002036:	2b01      	cmp	r3, #1
 8002038:	d114      	bne.n	8002064 <LL_RCC_GetUSARTClockFreq+0x50>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800203a:	f000 f82b 	bl	8002094 <RCC_GetSystemClockFreq>
 800203e:	60f8      	str	r0, [r7, #12]
        break;
 8002040:	e021      	b.n	8002086 <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8002042:	f7ff ff25 	bl	8001e90 <LL_RCC_HSI_IsReady>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d019      	beq.n	8002080 <LL_RCC_GetUSARTClockFreq+0x6c>
        {
          usart_frequency = HSI_VALUE;
 800204c:	4b10      	ldr	r3, [pc, #64]	; (8002090 <LL_RCC_GetUSARTClockFreq+0x7c>)
 800204e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002050:	e016      	b.n	8002080 <LL_RCC_GetUSARTClockFreq+0x6c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8002052:	f7ff ff2f 	bl	8001eb4 <LL_RCC_LSE_IsReady>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d013      	beq.n	8002084 <LL_RCC_GetUSARTClockFreq+0x70>
        {
          usart_frequency = LSE_VALUE;
 800205c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002060:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002062:	e00f      	b.n	8002084 <LL_RCC_GetUSARTClockFreq+0x70>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002064:	f000 f816 	bl	8002094 <RCC_GetSystemClockFreq>
 8002068:	4603      	mov	r3, r0
 800206a:	4618      	mov	r0, r3
 800206c:	f000 f834 	bl	80020d8 <RCC_GetHCLKClockFreq>
 8002070:	4603      	mov	r3, r0
 8002072:	4618      	mov	r0, r3
 8002074:	f000 f846 	bl	8002104 <RCC_GetPCLK1ClockFreq>
 8002078:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 800207a:	e004      	b.n	8002086 <LL_RCC_GetUSARTClockFreq+0x72>
    }
  }
 800207c:	bf00      	nop
 800207e:	e002      	b.n	8002086 <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 8002080:	bf00      	nop
 8002082:	e000      	b.n	8002086 <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 8002084:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8002086:	68fb      	ldr	r3, [r7, #12]
}
 8002088:	4618      	mov	r0, r3
 800208a:	3710      	adds	r7, #16
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	007a1200 	.word	0x007a1200

08002094 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800209a:	2300      	movs	r3, #0
 800209c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800209e:	f7ff ff1b 	bl	8001ed8 <LL_RCC_GetSysClkSource>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b04      	cmp	r3, #4
 80020a6:	d006      	beq.n	80020b6 <RCC_GetSystemClockFreq+0x22>
 80020a8:	2b08      	cmp	r3, #8
 80020aa:	d007      	beq.n	80020bc <RCC_GetSystemClockFreq+0x28>
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d109      	bne.n	80020c4 <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80020b0:	4b08      	ldr	r3, [pc, #32]	; (80020d4 <RCC_GetSystemClockFreq+0x40>)
 80020b2:	607b      	str	r3, [r7, #4]
      break;
 80020b4:	e009      	b.n	80020ca <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80020b6:	4b07      	ldr	r3, [pc, #28]	; (80020d4 <RCC_GetSystemClockFreq+0x40>)
 80020b8:	607b      	str	r3, [r7, #4]
      break;
 80020ba:	e006      	b.n	80020ca <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80020bc:	f000 f84a 	bl	8002154 <RCC_PLL_GetFreqDomain_SYS>
 80020c0:	6078      	str	r0, [r7, #4]
      break;
 80020c2:	e002      	b.n	80020ca <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 80020c4:	4b03      	ldr	r3, [pc, #12]	; (80020d4 <RCC_GetSystemClockFreq+0x40>)
 80020c6:	607b      	str	r3, [r7, #4]
      break;
 80020c8:	bf00      	nop
  }

  return frequency;
 80020ca:	687b      	ldr	r3, [r7, #4]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3708      	adds	r7, #8
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	007a1200 	.word	0x007a1200

080020d8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80020e0:	f7ff ff08 	bl	8001ef4 <LL_RCC_GetAHBPrescaler>
 80020e4:	4603      	mov	r3, r0
 80020e6:	091b      	lsrs	r3, r3, #4
 80020e8:	f003 030f 	and.w	r3, r3, #15
 80020ec:	4a04      	ldr	r2, [pc, #16]	; (8002100 <RCC_GetHCLKClockFreq+0x28>)
 80020ee:	5cd3      	ldrb	r3, [r2, r3]
 80020f0:	461a      	mov	r2, r3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	40d3      	lsrs	r3, r2
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	08002604 	.word	0x08002604

08002104 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800210c:	f7ff ff00 	bl	8001f10 <LL_RCC_GetAPB1Prescaler>
 8002110:	4603      	mov	r3, r0
 8002112:	0a1b      	lsrs	r3, r3, #8
 8002114:	4a04      	ldr	r2, [pc, #16]	; (8002128 <RCC_GetPCLK1ClockFreq+0x24>)
 8002116:	5cd3      	ldrb	r3, [r2, r3]
 8002118:	461a      	mov	r2, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	40d3      	lsrs	r3, r2
}
 800211e:	4618      	mov	r0, r3
 8002120:	3708      	adds	r7, #8
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	08002614 	.word	0x08002614

0800212c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002134:	f7ff fefa 	bl	8001f2c <LL_RCC_GetAPB2Prescaler>
 8002138:	4603      	mov	r3, r0
 800213a:	0adb      	lsrs	r3, r3, #11
 800213c:	4a04      	ldr	r2, [pc, #16]	; (8002150 <RCC_GetPCLK2ClockFreq+0x24>)
 800213e:	5cd3      	ldrb	r3, [r2, r3]
 8002140:	461a      	mov	r2, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	40d3      	lsrs	r3, r2
}
 8002146:	4618      	mov	r0, r3
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	08002614 	.word	0x08002614

08002154 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8002154:	b590      	push	{r4, r7, lr}
 8002156:	b085      	sub	sp, #20
 8002158:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800215a:	2300      	movs	r3, #0
 800215c:	60fb      	str	r3, [r7, #12]
 800215e:	2300      	movs	r3, #0
 8002160:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002162:	f7ff ff07 	bl	8001f74 <LL_RCC_PLL_GetMainSource>
 8002166:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d003      	beq.n	8002176 <RCC_PLL_GetFreqDomain_SYS+0x22>
 800216e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002172:	d003      	beq.n	800217c <RCC_PLL_GetFreqDomain_SYS+0x28>
 8002174:	e005      	b.n	8002182 <RCC_PLL_GetFreqDomain_SYS+0x2e>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8002176:	4b14      	ldr	r3, [pc, #80]	; (80021c8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002178:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 800217a:	e005      	b.n	8002188 <RCC_PLL_GetFreqDomain_SYS+0x34>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800217c:	4b13      	ldr	r3, [pc, #76]	; (80021cc <RCC_PLL_GetFreqDomain_SYS+0x78>)
 800217e:	60fb      	str	r3, [r7, #12]
      break;
 8002180:	e002      	b.n	8002188 <RCC_PLL_GetFreqDomain_SYS+0x34>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 8002182:	4b11      	ldr	r3, [pc, #68]	; (80021c8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002184:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8002186:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 8002188:	f7ff ff10 	bl	8001fac <LL_RCC_PLL_GetPrediv>
 800218c:	4603      	mov	r3, r0
 800218e:	3301      	adds	r3, #1
 8002190:	68fa      	ldr	r2, [r7, #12]
 8002192:	fbb2 f4f3 	udiv	r4, r2, r3
 8002196:	f7ff fefb 	bl	8001f90 <LL_RCC_PLL_GetMultiplicator>
 800219a:	4603      	mov	r3, r0
 800219c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80021a0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80021a4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a6:	687a      	ldr	r2, [r7, #4]
 80021a8:	fa92 f2a2 	rbit	r2, r2
 80021ac:	603a      	str	r2, [r7, #0]
  return result;
 80021ae:	683a      	ldr	r2, [r7, #0]
 80021b0:	fab2 f282 	clz	r2, r2
 80021b4:	b2d2      	uxtb	r2, r2
 80021b6:	40d3      	lsrs	r3, r2
 80021b8:	3302      	adds	r3, #2
 80021ba:	fb03 f304 	mul.w	r3, r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3714      	adds	r7, #20
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd90      	pop	{r4, r7, pc}
 80021c6:	bf00      	nop
 80021c8:	003d0900 	.word	0x003d0900
 80021cc:	007a1200 	.word	0x007a1200

080021d0 <LL_TIM_SetPrescaler>:
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	683a      	ldr	r2, [r7, #0]
 80021de:	629a      	str	r2, [r3, #40]	; 0x28
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <LL_TIM_SetAutoReload>:
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	683a      	ldr	r2, [r7, #0]
 80021fa:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80021fc:	bf00      	nop
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <LL_TIM_SetRepetitionCounter>:
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	683a      	ldr	r2, [r7, #0]
 8002216:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002218:	bf00      	nop
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	695b      	ldr	r3, [r3, #20]
 8002230:	f043 0201 	orr.w	r2, r3, #1
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	615a      	str	r2, [r3, #20]
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	4a2f      	ldr	r2, [pc, #188]	; (8002314 <LL_TIM_Init+0xd0>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d007      	beq.n	800226c <LL_TIM_Init+0x28>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002262:	d003      	beq.n	800226c <LL_TIM_Init+0x28>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	4a2c      	ldr	r2, [pc, #176]	; (8002318 <LL_TIM_Init+0xd4>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d106      	bne.n	800227a <LL_TIM_Init+0x36>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	4313      	orrs	r3, r2
 8002278:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a25      	ldr	r2, [pc, #148]	; (8002314 <LL_TIM_Init+0xd0>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d013      	beq.n	80022aa <LL_TIM_Init+0x66>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002288:	d00f      	beq.n	80022aa <LL_TIM_Init+0x66>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a22      	ldr	r2, [pc, #136]	; (8002318 <LL_TIM_Init+0xd4>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d00b      	beq.n	80022aa <LL_TIM_Init+0x66>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a21      	ldr	r2, [pc, #132]	; (800231c <LL_TIM_Init+0xd8>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d007      	beq.n	80022aa <LL_TIM_Init+0x66>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a20      	ldr	r2, [pc, #128]	; (8002320 <LL_TIM_Init+0xdc>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d003      	beq.n	80022aa <LL_TIM_Init+0x66>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a1f      	ldr	r2, [pc, #124]	; (8002324 <LL_TIM_Init+0xe0>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d106      	bne.n	80022b8 <LL_TIM_Init+0x74>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	4619      	mov	r1, r3
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	f7ff ff91 	bl	80021ec <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	881b      	ldrh	r3, [r3, #0]
 80022ce:	4619      	mov	r1, r3
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f7ff ff7d 	bl	80021d0 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a0e      	ldr	r2, [pc, #56]	; (8002314 <LL_TIM_Init+0xd0>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d00b      	beq.n	80022f6 <LL_TIM_Init+0xb2>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a0e      	ldr	r2, [pc, #56]	; (800231c <LL_TIM_Init+0xd8>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d007      	beq.n	80022f6 <LL_TIM_Init+0xb2>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a0d      	ldr	r2, [pc, #52]	; (8002320 <LL_TIM_Init+0xdc>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d003      	beq.n	80022f6 <LL_TIM_Init+0xb2>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a0c      	ldr	r2, [pc, #48]	; (8002324 <LL_TIM_Init+0xe0>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d105      	bne.n	8002302 <LL_TIM_Init+0xbe>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	7c1b      	ldrb	r3, [r3, #16]
 80022fa:	4619      	mov	r1, r3
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f7ff ff83 	bl	8002208 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f7ff ff8e 	bl	8002224 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3710      	adds	r7, #16
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	40012c00 	.word	0x40012c00
 8002318:	40000400 	.word	0x40000400
 800231c:	40014000 	.word	0x40014000
 8002320:	40014400 	.word	0x40014400
 8002324:	40014800 	.word	0x40014800

08002328 <LL_USART_IsEnabled>:
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0301 	and.w	r3, r3, #1
 8002338:	2b01      	cmp	r3, #1
 800233a:	d101      	bne.n	8002340 <LL_USART_IsEnabled+0x18>
 800233c:	2301      	movs	r3, #1
 800233e:	e000      	b.n	8002342 <LL_USART_IsEnabled+0x1a>
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	370c      	adds	r7, #12
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr

0800234e <LL_USART_SetStopBitsLength>:
{
 800234e:	b480      	push	{r7}
 8002350:	b083      	sub	sp, #12
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
 8002356:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	431a      	orrs	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	605a      	str	r2, [r3, #4]
}
 8002368:	bf00      	nop
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <LL_USART_SetHWFlowCtrl>:
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	431a      	orrs	r2, r3
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	609a      	str	r2, [r3, #8]
}
 800238e:	bf00      	nop
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr

0800239a <LL_USART_SetBaudRate>:
{
 800239a:	b490      	push	{r4, r7}
 800239c:	b086      	sub	sp, #24
 800239e:	af00      	add	r7, sp, #0
 80023a0:	60f8      	str	r0, [r7, #12]
 80023a2:	60b9      	str	r1, [r7, #8]
 80023a4:	607a      	str	r2, [r7, #4]
 80023a6:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023ae:	d116      	bne.n	80023de <LL_USART_SetBaudRate+0x44>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	005a      	lsls	r2, r3, #1
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	085b      	lsrs	r3, r3, #1
 80023b8:	441a      	add	r2, r3
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 80023ca:	401c      	ands	r4, r3
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	085b      	lsrs	r3, r3, #1
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	f003 0307 	and.w	r3, r3, #7
 80023d6:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	60dc      	str	r4, [r3, #12]
}
 80023dc:	e00a      	b.n	80023f4 <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	085a      	lsrs	r2, r3, #1
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	441a      	add	r2, r3
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ec:	b29b      	uxth	r3, r3
 80023ee:	461a      	mov	r2, r3
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	60da      	str	r2, [r3, #12]
}
 80023f4:	bf00      	nop
 80023f6:	3718      	adds	r7, #24
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bc90      	pop	{r4, r7}
 80023fc:	4770      	bx	lr
	...

08002400 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b088      	sub	sp, #32
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800240e:	2300      	movs	r3, #0
 8002410:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	f7ff ff88 	bl	8002328 <LL_USART_IsEnabled>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d14e      	bne.n	80024bc <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	4b29      	ldr	r3, [pc, #164]	; (80024c8 <LL_USART_Init+0xc8>)
 8002424:	4013      	ands	r3, r2
 8002426:	683a      	ldr	r2, [r7, #0]
 8002428:	6851      	ldr	r1, [r2, #4]
 800242a:	683a      	ldr	r2, [r7, #0]
 800242c:	68d2      	ldr	r2, [r2, #12]
 800242e:	4311      	orrs	r1, r2
 8002430:	683a      	ldr	r2, [r7, #0]
 8002432:	6912      	ldr	r2, [r2, #16]
 8002434:	4311      	orrs	r1, r2
 8002436:	683a      	ldr	r2, [r7, #0]
 8002438:	6992      	ldr	r2, [r2, #24]
 800243a:	430a      	orrs	r2, r1
 800243c:	431a      	orrs	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	4619      	mov	r1, r3
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f7ff ff80 	bl	800234e <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	695b      	ldr	r3, [r3, #20]
 8002452:	4619      	mov	r1, r3
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f7ff ff8d 	bl	8002374 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a1b      	ldr	r2, [pc, #108]	; (80024cc <LL_USART_Init+0xcc>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d104      	bne.n	800246c <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8002462:	2000      	movs	r0, #0
 8002464:	f7ff fdd6 	bl	8002014 <LL_RCC_GetUSARTClockFreq>
 8002468:	61b8      	str	r0, [r7, #24]
 800246a:	e016      	b.n	800249a <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a18      	ldr	r2, [pc, #96]	; (80024d0 <LL_USART_Init+0xd0>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d107      	bne.n	8002484 <LL_USART_Init+0x84>
    {
#if defined(RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8002474:	f107 0308 	add.w	r3, r7, #8
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff fda5 	bl	8001fc8 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	61bb      	str	r3, [r7, #24]
 8002482:	e00a      	b.n	800249a <LL_USART_Init+0x9a>
#endif
    }
    else if (USARTx == USART3)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	4a13      	ldr	r2, [pc, #76]	; (80024d4 <LL_USART_Init+0xd4>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d106      	bne.n	800249a <LL_USART_Init+0x9a>
    {
#if defined(RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800248c:	f107 0308 	add.w	r3, r7, #8
 8002490:	4618      	mov	r0, r3
 8002492:	f7ff fd99 	bl	8001fc8 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d00d      	beq.n	80024bc <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d009      	beq.n	80024bc <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 80024a8:	2300      	movs	r3, #0
 80024aa:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	699a      	ldr	r2, [r3, #24]
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	69b9      	ldr	r1, [r7, #24]
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f7ff ff6f 	bl	800239a <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80024bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3720      	adds	r7, #32
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	efff69f3 	.word	0xefff69f3
 80024cc:	40013800 	.word	0x40013800
 80024d0:	40004400 	.word	0x40004400
 80024d4:	40004800 	.word	0x40004800

080024d8 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ea:	4a07      	ldr	r2, [pc, #28]	; (8002508 <LL_InitTick+0x30>)
 80024ec:	3b01      	subs	r3, #1
 80024ee:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80024f0:	4b05      	ldr	r3, [pc, #20]	; (8002508 <LL_InitTick+0x30>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024f6:	4b04      	ldr	r3, [pc, #16]	; (8002508 <LL_InitTick+0x30>)
 80024f8:	2205      	movs	r2, #5
 80024fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80024fc:	bf00      	nop
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr
 8002508:	e000e010 	.word	0xe000e010

0800250c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002514:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f7ff ffdd 	bl	80024d8 <LL_InitTick>
}
 800251e:	bf00      	nop
 8002520:	3708      	adds	r7, #8
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
	...

08002528 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002530:	4a04      	ldr	r2, [pc, #16]	; (8002544 <LL_SetSystemCoreClock+0x1c>)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6013      	str	r3, [r2, #0]
}
 8002536:	bf00      	nop
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	20000000 	.word	0x20000000

08002548 <__libc_init_array>:
 8002548:	b570      	push	{r4, r5, r6, lr}
 800254a:	4e0d      	ldr	r6, [pc, #52]	; (8002580 <__libc_init_array+0x38>)
 800254c:	4c0d      	ldr	r4, [pc, #52]	; (8002584 <__libc_init_array+0x3c>)
 800254e:	1ba4      	subs	r4, r4, r6
 8002550:	10a4      	asrs	r4, r4, #2
 8002552:	2500      	movs	r5, #0
 8002554:	42a5      	cmp	r5, r4
 8002556:	d109      	bne.n	800256c <__libc_init_array+0x24>
 8002558:	4e0b      	ldr	r6, [pc, #44]	; (8002588 <__libc_init_array+0x40>)
 800255a:	4c0c      	ldr	r4, [pc, #48]	; (800258c <__libc_init_array+0x44>)
 800255c:	f000 f818 	bl	8002590 <_init>
 8002560:	1ba4      	subs	r4, r4, r6
 8002562:	10a4      	asrs	r4, r4, #2
 8002564:	2500      	movs	r5, #0
 8002566:	42a5      	cmp	r5, r4
 8002568:	d105      	bne.n	8002576 <__libc_init_array+0x2e>
 800256a:	bd70      	pop	{r4, r5, r6, pc}
 800256c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002570:	4798      	blx	r3
 8002572:	3501      	adds	r5, #1
 8002574:	e7ee      	b.n	8002554 <__libc_init_array+0xc>
 8002576:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800257a:	4798      	blx	r3
 800257c:	3501      	adds	r5, #1
 800257e:	e7f2      	b.n	8002566 <__libc_init_array+0x1e>
 8002580:	0800261c 	.word	0x0800261c
 8002584:	0800261c 	.word	0x0800261c
 8002588:	0800261c 	.word	0x0800261c
 800258c:	08002620 	.word	0x08002620

08002590 <_init>:
 8002590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002592:	bf00      	nop
 8002594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002596:	bc08      	pop	{r3}
 8002598:	469e      	mov	lr, r3
 800259a:	4770      	bx	lr

0800259c <_fini>:
 800259c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800259e:	bf00      	nop
 80025a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80025a2:	bc08      	pop	{r3}
 80025a4:	469e      	mov	lr, r3
 80025a6:	4770      	bx	lr
