
==========================================================================
07_dmi_jtag.final check_setup
--------------------------------------------------------------------------
0

==========================================================================
07_dmi_jtag.final report_tns
--------------------------------------------------------------------------
tns -458.08

==========================================================================
07_dmi_jtag.final report_wns
--------------------------------------------------------------------------
wns -11.71

==========================================================================
07_dmi_jtag.final report_worst_slack
--------------------------------------------------------------------------
worst slack -11.71

==========================================================================
07_dmi_jtag.final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.23    0.01    0.01 ^ clk_i (in)
                                         clk_i (net)
                  0.17    0.00    0.01 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
    16    0.42    0.13    0.13    0.14 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.19    0.07    0.21 ^ clkbuf_4_12_0_clk_i/A (sg13g2_buf_16)
     2    0.03    0.02    0.09    0.31 ^ clkbuf_4_12_0_clk_i/X (sg13g2_buf_16)
                                         clknet_4_12_0_clk_i (net)
                  0.02    0.00    0.31 ^ clkbuf_5_24__f_clk_i/A (sg13g2_buf_8)
     5    0.03    0.02    0.05    0.36 ^ clkbuf_5_24__f_clk_i/X (sg13g2_buf_8)
                                         clknet_5_24__leaf_clk_i (net)
                  0.02    0.00    0.36 ^ i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg/CLK (sg13g2_dfrbp_2)
     2    0.01    0.03    0.12    0.47 v i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg/Q_N (sg13g2_dfrbp_2)
                                         i_dmi_cdc.i_cdc_req/i_dst/ack_dst_d_$_MUX__Y_A (net)
                  0.03    0.00    0.47 v i_dmi_cdc.i_cdc_req/i_dst/_103_/A1 (sg13g2_a22oi_1)
     1    0.01    0.04    0.05    0.52 ^ i_dmi_cdc.i_cdc_req/i_dst/_103_/Y (sg13g2_a22oi_1)
                                         i_dmi_cdc.i_cdc_req/i_dst/_044_ (net)
                  0.04    0.00    0.52 ^ i_dmi_cdc.i_cdc_req/i_dst/_104_/B (sg13g2_nor2_1)
     1    0.00    0.02    0.02    0.55 v i_dmi_cdc.i_cdc_req/i_dst/_104_/Y (sg13g2_nor2_1)
                                         i_dmi_cdc.i_cdc_req/i_dst/_000_ (net)
                  0.02    0.00    0.55 v i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg/D (sg13g2_dfrbp_2)
                                  0.55   data arrival time

                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.23    0.01    0.01 ^ clk_i (in)
                                         clk_i (net)
                  0.17    0.00    0.01 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
    16    0.42    0.13    0.13    0.14 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.19    0.07    0.21 ^ clkbuf_4_12_0_clk_i/A (sg13g2_buf_16)
     2    0.03    0.02    0.09    0.31 ^ clkbuf_4_12_0_clk_i/X (sg13g2_buf_16)
                                         clknet_4_12_0_clk_i (net)
                  0.02    0.00    0.31 ^ clkbuf_5_24__f_clk_i/A (sg13g2_buf_8)
     5    0.03    0.02    0.05    0.36 ^ clkbuf_5_24__f_clk_i/X (sg13g2_buf_8)
                                         clknet_5_24__leaf_clk_i (net)
                  0.02    0.00    0.36 ^ i_dmi_cdc.i_cdc_req/i_dst/async_ack_o_reg/CLK (sg13g2_dfrbp_2)
                          0.10    0.46   clock uncertainty
                          0.00    0.46   clock reconvergence pessimism
                         -0.02    0.44   library hold time
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
07_dmi_jtag.final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: i_dmi_cdc.i_cdc_req/i_dst/data_o[12]_reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_dmi_cdc.i_cdc_req/i_dst/data_o[12]_reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.01    0.01 ^ clk_i (in)
                                         clk_i (net)
                  0.23    0.00    0.01 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
    16    0.42    0.22    0.23    0.24 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.27    0.09    0.33 ^ clkbuf_4_9_0_clk_i/A (sg13g2_buf_16)
     2    0.03    0.03    0.15    0.47 ^ clkbuf_4_9_0_clk_i/X (sg13g2_buf_16)
                                         clknet_4_9_0_clk_i (net)
                  0.03    0.00    0.48 ^ clkbuf_5_19__f_clk_i/A (sg13g2_buf_8)
     4    0.02    0.02    0.07    0.55 ^ clkbuf_5_19__f_clk_i/X (sg13g2_buf_8)
                                         clknet_5_19__leaf_clk_i (net)
                  0.02    0.00    0.55 ^ i_dmi_cdc.i_cdc_req/i_dst/data_o[12]_reg/CLK (sg13g2_dfrbp_2)
     3   15.02   31.10   20.91   21.46 ^ i_dmi_cdc.i_cdc_req/i_dst/data_o[12]_reg/Q (sg13g2_dfrbp_2)
                                         dmi_req_o_12_ (net)
                 31.15    0.96   22.42 ^ i_dmi_cdc.i_cdc_req/i_dst/_158_/A0 (sg13g2_mux2_1)
     1    0.00    0.61    1.95   24.37 ^ i_dmi_cdc.i_cdc_req/i_dst/_158_/X (sg13g2_mux2_1)
                                         i_dmi_cdc.i_cdc_req/i_dst/_004_ (net)
                  0.61    0.00   24.37 ^ i_dmi_cdc.i_cdc_req/i_dst/data_o[12]_reg/D (sg13g2_dfrbp_2)
                                 24.37   data arrival time

                         12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock source latency
     1    0.04    0.30    0.01   12.51 ^ clk_i (in)
                                         clk_i (net)
                  0.23    0.00   12.51 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
    16    0.42    0.22    0.23   12.74 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.27    0.09   12.83 ^ clkbuf_4_9_0_clk_i/A (sg13g2_buf_16)
     2    0.03    0.03    0.15   12.97 ^ clkbuf_4_9_0_clk_i/X (sg13g2_buf_16)
                                         clknet_4_9_0_clk_i (net)
                  0.03    0.00   12.98 ^ clkbuf_5_19__f_clk_i/A (sg13g2_buf_8)
     4    0.02    0.02    0.07   13.05 ^ clkbuf_5_19__f_clk_i/X (sg13g2_buf_8)
                                         clknet_5_19__leaf_clk_i (net)
                  0.02    0.00   13.05 ^ i_dmi_cdc.i_cdc_req/i_dst/data_o[12]_reg/CLK (sg13g2_dfrbp_2)
                         -0.10   12.95   clock uncertainty
                          0.00   12.95   clock reconvergence pessimism
                         -0.29   12.66   library setup time
                                 12.66   data required time
-----------------------------------------------------------------------------
                                 12.66   data required time
                                -24.37   data arrival time
-----------------------------------------------------------------------------
                                -11.71   slack (VIOLATED)



==========================================================================
07_dmi_jtag.final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: i_dmi_cdc.i_cdc_req/i_dst/data_o[12]_reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: i_dmi_cdc.i_cdc_req/i_dst/data_o[12]_reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     1    0.04    0.30    0.01    0.01 ^ clk_i (in)
                                         clk_i (net)
                  0.23    0.00    0.01 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
    16    0.42    0.22    0.23    0.24 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.27    0.09    0.33 ^ clkbuf_4_9_0_clk_i/A (sg13g2_buf_16)
     2    0.03    0.03    0.15    0.47 ^ clkbuf_4_9_0_clk_i/X (sg13g2_buf_16)
                                         clknet_4_9_0_clk_i (net)
                  0.03    0.00    0.48 ^ clkbuf_5_19__f_clk_i/A (sg13g2_buf_8)
     4    0.02    0.02    0.07    0.55 ^ clkbuf_5_19__f_clk_i/X (sg13g2_buf_8)
                                         clknet_5_19__leaf_clk_i (net)
                  0.02    0.00    0.55 ^ i_dmi_cdc.i_cdc_req/i_dst/data_o[12]_reg/CLK (sg13g2_dfrbp_2)
     3   15.02   31.10   20.91   21.46 ^ i_dmi_cdc.i_cdc_req/i_dst/data_o[12]_reg/Q (sg13g2_dfrbp_2)
                                         dmi_req_o_12_ (net)
                 31.15    0.96   22.42 ^ i_dmi_cdc.i_cdc_req/i_dst/_158_/A0 (sg13g2_mux2_1)
     1    0.00    0.61    1.95   24.37 ^ i_dmi_cdc.i_cdc_req/i_dst/_158_/X (sg13g2_mux2_1)
                                         i_dmi_cdc.i_cdc_req/i_dst/_004_ (net)
                  0.61    0.00   24.37 ^ i_dmi_cdc.i_cdc_req/i_dst/data_o[12]_reg/D (sg13g2_dfrbp_2)
                                 24.37   data arrival time

                         12.50   12.50   clock clk_sys (rise edge)
                          0.00   12.50   clock source latency
     1    0.04    0.30    0.01   12.51 ^ clk_i (in)
                                         clk_i (net)
                  0.23    0.00   12.51 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
    16    0.42    0.22    0.23   12.74 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                                         clknet_0_clk_i (net)
                  0.27    0.09   12.83 ^ clkbuf_4_9_0_clk_i/A (sg13g2_buf_16)
     2    0.03    0.03    0.15   12.97 ^ clkbuf_4_9_0_clk_i/X (sg13g2_buf_16)
                                         clknet_4_9_0_clk_i (net)
                  0.03    0.00   12.98 ^ clkbuf_5_19__f_clk_i/A (sg13g2_buf_8)
     4    0.02    0.02    0.07   13.05 ^ clkbuf_5_19__f_clk_i/X (sg13g2_buf_8)
                                         clknet_5_19__leaf_clk_i (net)
                  0.02    0.00   13.05 ^ i_dmi_cdc.i_cdc_req/i_dst/data_o[12]_reg/CLK (sg13g2_dfrbp_2)
                         -0.10   12.95   clock uncertainty
                          0.00   12.95   clock reconvergence pessimism
                         -0.29   12.66   library setup time
                                 12.66   data required time
-----------------------------------------------------------------------------
                                 12.66   data required time
                                -24.37   data arrival time
-----------------------------------------------------------------------------
                                -11.71   slack (VIOLATED)



==========================================================================
07_dmi_jtag.final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
07_dmi_jtag.final max_slew_check_slack
--------------------------------------------------------------------------
-59.511409759521484

==========================================================================
07_dmi_jtag.final max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
07_dmi_jtag.final max_slew_check_slack_limit
--------------------------------------------------------------------------
-23.7343

==========================================================================
07_dmi_jtag.final max_fanout_check_slack
--------------------------------------------------------------------------
-8.0

==========================================================================
07_dmi_jtag.final max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
07_dmi_jtag.final max_fanout_check_slack_limit
--------------------------------------------------------------------------
-1.0000

==========================================================================
07_dmi_jtag.final max_capacitance_check_slack
--------------------------------------------------------------------------
-14.445440292358398

==========================================================================
07_dmi_jtag.final max_capacitance_check_limit
--------------------------------------------------------------------------
0.6000000238418579

==========================================================================
07_dmi_jtag.final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-24.0757

==========================================================================
07_dmi_jtag.final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 128

==========================================================================
07_dmi_jtag.final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 1

==========================================================================
07_dmi_jtag.final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 46

==========================================================================
07_dmi_jtag.final setup_violation_count
--------------------------------------------------------------------------
setup violation count 41

==========================================================================
07_dmi_jtag.final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
07_dmi_jtag.final critical path delay
--------------------------------------------------------------------------
24.3675

==========================================================================
07_dmi_jtag.final critical path slack
--------------------------------------------------------------------------
-11.7075

==========================================================================
07_dmi_jtag.final slack div critical path delay
--------------------------------------------------------------------------
-48.045552

==========================================================================
07_dmi_jtag.final report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-03   1.01e-03   2.23e-07   3.13e-03  57.1%
Combinational          3.07e-04   1.46e-03   2.87e-07   1.77e-03  32.3%
Clock                  3.98e-04   1.85e-04   4.64e-08   5.83e-04  10.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.82e-03   2.66e-03   5.56e-07   5.47e-03 100.0%
                          51.5%      48.5%       0.0%

==========================================================================
07_dmi_jtag.final report_design_area
--------------------------------------------------------------------------

==========================================================================
07_dmi_jtag.final area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              360000.0 um2
Core Area:             300972.672 um2
Total Area:            43828.6464 um2
Total Active Area:     43828.6464 um2

Core Utilization:      0.14562334217506628
Std Cell Utilization:  0.14562334217506628

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           43828.646       43828.646       0.000           0.000           0.000           2483            2483            0               0               0               19981.987       19981.987       0.000           0.000           0.000           1294            1294            0               0               0               
  i_dmi_cdc.i_cdc_req                                                           12640.925       12640.925       0.000           0.000           0.000           624             624             0               0               0               246.758         246.758         0.000           0.000           0.000           8               8               0               0               0               
    i_cdc_reset_ctrlr                                                           4033.411        4033.411        0.000           0.000           0.000           261             261             0               0               0               0.000           0.000           0.000           0.000           0.000           0               0               0               0               0               
      i_cdc_reset_ctrlr_half_a                                                  2033.942        2033.942        0.000           0.000           0.000           133             133             0               0               0               1052.352        1052.352        0.000           0.000           0.000           85              85              0               0               0               
        i_state_transition_cdc_dst                                              373.766         373.766         0.000           0.000           0.000           19              19              0               0               0               279.418         279.418         0.000           0.000           0.000           17              17              0               0               0               
          i_sync                                                                94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        i_state_transition_cdc_src                                              607.824         607.824         0.000           0.000           0.000           29              29              0               0               0               513.475         513.475         0.000           0.000           0.000           27              27              0               0               0               
          i_sync                                                                94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
      i_cdc_reset_ctrlr_half_b                                                  1999.469        1999.469        0.000           0.000           0.000           128             128             0               0               0               1017.878        1017.878        0.000           0.000           0.000           80              80              0               0               0               
        i_state_transition_cdc_dst                                              373.766         373.766         0.000           0.000           0.000           19              19              0               0               0               279.418         279.418         0.000           0.000           0.000           17              17              0               0               0               
          i_sync                                                                94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        i_state_transition_cdc_src                                              607.824         607.824         0.000           0.000           0.000           29              29              0               0               0               506.218         506.218         0.000           0.000           0.000           27              27              0               0               0               
          i_sync                                                                101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
    i_dst                                                                       4361.818        4361.818        0.000           0.000           0.000           178             178             0               0               0               4220.294        4220.294        0.000           0.000           0.000           175             175             0               0               0               
      i_sync                                                                    141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               
    i_src                                                                       3998.938        3998.938        0.000           0.000           0.000           177             177             0               0               0               3857.414        3857.414        0.000           0.000           0.000           174             174             0               0               0               
      i_sync                                                                    141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               
  i_dmi_cdc.i_cdc_resp                                                          11182.147       11182.147       0.000           0.000           0.000           563             563             0               0               0               254.016         254.016         0.000           0.000           0.000           9               9               0               0               0               
    i_cdc_reset_ctrlr                                                           4009.824        4009.824        0.000           0.000           0.000           255             255             0               0               0               0.000           0.000           0.000           0.000           0.000           0               0               0               0               0               
      i_cdc_reset_ctrlr_half_a                                                  2004.912        2004.912        0.000           0.000           0.000           128             128             0               0               0               1023.322        1023.322        0.000           0.000           0.000           80              80              0               0               0               
        i_state_transition_cdc_dst                                              373.766         373.766         0.000           0.000           0.000           19              19              0               0               0               279.418         279.418         0.000           0.000           0.000           17              17              0               0               0               
          i_sync                                                                94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        i_state_transition_cdc_src                                              607.824         607.824         0.000           0.000           0.000           29              29              0               0               0               506.218         506.218         0.000           0.000           0.000           27              27              0               0               0               
          i_sync                                                                101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
      i_cdc_reset_ctrlr_half_b                                                  2004.912        2004.912        0.000           0.000           0.000           127             127             0               0               0               1016.064        1016.064        0.000           0.000           0.000           79              79              0               0               0               
        i_state_transition_cdc_dst                                              373.766         373.766         0.000           0.000           0.000           19              19              0               0               0               279.418         279.418         0.000           0.000           0.000           17              17              0               0               0               
          i_sync                                                                94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               94.349          94.349          0.000           0.000           0.000           2               2               0               0               0               
        i_state_transition_cdc_src                                              615.082         615.082         0.000           0.000           0.000           29              29              0               0               0               513.475         513.475         0.000           0.000           0.000           27              27              0               0               0               
          i_sync                                                                101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               101.606         101.606         0.000           0.000           0.000           2               2               0               0               0               
    i_dst                                                                       3552.595        3552.595        0.000           0.000           0.000           150             150             0               0               0               3411.072        3411.072        0.000           0.000           0.000           147             147             0               0               0               
      i_sync                                                                    141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               
    i_src                                                                       3365.712        3365.712        0.000           0.000           0.000           149             149             0               0               0               3224.189        3224.189        0.000           0.000           0.000           146             146             0               0               0               
      i_sync                                                                    141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               141.523         141.523         0.000           0.000           0.000           3               3               0               0               0               
  i_dmi_jtag_tap.i_dft_tck_mux                                                  18.144          18.144          0.000           0.000           0.000           1               1               0               0               0               18.144          18.144          0.000           0.000           0.000           1               1               0               0               0               
  i_dmi_jtag_tap.i_tck_inv                                                      5.443           5.443           0.000           0.000           0.000           1               1               0               0               0               5.443           5.443           0.000           0.000           0.000           1               1               0               0               0               
