Analysis & Synthesis Status : Successful - Thu Oct 01 16:24:45 2020
Quartus II Version : 8.1 Build 163 10/28/2008 SJ Web Edition
Revision Name : d_latch
Top-level Entity Name : d_latch
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 1
    Dedicated logic registers : 0
Total registers : 0
Total pins : 3
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
