Reading OpenROAD database at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/31-openroad-repairdesignpostgpl/pll_top.odb'…
Reading library file at '/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 4.8
[INFO] Setting input delay to: 4.8
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           43221.9 u
legalized HPWL          44666.1 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 709 instances
[INFO DPL-0021] HPWL before           44666.1 u
[INFO DPL-0022] HPWL after            43221.9 u
[INFO DPL-0023] HPWL delta               -3.2 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Endcap cell                             130     570.75
  Tap cell                                435    1909.82
  Buffer                                    1      13.17
  Timing Repair Buffer                    373    5650.44
  Inverter                                 81     728.81
  Sequential cell                         154    9808.15
  Multi-Input combinational cell         1062   22623.73
  Total                                  2236   41304.88
Writing OpenROAD database to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/33-openroad-detailedplacement/pll_top.odb'…
Writing netlist to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/33-openroad-detailedplacement/pll_top.nl.v'…
Writing powered netlist to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/33-openroad-detailedplacement/pll_top.pnl.v'…
Writing layout to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/33-openroad-detailedplacement/pll_top.def'…
Writing timing constraints to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/33-openroad-detailedplacement/pll_top.sdc'…
