Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 27 14:11:39 2023
| Host         : LAPTOP-J58VKE6E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file riscv_unit_control_sets_placed.rpt
| Design       : riscv_unit
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   117 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           40 |
| No           | No                    | Yes                    |              13 |            9 |
| No           | Yes                   | No                     |              41 |           19 |
| Yes          | No                    | No                     |            8330 |         2080 |
| Yes          | No                    | Yes                    |              34 |           29 |
| Yes          | Yes                   | No                     |             131 |           59 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+---------------------------------------------------+-----------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                   Enable Signal                   |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+--------------------------------------------------+---------------------------------------------------+-----------------------------------------------+------------------+----------------+
|  core/core/decoder_riscv/branch_o_reg_i_2_n_0    |                                                   | core/intctrl/AS[0]                            |                1 |              1 |
|  core/core/decoder_riscv/mem_req_o_reg_i_2_n_0   |                                                   | core/intctrl/AS[0]                            |                1 |              1 |
|  core/core/decoder_riscv/gpr_we_o_reg_i_2_n_0    |                                                   | core/intctrl/AS[0]                            |                1 |              1 |
|  core/core/decoder_riscv/mem_we_o_reg_i_2_n_0    |                                                   | core/intctrl/AS[0]                            |                1 |              1 |
|  core/core/decoder_riscv/jalr_o_reg[1]_i_2_n_0   |                                                   | core/intctrl/AS[0]                            |                1 |              2 |
|  core/core/decoder_riscv/alu_op_o_reg[3]_i_2_n_0 |                                                   | core/intctrl/AS[0]                            |                2 |              4 |
|  clk_gen_BUFG                                    | core/core/decoder_riscv/data_ram[583][2]_i_2_1[0] | core/core/decoder_riscv/resetn_i[0]           |                2 |              4 |
|  clk_gen_BUFG                                    | core/core/decoder_riscv/data_ram[583][2]_i_2_0[0] | core/core/decoder_riscv/resetn_i[0]           |                1 |              4 |
|  clk_gen_BUFG                                    | core/core/decoder_riscv/mem_we_o_reg_0[0]         | core/core/decoder_riscv/resetn_i[0]           |                2 |              4 |
|  clk_gen_BUFG                                    | core/core/decoder_riscv/mem_we_o_reg_1[0]         | core/core/decoder_riscv/resetn_i[0]           |                1 |              4 |
|  clk_gen_BUFG                                    | core/core/decoder_riscv/mem_we_o_reg_2[0]         | core/core/decoder_riscv/resetn_i[0]           |                1 |              4 |
|  clk_gen_BUFG                                    | core/core/decoder_riscv/mem_we_o_reg_3[0]         | core/core/decoder_riscv/resetn_i[0]           |                2 |              4 |
|  clk_gen_BUFG                                    | core/core/decoder_riscv/hex3[3]_i_2_0[0]          | core/core/decoder_riscv/resetn_i[0]           |                2 |              4 |
|  clk_gen_BUFG                                    | core/core/decoder_riscv/hex2[3]_i_2_0[0]          | core/core/decoder_riscv/resetn_i[0]           |                2 |              4 |
|  clk_gen_BUFG                                    | core/core/decoder_riscv/mcause_reg0               |                                               |                2 |              5 |
|  core/core/decoder_riscv/csr_o_reg_i_2_n_0       |                                                   | core/intctrl/AS[0]                            |                5 |              5 |
|  clk_gen_BUFG                                    | hex_ctrl/hex/semseg[4]_i_1_n_0                    |                                               |                2 |              5 |
|  clk_gen_BUFG                                    | ps2_ctrl/PS2Receiver/debounce/cnt1[4]_i_2_n_0     | ps2_ctrl/PS2Receiver/debounce/cnt1[4]_i_1_n_0 |                2 |              5 |
|  clk_gen_BUFG                                    | core/core/CSR/mie_o_reg[0]_2[0]                   | core/core/decoder_riscv/SR[0]                 |                2 |              5 |
|  core/core/decoder_riscv/E[0]                    |                                                   |                                               |                3 |              8 |
|  clk_gen_BUFG                                    |                                                   | core/core/lsu/resetn_i                        |                2 |              8 |
|  clk_gen_BUFG                                    | core/core/decoder_riscv/data_ram[929][5]_i_2_0[0] | core/core/decoder_riscv/resetn_i[0]           |                2 |              8 |
|  clk_gen_BUFG                                    | ps2_ctrl/PS2Receiver/E[0]                         | core/core/decoder_riscv/scan_code[7]_i_3_0[0] |                6 |              8 |
|  core/core/decoder_riscv/wb_sel_o_reg_i_2_n_0    |                                                   | core/intctrl/AS[0]                            |                3 |              9 |
|  clk_gen_BUFG                                    |                                                   | hex_ctrl/hex/counter[9]_i_1_n_0               |                3 |             10 |
| ~ps2_ctrl/PS2Receiver/debounce/O0_reg_0          |                                                   | core/core/lsu/resetn_i                        |                8 |             12 |
|  clk_gen_BUFG                                    | hex_ctrl/hex/ANreg[7]_i_1_n_0                     | core/core/lsu/resetn_i                        |                4 |             14 |
|  clk_gen_BUFG                                    |                                                   |                                               |                6 |             14 |
|  clk_gen_BUFG                                    | core/core/decoder_riscv/mcause_reg0               | core/core/decoder_riscv/PC_reg[7]_2[2]        |               11 |             27 |
|  clk_gen_BUFG                                    | core/core/decoder_riscv/PC_reg[6]_1[0]            |                                               |               17 |             32 |
|  clk_gen_BUFG                                    | core/core/decoder_riscv/PC_reg[6]_3[0]            |                                               |               13 |             32 |
|  clk_gen_BUFG                                    | core/core/decoder_riscv/PC_reg[6]_4[0]            |                                               |               16 |             32 |
|  clk_gen_BUFG                                    | core/core/decoder_riscv/PC_reg[6]_2[0]            |                                               |               21 |             32 |
|  clk_gen_BUFG                                    | core/core/lsu/E[0]                                | core/core/lsu/resetn_i                        |               19 |             32 |
|  data_rdata_o0                                   |                                                   |                                               |               31 |             32 |
|  clk_gen_BUFG                                    | core/core/decoder_riscv/mem_size_o_reg[2]_0       | core/core/lsu/resetn_i                        |               29 |             34 |
|  clk_gen_BUFG                                    | core/core/p_0_in                                  |                                               |               12 |             96 |
|  clk_gen_BUFG                                    | core/core/decoder_riscv/mem_we_o_reg_4[0]         |                                               |             2009 |           8192 |
+--------------------------------------------------+---------------------------------------------------+-----------------------------------------------+------------------+----------------+


