Analysis & Synthesis report for Top_Level_Module
Thu May 16 14:10:54 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Top_Level_Module|transceiver:transceiver|UART:UART1|receiver:uart_Rx|state
 12. State Machine - |Top_Level_Module|transceiver:transceiver|UART:UART1|transmitter:uart_Tx|state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for IRAM:IRAM|altsyncram:altsyncram_component|altsyncram_9ui1:auto_generated
 19. Source assignments for DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated
 20. Parameter Settings for User Entity Instance: IRAM:IRAM|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: DRAM:DRAM|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: transceiver:transceiver|UART:UART1|baudrate:uart_baud
 23. Parameter Settings for User Entity Instance: transceiver:transceiver|UART:UART1|transmitter:uart_Tx
 24. Parameter Settings for User Entity Instance: transceiver:transceiver|UART:UART1|receiver:uart_Rx
 25. Parameter Settings for User Entity Instance: clock_selector:clock_selector|clock25Mhz:fast_clock|altpll:altpll_component
 26. Parameter Settings for Inferred Entity Instance: Processor:Processor|ALU:ALU|lpm_mult:Mult0
 27. Parameter Settings for Inferred Entity Instance: Processor:Processor|ALU:ALU|lpm_divide:Div0
 28. altsyncram Parameter Settings by Entity Instance
 29. altpll Parameter Settings by Entity Instance
 30. lpm_mult Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "AC_to_7seg:AC_to_7seg|decoder:d2"
 32. Port Connectivity Checks: "state_to_7seg:state_to_7seg|decoder:d1"
 33. Port Connectivity Checks: "clock_selector:clock_selector|clock25Mhz:fast_clock"
 34. Port Connectivity Checks: "clock_selector:clock_selector"
 35. Port Connectivity Checks: "transceiver:transceiver|UART:UART1|receiver:uart_Rx"
 36. Port Connectivity Checks: "transceiver:transceiver"
 37. Port Connectivity Checks: "Processor:Processor|ALU:ALU"
 38. Port Connectivity Checks: "Processor:Processor|statemachine:statemachine"
 39. Port Connectivity Checks: "IRAM:IRAM"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 16 14:10:54 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Top_Level_Module                            ;
; Top-level Entity Name              ; Top_Level_Module                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,103                                       ;
;     Total combinational functions  ; 1,037                                       ;
;     Dedicated logic registers      ; 308                                         ;
; Total registers                    ; 308                                         ;
; Total pins                         ; 58                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 528,384                                     ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Top_Level_Module   ; Top_Level_Module   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                ; Library ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; Top_Level_Module.v               ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Top_Level_Module.v         ;         ;
; DRAM_write_data_mux.v            ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/DRAM_write_data_mux.v      ;         ;
; DRAM_write_enable_mux.v          ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/DRAM_write_enable_mux.v    ;         ;
; DRAM_read_data_splitter.v        ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/DRAM_read_data_splitter.v  ;         ;
; DRAM_address_mux.v               ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/DRAM_address_mux.v         ;         ;
; Processor.v                      ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Processor.v                ;         ;
; State_Machine.v                  ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/State_Machine.v            ;         ;
; IR.v                             ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/IR.v                       ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v                      ;         ;
; Bus.v                            ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Bus.v                      ;         ;
; R.v                              ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/R.v                        ;         ;
; IDC_controller.v                 ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/IDC_controller.v           ;         ;
; Shift_registers.v                ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Shift_registers.v          ;         ;
; Read_Registers.v                 ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Read_Registers.v           ;         ;
; Write_registers.v                ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Write_registers.v          ;         ;
; MDR.v                            ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/MDR.v                      ;         ;
; MAR.v                            ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/MAR.v                      ;         ;
; PC.v                             ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/PC.v                       ;         ;
; IRAM.v                           ; yes             ; User Wizard-Generated File       ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/IRAM.v                     ;         ;
; DRAM.v                           ; yes             ; User Wizard-Generated File       ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/DRAM.v                     ;         ;
; Data.mif                         ; yes             ; User Memory Initialization File  ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Data.mif                   ;         ;
; Instructions.mif                 ; yes             ; User Memory Initialization File  ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Instructions.mif           ;         ;
; clock_selector.v                 ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/clock_selector.v           ;         ;
; slow_clock.v                     ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/slow_clock.v               ;         ;
; clock25Mhz.v                     ; yes             ; User Wizard-Generated File       ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/clock25Mhz.v               ;         ;
; state_to_7seg.v                  ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v            ;         ;
; AC_to_7seg.v                     ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/AC_to_7seg.v               ;         ;
; decoder.v                        ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v                  ;         ;
; baudrate.v                       ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/baudrate.v                 ;         ;
; receiver.v                       ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/receiver.v                 ;         ;
; transciever.v                    ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/transciever.v              ;         ;
; transmitter.v                    ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/transmitter.v              ;         ;
; UART.v                           ; yes             ; User Verilog HDL File            ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/UART.v                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                       ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                          ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                       ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                       ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                           ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                           ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                         ;         ;
; db/altsyncram_9ui1.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/altsyncram_9ui1.tdf     ;         ;
; db/altsyncram_q4i1.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/altsyncram_q4i1.tdf     ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction      ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/decode_rsa.tdf          ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction      ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/decode_k8a.tdf          ;         ;
; db/mux_bnb.tdf                   ; yes             ; Auto-Generated Megafunction      ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/mux_bnb.tdf             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                           ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                      ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                    ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                    ;         ;
; db/clock25mhz_altpll.v           ; yes             ; Auto-Generated Megafunction      ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/clock25mhz_altpll.v     ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                         ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                      ;         ;
; multcore.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                         ;         ;
; bypassff.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                         ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                         ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction      ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/mult_7dt.tdf            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                       ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                      ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                  ;         ;
; db/lpm_divide_lkm.tdf            ; yes             ; Auto-Generated Megafunction      ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/lpm_divide_lkm.tdf      ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction      ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/sign_div_unsign_dnh.tdf ;         ;
; db/alt_u_div_eaf.tdf             ; yes             ; Auto-Generated Megafunction      ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/alt_u_div_eaf.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction      ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction      ; D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/add_sub_8pc.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 1,103        ;
;                                             ;              ;
; Total combinational functions               ; 1037         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 488          ;
;     -- 3 input functions                    ; 357          ;
;     -- <=2 input functions                  ; 192          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 788          ;
;     -- arithmetic mode                      ; 249          ;
;                                             ;              ;
; Total registers                             ; 308          ;
;     -- Dedicated logic registers            ; 308          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 58           ;
; Total memory bits                           ; 528384       ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 2            ;
;                                             ;              ;
; Maximum fan-out node                        ; clk_in~input ;
; Maximum fan-out                             ; 189          ;
; Total fan-out                               ; 5709         ;
; Average fan-out                             ; 3.70         ;
+---------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                 ; Entity Name           ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |Top_Level_Module                                ; 1037 (1)            ; 308 (0)                   ; 528384      ; 2            ; 0       ; 1         ; 58   ; 0            ; |Top_Level_Module                                                                                                                                                   ; Top_Level_Module      ; work         ;
;    |AC_to_7seg:AC_to_7seg|                       ; 53 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|AC_to_7seg:AC_to_7seg                                                                                                                             ; AC_to_7seg            ; work         ;
;       |decoder:d0|                               ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|AC_to_7seg:AC_to_7seg|decoder:d0                                                                                                                  ; decoder               ; work         ;
;       |decoder:d1|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|AC_to_7seg:AC_to_7seg|decoder:d1                                                                                                                  ; decoder               ; work         ;
;       |decoder:d2|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|AC_to_7seg:AC_to_7seg|decoder:d2                                                                                                                  ; decoder               ; work         ;
;    |DRAM:DRAM|                                   ; 48 (0)              ; 3 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|DRAM:DRAM                                                                                                                                         ; DRAM                  ; work         ;
;       |altsyncram:altsyncram_component|          ; 48 (0)              ; 3 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|DRAM:DRAM|altsyncram:altsyncram_component                                                                                                         ; altsyncram            ; work         ;
;          |altsyncram_q4i1:auto_generated|        ; 48 (0)              ; 3 (3)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated                                                                          ; altsyncram_q4i1       ; work         ;
;             |decode_k8a:rden_decode|             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|decode_k8a:rden_decode                                                   ; decode_k8a            ; work         ;
;             |decode_rsa:decode3|                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|decode_rsa:decode3                                                       ; decode_rsa            ; work         ;
;             |mux_bnb:mux2|                       ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|mux_bnb:mux2                                                             ; mux_bnb               ; work         ;
;    |DRAM_address_mux:DRAM_address_mux|           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|DRAM_address_mux:DRAM_address_mux                                                                                                                 ; DRAM_address_mux      ; work         ;
;    |DRAM_write_data_mux:DRAM_write_data_mux|     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|DRAM_write_data_mux:DRAM_write_data_mux                                                                                                           ; DRAM_write_data_mux   ; work         ;
;    |DRAM_write_enable_mux:DRAM_write_enable_mux| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|DRAM_write_enable_mux:DRAM_write_enable_mux                                                                                                       ; DRAM_write_enable_mux ; work         ;
;    |IRAM:IRAM|                                   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|IRAM:IRAM                                                                                                                                         ; IRAM                  ; work         ;
;       |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|IRAM:IRAM|altsyncram:altsyncram_component                                                                                                         ; altsyncram            ; work         ;
;          |altsyncram_9ui1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|IRAM:IRAM|altsyncram:altsyncram_component|altsyncram_9ui1:auto_generated                                                                          ; altsyncram_9ui1       ; work         ;
;    |Processor:Processor|                         ; 626 (0)             ; 178 (0)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Top_Level_Module|Processor:Processor                                                                                                                               ; Processor             ; work         ;
;       |ALU:ALU|                                  ; 386 (86)            ; 16 (16)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Top_Level_Module|Processor:Processor|ALU:ALU                                                                                                                       ; ALU                   ; work         ;
;          |lpm_divide:Div0|                       ; 300 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|Processor:Processor|ALU:ALU|lpm_divide:Div0                                                                                                       ; lpm_divide            ; work         ;
;             |lpm_divide_lkm:auto_generated|      ; 300 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|Processor:Processor|ALU:ALU|lpm_divide:Div0|lpm_divide_lkm:auto_generated                                                                         ; lpm_divide_lkm        ; work         ;
;                |sign_div_unsign_dnh:divider|     ; 300 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|Processor:Processor|ALU:ALU|lpm_divide:Div0|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider                                             ; sign_div_unsign_dnh   ; work         ;
;                   |alt_u_div_eaf:divider|        ; 300 (299)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|Processor:Processor|ALU:ALU|lpm_divide:Div0|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider                       ; alt_u_div_eaf         ; work         ;
;                      |add_sub_8pc:add_sub_1|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|Processor:Processor|ALU:ALU|lpm_divide:Div0|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc           ; work         ;
;          |lpm_mult:Mult0|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Top_Level_Module|Processor:Processor|ALU:ALU|lpm_mult:Mult0                                                                                                        ; lpm_mult              ; work         ;
;             |mult_7dt:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Top_Level_Module|Processor:Processor|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                ; mult_7dt              ; work         ;
;       |Bus:Bus|                                  ; 71 (71)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|Processor:Processor|Bus:Bus                                                                                                                       ; Bus                   ; work         ;
;       |IDC_controller:IDC_controller|            ; 38 (38)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|Processor:Processor|IDC_controller:IDC_controller                                                                                                 ; IDC_controller        ; work         ;
;       |IR:IR|                                    ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|Processor:Processor|IR:IR                                                                                                                         ; IR                    ; work         ;
;       |MAR:MAR|                                  ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|Processor:Processor|MAR:MAR                                                                                                                       ; MAR                   ; work         ;
;       |MDR:MDR|                                  ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|Processor:Processor|MDR:MDR                                                                                                                       ; MDR                   ; work         ;
;       |PC:PC|                                    ; 13 (13)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|Processor:Processor|PC:PC                                                                                                                         ; PC                    ; work         ;
;       |statemachine:statemachine|                ; 92 (92)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|Processor:Processor|statemachine:statemachine                                                                                                     ; statemachine          ; work         ;
;    |clock_selector:clock_selector|               ; 57 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|clock_selector:clock_selector                                                                                                                     ; clock_selector        ; work         ;
;       |slow_clock:slow_clock|                    ; 57 (57)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|clock_selector:clock_selector|slow_clock:slow_clock                                                                                               ; slow_clock            ; work         ;
;    |state_to_7seg:state_to_7seg|                 ; 16 (6)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|state_to_7seg:state_to_7seg                                                                                                                       ; state_to_7seg         ; work         ;
;       |decoder:d0|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|state_to_7seg:state_to_7seg|decoder:d0                                                                                                            ; decoder               ; work         ;
;       |decoder:d1|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|state_to_7seg:state_to_7seg|decoder:d1                                                                                                            ; decoder               ; work         ;
;    |transceiver:transceiver|                     ; 195 (95)            ; 101 (44)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|transceiver:transceiver                                                                                                                           ; transceiver           ; work         ;
;       |UART:UART1|                               ; 100 (0)             ; 57 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|transceiver:transceiver|UART:UART1                                                                                                                ; UART                  ; work         ;
;          |baudrate:uart_baud|                    ; 30 (30)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|transceiver:transceiver|UART:UART1|baudrate:uart_baud                                                                                             ; baudrate              ; work         ;
;          |receiver:uart_Rx|                      ; 49 (49)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|transceiver:transceiver|UART:UART1|receiver:uart_Rx                                                                                               ; receiver              ; work         ;
;          |transmitter:uart_Tx|                   ; 21 (21)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Level_Module|transceiver:transceiver|UART:UART1|transmitter:uart_Tx                                                                                            ; transmitter           ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------+
; Name                                                                                ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF              ;
+-------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------+
; DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; Data.mif         ;
; IRAM:IRAM|altsyncram:altsyncram_component|altsyncram_9ui1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 16           ; --           ; --           ; 4096   ; Instructions.mif ;
+-------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Top_Level_Module|DRAM:DRAM                                           ; DRAM.v          ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Top_Level_Module|IRAM:IRAM                                           ; IRAM.v          ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |Top_Level_Module|clock_selector:clock_selector|clock25Mhz:fast_clock ; clock25Mhz.v    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |Top_Level_Module|transceiver:transceiver|UART:UART1|receiver:uart_Rx|state ;
+----------------------+----------------------+----------+------------------------------------+
; Name                 ; state.RX_STATE_START ; state.10 ; state.RX_STATE_DATA                ;
+----------------------+----------------------+----------+------------------------------------+
; state.RX_STATE_START ; 0                    ; 0        ; 0                                  ;
; state.RX_STATE_DATA  ; 1                    ; 0        ; 1                                  ;
; state.10             ; 1                    ; 1        ; 0                                  ;
+----------------------+----------------------+----------+------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_Level_Module|transceiver:transceiver|UART:UART1|transmitter:uart_Tx|state                ;
+----------------------+---------------------+---------------------+----------------------+---------------------+
; Name                 ; state.TX_STATE_STOP ; state.TX_STATE_DATA ; state.TX_STATE_START ; state.TX_STATE_IDLE ;
+----------------------+---------------------+---------------------+----------------------+---------------------+
; state.TX_STATE_IDLE  ; 0                   ; 0                   ; 0                    ; 0                   ;
; state.TX_STATE_START ; 0                   ; 0                   ; 1                    ; 1                   ;
; state.TX_STATE_DATA  ; 0                   ; 1                   ; 0                    ; 1                   ;
; state.TX_STATE_STOP  ; 1                   ; 0                   ; 0                    ; 1                   ;
+----------------------+---------------------+---------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                        ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                         ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
; state_to_7seg:state_to_7seg|decoder:d0|dout[0]      ; state_to_7seg:state_to_7seg|decoder:d0|Mux7 ; yes                    ;
; state_to_7seg:state_to_7seg|decoder:d0|dout[1]      ; state_to_7seg:state_to_7seg|decoder:d0|Mux7 ; yes                    ;
; state_to_7seg:state_to_7seg|decoder:d0|dout[2]      ; state_to_7seg:state_to_7seg|decoder:d0|Mux7 ; yes                    ;
; state_to_7seg:state_to_7seg|decoder:d0|dout[3]      ; state_to_7seg:state_to_7seg|decoder:d0|Mux7 ; yes                    ;
; state_to_7seg:state_to_7seg|decoder:d0|dout[4]      ; state_to_7seg:state_to_7seg|decoder:d0|Mux7 ; yes                    ;
; state_to_7seg:state_to_7seg|decoder:d0|dout[5]      ; state_to_7seg:state_to_7seg|decoder:d0|Mux7 ; yes                    ;
; state_to_7seg:state_to_7seg|decoder:d0|dout[6]      ; state_to_7seg:state_to_7seg|decoder:d0|Mux7 ; yes                    ;
; state_to_7seg:state_to_7seg|decoder:d1|dout[0]      ; state_to_7seg:state_to_7seg|decoder:d1|Mux7 ; yes                    ;
; state_to_7seg:state_to_7seg|decoder:d1|dout[2]      ; state_to_7seg:state_to_7seg|decoder:d1|Mux7 ; yes                    ;
; state_to_7seg:state_to_7seg|decoder:d1|dout[3]      ; state_to_7seg:state_to_7seg|decoder:d1|Mux7 ; yes                    ;
; state_to_7seg:state_to_7seg|decoder:d1|dout[4]      ; state_to_7seg:state_to_7seg|decoder:d1|Mux7 ; yes                    ;
; state_to_7seg:state_to_7seg|decoder:d1|dout[5]      ; state_to_7seg:state_to_7seg|decoder:d1|Mux7 ; yes                    ;
; state_to_7seg:state_to_7seg|decoder:d1|dout[6]      ; state_to_7seg:state_to_7seg|decoder:d1|Mux7 ; yes                    ;
; AC_to_7seg:AC_to_7seg|decoder:d0|dout[0]            ; AC_to_7seg:AC_to_7seg|decoder:d0|Mux7       ; yes                    ;
; AC_to_7seg:AC_to_7seg|decoder:d0|dout[1]            ; AC_to_7seg:AC_to_7seg|decoder:d0|Mux7       ; yes                    ;
; AC_to_7seg:AC_to_7seg|decoder:d0|dout[2]            ; AC_to_7seg:AC_to_7seg|decoder:d0|Mux7       ; yes                    ;
; AC_to_7seg:AC_to_7seg|decoder:d0|dout[3]            ; AC_to_7seg:AC_to_7seg|decoder:d0|Mux7       ; yes                    ;
; AC_to_7seg:AC_to_7seg|decoder:d0|dout[4]            ; AC_to_7seg:AC_to_7seg|decoder:d0|Mux7       ; yes                    ;
; AC_to_7seg:AC_to_7seg|decoder:d0|dout[5]            ; AC_to_7seg:AC_to_7seg|decoder:d0|Mux7       ; yes                    ;
; AC_to_7seg:AC_to_7seg|decoder:d0|dout[6]            ; AC_to_7seg:AC_to_7seg|decoder:d0|Mux7       ; yes                    ;
; AC_to_7seg:AC_to_7seg|decoder:d1|dout[0]            ; AC_to_7seg:AC_to_7seg|decoder:d1|Mux7       ; yes                    ;
; AC_to_7seg:AC_to_7seg|decoder:d1|dout[1]            ; AC_to_7seg:AC_to_7seg|decoder:d1|Mux7       ; yes                    ;
; AC_to_7seg:AC_to_7seg|decoder:d1|dout[2]            ; AC_to_7seg:AC_to_7seg|decoder:d1|Mux7       ; yes                    ;
; AC_to_7seg:AC_to_7seg|decoder:d1|dout[3]            ; AC_to_7seg:AC_to_7seg|decoder:d1|Mux7       ; yes                    ;
; AC_to_7seg:AC_to_7seg|decoder:d1|dout[4]            ; AC_to_7seg:AC_to_7seg|decoder:d1|Mux7       ; yes                    ;
; AC_to_7seg:AC_to_7seg|decoder:d1|dout[5]            ; AC_to_7seg:AC_to_7seg|decoder:d1|Mux7       ; yes                    ;
; AC_to_7seg:AC_to_7seg|decoder:d1|dout[6]            ; AC_to_7seg:AC_to_7seg|decoder:d1|Mux7       ; yes                    ;
; Number of user-specified and inferred latches = 27  ;                                             ;                        ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                      ;
+----------------------------------------------------------------+----------------------------------------+
; Register name                                                  ; Reason for Removal                     ;
+----------------------------------------------------------------+----------------------------------------+
; Processor:Processor|statemachine:statemachine|state[5..7]      ; Stuck at GND due to stuck port data_in ;
; transceiver:transceiver|UART:UART1|transmitter:uart_Tx|state~5 ; Lost fanout                            ;
; transceiver:transceiver|UART:UART1|transmitter:uart_Tx|state~6 ; Lost fanout                            ;
; Total Number of Removed Registers = 5                          ;                                        ;
+----------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 308   ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 53    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 189   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Inverted Register Statistics                                        ;
+-----------------------------------------------------------+---------+
; Inverted Register                                         ; Fan out ;
+-----------------------------------------------------------+---------+
; Processor:Processor|statemachine:statemachine|state[4]    ; 45      ;
; transceiver:transceiver|UART:UART1|transmitter:uart_Tx|Tx ; 2       ;
; Processor:Processor|Bus:Bus|value[0]                      ; 27      ;
; Processor:Processor|Bus:Bus|value[2]                      ; 23      ;
; Processor:Processor|Bus:Bus|value[1]                      ; 25      ;
; transceiver:transceiver|en                                ; 3       ;
; Total number of inverted registers = 6                    ;         ;
+-----------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Top_Level_Module|Processor:Processor|MAR:MAR|MAR[5]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top_Level_Module|Processor:Processor|MDR:MDR|MDR[3]                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Top_Level_Module|Processor:Processor|IDC_controller:IDC_controller|IDC_control_RRR[0] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Top_Level_Module|Processor:Processor|IDC_controller:IDC_controller|IDC_control_RWR[0] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Top_Level_Module|Processor:Processor|IDC_controller:IDC_controller|IDC_control_CRR[7] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Top_Level_Module|Processor:Processor|IDC_controller:IDC_controller|IDC_control_CWR[0] ;
; 32:1               ; 3 bits    ; 63 LEs        ; 36 LEs               ; 27 LEs                 ; Yes        ; |Top_Level_Module|Processor:Processor|statemachine:statemachine|state[2]               ;
; 32:1               ; 6 bits    ; 126 LEs       ; 60 LEs               ; 66 LEs                 ; Yes        ; |Top_Level_Module|Processor:Processor|statemachine:statemachine|PC_control[1]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Top_Level_Module|transceiver:transceiver|UART:UART1|receiver:uart_Rx|bit_pos[1]       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Top_Level_Module|transceiver:transceiver|UART:UART1|transmitter:uart_Tx|bit_pos[1]    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Top_Level_Module|transceiver:transceiver|UART:UART1|receiver:uart_Rx|sample[3]        ;
; 33:1               ; 3 bits    ; 66 LEs        ; 3 LEs                ; 63 LEs                 ; Yes        ; |Top_Level_Module|Processor:Processor|statemachine:statemachine|select_destination[2]  ;
; 20:1               ; 8 bits    ; 104 LEs       ; 8 LEs                ; 96 LEs                 ; Yes        ; |Top_Level_Module|Processor:Processor|PC:PC|PC[7]                                      ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Top_Level_Module|Processor:Processor|statemachine:statemachine|select_source[1]       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |Top_Level_Module|Processor:Processor|ALU:ALU|AC[12]                                   ;
; 8:1                ; 12 bits   ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; Yes        ; |Top_Level_Module|Processor:Processor|ALU:ALU|AC[3]                                    ;
; 16:1               ; 8 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |Top_Level_Module|Processor:Processor|Bus:Bus|value[14]                                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |Top_Level_Module|Processor:Processor|Bus:Bus|value[4]                                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Top_Level_Module|Processor:Processor|Bus:Bus|value[0]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Top_Level_Module|DRAM_address_mux:DRAM_address_mux|outputmux[10]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Top_Level_Module|DRAM_address_mux:DRAM_address_mux|outputmux[5]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; No         ; |Top_Level_Module|Processor:Processor|ALU:ALU|Add0                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Top_Level_Module|Processor:Processor|ALU:ALU|Add0                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Top_Level_Module|transceiver:transceiver|UART:UART1|receiver:uart_Rx|state            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Top_Level_Module|transceiver:transceiver|UART:UART1|transmitter:uart_Tx|Selector1     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Top_Level_Module|transceiver:transceiver|UART:UART1|transmitter:uart_Tx|Selector0     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for IRAM:IRAM|altsyncram:altsyncram_component|altsyncram_9ui1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IRAM:IRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Signed Integer             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; Instructions.mif     ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_9ui1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DRAM:DRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 16                   ; Signed Integer             ;
; NUMWORDS_A                         ; 65536                ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; Data.mif             ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_q4i1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceiver:transceiver|UART:UART1|baudrate:uart_baud ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; RX_ACC_MAX     ; 27    ; Signed Integer                                                            ;
; TX_ACC_MAX     ; 434   ; Signed Integer                                                            ;
; RX_ACC_WIDTH   ; 5     ; Signed Integer                                                            ;
; TX_ACC_WIDTH   ; 9     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceiver:transceiver|UART:UART1|transmitter:uart_Tx ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; TX_STATE_IDLE  ; 00    ; Unsigned Binary                                                            ;
; TX_STATE_START ; 01    ; Unsigned Binary                                                            ;
; TX_STATE_DATA  ; 10    ; Unsigned Binary                                                            ;
; TX_STATE_STOP  ; 11    ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: transceiver:transceiver|UART:UART1|receiver:uart_Rx ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; RX_STATE_START ; 00    ; Unsigned Binary                                                         ;
; RX_STATE_DATA  ; 01    ; Unsigned Binary                                                         ;
; RX_STATE_STOP  ; 10    ; Unsigned Binary                                                         ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_selector:clock_selector|clock25Mhz:fast_clock|altpll:altpll_component ;
+-------------------------------+------------------------------+-----------------------------------------------------------+
; Parameter Name                ; Value                        ; Type                                                      ;
+-------------------------------+------------------------------+-----------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                                                   ;
; PLL_TYPE                      ; AUTO                         ; Untyped                                                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock25Mhz ; Untyped                                                   ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                                                   ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                                                   ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                                                   ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                                                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                                                   ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                                                   ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                                                   ;
; LOCK_HIGH                     ; 1                            ; Untyped                                                   ;
; LOCK_LOW                      ; 1                            ; Untyped                                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                                                   ;
; SKIP_VCO                      ; OFF                          ; Untyped                                                   ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                                                   ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                                                   ;
; BANDWIDTH                     ; 0                            ; Untyped                                                   ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                                                   ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                                                   ;
; DOWN_SPREAD                   ; 0                            ; Untyped                                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                                                   ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                                                   ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                                                   ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                                                   ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                                                   ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                                                   ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                                                   ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                                                   ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                                                   ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                                                   ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer                                            ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                                                   ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                                                   ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                                                   ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                                                   ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                                                   ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                                                   ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                                                   ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                                                   ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                                                   ;
; CLK0_DIVIDE_BY                ; 2                            ; Signed Integer                                            ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                                                   ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                                                   ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                                                   ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                                                   ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                                                   ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                                                   ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                                                   ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                                                   ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                                                   ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                                                   ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                                                   ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                                                   ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                                                   ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                                                   ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                                                   ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                                                   ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                                                   ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                                                   ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                                                   ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                                                   ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                                                   ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                                                   ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                                                   ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                                                   ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                                                   ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                   ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                                                   ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                                                   ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                                                   ;
; DPA_DIVIDER                   ; 0                            ; Untyped                                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                                                   ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                                                   ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                                                   ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                                                   ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                                                   ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                                                   ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                                                   ;
; VCO_MIN                       ; 0                            ; Untyped                                                   ;
; VCO_MAX                       ; 0                            ; Untyped                                                   ;
; VCO_CENTER                    ; 0                            ; Untyped                                                   ;
; PFD_MIN                       ; 0                            ; Untyped                                                   ;
; PFD_MAX                       ; 0                            ; Untyped                                                   ;
; M_INITIAL                     ; 0                            ; Untyped                                                   ;
; M                             ; 0                            ; Untyped                                                   ;
; N                             ; 1                            ; Untyped                                                   ;
; M2                            ; 1                            ; Untyped                                                   ;
; N2                            ; 1                            ; Untyped                                                   ;
; SS                            ; 1                            ; Untyped                                                   ;
; C0_HIGH                       ; 0                            ; Untyped                                                   ;
; C1_HIGH                       ; 0                            ; Untyped                                                   ;
; C2_HIGH                       ; 0                            ; Untyped                                                   ;
; C3_HIGH                       ; 0                            ; Untyped                                                   ;
; C4_HIGH                       ; 0                            ; Untyped                                                   ;
; C5_HIGH                       ; 0                            ; Untyped                                                   ;
; C6_HIGH                       ; 0                            ; Untyped                                                   ;
; C7_HIGH                       ; 0                            ; Untyped                                                   ;
; C8_HIGH                       ; 0                            ; Untyped                                                   ;
; C9_HIGH                       ; 0                            ; Untyped                                                   ;
; C0_LOW                        ; 0                            ; Untyped                                                   ;
; C1_LOW                        ; 0                            ; Untyped                                                   ;
; C2_LOW                        ; 0                            ; Untyped                                                   ;
; C3_LOW                        ; 0                            ; Untyped                                                   ;
; C4_LOW                        ; 0                            ; Untyped                                                   ;
; C5_LOW                        ; 0                            ; Untyped                                                   ;
; C6_LOW                        ; 0                            ; Untyped                                                   ;
; C7_LOW                        ; 0                            ; Untyped                                                   ;
; C8_LOW                        ; 0                            ; Untyped                                                   ;
; C9_LOW                        ; 0                            ; Untyped                                                   ;
; C0_INITIAL                    ; 0                            ; Untyped                                                   ;
; C1_INITIAL                    ; 0                            ; Untyped                                                   ;
; C2_INITIAL                    ; 0                            ; Untyped                                                   ;
; C3_INITIAL                    ; 0                            ; Untyped                                                   ;
; C4_INITIAL                    ; 0                            ; Untyped                                                   ;
; C5_INITIAL                    ; 0                            ; Untyped                                                   ;
; C6_INITIAL                    ; 0                            ; Untyped                                                   ;
; C7_INITIAL                    ; 0                            ; Untyped                                                   ;
; C8_INITIAL                    ; 0                            ; Untyped                                                   ;
; C9_INITIAL                    ; 0                            ; Untyped                                                   ;
; C0_MODE                       ; BYPASS                       ; Untyped                                                   ;
; C1_MODE                       ; BYPASS                       ; Untyped                                                   ;
; C2_MODE                       ; BYPASS                       ; Untyped                                                   ;
; C3_MODE                       ; BYPASS                       ; Untyped                                                   ;
; C4_MODE                       ; BYPASS                       ; Untyped                                                   ;
; C5_MODE                       ; BYPASS                       ; Untyped                                                   ;
; C6_MODE                       ; BYPASS                       ; Untyped                                                   ;
; C7_MODE                       ; BYPASS                       ; Untyped                                                   ;
; C8_MODE                       ; BYPASS                       ; Untyped                                                   ;
; C9_MODE                       ; BYPASS                       ; Untyped                                                   ;
; C0_PH                         ; 0                            ; Untyped                                                   ;
; C1_PH                         ; 0                            ; Untyped                                                   ;
; C2_PH                         ; 0                            ; Untyped                                                   ;
; C3_PH                         ; 0                            ; Untyped                                                   ;
; C4_PH                         ; 0                            ; Untyped                                                   ;
; C5_PH                         ; 0                            ; Untyped                                                   ;
; C6_PH                         ; 0                            ; Untyped                                                   ;
; C7_PH                         ; 0                            ; Untyped                                                   ;
; C8_PH                         ; 0                            ; Untyped                                                   ;
; C9_PH                         ; 0                            ; Untyped                                                   ;
; L0_HIGH                       ; 1                            ; Untyped                                                   ;
; L1_HIGH                       ; 1                            ; Untyped                                                   ;
; G0_HIGH                       ; 1                            ; Untyped                                                   ;
; G1_HIGH                       ; 1                            ; Untyped                                                   ;
; G2_HIGH                       ; 1                            ; Untyped                                                   ;
; G3_HIGH                       ; 1                            ; Untyped                                                   ;
; E0_HIGH                       ; 1                            ; Untyped                                                   ;
; E1_HIGH                       ; 1                            ; Untyped                                                   ;
; E2_HIGH                       ; 1                            ; Untyped                                                   ;
; E3_HIGH                       ; 1                            ; Untyped                                                   ;
; L0_LOW                        ; 1                            ; Untyped                                                   ;
; L1_LOW                        ; 1                            ; Untyped                                                   ;
; G0_LOW                        ; 1                            ; Untyped                                                   ;
; G1_LOW                        ; 1                            ; Untyped                                                   ;
; G2_LOW                        ; 1                            ; Untyped                                                   ;
; G3_LOW                        ; 1                            ; Untyped                                                   ;
; E0_LOW                        ; 1                            ; Untyped                                                   ;
; E1_LOW                        ; 1                            ; Untyped                                                   ;
; E2_LOW                        ; 1                            ; Untyped                                                   ;
; E3_LOW                        ; 1                            ; Untyped                                                   ;
; L0_INITIAL                    ; 1                            ; Untyped                                                   ;
; L1_INITIAL                    ; 1                            ; Untyped                                                   ;
; G0_INITIAL                    ; 1                            ; Untyped                                                   ;
; G1_INITIAL                    ; 1                            ; Untyped                                                   ;
; G2_INITIAL                    ; 1                            ; Untyped                                                   ;
; G3_INITIAL                    ; 1                            ; Untyped                                                   ;
; E0_INITIAL                    ; 1                            ; Untyped                                                   ;
; E1_INITIAL                    ; 1                            ; Untyped                                                   ;
; E2_INITIAL                    ; 1                            ; Untyped                                                   ;
; E3_INITIAL                    ; 1                            ; Untyped                                                   ;
; L0_MODE                       ; BYPASS                       ; Untyped                                                   ;
; L1_MODE                       ; BYPASS                       ; Untyped                                                   ;
; G0_MODE                       ; BYPASS                       ; Untyped                                                   ;
; G1_MODE                       ; BYPASS                       ; Untyped                                                   ;
; G2_MODE                       ; BYPASS                       ; Untyped                                                   ;
; G3_MODE                       ; BYPASS                       ; Untyped                                                   ;
; E0_MODE                       ; BYPASS                       ; Untyped                                                   ;
; E1_MODE                       ; BYPASS                       ; Untyped                                                   ;
; E2_MODE                       ; BYPASS                       ; Untyped                                                   ;
; E3_MODE                       ; BYPASS                       ; Untyped                                                   ;
; L0_PH                         ; 0                            ; Untyped                                                   ;
; L1_PH                         ; 0                            ; Untyped                                                   ;
; G0_PH                         ; 0                            ; Untyped                                                   ;
; G1_PH                         ; 0                            ; Untyped                                                   ;
; G2_PH                         ; 0                            ; Untyped                                                   ;
; G3_PH                         ; 0                            ; Untyped                                                   ;
; E0_PH                         ; 0                            ; Untyped                                                   ;
; E1_PH                         ; 0                            ; Untyped                                                   ;
; E2_PH                         ; 0                            ; Untyped                                                   ;
; E3_PH                         ; 0                            ; Untyped                                                   ;
; M_PH                          ; 0                            ; Untyped                                                   ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                                                   ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                                                   ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                                                   ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                                                   ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                                                   ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                                                   ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                                                   ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                                                   ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                                                   ;
; CLK0_COUNTER                  ; G0                           ; Untyped                                                   ;
; CLK1_COUNTER                  ; G0                           ; Untyped                                                   ;
; CLK2_COUNTER                  ; G0                           ; Untyped                                                   ;
; CLK3_COUNTER                  ; G0                           ; Untyped                                                   ;
; CLK4_COUNTER                  ; G0                           ; Untyped                                                   ;
; CLK5_COUNTER                  ; G0                           ; Untyped                                                   ;
; CLK6_COUNTER                  ; E0                           ; Untyped                                                   ;
; CLK7_COUNTER                  ; E1                           ; Untyped                                                   ;
; CLK8_COUNTER                  ; E2                           ; Untyped                                                   ;
; CLK9_COUNTER                  ; E3                           ; Untyped                                                   ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                                                   ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                                                   ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                                                   ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                                                   ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                                                   ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                                                   ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                                                   ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                                                   ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                                                   ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                                                   ;
; M_TIME_DELAY                  ; 0                            ; Untyped                                                   ;
; N_TIME_DELAY                  ; 0                            ; Untyped                                                   ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                                                   ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                                                   ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                                                   ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                                                   ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                                                   ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                                                   ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                                                   ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                                                   ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                                                   ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                                                   ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                                                   ;
; VCO_POST_SCALE                ; 0                            ; Untyped                                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                                                   ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                                                   ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                                                   ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                                                   ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                                                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                                                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                                                   ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                                                   ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                                                   ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                                                   ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                                                   ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                                                   ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                                                   ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                                                   ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                                                   ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                                                   ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                                                   ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                                                   ;
; CBXI_PARAMETER                ; clock25Mhz_altpll            ; Untyped                                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                                                   ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                                                   ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                                                   ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                                            ;
+-------------------------------+------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Processor:Processor|ALU:ALU|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 16           ; Untyped                     ;
; LPM_WIDTHB                                     ; 16           ; Untyped                     ;
; LPM_WIDTHP                                     ; 32           ; Untyped                     ;
; LPM_WIDTHR                                     ; 32           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Processor:Processor|ALU:ALU|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                            ;
; LPM_WIDTHD             ; 16             ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_lkm ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 2                                         ;
; Entity Instance                           ; IRAM:IRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                               ;
;     -- WIDTH_A                            ; 16                                        ;
;     -- NUMWORDS_A                         ; 256                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
; Entity Instance                           ; DRAM:DRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                               ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 65536                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                ;
+-------------------------------+-----------------------------------------------------------------------------+
; Name                          ; Value                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                           ;
; Entity Instance               ; clock_selector:clock_selector|clock25Mhz:fast_clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                      ;
;     -- PLL_TYPE               ; AUTO                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                           ;
+-------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 1                                          ;
; Entity Instance                       ; Processor:Processor|ALU:ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                         ;
;     -- LPM_WIDTHB                     ; 16                                         ;
;     -- LPM_WIDTHP                     ; 32                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "AC_to_7seg:AC_to_7seg|decoder:d2" ;
+-----------+-------+----------+-------------------------------+
; Port      ; Type  ; Severity ; Details                       ;
+-----------+-------+----------+-------------------------------+
; din[3..2] ; Input ; Info     ; Stuck at GND                  ;
+-----------+-------+----------+-------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "state_to_7seg:state_to_7seg|decoder:d1" ;
+-----------+-------+----------+-------------------------------------+
; Port      ; Type  ; Severity ; Details                             ;
+-----------+-------+----------+-------------------------------------+
; din[3..2] ; Input ; Info     ; Stuck at GND                        ;
+-----------+-------+----------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_selector:clock_selector|clock25Mhz:fast_clock"                                                                                           ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_selector:clock_selector"                                                                                                                                                                ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_select     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clock_select[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transceiver:transceiver|UART:UART1|receiver:uart_Rx"                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ready     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ready_clr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transceiver:transceiver"                                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; LEDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LEDG ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:Processor|ALU:ALU"                                                                                                                              ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                             ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ALU_control ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "ALU_control[3..3]" will be connected to GND. ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:Processor|statemachine:statemachine"                                                                                        ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                        ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; ALU_control ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (3 bits) it drives; bit(s) "ALU_control[3..3]" have no fanouts ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IRAM:IRAM"                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 58                          ;
; cycloneiii_ff         ; 308                         ;
;     ENA               ; 105                         ;
;     ENA SCLR          ; 35                          ;
;     ENA SCLR SLD      ; 14                          ;
;     ENA SLD           ; 35                          ;
;     SLD               ; 4                           ;
;     plain             ; 115                         ;
; cycloneiii_lcell_comb ; 1044                        ;
;     arith             ; 249                         ;
;         2 data inputs ; 75                          ;
;         3 data inputs ; 174                         ;
;     normal            ; 795                         ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 82                          ;
;         3 data inputs ; 183                         ;
;         4 data inputs ; 488                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 80                          ;
;                       ;                             ;
; Max LUT depth         ; 46.90                       ;
; Average LUT depth     ; 14.34                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu May 16 14:10:36 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Level_Module -c Top_Level_Module
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top_level_module.v
    Info (12023): Found entity 1: Top_Level_Module File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Top_Level_Module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dram_write_data_mux.v
    Info (12023): Found entity 1: DRAM_write_data_mux File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/DRAM_write_data_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dram_write_enable_mux.v
    Info (12023): Found entity 1: DRAM_write_enable_mux File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/DRAM_write_enable_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dram_read_data_splitter.v
    Info (12023): Found entity 1: DRAM_read_data_splitter File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/DRAM_read_data_splitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dram_address_mux.v
    Info (12023): Found entity 1: DRAM_address_mux File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/DRAM_address_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: Processor File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file state_machine.v
    Info (12023): Found entity 1: statemachine File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/State_Machine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ir.v
    Info (12023): Found entity 1: IR File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/IR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: Bus File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Bus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file r.v
    Info (12023): Found entity 1: R File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/R.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file idc_controller.v
    Info (12023): Found entity 1: IDC_controller File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/IDC_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_registers.v
    Info (12023): Found entity 1: shift_registers File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Shift_registers.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file read_registers.v
    Info (12023): Found entity 1: Read_registers File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Read_Registers.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file write_registers.v
    Info (12023): Found entity 1: Write_registers File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Write_registers.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mdr.v
    Info (12023): Found entity 1: MDR File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/MDR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mar.v
    Info (12023): Found entity 1: MAR File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/MAR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file iram.v
    Info (12023): Found entity 1: IRAM File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/IRAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dram.v
    Info (12023): Found entity 1: DRAM File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/DRAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file clock_selector.v
    Info (12023): Found entity 1: clock_selector File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/clock_selector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slow_clock.v
    Info (12023): Found entity 1: slow_clock File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/slow_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock25mhz.v
    Info (12023): Found entity 1: clock25Mhz File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/clock25Mhz.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file state_to_7seg.v
    Info (12023): Found entity 1: state_to_7seg File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ac_to_7seg.v
    Info (12023): Found entity 1: AC_to_7seg File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/AC_to_7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file baudrate.v
    Info (12023): Found entity 1: baudrate File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/baudrate.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file receiver.v
    Info (12023): Found entity 1: receiver File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/receiver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file transciever.v
    Info (12023): Found entity 1: transceiver File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/transciever.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file transmitter.v
    Info (12023): Found entity 1: transmitter File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: UART File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/UART.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file transmittercontrol.v
    Info (12023): Found entity 1: transmittercontrol File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/transmittercontrol.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at transmittercontrol.v(22): created implicit net for "data_out" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/transmittercontrol.v Line: 22
Info (12127): Elaborating entity "Top_Level_Module" for the top level hierarchy
Info (12128): Elaborating entity "IRAM" for hierarchy "IRAM:IRAM" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Top_Level_Module.v Line: 50
Info (12128): Elaborating entity "altsyncram" for hierarchy "IRAM:IRAM|altsyncram:altsyncram_component" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/IRAM.v Line: 85
Info (12130): Elaborated megafunction instantiation "IRAM:IRAM|altsyncram:altsyncram_component" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/IRAM.v Line: 85
Info (12133): Instantiated megafunction "IRAM:IRAM|altsyncram:altsyncram_component" with the following parameter: File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/IRAM.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Instructions.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ui1.tdf
    Info (12023): Found entity 1: altsyncram_9ui1 File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/altsyncram_9ui1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9ui1" for hierarchy "IRAM:IRAM|altsyncram:altsyncram_component|altsyncram_9ui1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DRAM" for hierarchy "DRAM:DRAM" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Top_Level_Module.v Line: 56
Info (12128): Elaborating entity "altsyncram" for hierarchy "DRAM:DRAM|altsyncram:altsyncram_component" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/DRAM.v Line: 85
Info (12130): Elaborated megafunction instantiation "DRAM:DRAM|altsyncram:altsyncram_component" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/DRAM.v Line: 85
Info (12133): Instantiated megafunction "DRAM:DRAM|altsyncram:altsyncram_component" with the following parameter: File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/DRAM.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q4i1.tdf
    Info (12023): Found entity 1: altsyncram_q4i1 File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/altsyncram_q4i1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_q4i1" for hierarchy "DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/decode_rsa.tdf Line: 22
Info (12128): Elaborating entity "decode_rsa" for hierarchy "DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|decode_rsa:decode3" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/altsyncram_q4i1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/decode_k8a.tdf Line: 22
Info (12128): Elaborating entity "decode_k8a" for hierarchy "DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|decode_k8a:rden_decode" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/altsyncram_q4i1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/mux_bnb.tdf Line: 22
Info (12128): Elaborating entity "mux_bnb" for hierarchy "DRAM:DRAM|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|mux_bnb:mux2" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/altsyncram_q4i1.tdf Line: 45
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:Processor" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Top_Level_Module.v Line: 68
Info (12128): Elaborating entity "statemachine" for hierarchy "Processor:Processor|statemachine:statemachine" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Processor.v Line: 59
Info (12128): Elaborating entity "IR" for hierarchy "Processor:Processor|IR:IR" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Processor.v Line: 64
Info (12128): Elaborating entity "ALU" for hierarchy "Processor:Processor|ALU:ALU" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Processor.v Line: 72
Info (12128): Elaborating entity "Bus" for hierarchy "Processor:Processor|Bus:Bus" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Processor.v Line: 91
Info (12128): Elaborating entity "PC" for hierarchy "Processor:Processor|PC:PC" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Processor.v Line: 97
Info (12128): Elaborating entity "IDC_controller" for hierarchy "Processor:Processor|IDC_controller:IDC_controller" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Processor.v Line: 105
Info (12128): Elaborating entity "R" for hierarchy "Processor:Processor|R:R1" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Processor.v Line: 109
Info (12128): Elaborating entity "shift_registers" for hierarchy "Processor:Processor|shift_registers:shift_registers" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Processor.v Line: 117
Warning (10235): Verilog HDL Always Construct warning at Shift_registers.v(16): variable "SR2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Shift_registers.v Line: 16
Warning (10235): Verilog HDL Always Construct warning at Shift_registers.v(17): variable "SR1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Shift_registers.v Line: 17
Info (12128): Elaborating entity "Read_registers" for hierarchy "Processor:Processor|Read_registers:Read_registers" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Processor.v Line: 122
Info (12128): Elaborating entity "Write_registers" for hierarchy "Processor:Processor|Write_registers:Write_registers" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Processor.v Line: 127
Info (12128): Elaborating entity "MDR" for hierarchy "Processor:Processor|MDR:MDR" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Processor.v Line: 134
Info (12128): Elaborating entity "MAR" for hierarchy "Processor:Processor|MAR:MAR" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Processor.v Line: 143
Info (12128): Elaborating entity "transceiver" for hierarchy "transceiver:transceiver" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Top_Level_Module.v Line: 82
Warning (10230): Verilog HDL assignment warning at transciever.v(68): truncated value with size 32 to match size of target (3) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/transciever.v Line: 68
Warning (10230): Verilog HDL assignment warning at transciever.v(74): truncated value with size 32 to match size of target (16) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/transciever.v Line: 74
Warning (10230): Verilog HDL assignment warning at transciever.v(77): truncated value with size 32 to match size of target (3) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/transciever.v Line: 77
Warning (10230): Verilog HDL assignment warning at transciever.v(94): truncated value with size 32 to match size of target (3) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/transciever.v Line: 94
Warning (10230): Verilog HDL assignment warning at transciever.v(98): truncated value with size 32 to match size of target (16) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/transciever.v Line: 98
Warning (10230): Verilog HDL assignment warning at transciever.v(103): truncated value with size 32 to match size of target (3) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/transciever.v Line: 103
Info (12128): Elaborating entity "UART" for hierarchy "transceiver:transceiver|UART:UART1" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/transciever.v Line: 28
Info (12128): Elaborating entity "baudrate" for hierarchy "transceiver:transceiver|UART:UART1|baudrate:uart_baud" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/UART.v Line: 17
Info (12128): Elaborating entity "transmitter" for hierarchy "transceiver:transceiver|UART:UART1|transmitter:uart_Tx" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/UART.v Line: 24
Info (12128): Elaborating entity "receiver" for hierarchy "transceiver:transceiver|UART:UART1|receiver:uart_Rx" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/UART.v Line: 30
Warning (10230): Verilog HDL assignment warning at receiver.v(18): truncated value with size 32 to match size of target (1) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/receiver.v Line: 18
Info (12128): Elaborating entity "DRAM_write_data_mux" for hierarchy "DRAM_write_data_mux:DRAM_write_data_mux" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Top_Level_Module.v Line: 87
Info (12128): Elaborating entity "DRAM_write_enable_mux" for hierarchy "DRAM_write_enable_mux:DRAM_write_enable_mux" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Top_Level_Module.v Line: 92
Warning (10230): Verilog HDL assignment warning at DRAM_write_enable_mux.v(6): truncated value with size 32 to match size of target (1) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/DRAM_write_enable_mux.v Line: 6
Info (12128): Elaborating entity "DRAM_read_data_splitter" for hierarchy "DRAM_read_data_splitter:DRAM_read_data_splitter" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Top_Level_Module.v Line: 96
Info (12128): Elaborating entity "DRAM_address_mux" for hierarchy "DRAM_address_mux:DRAM_address_mux" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Top_Level_Module.v Line: 102
Info (12128): Elaborating entity "clock_selector" for hierarchy "clock_selector:clock_selector" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Top_Level_Module.v Line: 106
Info (12128): Elaborating entity "clock25Mhz" for hierarchy "clock_selector:clock_selector|clock25Mhz:fast_clock" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/clock_selector.v Line: 8
Info (12128): Elaborating entity "altpll" for hierarchy "clock_selector:clock_selector|clock25Mhz:fast_clock|altpll:altpll_component" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/clock25Mhz.v Line: 103
Info (12130): Elaborated megafunction instantiation "clock_selector:clock_selector|clock25Mhz:fast_clock|altpll:altpll_component" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/clock25Mhz.v Line: 103
Info (12133): Instantiated megafunction "clock_selector:clock_selector|clock25Mhz:fast_clock|altpll:altpll_component" with the following parameter: File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/clock25Mhz.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock25Mhz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock25mhz_altpll.v
    Info (12023): Found entity 1: clock25Mhz_altpll File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/clock25mhz_altpll.v Line: 30
Info (12128): Elaborating entity "clock25Mhz_altpll" for hierarchy "clock_selector:clock_selector|clock25Mhz:fast_clock|altpll:altpll_component|clock25Mhz_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "slow_clock" for hierarchy "clock_selector:clock_selector|slow_clock:slow_clock" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/clock_selector.v Line: 9
Info (12128): Elaborating entity "state_to_7seg" for hierarchy "state_to_7seg:state_to_7seg" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Top_Level_Module.v Line: 117
Warning (10230): Verilog HDL assignment warning at state_to_7seg.v(23): truncated value with size 32 to match size of target (6) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 23
Warning (10230): Verilog HDL assignment warning at state_to_7seg.v(29): truncated value with size 32 to match size of target (6) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 29
Warning (10230): Verilog HDL assignment warning at state_to_7seg.v(35): truncated value with size 32 to match size of target (6) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at state_to_7seg.v(13): inferring latch(es) for variable "D0", which holds its previous value in one or more paths through the always construct File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at state_to_7seg.v(13): inferring latch(es) for variable "D1", which holds its previous value in one or more paths through the always construct File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 13
Info (10041): Inferred latch for "D1[0]" at state_to_7seg.v(21) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 21
Info (10041): Inferred latch for "D1[1]" at state_to_7seg.v(21) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 21
Info (10041): Inferred latch for "D1[2]" at state_to_7seg.v(21) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 21
Info (10041): Inferred latch for "D1[3]" at state_to_7seg.v(21) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 21
Info (10041): Inferred latch for "D0[0]" at state_to_7seg.v(21) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 21
Info (10041): Inferred latch for "D0[1]" at state_to_7seg.v(21) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 21
Info (10041): Inferred latch for "D0[2]" at state_to_7seg.v(21) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 21
Info (10041): Inferred latch for "D0[3]" at state_to_7seg.v(21) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 21
Info (12128): Elaborating entity "decoder" for hierarchy "state_to_7seg:state_to_7seg|decoder:d0" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 10
Warning (10270): Verilog HDL Case Statement warning at decoder.v(6): incomplete case statement has no default case item File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 6
Warning (10240): Verilog HDL Always Construct warning at decoder.v(5): inferring latch(es) for variable "dout", which holds its previous value in one or more paths through the always construct File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Info (10041): Inferred latch for "dout[0]" at decoder.v(5) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Info (10041): Inferred latch for "dout[1]" at decoder.v(5) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Info (10041): Inferred latch for "dout[2]" at decoder.v(5) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Info (10041): Inferred latch for "dout[3]" at decoder.v(5) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Info (10041): Inferred latch for "dout[4]" at decoder.v(5) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Info (10041): Inferred latch for "dout[5]" at decoder.v(5) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Info (10041): Inferred latch for "dout[6]" at decoder.v(5) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Info (12128): Elaborating entity "AC_to_7seg" for hierarchy "AC_to_7seg:AC_to_7seg" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Top_Level_Module.v Line: 122
Warning (10230): Verilog HDL assignment warning at AC_to_7seg.v(20): truncated value with size 32 to match size of target (4) File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/AC_to_7seg.v Line: 20
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "clock_selector:clock_selector|clock25Mhz:fast_clock|altpll:altpll_component|clock25Mhz_altpll:auto_generated|wire_pll1_clk[0]" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/clock25mhz_altpll.v Line: 92
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d2|dout[0]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d2|dout[2]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d2|dout[3]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d2|dout[4]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d2|dout[5]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d2|dout[6]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d1|dout[0]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d1|dout[2]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d1|dout[3]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d1|dout[4]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d1|dout[5]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d1|dout[6]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|D0[2]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 21
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|D0[1]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 21
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|D0[0]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 21
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|D0[3]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 21
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|D0[3]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 21
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|D0[2]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 21
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|D0[1]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 21
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|D0[0]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/state_to_7seg.v Line: 21
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d2|dout[0]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d2|dout[2]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d2|dout[3]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d2|dout[4]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d2|dout[5]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d2|dout[6]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Processor:Processor|ALU:ALU|Mult0" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Processor:Processor|ALU:ALU|Div0" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 57
Info (12130): Elaborated megafunction instantiation "Processor:Processor|ALU:ALU|lpm_mult:Mult0" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 53
Info (12133): Instantiated megafunction "Processor:Processor|ALU:ALU|lpm_mult:Mult0" with the following parameter: File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 53
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/mult_7dt.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Processor:Processor|ALU:ALU|lpm_divide:Div0" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 57
Info (12133): Instantiated megafunction "Processor:Processor|ALU:ALU|lpm_divide:Div0" with the following parameter: File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 57
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf
    Info (12023): Found entity 1: lpm_divide_lkm File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/lpm_divide_lkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/sign_div_unsign_dnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf
    Info (12023): Found entity 1: alt_u_div_eaf File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/alt_u_div_eaf.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/db/add_sub_8pc.tdf Line: 22
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "state_to_7seg:state_to_7seg|decoder:d1|dout[3]" merged with LATCH primitive "state_to_7seg:state_to_7seg|decoder:d1|dout[0]" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (13012): Latch state_to_7seg:state_to_7seg|decoder:d0|dout[0] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|statemachine:statemachine|state[1] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/State_Machine.v Line: 39
Warning (13012): Latch state_to_7seg:state_to_7seg|decoder:d0|dout[1] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|statemachine:statemachine|state[2] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/State_Machine.v Line: 39
Warning (13012): Latch state_to_7seg:state_to_7seg|decoder:d0|dout[2] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|statemachine:statemachine|state[2] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/State_Machine.v Line: 39
Warning (13012): Latch state_to_7seg:state_to_7seg|decoder:d0|dout[3] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|statemachine:statemachine|state[2] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/State_Machine.v Line: 39
Warning (13012): Latch state_to_7seg:state_to_7seg|decoder:d0|dout[4] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|statemachine:statemachine|state[2] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/State_Machine.v Line: 39
Warning (13012): Latch state_to_7seg:state_to_7seg|decoder:d0|dout[5] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|statemachine:statemachine|state[1] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/State_Machine.v Line: 39
Warning (13012): Latch state_to_7seg:state_to_7seg|decoder:d0|dout[6] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|statemachine:statemachine|state[1] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/State_Machine.v Line: 39
Warning (13012): Latch state_to_7seg:state_to_7seg|decoder:d1|dout[0] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|statemachine:statemachine|state[4] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/State_Machine.v Line: 39
Warning (13012): Latch state_to_7seg:state_to_7seg|decoder:d1|dout[2] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|statemachine:statemachine|state[4] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/State_Machine.v Line: 39
Warning (13012): Latch state_to_7seg:state_to_7seg|decoder:d1|dout[4] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|statemachine:statemachine|state[4] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/State_Machine.v Line: 39
Warning (13012): Latch state_to_7seg:state_to_7seg|decoder:d1|dout[5] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|statemachine:statemachine|state[4] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/State_Machine.v Line: 39
Warning (13012): Latch state_to_7seg:state_to_7seg|decoder:d1|dout[6] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|statemachine:statemachine|state[4] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/State_Machine.v Line: 39
Warning (13012): Latch AC_to_7seg:AC_to_7seg|decoder:d0|dout[0] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|ALU:ALU|AC[1] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 34
Warning (13012): Latch AC_to_7seg:AC_to_7seg|decoder:d0|dout[1] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|ALU:ALU|AC[2] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 34
Warning (13012): Latch AC_to_7seg:AC_to_7seg|decoder:d0|dout[2] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|ALU:ALU|AC[1] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 34
Warning (13012): Latch AC_to_7seg:AC_to_7seg|decoder:d0|dout[3] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|ALU:ALU|AC[1] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 34
Warning (13012): Latch AC_to_7seg:AC_to_7seg|decoder:d0|dout[4] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|ALU:ALU|AC[1] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 34
Warning (13012): Latch AC_to_7seg:AC_to_7seg|decoder:d0|dout[5] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|ALU:ALU|AC[1] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 34
Warning (13012): Latch AC_to_7seg:AC_to_7seg|decoder:d0|dout[6] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|ALU:ALU|AC[1] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 34
Warning (13012): Latch AC_to_7seg:AC_to_7seg|decoder:d1|dout[0] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|ALU:ALU|AC[7] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 34
Warning (13012): Latch AC_to_7seg:AC_to_7seg|decoder:d1|dout[1] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|ALU:ALU|AC[7] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 34
Warning (13012): Latch AC_to_7seg:AC_to_7seg|decoder:d1|dout[2] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|ALU:ALU|AC[7] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 34
Warning (13012): Latch AC_to_7seg:AC_to_7seg|decoder:d1|dout[3] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|ALU:ALU|AC[7] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 34
Warning (13012): Latch AC_to_7seg:AC_to_7seg|decoder:d1|dout[4] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|ALU:ALU|AC[7] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 34
Warning (13012): Latch AC_to_7seg:AC_to_7seg|decoder:d1|dout[5] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|ALU:ALU|AC[7] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 34
Warning (13012): Latch AC_to_7seg:AC_to_7seg|decoder:d1|dout[6] has unsafe behavior File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Processor:Processor|ALU:ALU|AC[7] File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/ALU.v Line: 34
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d0|dout[0]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d0|dout[1]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d0|dout[2]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d0|dout[3]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d0|dout[4]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d0|dout[5]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d0|dout[6]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d1|dout[0]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d1|dout[2]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d1|dout[4]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d1|dout[5]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "state_to_7seg:state_to_7seg|decoder:d1|dout[6]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d1|dout[0]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d1|dout[1]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d1|dout[2]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d1|dout[3]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d1|dout[4]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d1|dout[5]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (14026): LATCH primitive "AC_to_7seg:AC_to_7seg|decoder:d1|dout[6]" is permanently enabled File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/decoder.v Line: 5
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dout2[1]" is stuck at GND File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Top_Level_Module.v Line: 7
    Warning (13410): Pin "AC_2[1]" is stuck at GND File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Top_Level_Module.v Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/output_files/Top_Level_Module.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clear_switch" File: D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/Top_Level_Module.v Line: 19
Info (21057): Implemented 1254 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 55 output pins
    Info (21061): Implemented 1114 logic cells
    Info (21064): Implemented 80 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 660 megabytes
    Info: Processing ended: Thu May 16 14:10:54 2019
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Education/5th Semester/Circuist Systems and Design/Processor Design/Processor/output_files/Top_Level_Module.map.smsg.


