#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Jun  5 12:31:35 2025
# Process ID: 3576
# Current directory: D:/FPGA/PE_array/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7900 D:\FPGA\PE_array\project_1\project_1.xpr
# Log file: D:/FPGA/PE_array/project_1/vivado.log
# Journal file: D:/FPGA/PE_array/project_1\vivado.jou
# Running On: DESKTOP-HEQPM12, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34128 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/PE_array/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
startgroup
set_property CONFIG.NUM_MI {14} [get_bd_cells ps7_0_axi_periph]
endgroup
assign_bd_address
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_gpio_1/S_AXI/Reg] -force
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_gpio_2/S_AXI/Reg] -force
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_gpio_3/S_AXI/Reg] -force
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_gpio_4/S_AXI/Reg] -force
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_gpio_5/S_AXI/Reg] -force
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_gpio_6/S_AXI/Reg] -force
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_gpio_7/S_AXI/Reg] -force
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_gpio_8/S_AXI/Reg] -force
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_gpio_9/S_AXI/Reg] -force
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_gpio_10/S_AXI/Reg] -force
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_gpio_11/S_AXI/Reg] -force
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_gpio_12/S_AXI/Reg] -force
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_gpio_13/S_AXI/Reg] -force
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_module_reference design_1_Controller_1_0 design_1_PE_array_0_2
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run design_1_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
open_bd_design {D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
update_module_reference design_1_PE_array_0_2 design_1_Controller_1_0
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
export_ip_user_files -of_objects  [get_files D:/FPGA/PE_array/PE_array.v] -no_script -reset -force -quiet
remove_files  D:/FPGA/PE_array/PE_array.v
update_module_reference design_1_PE_array_0_2
update_compile_order -fileset sources_1
add_files -norecurse D:/FPGA/PE_array/PE_array.v
update_compile_order -fileset sources_1
regenerate_bd_layout
update_module_reference design_1_PE_array_0_2
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
launch_runs synth_1 -jobs 16
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
delete_bd_objs [get_bd_nets Controller_1_ifmap_XID_scan_in] [get_bd_nets Controller_1_PE_config] [get_bd_nets PE_array_0_GLB_filter_ready] [get_bd_nets Controller_1_GLB_ipsum_valid] [get_bd_nets PE_array_0_GLB_data_out] [get_bd_nets PE_array_0_debug0] [get_bd_nets PE_array_0_debug3] [get_bd_nets PE_array_0_debug6] [get_bd_nets Controller_1_ifmap_tag_Y] [get_bd_nets Controller_1_filter_YID_scan_in] [get_bd_nets Controller_1_filter_tag_Y] [get_bd_nets Controller_1_opsum_tag_Y] [get_bd_nets Controller_1_GLB_ifmap_valid] [get_bd_nets PE_array_0_GLB_ipsum_ready] [get_bd_nets Controller_1_GLB_data_in] [get_bd_nets Controller_1_GLB_opsum_ready] [get_bd_nets PE_array_0_debug7] [get_bd_nets Controller_1_opsum_XID_scan_in] [get_bd_nets Controller_1_ifmap_YID_scan_in] [get_bd_nets Controller_1_ipsum_YID_scan_in] [get_bd_nets Controller_1_set_LN] [get_bd_nets Controller_1_ifmap_tag_X] [get_bd_nets Controller_1_ipsum_tag_X] [get_bd_nets Controller_1_opsum_tag_X] [get_bd_nets PE_array_0_GLB_ifmap_ready] [get_bd_nets PE_array_0_debug5] [get_bd_nets PE_array_0_debug2] [get_bd_nets Controller_1_set_XID] [get_bd_nets Controller_1_filter_XID_scan_in] [get_bd_nets Controller_1_ipsum_XID_scan_in] [get_bd_nets Controller_1_set_YID] [get_bd_nets Controller_1_opsum_YID_scan_in] [get_bd_nets PE_array_0_debug4] [get_bd_nets PE_array_0_debug1] [get_bd_nets Controller_1_ipsum_tag_Y] [get_bd_nets PE_array_0_GLB_opsum_valid] [get_bd_nets Controller_1_LN_config_in] [get_bd_nets Controller_1_GLB_filter_valid] [get_bd_nets Controller_1_PE_en] [get_bd_nets Controller_1_filter_tag_X] [get_bd_cells PE_array_0]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA/PE_array/PE_array.v] -no_script -reset -force -quiet
remove_files  D:/FPGA/PE_array/PE_array.v
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA/PE_array/GON/GON.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA/PE_array/GIN/GIN.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA/PE_array/PE.v] -no_script -reset -force -quiet
remove_files  {D:/FPGA/PE_array/GON/GON.v D:/FPGA/PE_array/GIN/GIN.v D:/FPGA/PE_array/PE.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA/PE_array/GIN/GIN_Bus.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA/PE_array/GIN/GIN_MulticastController.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA/PE_array/GON/GON_Bus.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/FPGA/PE_array/GON/GON_MulticastController.v] -no_script -reset -force -quiet
remove_files  {D:/FPGA/PE_array/GIN/GIN_Bus.v D:/FPGA/PE_array/GIN/GIN_MulticastController.v D:/FPGA/PE_array/GON/GON_Bus.v D:/FPGA/PE_array/GON/GON_MulticastController.v}
update_compile_order -fileset sources_1
add_files -norecurse {D:/FPGA/PE_array/GON/GON.v D:/FPGA/PE_array/GIN/GIN_MulticastController.v D:/FPGA/PE_array/GIN/GIN_Bus.v D:/FPGA/PE_array/PE_array.v D:/FPGA/PE_array/GON/GON_MulticastController.v D:/FPGA/PE_array/GIN/GIN.v D:/FPGA/PE_array/GON/GON_Bus.v D:/FPGA/PE_array/PE.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_cell -type module -reference PE_array PE_array_0
set_property location {5.5 2211 990} [get_bd_cells PE_array_0]
set_property location {5 2234 993} [get_bd_cells PE_array_0]
set_property location {5 2210 1000} [get_bd_cells PE_array_0]
set_property location {5 2210 1010} [get_bd_cells PE_array_0]
connect_bd_net [get_bd_pins Controller_1/set_XID] [get_bd_pins PE_array_0/set_XID]
connect_bd_net [get_bd_pins Controller_1/ifmap_XID_scan_in] [get_bd_pins PE_array_0/ifmap_XID_scan_in]
connect_bd_net [get_bd_pins Controller_1/filter_XID_scan_in] [get_bd_pins PE_array_0/filter_XID_scan_in]
connect_bd_net [get_bd_pins Controller_1/ipsum_XID_scan_in] [get_bd_pins PE_array_0/ipsum_XID_scan_in]
connect_bd_net [get_bd_pins Controller_1/opsum_XID_scan_in] [get_bd_pins PE_array_0/opsum_XID_scan_in]
connect_bd_net [get_bd_pins Controller_1/set_YID] [get_bd_pins PE_array_0/set_YID]
connect_bd_net [get_bd_pins Controller_1/ifmap_YID_scan_in] [get_bd_pins PE_array_0/ifmap_YID_scan_in]
connect_bd_net [get_bd_pins Controller_1/filter_YID_scan_in] [get_bd_pins PE_array_0/filter_YID_scan_in]
connect_bd_net [get_bd_pins Controller_1/ipsum_YID_scan_in] [get_bd_pins PE_array_0/ipsum_YID_scan_in]
connect_bd_net [get_bd_pins Controller_1/opsum_YID_scan_in] [get_bd_pins PE_array_0/opsum_YID_scan_in]
connect_bd_net [get_bd_pins Controller_1/set_LN] [get_bd_pins PE_array_0/set_LN]
connect_bd_net [get_bd_pins Controller_1/LN_config_in] [get_bd_pins PE_array_0/LN_config_in]
connect_bd_net [get_bd_pins Controller_1/PE_en] [get_bd_pins PE_array_0/PE_en]
connect_bd_net [get_bd_pins Controller_1/PE_config] [get_bd_pins PE_array_0/PE_config]
connect_bd_net [get_bd_pins Controller_1/ifmap_tag_X] [get_bd_pins PE_array_0/ifmap_tag_X]
connect_bd_net [get_bd_pins Controller_1/ifmap_tag_Y] [get_bd_pins PE_array_0/ifmap_tag_Y]
connect_bd_net [get_bd_pins Controller_1/filter_tag_X] [get_bd_pins PE_array_0/filter_tag_X]
connect_bd_net [get_bd_pins Controller_1/filter_tag_Y] [get_bd_pins PE_array_0/filter_tag_Y]
connect_bd_net [get_bd_pins Controller_1/ipsum_tag_X] [get_bd_pins PE_array_0/ipsum_tag_X]
connect_bd_net [get_bd_pins Controller_1/ipsum_tag_Y] [get_bd_pins PE_array_0/ipsum_tag_Y]
connect_bd_net [get_bd_pins Controller_1/opsum_tag_X] [get_bd_pins PE_array_0/opsum_tag_X]
connect_bd_net [get_bd_pins Controller_1/opsum_tag_Y] [get_bd_pins PE_array_0/opsum_tag_Y]
connect_bd_net [get_bd_pins Controller_1/GLB_ifmap_valid] [get_bd_pins PE_array_0/GLB_ifmap_valid]
connect_bd_net [get_bd_pins Controller_1/GLB_filter_valid] [get_bd_pins PE_array_0/GLB_filter_valid]
connect_bd_net [get_bd_pins Controller_1/GLB_ipsum_valid] [get_bd_pins PE_array_0/GLB_ipsum_valid]
connect_bd_net [get_bd_pins Controller_1/GLB_data_in] [get_bd_pins PE_array_0/GLB_data_in]
connect_bd_net [get_bd_pins Controller_1/GLB_opsum_ready] [get_bd_pins PE_array_0/GLB_opsum_ready]
connect_bd_net [get_bd_pins PE_array_0/GLB_ifmap_ready] [get_bd_pins Controller_1/GLB_ifmap_ready]
connect_bd_net [get_bd_pins PE_array_0/GLB_filter_ready] [get_bd_pins Controller_1/GLB_filter_ready]
connect_bd_net [get_bd_pins PE_array_0/GLB_ipsum_ready] [get_bd_pins Controller_1/GLB_ipsum_ready]
connect_bd_net [get_bd_pins PE_array_0/GLB_opsum_valid] [get_bd_pins Controller_1/GLB_opsum_valid]
connect_bd_net [get_bd_pins PE_array_0/GLB_data_out] [get_bd_pins Controller_1/GLB_data_out]
connect_bd_net [get_bd_pins PE_array_0/debug0] [get_bd_pins axi_gpio_6/gpio_io_i]
connect_bd_net [get_bd_pins axi_gpio_7/gpio_io_i] [get_bd_pins PE_array_0/debug1]
connect_bd_net [get_bd_pins PE_array_0/debug2] [get_bd_pins axi_gpio_8/gpio_io_i]
connect_bd_net [get_bd_pins PE_array_0/debug3] [get_bd_pins axi_gpio_9/gpio_io_i]
connect_bd_net [get_bd_pins PE_array_0/debug4] [get_bd_pins axi_gpio_10/gpio_io_i]
connect_bd_net [get_bd_pins PE_array_0/debug5] [get_bd_pins axi_gpio_11/gpio_io_i]
connect_bd_net [get_bd_pins PE_array_0/debug6] [get_bd_pins axi_gpio_12/gpio_io_i]
connect_bd_net [get_bd_pins PE_array_0/debug7] [get_bd_pins axi_gpio_13/gpio_io_i]
update_module_reference {design_1_PE_array_0_2 design_1_PE_array_0_3}
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PE_array_0/clk]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
update_module_reference design_1_PE_array_0_3
update_module_reference design_1_PE_array_0_3 design_1_Controller_1_0
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
update_module_reference design_1_PE_array_0_3
update_module_reference design_1_PE_array_0_3 design_1_Controller_1_0
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_module_reference design_1_PE_array_0_3 design_1_Controller_1_0
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
update_module_reference design_1_PE_array_0_3
update_module_reference design_1_PE_array_0_3 design_1_Controller_1_0
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_module_reference design_1_PE_array_0_3 design_1_Controller_1_0
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_0]
update_module_reference design_1_PE_array_0_3
update_module_reference design_1_PE_array_0_3 design_1_Controller_1_0
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
update_module_reference design_1_PE_array_0_3 design_1_Controller_1_0
regenerate_bd_layout
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference design_1_PE_array_0_3
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_14
endgroup
set_property location {4 1790 1380} [get_bd_cells axi_gpio_14]
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells axi_gpio_14]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_filter_0] [get_bd_pins axi_gpio_14/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_filter_1] [get_bd_pins axi_gpio_15/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_filter_2] [get_bd_pins axi_gpio_16/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_filter_3] [get_bd_pins axi_gpio_17/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_filter_4] [get_bd_pins axi_gpio_18/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_filter_5] [get_bd_pins axi_gpio_19/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_filter_6] [get_bd_pins axi_gpio_20/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_filter_7] [get_bd_pins axi_gpio_21/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_filter_8] [get_bd_pins axi_gpio_22/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_filter_9] [get_bd_pins axi_gpio_23/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_filter_10] [get_bd_pins axi_gpio_24/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_filter_11] [get_bd_pins axi_gpio_25/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_ifmap_0] [get_bd_pins axi_gpio_26/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_ifmap_1] [get_bd_pins axi_gpio_27/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_ifmap_2] [get_bd_pins axi_gpio_28/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_ipsum_0] [get_bd_pins axi_gpio_29/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_ipsum_1] [get_bd_pins axi_gpio_30/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_ipsum_2] [get_bd_pins axi_gpio_31/gpio_io_i]
copy_bd_objs /  [get_bd_cells {axi_gpio_14}]
connect_bd_net [get_bd_pins PE_array_0/PE_debug_ipsum_3] [get_bd_pins axi_gpio_32/gpio_io_i]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_14/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_14/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_15/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_15/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_16/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_16/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_17/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_17/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_18/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_18/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_19/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_19/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_20/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_20/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_21/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_21/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_22/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_22/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_23/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_23/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_24/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_24/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_25/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_25/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_26/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_26/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_27/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_27/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_28/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_28/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_29/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_29/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_30/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_30/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_31/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_31/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_32/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_32/S_AXI]
endgroup
regenerate_bd_layout
validate_bd_design
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
launch_runs synth_1 -jobs 16
wait_on_run synth_1
update_module_reference design_1_PE_array_0_3
update_module_reference design_1_PE_array_0_3 design_1_Controller_1_0
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_module_reference design_1_Controller_1_0 design_1_PE_array_0_3
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
update_module_reference design_1_Controller_1_0
update_compile_order -fileset sources_1
update_module_reference design_1_PE_array_0_3
update_compile_order -fileset sources_1
update_module_reference design_1_Controller_1_0
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M14_AXI] [get_bd_intf_nets ps7_0_axi_periph_M26_AXI] [get_bd_intf_nets ps7_0_axi_periph_M27_AXI] [get_bd_nets PE_array_0_PE_debug_ifmap_1] [get_bd_nets PE_array_0_PE_debug_ifmap_2] [get_bd_nets PE_array_0_PE_debug_filter_6] [get_bd_nets PE_array_0_PE_debug_filter_10] [get_bd_nets PE_array_0_PE_debug_ipsum_0] [get_bd_intf_nets ps7_0_axi_periph_M31_AXI] [get_bd_nets PE_array_0_PE_debug_filter_9] [get_bd_nets PE_array_0_PE_debug_filter_5] [get_bd_nets PE_array_0_PE_debug_filter_11] [get_bd_intf_nets ps7_0_axi_periph_M19_AXI] [get_bd_nets PE_array_0_PE_debug_filter_0] [get_bd_intf_nets ps7_0_axi_periph_M25_AXI] [get_bd_intf_nets ps7_0_axi_periph_M15_AXI] [get_bd_nets PE_array_0_PE_debug_filter_7] [get_bd_intf_nets ps7_0_axi_periph_M18_AXI] [get_bd_intf_nets ps7_0_axi_periph_M16_AXI] [get_bd_nets PE_array_0_PE_debug_filter_1] [get_bd_nets PE_array_0_PE_debug_filter_3] [get_bd_intf_nets ps7_0_axi_periph_M22_AXI] [get_bd_nets PE_array_0_PE_debug_filter_4] [get_bd_intf_nets ps7_0_axi_periph_M28_AXI] [get_bd_intf_nets ps7_0_axi_periph_M23_AXI] [get_bd_nets PE_array_0_PE_debug_ifmap_0] [get_bd_nets PE_array_0_PE_debug_ipsum_3] [get_bd_nets PE_array_0_PE_debug_filter_8] [get_bd_nets PE_array_0_PE_debug_filter_2] [get_bd_nets PE_array_0_PE_debug_ipsum_1] [get_bd_intf_nets ps7_0_axi_periph_M17_AXI] [get_bd_intf_nets ps7_0_axi_periph_M24_AXI] [get_bd_nets PE_array_0_PE_debug_ipsum_2] [get_bd_intf_nets ps7_0_axi_periph_M30_AXI] [get_bd_intf_nets ps7_0_axi_periph_M21_AXI] [get_bd_intf_nets ps7_0_axi_periph_M32_AXI] [get_bd_intf_nets ps7_0_axi_periph_M20_AXI] [get_bd_intf_nets ps7_0_axi_periph_M29_AXI] [get_bd_cells axi_gpio_24] [get_bd_cells axi_gpio_25] [get_bd_cells axi_gpio_14] [get_bd_cells axi_gpio_26] [get_bd_cells axi_gpio_27] [get_bd_cells axi_gpio_15] [get_bd_cells axi_gpio_16] [get_bd_cells axi_gpio_28] [get_bd_cells axi_gpio_17] [get_bd_cells axi_gpio_29] [get_bd_cells axi_gpio_30] [get_bd_cells axi_gpio_31] [get_bd_cells axi_gpio_19] [get_bd_cells axi_gpio_32] [get_bd_cells axi_gpio_20] [get_bd_cells axi_gpio_21] [get_bd_cells axi_gpio_22] [get_bd_cells axi_gpio_23] [get_bd_cells axi_gpio_18]
regenerate_bd_layout
validate_bd_design
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run design_1_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
