============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Dec 15 2023  06:57:51 pm
  Module:                 cv32e40s_dual_core
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------------------------
                   Category                    Number     %    Average Toggle Saving %   
-----------------------------------------------------------------------------------------
 Total Clock Gating Instances                       0  100.00                         -  
-----------------------------------------------------------------------------------------
 RC Clock Gating Instances                          0    0.00                      0.00  
 Non-RC Clock Gating Instances                      0    0.00                      0.00  
-----------------------------------------------------------------------------------------
 RC Gated Flip-flops                                0    0.00                      0.00  
 Non-RC Gated Flip-flops                            0    0.00                      0.00  
-----------------------------------------------------------------------------------------
 Total Gated Flip-flops                             0    0.00                         -  
 Total Ungated Flip-flops                        6475  100.00                         -  
 Enable not found                                6473   99.97                         -  
 Driven by a timing_model/Unresolved instance       2    0.03                         -  
-----------------------------------------------------------------------------------------
 Total Flip-flops                                6475  100.00                         -  
-----------------------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
4-bit     0          0        0 (0.00%)    0 (0.00%)   
2-bit     0          0        0 (0.00%)    0 (0.00%)   
1-bit     6475       6475     0 (0.00%)    6475 (100.00%) 
----------------------------------------------------------


