ORAN.WG7.IPC-HRD-Opt7-2.0-v02.00
Technical Specification
O-RAN WG7
Hardware Reference Design Specification for Indoor Picocell (FR1)
with Split Architecture Option 7-2
This is a re-published version of the attached final specification.
For this re-published version, the prior versions of the IPR Policy will apply, except that the previous requirement
for Adopters (as defined in the earlier IPR Policy) to agree to an O-RAN Adopter License Agreement to access
and use Final Specifications shall no longer apply or be required for these Final Specifications after 1st July 2022.
The copying or incorporation into any other work of part or all of the material available in this specification in
any form without the prior written permission of O-RAN ALLIANCE e.V.  is prohibited, save that you may print
or download extracts of the material on this site for your personal use, or copy the material on this site for the
purpose of sending to individual third parties for their information provided that you acknowledge O-RAN
ALLIANCE as the source of the material and that you inform the third party that these conditions apply to them
and that they must comply with them.

              ORAN.WG7.IPC-HRD-Opt7-2.0-v02.00
 Technical Specification
O-RAN WG7
Hardware Reference Design Specification for Indoor Picocell (FR1)
with Split Architecture Option 7-2

Copyright © 2021 by O-RAN ALLIANCE e.V.
By using, accessing or downloading any part of this O-RAN specification document, including by copying, saving,
distributing, displaying or preparing derivatives of, you agree to be and are bound to the terms of the O -RAN Adopter License
Agreement contained in the Annex ZZZ of this specification. All other rights reserved.

O-RAN ALLIANCE e.V.
Buschkauler Weg 27, 53347 Alfter, Germany
Register of Associations, Bonn VR 11238
VAT ID DE321720189
Copyright © 2021 O-RAN ALLIANCE e.V. All Rights Reserved 1

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 2
Revision History   1
Date Revision Author Description
06/12/2020 v01.00 WG7 First Published Version
02/19/2021 v02.00 WG7 Second Published Version
 2
  3
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 3
Contents   1
Revision History ................................................................................................................................................. 2 2
Chapter 1 Introductory Material ..................................................................................................................... 8 3
1.1 Scope .................................................................................................................................................................  8 4
1.2 References ......................................................................................................................................................... 8 5
1.3 Definitions and Abbreviations ........................................................................................................................... 9 6
1.3.1 Definitions .................................................................................................................................................... 9 7
1.3.2 Abbreviations ............................................................................................................................................... 9 8
Chapter 2 Hardware Reference Design 1 ..................................................................................................... 13 9
2.1 O-CU Hardware Reference Design ................................................................................................................. 13 10
2.2 O-DU7-2 Hardware Reference Design .............................................................................................................. 13 11
2.2.1 O-DU7-2 High-Level Functional Block Diagram........................................................................................ 13 12
2.2.2 O-DU7-2 Hardware Design Description ...................................................................................................... 14 13
2.2.3 O-DU7-2 Hardware Components ................................................................................................................ 15 14
2.2.3.1 Digital Processing Unit ......................................................................................................................... 15 15
2.2.3.2 Hardware Accelerator ........................................................................................................................... 16 16
2.2.3.2.1 Accelerator Design Solution 1 ........................................................................................................ 16 17
2.2.3.2.2 Accelerator Design Solution 2 ........................................................................................................ 18 18
2.2.3.2.3 Accelerator Design Solution 3 ........................................................................................................ 21 19
2.2.3.3 Baseboard Management Controller ...................................................................................................... 23 20
2.2.4 Synchronization and Timing ...................................................................................................................... 23 21
2.2.4.1 Synchronization and Timing Design 1 .................................................................................................  23 22
2.2.4.2 Synchronization and Timing Design 2 .................................................................................................  24 23
2.2.5 External Interface Ports .............................................................................................................................. 24 24
2.2.6 O-DU7-2 Firmware ...................................................................................................................................... 25 25
2.2.7 Mechanical ................................................................................................................................................. 25 26
2.2.8 Power Unit ................................................................................................................................................. 27 27
2.2.9 Thermal ...................................................................................................................................................... 28 28
2.2.10 Environmental and Regulations ................................................................................................................. 28 29
2.3 O-RU7-2 Hardware Reference Design .............................................................................................................. 28 30
2.3.1 O-RU7-2 High-Level Functional Block Diagram ........................................................................................ 28 31
2.3.2 O-RU7-2 Hardware Components ................................................................................................................. 28 32
2.3.2.1 Digital Processing Unit ......................................................................................................................... 32 33
2.3.2.2 RF Processing Unit ............................................................................................................................... 35 34
2.3.2.2.1 Transceiver Reference Design ........................................................................................................ 35 35
2.3.2.2.2 Power Amplifier (PA) Reference Design ....................................................................................... 41 36
2.3.2.2.3 Low Noise Amplifier (LNA) Reference Design ............................................................................. 42 37
2.3.2.2.4 RF Switch Reference Design .......................................................................................................... 45 38
2.3.2.2.5 Antenna Reference Design ............................................................................................................. 46 39
2.3.3 Synchronization and Timing ...................................................................................................................... 47 40
2.3.4 External Interface Ports .............................................................................................................................. 50 41
2.3.5 Mechanical ................................................................................................................................................. 51 42
2.3.6 Power Unit ................................................................................................................................................. 52 43
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 4
2.3.7 Thermal ...................................................................................................................................................... 53 1
2.3.8 Environmental and Regulations ................................................................................................................. 53 2
2.4 FHGW7-2 Hardware Reference Design ............................................................................................................ 54 3
2.4.1 FHGW7-2 High-Level Functional Block Diagram ...................................................................................... 54 4
2.4.2 FHGW7-2 Hardware Components ............................................................................................................... 55 5
2.4.2.1 Digital Processing Unit ......................................................................................................................... 55 6
2.4.3 Synchronization and Timing ...................................................................................................................... 57 7
2.4.4 External Interface Ports .............................................................................................................................. 58 8
2.4.5 Mechanical ................................................................................................................................................. 59 9
2.4.6 Power ......................................................................................................................................................... 60 10
2.4.7 Thermal ...................................................................................................................................................... 60 11
2.4.8 Environmental and Regulations ................................................................................................................. 60 12
2.5 FHGW7-2→8 Hardware Reference Design ........................................................................................................ 61 13
2.5.1 FHGW7-2→8 High-Level Functional Block Diagram ................................................................................. 61 14
2.5.2 FHGW7-2→8 Hardware Components ........................................................................................................... 62 15
2.5.2.1 Digital Processing Unit ......................................................................................................................... 62 16
2.5.3 Synchronization and Timing ...................................................................................................................... 64 17
2.5.4 External Interface Ports .............................................................................................................................. 65 18
2.5.5 Mechanical ................................................................................................................................................. 67 19
2.5.6 Power ......................................................................................................................................................... 67 20
2.5.7 Thermal ...................................................................................................................................................... 68 21
2.5.8 Environmental and Regulations ................................................................................................................. 68 22
Annex 1: Parts Reference List .......................................................................................................................... 69 23
Annex ZZZ: O-RAN Adopter License Agreement .......................................................................................... 70 24
Section 1: DEFINITIONS ................................................................................................................................................ 70 25
Section 2: COPYRIGHT LICENSE .................................................................................................................................  71 26
Section 3: FRAND LICENSE .......................................................................................................................................... 71 27
Section 4: TERM AND TERMINATION ........................................................................................................................ 72 28
Section 5: CONFIDENTIALITY ..................................................................................................................................... 72 29
Section 6: INDEMNIFICATION ..................................................................................................................................... 72 30
Section 7: LIMITATIONS ON LIABILITY; NO WARRANTY .................................................................................... 72 31
Section 8: ASSIGNMENT ............................................................................................................................................... 73 32
Section 9: THIRD-PARTY BENEFICIARY RIGHTS .................................................................................................... 73 33
Section 10: BINDING ON AFFILIATES ........................................................................................................................ 73 34
Section 11: GENERAL .................................................................................................................................................... 73 35
 36
Tables 37
Table 2-1: The Processor Feature List .............................................................................................................................. 15 38
Table 2-2: The Memory Channel Feature List ................................................................................................................. 15 39
Table 2-3: Accelerator Hardware Feature List ................................................................................................................. 16 40
Table 2-4: Accelerator Firmware Feature List .................................................................................................................. 17 41
Table 2-5: Accelerator Hardware Component List ........................................................................................................... 19 42
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 5
Table 2-6: Accelerator Hardware Feature List ................................................................................................................. 22 1
Table 2-7: Accelerator Firmware Feature List .................................................................................................................. 22 2
Table 2-8: External Port List ............................................................................................................................................ 24 3
Table 2-9: Power supply unit feature list .......................................................................................................................... 28 4
Table 2-10: Environmental Features.................................................................................................................................  28 5
Table 2-11: Resource requirement for 2T2R O-RU7-2 ...................................................................................................... 32 6
Table 2-12: Resource requirement for 4T4R O-RU7-2 ...................................................................................................... 32 7
Table 2-13: Interface requirements of the Transceiver ..................................................................................................... 35 8
Table 2-14: Payload with DPD in Digital Device (GBPS Rx/Tx) .................................................................................... 36 9
Table 2-15: Payload with DPD in Transceiver (GBPS Rx/Tx) ........................................................................................ 36 10
Table 2-16: RF specifications in Transceiver ................................................................................................................... 37 11
Table 2-17:  PA Requirements ......................................................................................................................................... 41 12
Table 2-18: Interface requirements of the transmit PA ..................................................................................................... 41 13
Table 2-19: One stage LNA Requirements ....................................................................................................................... 42 14
Table 2-20: Two stage LNA Requirements ...................................................................................................................... 43 15
Table 2-21: Interface requirements of the RF switch ....................................................................................................... 45 16
Table 2-22: RF Switch Requirements ............................................................................................................................... 45 17
Table 2-23: Antenna Requirements .................................................................................................................................. 46 18
Table 2-24: Interface requirements of the clocking .......................................................................................................... 47 19
Table 2-25: Clocking RF requirements ............................................................................................................................ 48 20
Table 2-26: External Port List .......................................................................................................................................... 50 21
Table 2-27: power unite requirement for 2T2R and 4T4R O-RU7-2 ................................................................................. 52 22
Table 2-28: Power unite function ..................................................................................................................................... 52 23
Table 2-29: Environmental Features.................................................................................................................................  53 24
Table 2-30:  Interface requirements of the FPGA ............................................................................................................ 55 25
Table 2-31: FPGA Resource usage for FHGW7-2 ............................................................................................................. 56 26
Table 2-32: Requirements of the PLL device ................................................................................................................... 57 27
Table 2-33: External Port List .......................................................................................................................................... 58 28
Table 2-34: Requirements of the power unit .................................................................................................................... 60 29
Table 2-35: Interface Requirements of the FPGA ............................................................................................................ 62 30
Table 2-36: FPGA Resource Usage for FHGW7-2-→8 ....................................................................................................... 63 31
Table 2-37: Requirements of the PLL device ................................................................................................................... 64 32
Table 2-38: External Port List .......................................................................................................................................... 65 33
Table 2-39: Power Unit Requirements ............................................................................................................................. 68 34
 35
Figures 36
Figure 2-1: O-DU7-2 Functional Block Diagram. .............................................................................................................. 14 37
Figure 2-2: O-DU7-2 Hardware Block Diagram ................................................................................................................ 14 38
Figure 2-3: Accelerator Design 1 without optional NIC Device ...................................................................................... 18 39
Figure 2-4: Accelerator Design 1 with optional NIC Device ........................................................................................... 18 40
Figure 2-5: Example 2-chip FPGA-based Hardware Acceleration in O-DU7-2 ................................................................ 21 41
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 6
Figure 2-6: Structured ASIC Accelerator Design ............................................................................................................. 23 1
Figure 2-7: O-DU7-2 Timing Synchronization .................................................................................................................. 24 2
Figure 2-8: HW Acceleration Board Timing and Synchronization .................................................................................. 24 3
Figure 2-9: External interfaces reference design .............................................................................................................. 25 4
Figure 2-10: Mother Board Layout Diagram .................................................................................................................... 26 5
Figure 2-11: Chassis Mechanical Diagram ....................................................................................................................... 27 6
Figure 2-12: High-Level Functional Block Diagram ........................................................................................................ 28 7
Figure 2-13: 2T2R General Block Diagram with TR switch ............................................................................................ 29 8
Figure 2-14: 4T4R General Block Diagram with TR switch ............................................................................................ 29 9
Figure 2-15: Power estimation for 2T2R O-RU7-2 ............................................................................................................ 31 10
Figure 2-16: Power estimation for 4T4R O-RU7-2 ............................................................................................................ 32 11
Figure 2-17: FPGA Reference Design Diagram ............................................................................................................... 32 12
Figure 2-18: Transceiver Reference Design Diagram (Optional elements are highlighted in Grey ) ............................... 40 13
Figure 2-19: PA Reference Design Diagram .................................................................................................................... 42 14
Figure 2-20: One Stage LNA Diagram ............................................................................................................................. 44 15
Figure 2-21: Two-Stage LNA Diagram ............................................................................................................................ 44 16
Figure 2-22: RF Switch Reference Design Diagram ........................................................................................................ 46 17
Figure 2-23: Whip Antenna .............................................................................................................................................. 47 18
Figure 2-24: PLL Reference Design Diagram .................................................................................................................. 49 19
Figure 2-25: SFP+ case and connector ............................................................................................................................. 50 20
Figure 2-26: RJ45 interface .............................................................................................................................................. 51 21
Figure 2-27: O-RU7-2 Shell Mechanical Diagram ............................................................................................................. 51 22
Figure 2-28: PoE Reference Design Diagram .................................................................................................................. 53 23
Figure 2-29: FHGW7-2 General Block Diagram ............................................................................................................... 54 24
Figure 2-30: FHGW7-2 Digital Processing Block Diagram ............................................................................................... 56 25
Figure 2-31: CLK reference design for FHGW7-2 ............................................................................................................ 57 26
Figure 2-32: SFP+ case and connector ............................................................................................................................. 58 27
Figure 2-33: RJ45 interface .............................................................................................................................................. 59 28
Figure 2-34: AC power interface ...................................................................................................................................... 59 29
Figure 2-35:  Shell Mechanical Diagram .......................................................................................................................... 59 30
Figure 2-36: FHGW7-2→8 General Block Diagram ........................................................................................................... 61 31
Figure 2-37: FHGW7-2→8 Digital Processing Block Diagram ........................................................................................... 63 32
Figure 2-38: CLK reference design for FHGW7-2→8 ......................................................................................................... 64 33
Figure 2-39: SFP+ case and connector ............................................................................................................................. 65 34
Figure 2-40: RJ45 interface .............................................................................................................................................. 66 35
Figure 2-41: AC power interface ...................................................................................................................................... 66 36
Figure 2-42:  Shell Mechanical Diagram .......................................................................................................................... 67 37
 38
  39
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 7
Chapter 1 Introductory Material 1
1.1 Scope 2
This Technical Specification has been produced by the O-RAN.org. 3
The contents of the present document are subject to continuing work within O -RAN WG7 and may change following 4
formal O-RAN approval. Should the O -RAN.org modify the contents of the present document, it will be re -released by 5
O-RAN Alliance with an identifying change of release date and an increase in version number as follows: 6
Release x.y.z 7
where: 8
x the first digit is incremented for all changes of substance, i.e. technical enhancements, 9
corrections, updates, etc. (the initial approved document will have x=01). 10
y the second digit is incremented when editorial only changes have been incorporated in the 11
document. 12
z the third digit included only in working versions of the document indicating incremental 13
changes during the editing process. This variable is for internal WG7 use only. 14
The present document specifies system requirements and high-level architecture for the FR1 Picocell Indoor 15
deployment scenario as specified in the Deployment Scenarios and Base Station Classes document [1] . 16
 17
1.2 References  18
The following documents contain provisions which, through reference in this text, constitute provisions of the present 19
document. 20
[1] ORAN-WG7.DSC.0-V01.00 Technical Specification, ‘Deployment Scenarios and Base Station Classes for White 21
Box Hardware’. https://www.o-ran.org/specifications 22
[2] 3GPP TR 21.905: "Vocabulary for 3GPP Specifications". 23
[3] 3GPP TR 38.104: "NR; Base Station (BS) radio transmission and reception". 24
http://www.3gpp.org/ftp//Specs/archive/38_series/38.104/38104-g10.zip 25
[4] ORAN-WG4.CUS.0-v01.00 Technical Specification, ‘O-RAN Fronthaul Working Group Control, User and 26
Synchronization Plane Specification’. https://www.o-ran.org/specifications 27
[5] 3GPP TS 38.113:"NR: Base Station (BS) Electromagnetic Compatibility (EMC)".  28
http://www.3gpp.org/ftp//Specs/archive/38_series/38.113/38113-f80.zip 29
[6] ORAN-WG7. IPC. HAR-v01.00 Technical Specification, ‘Indoor Pico Cell Hardware Architecture and 30
Requirement Specification’. https://www.o-ran.org/specifications. 31
[7] ORAN-WG7. IPC. HRD.O8-v01.00 Technical Specification, ‘Indoor Pico Cell BS Hardware Reference Design 32
Specifications with Fronthaul Split Option 8 and FR1’. https://www.o-ran.org/specifications 33
 34
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 8
1.3 Definitions and Abbreviations 1
1.3.1 Definitions 2
For the purposes of the present document, the terms and definitions given in 3GPP TR  21.905 [1] and the following 3
apply. A term defined in the present document takes precedence over the definition of the same term, if any, in 3GPP 4
TR 21.905 [2]. For the base station classes of Pico, Micro and Macro, the definitions are given in 3 GPP TR 38.104 [3]. 5
Carrier Frequency:  Center frequency of the cell.  6
F1 interface:  The open interface between O-CU and O-DU7-2 as defined by 3GPP TS 38.473 between CU and DU.  7
Integrated architecture:  In the integrated architecture, the O-RU and O-DUx are implemented on one platform. Each 8
O-RU and RF front end is associated with one O-DU7-2. They are then aggregated to O-CU and connected by F1 9
interface. 10
Split architecture:  The O-RUx and O-DUx are physically separated from one another in this architecture. A switch 11
may aggregate multiple O-RUxs to one O-DUx.  O-DUx switch and O-RUxs are connected by the fronthaul interface as 12
defined in WG4. 13
Transmission Reception Point (TRxP):  Antenna array with one or more antenna elements available to the network 14
located at a specific geographical location for a specific area. 15
1.3.2 Abbreviations 16
For the purposes of the present document, the abbreviations given in [2] and the following apply.  An abbreviation 17
defined in the present document takes precedence over the definition of the same abbreviation, if an y, as in [2]. 18
7-2 Fronthaul interface split option as defined by O-RAN WG4, also referred to as 7-2x 19
3GPP Third Generation Partnership Project 20
5G Fifth-Generation Mobile Communications 21
5GC 5G Core 22
ACS Adjacent Channel Selectivity 23
ADC Analog to Digital Converter 24
ASIC Application Specific Integrated Circuit 25
ATA Advanced Technology Attachment 26
BBDEV Baseband Device 27
BH Backhaul 28
BMC Baseboard Management Controller 29
BPSK Binary Phase Shift Keying 30
BS Base Station 31
CISPR International Special Committee on Radio Interference 32
CFR Crest Factor Reduction 33
CU Centralized Unit as defined by 3GPP 34
COM Cluster Communication 35
CPRI Common Public Radio Interface 36
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 9
CPU Central Processing Unit 1
CRC Cyclic Redundancy Check 2
DAC Digital to Analog Converter 3
DDC Digital Down Conversion 4
DDR Double Data Rate 5
DIMM Dual-Inline-Memory-Modules 6
DL Downlink 7
DPD Digital Pre-Distortion 8
DPDK Data Plane Development Kit 9
DSP Digital Signal Processor 10
DU Distributed Unit as defined by 3GPP 11
DUC Digital Up Conversion 12
ECC Error Correcting Code 13
eCPRI evolved Common Public Radio Interface 14
EMC Electro Magnetic Compatibility 15
EVM Error Vector Magnitude 16
FCC Federal Communications Commission 17
FEC Forward Error Correction 18
FFT Fast Fourier Transform 19
FH Fronthaul 20
FHGW Fronthaul Gateway 21
FHGWx Fronthaul gateway with no FH protocol translation, supporting an O-DUx with split option x and 22
an O-RUx with split option x, with currently available options 66, 7-27-2 and 88 23
FHGWx→y Fronthaul Gateway that can translate fronthaul protocol from an O-DUx with split option x to an 24
O-RUy with split option y, with currently available option 7-28. 25
FHHL Full Height Half Length 26
FPGA Field Programmable Gate Array 27
GbE Gigabit Ethernet 28
GNSS Global Navigation Satellite System 29
GPP General Purpose Processor 30
GPS Global Positioning System 31
HARQ Hybrid Automatic Repeat request 32
HHHL Half Height Half Length 33
IEEE Institute of Electrical and Electronics Engineers 34
IFFT Inverse Fast Fourier Transform 35
IMD Inter Modulation Distortion 36
I/O Input/Output 37
JTAG Joint Test Action Group 38
L1 Layer 1 39
LDPC Low-Density Parity Codes 40
LRDIMM Load-Reduced Dual In-line Memory Module 41
LTE Long Term Evolution 42
LVDS Low-Voltage Differential Signaling 43
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 10
MAC Media Access Control 1
MCP Multi-Chip Package 2
MH Midhaul 3
MIG Memory Interface Generator 4
MII Media-Independent interface 5
MIMO Multiple Input Multiple Output 6
MU-MIMO Multiple User MIMO 7
NEBS Network Equipment-Building System 8
NetConf Network Configuration Protocol 9
NFV Network Functions Virtualization 10
NIC Network Interface Controller 11
NR New Radio 12
O-CU O-RAN Centralized Unit as defined by O-RAN 13
O-DUx A specific O-RAN Distributed Unit having fronthaul split option x where x may be 6, 7 -2 (as 14
defined by WG4) or 8 15
O-RUx A specific O-RAN Radio Unit having fronthaul split option x, where x is 6, 7-2 (as defined by 16
WG4) or 8, and which is used in a configuration where the fronthaul interface is the same at the O -17
DUx 18
OCXO Oven Controlled Crystal Oscillator 19
PCIe Peripheral Component Interface Express 20
PDCP Packet Data Convergence Protocol 21
PHY Physical Layer 22
PMBus Power Management Bus 23
POE Power over Ethernet 24
PPS Pulse Per Second 25
PRACH Physical Random Access Channel 26
QAM Quadrature Amplitude Modulation 27
QPSK Quadrature Phase Shift Keying 28
QSFP Quad Small Form-factor Pluggable 29
RAN Radio Access Network 30
RDIMM Registered Dual In-line Memory Module 31
RF Radio Frequency 32
RoE Radio over Ethernet 33
RU Radio Unit as defined by 3GPP 34
RX Receiver 35
SATA Serial ATA 36
SDU Service Data Unit 37
SFP Small Form-factor Pluggable 38
SFP+ Small Form-factor Pluggable plus 39
SOC System On Chip 40
SPI Serial Peripheral Interface 41
SSD Solid State Drive 42
TCXO Temperature Compensate Crystal Oscillator 43
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 11
TDP Thermal Design Power 1
TR Technical Report  2
TS Technical Specification 3
TX Transmitter 4
UL Uplink 5
USB Universal Serial Bus 6
WG Working Group 7
  8
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 12
Chapter 2 Hardware Reference Design 1 1
This chapter describes a white box hardware reference design example for indoor Picocell deployment scenario.  It 2
includes O-CU, O-DU7-2 and FHGW7-2/FHGW7-28 for IPC deployment scenario. 3
2.1 O-CU Hardware Reference Design  4
The O-CU white box hardware is the platform that perform the O-CU function of upper L2 and L3. The hardware 5
systems specified in this document meet the computing, power and environmental requirements of use cases 6
configurations and feature sets of RAN physical node. These requirements are described in the early hardware 7
requirement specification as well as in the use cases document. The O-CU hardware includes the chassis platform, 8
mother board, peripheral devices and cooling devices. The mother board contains processing unit, memory, the internal 9
I/O interfaces, and external connection ports. The midhaul (MH) and backhaul (BH) interface are used to carry the 10
traffic between O-CU and O-DU7-2 as well as O-CU and core network. The other hardware functional components 11
include: the storage for software, hardware and system debugging interfaces, board management controller, just to name 12
a few; the O-CU designer will make decision based on the specific needs of the implementation.  13
The HW reference design of O-CU is the same as O-DU7-2 except for the need of HW accelerator, thus detail design 14
will be described in O-DU7-2 section 2.2. 15
2.2 O-DU7-2 Hardware Reference Design  16
The O-DU7-2 white box hardware is the platform that performs the O- DU7-2 functions such as upper L1 and lower L2 17
functions. The hardware systems specified in this document meet the computing, power and environmental 18
requirements of use case’s configurations and feature sets of RAN physical node. These requirements are described in 19
the early hardware requirement specification as well as in the use cases document. The O-DU7-2 hardware includes the 20
chassis platform, mother board, peripheral devices and cooling devices. The mother board contains processing unit, 21
memory, the internal I/O interfaces, and external connection ports. The fronthaul and backhaul interface are used to 22
carry the traffic between O-RU7-2/FHGW7-2/FHGW7-2→8 and O-DU7-2 as well as O-CU and O-DU7-2. The O-DU7-2 23
design may also provide an interface for hardware accelerator if that option is preferred. The other hardware functional 24
components include: the storage for software, hardware and system debugging interfaces, board management controller, 25
just to name a few; the O-DU7-2 designer will make decision based on the specific needs of the implementation. 26
Note that the O-DU7-2 HW reference design is also feasible for O-CU and integrated O-CU/ O-DU7-2. 27
2.2.1 O-DU7-2 High-Level Functional Block Diagram 28
Figure 2-1 shows the major functional blocks of O-DU7-2. The digital processing unit handles the baseband processing 29
workload. To make the processing more efficient, an accelerator can be used to assist with the baseband workload 30
processing. The memory devices include the random-access memory (RAM) for temporary storage of data while flash 31
memory is used for codes and logs. The storage device is for persistent storage. The external network cards can be us ed 32
for fronthaul or backhaul connection.  The baseboard management controller (BMC) is a microcontroller which 33
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 13
monitors hardware operation on motherboard. The clock circuits provide digital processing unit with required clock 1
signals. 2
 3
Figure 2-1: O-DU7-2 Functional Block Diagram. 4
2.2.2 O-DU7-2 Hardware Design Description 5
Figure 2-2 describes the various components and connections inside the O-DU7-2  white box.       6
 7
Figure 2-2: O-DU7-2 Hardware Block Diagram 8
Digital Processing Unit
DDR RAM
Flas h
Memory
Storage
Dri ves
Ethernet
Card
Clock
Accelerator
Baseboard
Management
Controll er

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 14
As described in the previous section, the O-DU7-2 hardware can be implemented with difference design choices. Here, 1
we use a SoC design-based as an example which performs most of the workload for O-DU7-2.  The accelerator can be 2
used to perform other functions based on the overall performance requirement. Several Ethernet controllers are also 3
used for front haul link, back haul link and remote console control connection. The  other parts include: RAM, flash 4
memory, and hard drive storage. The JTAG and USB ports are provided for hardware debug and local connection if 5
needed. Finally, BMC block is mainly responsible for monitoring the hardware status  of the motherboard. 6
2.2.3 O-DU7-2 Hardware Components 7
In this section, we describe the details of the O-DU7-2  hardware component’s requirements, their features and 8
parameters. The component selection is based on the use case requirements which are listed in the hardware architecture 9
and requirements document [6]. 10
2.2.3.1 Digital Processing Unit 11
This example of the digital processing unit in O-DU7-2 is based on the General Purpose Processor (GPP).  12
a. Digital Processing Unit Requirement 13
The GPP requirements are listed in the following table. 14
Table 2-1: The Processor Feature List 15
Item Name Description
# of Cores 16
# of Threads 32
Base Frequency 2.20 GHz
Max Turbo Frequency 3.00 GHz
Cache 22 MB
Thermal Design Power (TDP) 100W
Max Memory Size (dependent on memory type) 512 GB
Memory Types DDR4
Max # of Memory Channels 4
 16
Interfaces: The interface specification on the main board are as follows: 17
Memory Channel Interfaces:  The system memory capacity, type and related information are described in the 18
following table. 19
 20
Table 2-2: The Memory Channel Feature List 21
Item Name Description
Memory Types DDR4
# of Memory Channels 4
ECC LRDIMM Up to 512GB
ECC RDIMM Up to 256GB
Memory Speed 2666/2400/2133MHz
DIMM Sizes 128GB, 64GB, 32GB, 16GB
Memory Voltage 1.2 V
 22
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 15
PCIe:  PCIe Gen 3 should be supported by the processor. There are total of 32 PCIe lanes with 128 Gb/s 1
bandwidth. The 32 PCIe lanes can be divided into two x16 slots by using a riser card.  2
Ethernet:  The system should be capable to offer aggregated 48 Gb/ s Ethernet bandwidth. The breakout the 3
ports are discussed in later section. When higher Ethernet bandwidth required, an Ethernet card can be 4
installed in one of the PCIe slot.  5
b. Digital Processing Unit Design 6
The digital processing unit is a system -on-a-chip (S oC) device which is a 64 -bit multi- core server class 7
processor. This SoC includes an integrated Platform Controller Hub (PCH), integrated high- speed I/O, 8
Integrated Memory Controllers (IMC), and four integrated 10 Gigabit Ethernet ports.  9
The SOC supports 512 -bit wide vector processing instruction set. It also supports hardware virtualization to 10
enable dynamic provisioning of services as communication service providers extend network functions 11
virtualization (NFV). Figure 2-2 shows the major functional blocks of the digital processing unit. 12
2.2.3.2 Hardware Accelerator 13
Hardware accelerators can be used in O-DU7-2 to offload computationally intensive functions and to optimize the 14
performance under varying traffic and loading conditions. The acceleration functional requirements and implementation 15
are system designer’s choice; however, the O-DU7-2 shall meet the minimum system performance requirements under 16
various loading and deployment conditions. In most cases, a Field Programmable Gate Array  (FPGA) or Application 17
Specific Integrated Circuit (ASIC) based PCIe card can be used to optimize the system performance. The FPGA(s) are 18
part of a Network Interface Controller (NIC) that further provides connectivity services. 19
2.2.3.2.1 Accelerator Design Solution 1 20
Channel coding for Low-Density Parity Codes (LDPC) and fronthaul compression requires a significant amount of bit 21
level processing and is well suited to a fine-grained FPGA architecture and/or low cost/power structured ASIC. Options 22
include: 23
• Virtualization: Multi-channel DMA, Virtual machine integration, load balancing functions 24
• Look-aside FEC: LDPC (de)coding, Polar (de)coding, Rate (De)Matcher, (De) Interleaver, Cyclic Redundancy 25
Check (CRC), Hybrid Automatic Repeat request (HARQ) retransmission 26
• Bump-in-wire Fronthaul: compression / decompression for latency and bandwidth reduction  27
a. Accelerator Requirements 28
Hardware and firmware requirements for this accelerator design are given in Table 2 -3 and Table 2 -4, 29
respectively. 30
Table 2-3: Accelerator Hardware Feature List 31
Item Name Description
PCIe (Interface with digital processing
unit） Gen4 x16 (and lower)
Form factor FHHL
Connectivity 2x QSFP28/56
FPGA Logic Elements: 1437K
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 16
M20K Memory: 139Mb
Quad A53 Hard Processor Sub-system
NIC Device 100Gb xHAUL for FH, BH & MH traffic shaping. Optional FPGA
co-processing.
DDR Main 8+8+1GB DDR4
Flash (FPGA images) >=1 Gbit
BMC Telemetry, Security, remote upgrade
Clocking For O-RAN C1, C2, C3 & C4
Fronthaul eCPRI, RoE IEEE1914.3, O-RAN WG4
GPS SMA for 1 PPS & 10MHz (in/out)
Operating Temperature (ambient) NEBS Compliant
Power <75W (without optional NIC device)
Clock Accuracy Low-Jitter, configurable clock ranging from 10MHz to 750MHz.
Option for OCXO (TCXO as standard)
 1
 2
Table 2-4: Accelerator Firmware Feature List 3
Item Name Description
Remote system upgrade Securely upgradable FPGA flash image
Queuing 64 Queues supported equally split between UL & DL.
LDPC Acceleration
NR LDPC Encoding with, interleaving and rate-matching.
NR LDPC Decoding with sub-block de-interleaving function of
reverse rate matching.
Early Termination, CRC attachment and HARQ buffering.
5G Throughput: DL 14.8Gbps, UL 3.2Gbps
Load Balancing (channel coding) Load balancer distributes the pending encoder/decoder requests to
encoder/decoders
Descriptor Format (channel coding)
Code block based interface.
Software enablement by BBDEV API (DPDK)
https://www.dpdk.org/
https://doc.dpdk.org/guides/prog_guide/bbdev.html
Fronthaul Compression In-line compression/decompression for Mu-Law, block-floating
point and quantization according to the O-RAN WG4 specification.
Open programmable acceleration
environment
Support for:
• FPGA Flashing upgrade
• Firmware version reporting
• PCIe diagnostics
• Ethernet diagnostics
• Temperature and voltage telemetry information
 4
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 17
b. Accelerator Design 1
Figure 2-3 illustrates Accelerator Design 1 without optional NIC Device. Figure 2-4 illustrates the Accelerator 2
Design 1 with optional NIC Device.   3
 4
Figure 2-3: Accelerator Design 1 without optional NIC Device 5
 6
 7
Figure 2-4: Accelerator Design 1 with optional NIC Device 8
2.2.3.2.2 Accelerator Design Solution 2 9
The O-DU7-2 system is typically implemented using a multi-core processor and one or more hardware accelerators. 10
Parts of O-DU7-2 protocol stack can be implemented in software running on the multi-core processors, some of the 11
computationally intensive L1 and L2 functions are offloaded to FPGA-based or similar hardware accelerators. This is a 12
programmable hardware, which provides both flexibility and high computing capabilities.  13
a. Accelerator Requirement 14
The accelerator unit comprises one or more FPGAs (e.g., two FPGAs), sufficient amount of DDR4 memory, 15
and synchronization circuitry where one of FPGAs is used for L1 functional offload and the other one is used 16
to perform fronthaul connectivity functions/protocols. The FPGA for L1 offload uses dedicated cores for 17
channel encoding/decoding as well as FPGA and processing resources for running L1 functions such as but 18
FPGA
Connectivity & L1
Processing.
C1,2,3,4 Sync
Digital
Processing Unit
L3,L2,L1(part)
PCIe Gen 4x16
Or lower ( 200G)
FH 2x2x56Gbps
Or l ower
1PPS & 10MHz
SMA
FPGA
Connectivity & L1
Processing.
C1,2,3,4 Sync
Digital
Processing Unit
L3,L2,L1(part)
P CIe Ge n 4x8
Or lower (100G)
FH 2x2x56Gbps
Or l ower
1PPS & 10MHz
SMA
NICP CIe Ge n 4x8
Or lower (100G)
100Gb
P CIe
Gen4x16
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 18
not limited to rate matching and de -matching, interleaving and scrambling, demodulation and HARQ buffer 1
management as well as OFDM modulation/demodulation and channel estimation.  2
Key features of the FPGA-based accelerator include: 3
• 2X10/25G eCPRI or Ethernet open fronthaul interface 4
• Built-in SyncE/IEEE 1588v2 synchronization + external reference timing 5
• L1 offloading options 6
‒ LDPC encoding and decoding  7
‒ Polar encoding and decoding  8
‒ HARQ management with on board DDR memory (including DDR controller and interfaces)  9
‒ Other L1 offloading candidates include PRACH detection, MIMO encoding and decoding, 10
channel estimation 11
‒ Partial or full L1 functions can be offloaded. It is recommended to offload the user-plane 12
channel coding chain and part of or the entire control-plane channel coding chain to the 13
hardware accelerator. 14
• PCIe Gen3 x16, two Gen4 x8, or PCIe Gen3 x16 bifurcated to two Gen3 x8 15
• GPP supported 16
• Standard PCIe FHHL card (It is assumed that the hardware accelerators further perform NIC functions).  17
• 2x SFP28 for 25G Ethernet 18
• 8GB DDR4 memory for buffering 19
• Power consumption not to exceed 75W 20
The accelerator requirements are summarized in Table 2-5. 21
Table 2-5: Accelerator Hardware Component List 22
Item Name Description for FPGA 1 Description for FPGA 2
SoC
Resources
System Logic cells - 930K
CLB LUT - 425K
SDFEC -8
DSP Slices - 4,272
BRAM - 38.0Mb
URAM - 22.5Mb
System Logic cells - 1,143K
CLB LUT - 523K
CLB Flip-Flops -1,045K
DSP Slices - 1,968
BRAM - 34.6Mb
URAM - 36.0Mb
Form Factor FHHL PCIe Form Factor
PCIe Interface
x8 Gen1, Gen2, Gen3 interface to FPGA 2 and
x8 Gen1, Gen2, Gen3 interface to FPGA 1
have x16 to two x8 bifurcation
On Board
Memory
Total Capacity 4 GB in PL, upgradeable to 8GB
Total Capacity 2 GB in PS, upgradeable to 4GB
Total Capacity 4 GB in PL, upgradeable to 8GB
Total Capacity 2 GB in PS, upgradeable to 4GB
Network
Interface(s)  2xSFP28 optical interfaces to FPGA2
(User Configurable, includes 10/25 Ethernet)
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 19
Other External
Interface(s) Micro USB for JTAG support (FPGA programming and debug) and access to BMC
Graphical
User interface
GUI for monitoring the basic board parameters, monitoring temperature alerts, firmware upgrades for
BMC
Board
Management
Controller
• Power sequencing and reset
• Field upgrades
• FPGA configuration and control
• Clock configuration
• I2C bus access
• USB 2.0
Operating
Temperature -5°C - 55°C
Power < 75 W
Clocking
Options
Low-Jitter, configurable clock ranging from10MHz to 750MHz
1 PPS input and output with assembly option for OCXO and TCXO
 1
 2
 3
The following are the accelerator’s functional and interface requirements. 4
Functional offload requirements: 5
One of the candidate functions for offloading is the LDPC encoder and decoder, which typically consists of 6
computationally intensive and relatively highly power consuming functions. It must be noted that neither 7
software implementation in CPU nor soft FPGA  logic implementation would provide a highly power efficient 8
solution while meeting/exceeding 3GPP NR user-plane encoder/decoder throughput and latency requirements, 9
rather a hardened implementation of the FEC functions would be very power efficient. Downl ink and uplink 10
throughputs of up to 40Gbps and 18Gbps, respectively, are shown feasible with this architecture. Other 11
candidate L1 functions for acceleration include CRC generation, segmentation, bit -level/sub-block 12
interleaving and scrambling as well as FFT/IFFT processing, for which an FPGA can be used. 13
For other symbol processing L1 functions which require heavy multiply and accumulation operations, FPGAs 14
1 and 2 have DSP blocks that can efficiently perform these operations. Polar encoding and/or decoding on the 15
control-plane can also be offloaded to FPGA 1 resulting in high throughputs and low latencies.  16
Interface requirements: 17
PCIe: PCIe interface is widely used to provide interface between the GPP and hardware accelerators. FPGA 18
devices have dedicated PCIe hard IP which facilitate implementation and quick setup of PCIe interface. They 19
support both PCIe Gen3 x16 or PCIe Gen4 x8, which allow the FPGA device to interface with any GPP 20
supporting either PCIe Gen3 x16 or PCIe Gen4 x8 interface. 21
Fronthaul: FPGA devices can support various speed grades and any fronthaul protocols, customers can use 22
off-the-shelf eCPRI or Ethernet IPs to quickly implement and configure any fronthaul interface protocol.  23
Serial transceivers: FPGA devices have SerDes resources to im plement various connectivity speeds (e.g., 33 24
Gb/s) per SerDes, 10G/25G/50G/100G Ethernet connections can use these SerDes resources.  25
Ethernet MAC speed:  FPGA devices have hardened implementations of Ethernet MAC that support speeds 26
of 100 Gbps and above. The Ethernet MAC IP allows power -efficient implementation of high speed Ethernet 27
connectivity. In the example shown in Figure 2- 3, FPGA 1 and FPGA 2 can use the hard 100Gbps MAC IPs 28
to connect each other, allowing the L1 and fronthaul functions to be distributed across these two FPGAs with 29
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 20
less connectivity overhead. For other Ethernet MACs such as 10G/25G Ethernet, they provide soft Ethernet 1
MAC IPs, so when implementing eCPRI or Ethernet fronthaul functions, 10G/25G Ethernet MAC can be 2
used. 3
b. Accelerator Design 4
The hardware accelerator supports GPP. Figure 2-5  illustrates a two-chip acceleration architecture comprising 5
two FPGAs with multi- lane PCIe interfaces toward the CPU and external connectivity toward O -RU7-2(s) via 6
eCPRI and O -CU(s) through GbE connectivity. The example architecture further depicts multi -lane Gen3 or 7
Gen4 PCIe interfaces between each FPGA and the CPU. The FPGAs communicate through high- bandwidth 8
Ethernet (GbE) transport. 9
 10
Figure 2-5: Example 2-chip FPGA-based Hardware Acceleration in O-DU7-2 11
2.2.3.2.3 Accelerator Design Solution 3 12
Channel coding for LDPC and fronthaul compression requires a significant amount of bit level processing and is wel l 13
suited to a fine-grained structured ASIC. Features include: 14
• Virtualization: Multi-channel DMA, Virtual machine integration, load balancing functions 15
• Look-aside FEC: Turbo (de)coding, LDPC (de)coding, Rate (De)Matcher, (De) Interleaver, CRC, HARQ 16
retransmission & (de) interleaver. 17
a. Accelerator Requirement 18
Accelerator Hardware and Firmware features are listed in Table 2-6 and Table 2-7, respectively. 19
 20
Table 2-6: Accelerator Hardware Feature List 21
Item Name Description
PCIe  Gen3 x16
Form factor HHHL
FPGA1
(L1 Offload)X86 or ARM-based
CPU
(L2 and Partial L 1)
F1 Interface
Ethernet (10/25G) FPGA2
(Conn ectivity)
[Bif urcated] P CIe Inte rf ace
P CIe Ge n3x16 (Gen4x8)
100G
Fronthaul Interface
10/25G
Ethe rnet/eCP RI
Inter-Chip
Interface
100G Ethernet
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 21
DDR  DDR4 (64-bit +ECC), 2667Mbps Interface for HARQ buffering
Board Management Controller Telemetry, Security.
Power <35W
 1
 2
 3
Table 2-7: Accelerator Firmware Feature List 4
Item Name Description
Queuing 64 Queues supported equally split between UL & DL.
LDPC Acceleration
NR LDPC Encoding with, interleaving and rate-matching.
NR LDPC Decoding with sub-block de-interleaving function of
reverse rate matching.
Early Termination, CRC attachment and HARQ buffering.
5G Throughput: DL 23Gbps, UL 8Gbps
Load Balancing (channel coding) Load balancer distributes the pending encoder/decoder requests to
encoder/decoders
Descriptor Format (channel coding)
Code block and transport block based interface.
Software enablement by BBDEV API (DPDK)
https://www.dpdk.org/
https://doc.dpdk.org/guides/prog_guide/bbdev.html
 5
b. Accelerator Design 6
The following diagram shows the structured ASIC based accelerator design.  7
 8
 9
Figure 2-6: Structured ASIC Accelerator Design 10
Structured ASIC
LDPC
Code/Transport
Block
Digital
Processing Unit
L3,L2,L1(part)
P CIe Ge n 3x16
Or lower (100G)
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 22
2.2.3.3 Baseboard Management Controller 1
BMC is used to perform hardware power control (power on, power off and power cycle), monitor hardware status 2
(temperatures, voltages, etc), monitor Basic I/O System (BIOS)/ Unified Extensible Firmware Interface (UEFI) 3
firmware status, and log system events. It provides remote access via shared or dedicated NIC. System user can do 4
console access via serial or physical/Kernel-based Virtual Machine (KVM). The BMC has dedicated RAM and flash 5
memory. It provides access via serial port or Ethernet port. Figure 2-2 describes the BMC connections with related 6
components. 7
2.2.4 Synchronization and Timing 8
2.2.4.1 Synchronization and Timing Design 1 9
This section describes the synchronization and timing mechanism that is used in the O-DU7-2. 10
a. Hardware Requirements 11
The O-DU7-2 shall support following timing synchronization methods: 12
1. GPS Synchronization  13
2. Ethernet based IEEE1588V2 Synchronization 14
3. BeiDou Synchronization 15
4. BeiDou and GPS switching 16
b. Hardware Design 17
Depending on the timing distribution topologies used, the O -DU7-2 system clock is able to synchronize with 18
the Grand Master Clock (GMC) using IEEE1588 via either the front haul NIC or backhaul NIC, or 19
synchronizing timing using Global Navigation Satellite System (GNSS). In the case of IEEE1588, the 20
Physical Hardware Clock (PHC) within the NIC is synchronized with the GMC first, then the O -DU7-2 system 21
clock is synchronized with the PHC. The O -DU7-2 is also capable to provide clock to the O -RU7-2 via front 22
haul if needed. When GNSS becomes  available to O-DU7-2, it will be able to synchronize the system clock to 23
Coordinated Universal Time (UTC).  Figure 2-7 outlines the O-DU7-2 timing synchronization mechanisms. 24
 25
Figure 2-7: O-DU7-2 Timing Synchronization 26
 27
2.2.4.2 Synchronization and Timing Design 2 28
This section describes the synchronization and timing mechanism that is used in the hardware accelerator board.  29
PHC
NIC
Syste m
Clock
 PHC
NIC
Fro nthaulBackhaul
GNSS
1pps
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 23
a. Hardware Requirements 1
Each hardware accelerator board that supports connectivity functions (e.g., O -RAN fronthaul) in O -DU7-2 2
must be able to support external synchronization I/O and to receive or transmit 1 PPS reference clock source 3
in order to ensure synchronization across network.  4
b. Hardware Design 5
The accelerator board can operate in the master or slave mode when supporting IEEE 1588v2 6
timing/synchronization. It can generate 1 PPS reference clock for synchronization in the master mode and can 7
receive the 1 PPS reference clock in the slave mode for internal synchronization. The timing circuitry of the 8
accelerator board is shown in Figure 2-8 . Two FPGA SerDes transceivers are used to receive and transmit 9
SyncE TX and RX clocks. 10
 11
 12
 13
Figure 2-8: HW Acceleration Board Timing and Synchronization 14
2.2.5 External Interface Ports 15
The external interfaces of O-DU7-2 are described below.  16
a. Hardware Requirements 17
The following table shows the external ports or slots that the system provided. 18
Table 2-8: External Port List 19
Item Name Description
Ethernet Octave Gigabit Ethernet LAN connectors
Dual 10GbE Base-T Ethernet connectors
Dual 10GbE SFP+ Faber Ethernet connectors
2x100G QSFP28 or 2x25G SFP28
USB 2 USB 3.0 ports
Serial Port 1 COM port via RJ45
Antenna port 1 SMA connector for GNSS
 20
b. Hardware Design 21
The digital processing unit is a SOC device which provides the external ports described in the hardware 22
requirement section. The system includes 2 USB 3.0 ports, and the serial RS232 port that can be used for 23
Console Redirection, e.g. Out -of-Band Management. The system provides eight 1Gbps and four 10Gbps 24
Ethernet ports. There are two or four 25G e CPRI ports in system depends on the accelerator card used.  The 25
system also provides a RF interface to connect GNSS antenna. The following diagram outlines the external 26
interfaces that supported. 27
PLL
FPGA
(IEEE 1588v2
Stack)
SyncE TX C lock
1 PPS
Ot he r Cl oc ks
TCXO/OCXO Reference
GPS (1 PPS)
SerDes
SerDes
SyncE RX Clock
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 24
O-DU7-2
GNSS
Antenna
Port
Ethernet
Ports
2 USB 3.0
Ports
Serial Port
 1
Figure 2-9: External interfaces reference design 2
2.2.6 O-DU7-2 Firmware 3
BIOS and BMC firmware are needed in the system and shall be installed. 4
2.2.7 Mechanical 5
The mechanical design for mother board, chassis, and cooling are listed in this section. 6
• Mother Board 7
The mechanical layout of the mother board shows the location of major components and interface ports. The 8
following diagram also provides the dimension of the board. 9
 10
 11
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 25
 1
Figure 2-10: Mother Board Layout Diagram 2
• Chassis 3
The 1U rack mount chassis contains the layout of the power supply, Solid State Drive ( SSD) and fans. The 4
chassis dimension is showed in following figure. 5

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 26
  1
Figure 2-11: Chassis Mechanical Diagram 2
 3
 4
c. Cooling 5
The system installs 4x 40x28mm PWM fans for the cooling. Up to 6 fans can be installed if needed.  6
2.2.8 Power Unit 7
In a fully loaded system with two PCIe slots populated with 75W each, the system power consumption should be less 8
than 400W. The total system power requirement shall be kept less than 80% of the power supply capacity.  9
a. Hardware Requirements 10
The power is provided by 500W High-Efficiency power supply with Power Management Bus (PMBus) 1.2. 11
The power support input and output power rails are listed below. 12
AC Input:  100-240V, 50-60Hz, 6.6A max 13
DC Output:  +3.3V: 12A 14
+5V: 15A 15
+5V standby: 3A 16
+12V: 41A 17
-12V: 0.2A 18
b. Hardware Requirements 19
The O-DU7-2 chassis includes one 500W power supply unit. The power supply unit is auto-switching capable, 20
which enables it to automatically sense and operate at a 100v to 240v input voltage. The power supply unit 21
features are listed in the following table. 22

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 27
Table 2-9: Power supply unit feature list 1
Item Name Description
Output connectors 24pin/8pin/4+4pin/HDD/I2C
Dimension (W x D x H) 3.9 x 7.1 x 1.6 inch
Maximum Output Power

+3.3V: 12A
+5V: 15A
+12V: 41A
-12V: 0.2A
+5Vsb: 3A
Rated Input Voltage/Current 100-240Vac / 6.6A max
Rated Input Frequency  50-60HZ
Inrush current   Less than 30A
2.2.9 Thermal 2
Active cooling with up to 6 fans is integrated in the chassis. 3
The hardware acceleration cards described in Section 2.2.2.2 use passive cooling and a custom heatsink and is equipped 4
with temperature sensors. It is designed to operate in temperatures ranging from -5°C to +55°C.  5
2.2.10 Environmental and Regulations 6
The O-DU7-2 hardware system is RoHS Compliant. The power supply unit is EMC FCC/CISPR Class B compliant. 7
Table 2-10 lists the environmental related features and parameters.   8
Table 2-10: Environmental Features 9
Item Name Description
Operating Temperature -5°C to +55°C
Non-operating Temperature -40°C to 70°C
Operating Relative Humidity 8% to 90% (non-condensing)
Non-operating Relative Humidity 5% to 95% (non-condensing)
The hardware accelerator described in Section 2.2.2.2 is designed to operate in indoor environments and in 10
temperatures ranging from -5°C to +55°C.  11
  12
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 28
 1
2.3 O-RU7-2 Hardware Reference Design  2
In this section we describe, the HW reference design of all O-RU7-2 components including block diagram, HW 3
components, synchronization and timing, mechanical design, power supply, thermal, and environment requirements.  4
2.3.1 O-RU7-2 High-Level Functional Block Diagram 5
Figure 2-12 provides a high-level functional block diagram depicting the major HW/SW components.  It also highlights 6
the internal/external interfaces that are required.  This document shows how to implement the syst em defined by the 7
IPC-HAR [6] document. 8

O-RU7-2
RF
Processing
Unit
Digital
Processing
Unit
eCPRI
O-RAN
FH
Timing Unit
To/From
O-DU7-2
Power Unit
Local tim in g
from CDR
Local tim in g
from GNSS or
equivalent
GNSS
(optiona l)
 9
Figure 2-12: High-Level Functional Block Diagram 10
2.3.2 O-RU7-2 Hardware Components 11
General block diagrams for 2T2R and 4T4R O-RU7-2 examples are shown subsequently.  12
Figure 2-13 shows a 2T2R implementation and Figure 2-14 shows an 4T4R implementation.  In each of these diagrams, 13
the Digital Processing Unit is further detailed in 2.3.2.1.  Items under the umbrella of RF Processing Unit, including the 14
Transceiver, RFFE and other RF items are reviewed in additional detail in 2.3.2.2.  Clock and Synchronization are 15
reviewed in 2.3.3.  The Power Unit is detailed in 2.3.6. 16
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 29
Digital Processing Unit
Synchronizer
Port A
Rx0
Tx0
Tx1
Rx1
OR x0
OR x1
SERDES
SPI
SPINetwork
Cloc k
Clean
Cloc k
TRx
Reference
Transceiver
RFFE
bypas s enab le
enab le
PA
RFFE
bypas s enab le
enab le
PA
Power Unit
Clock
Tx
enab le
R x
enab le
TR
co ntrol
 1
Figure 2-13:  2T2R General Block Diagram with TR switch 2
Digital Processing Unit
Synchronizer
Port A
Rx0
Tx0
Tx1
Rx1
OR x0
OR x1
SERDES
SPI
SPINetwork
Cloc k
Clean
Cloc k
TRx
Reference
Transceiver
RFFE
bypas s enab le
enab le
PA
RFFE
bypas s enab le
enab le
PA
RFFE
bypas s enab le
enab le
PA
RFFE
bypas s enab le
enab le
PA
Rx0
Tx0
Tx1
Rx1
OR x0
OR x1
Power Unit
Clock
Tx
enab le
R x
enab le
TR
co ntrol
 3
Figure 2-14:  4T4R General Block Diagram with TR switch 4
 5
In following section, we describe their functionality, interfaces and performance of every block in the RF Processing 6
Unit.  Since device integration is an ongoing activity, chip boundaries may be fluid and some functionalities may move 7
from one block to another or entire functionalities may be absorbed into other blocks.  The sections below describe the 8
functional blocks independent of which physical device they may reside in. 9
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 30
2.3.2.1 Digital Processing Unit 1
The digital processing unit of O-RU7-2 is mainly for performing tasks related to FH interface, lower L1, RF interface, 2
and OAM. 3
i. FPGA Solution Design 1 4
The digital processing unit of O-RU7-2 is mainly for performing FH interface, lower L1, RF interface, and OAM 5
functions. 6
a. FPGA Requirement 7
The following items are the main requirement for the O-RU7-2: 8
• Interface requirement : One lane of bi -direction Serdes targeting eCPRI will be @10Gbps for FH split 9
option 7- 2. Four lane s of bi -direction JESD204B Serdes will be used for 2T2R . Eight lane s of b i-10
direction JESD204B Serdes will be used for 4T4R 11
• Resource requirement: FPGA resource requirements for 2T2R and 4T4R are shown in Table 2-11 and 12
Table 2-12. 13
Table 2-11: Resource requirement for 2T2R O-RU7-2 14
Module FF LUT BRAM18 DSP
Model A 343800 171900 1000 900
IFFT & CP+ 7763 5323 27 23
IFFT & CP- 7763 5323 27 23
PRACH frontend 4000 3000 32 50
DUC 4820 4346 0 108
DDC 4820 4346 0 108
CFR 11470 6136 22 36
DPD 34269 13250 188 87
JESD204B 4314 4285 0 0
Fronthaul(eCPRI) 10000 8000 1 0
Other 8000 5000 100 12
Total 97219 59009 397 447
  15
Table 2-12: Resource requirement for 4T4R O-RU7-2 16
Module FF LUT DSP BRAM18
Resource Mapping 10000 8000 0 102
PreCoding & pilot lns 5000 4000 16 4
IFFT+CP 6466 3952 15 75
Resource De-Mapping 10000 8000 0 181
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 31
FFT+CP 6466 3952 15 75
PRACH Filtering 8000 6000 36 16
Sub-Total 45932 33904 82 453
ChFIR 2832 2686 84 0
DUC 5148 3756 36 0
CFR 25676 12372 96 48
DPD 45770 17643 105 217
AGC 1000 600 8 4
DDC 1716 1252 12 0
UL_ChFIR 2832 2686 84 0
JESD2048 9900 11127 0 0
eCPRI 15000 14000 0 50
total 155806 100026 507 772
 1
• Processor requirement : For device model A, the processor will be used, one is used for device control 2
and management plane functions, the other one is for Digital Pre -Distortion (DPD) feedback path. For 3
device model C, dual -core ARM cortex -A53 will be used, similarly one is used for device control and 4
management plane functions, the other one is for DPD feedback path. 5
• Power requirement: Power estimations for 2T2R and 4T4R are shown in Figure 2-15 and Figure 2-16. 6
 7
Figure 2-15: Power estimation for 2T2R O-RU7-2 8

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 32
 1
Figure 2-16: Power estimation for 4T4R O-RU7-2 2
• Speed grade, environmental requirement: -2L, 0℃ to 110℃ 3
b. FPGA Design 4
This solution of the digital processing unit incorporates FPGA and a processor. The FPGA handles high 5
speed digital processing such as low L1, FH, DDC, DUC, CFR and so on. All functions are listed in the 6
previous section. The processor is used for hardware device configuration and the OAM function. The FPGA 7
and the processor core can be integrated into one SOC or implemented into two devices. Here the FPGA and 8
the processor core are integrated into one SOC device. 9
Processor
FPGA
SFP+
DDR
Flash
Debug
Transceiver
PLL
MIG
SPI
JESD204B
245.76MHz
1.92MHz
156.25MHz
SPI
IIC
Power:3.3V 2.5V 1.8V 1.35V 1.2V 0.9V
 10
Figure 2-17: FPGA Reference Design Diagram 11
For the processor portion, the internal RAM resource may not be enough. So the external DDR is needed to 12
let the processor handle more RAM consuming functions such as operation system or stack protocols like 13
Network Configuration Protocol (NetConf) Client. For the O-RU7-2 design, the DDR3 with 256Mb*16bit 14
memory capacity is enough. The interface between the DDR and processor can be memory interface 15
generator (MIG).The external Flash is used to store operation system related files, calibration information 16
of the RF portion, NetConf related files, FPGA firmware and so on. For this  O-RU7-2 design, the flash with 17

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 33
2Gb memory capacity is enough. The online debug function is performed by external Ethernet PHY with 1
an RJ45 connector. This allows the administrator to visit the internal function of the O -RU7-2 and control it. 2
The interface between the DDR and processor can be Media-Independent interface (MII). The Ethernet 3
PHY device can be very general 100M Ethernet Transceiver. The FPGA has one serdes lane connected to 4
optical module to perform the fronthaul link between O-RU7-2 and O-DU7-2 /FHGW7-2.Another 4 serdes 5
lanes of the FPGA are needed to connect one transceiver of the O-RU7-2 to transmit or receive IQ sample 6
by the interface of JESD204B while the FPGA needs synchronized clock signals to work well. The 7
interface between PLL and FPGA should be Low-Voltage Differential Signaling (LVDS). 8
2.3.2.2 RF Processing Unit 9
For the RF processing unit of O-RU7-2, it will perform functionalities of ADC, DAC, LO, down converter, up converter 10
and etc. 11
2.3.2.2.1 Transceiver Reference Design  12
For the O-RU7-2 the sampling function and frequency conversion function can be performed by transceiver. The 13
purpose of using the transceiver is to saving power and size of the PCB. The Transceiver is to convert between high 14
speed baseband data and a low-level RF for both transmit and receive signal chain.  In addition, the transceiver is 15
responsible for orchestration of control signals not limited to the PA enable, LNA enable, LNA bypass as well as other 16
required system level signals.   17
a. Hardware Requirements 18
Include the requirements for this component. 19
• Interface Requirements: The interface requirements for the Transceivers are list in Table 2-13. 20
Table 2-13: Interface requirements of the Transceiver 21
Item Name Description
High Speed Data

High speed data represents the baseband information being transmitted or received.
Depending on the configuration of the ORAN device, various bandwidths may be
supported leading to a range of payload rates.  Options for data include parallel data paths,
JESD204B and JESD204C.  Up to 8 lanes in each direction may be supported although
fewer is preferred.  Options such as DPD and numeric precision will impact the payload
rate.  Several options are shown in the following table.  All data represents IQ 16- bit
(N=16) precision.  Some devices support IQ 12 bit (N’=12) which may reduce the required
data rates accordingly.  The tables below assume 1 ORx for 2 TRx.  From
Table 2-14 and
Table 2-15, the number of lanes required may be determined by dividing the total bit rates
shown by the capacity of a lane, typically 12.5 GBPS for JESD204B and 25 GBPS for
JESD204C.
Reference Clock
(Device Clock)

The transceiver should receive a reference for internal clock and LO synthesis needs.  This
reference clock can function as the JESD204 Device Clock where the interface is by
SERDES.  The specific clock frequency is determined by the operation mode of the
transceiver and may range from 1Hz upward.
SYSREF

If the transceiver supports SERDES, then it should accept a SYSREF signal from the clock
or data source as appropriate.  The number and configuration for the SYSREF is
dependent on the operating mode of the transceiver.
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 34
SYNCB

If the transceiver supports SERDES, then it should also support a SYNCB for each link as
appropriate.
Control

Control of the transceiver is by way of 3 or 4 wire SPI or IIC functioning as a slave.
Support for 1.8V control is required and tolerance of 3.3V is preferred.  The transceiver
may optionally include a separate SPI master for control of peripheral devices as required.
GPIO

The transceiver may optionally include GPIO for controlling peripherals including but not
limited to PAs, LNAs and other devices.  These GPIOs should at a minimum support 1.8V
outputs but the specifics will be determined by the connected devices.  The GPIO should
also support input from peripheral devices.  Input should at a minimum support 1.8V logic
with tolerance of 3.3V preferred.
Tx Enable

The transceiver should provide an output to support enabling and disabling the external
devices in the transmit chain such as a TxVGA (optional) and PA.

Rx Enable The transceiver should provide an output to support enabling and disabling the external
devices in the transmit chain such as a RF Front End Module or LNA.
LNA Bypass The transceiver should provide an output to support bypassing the LNA appropriately in
the condition of a large blocker if so required.
RF Outputs RF outputs including the main Tx signal should support 50 ohm or 100 ohms signalling.
These outputs can be either single ended or differential.
RF Inputs RF inputs including the main Rx and the Observation Rx (ORx) (for DPD) should support
50 ohm or 100 ohms signalling.  These inputs can be either single ended or differential.
The device should support at least 1 ORx.
 1
Table 2-14: Payload with DPD in Digital Device (GBPS Rx/Tx) 2
Bandwidth
(MHz)
Parallel JESD204B JESD204C Parallel JESD204B JESD204C
 2T2R 4T4R
20 2.95/5.9 3.69/7.37 3.04/6.08 5.9/11.8 7.37/14.75 6.08/12.17
50 5.9/11.8 7.37/14.75 6.08/12.17 11.8/23.59 14.75/29.49 12.17/24.33
100 11.8/23.59 14.75/29.49 12.17/24.33 23.59/47.19 29.49/58.98 24.33/48.66
 3
Table 2-15: Payload with DPD in Transceiver (GBPS Rx/Tx) 4
Bandwidth
(MHz)
Parallel JESD204B JESD204C Parallel JESD204B JESD204C
 2T2R 4T4R
20 1.97/1.97 2.46/2.46 2.03/2.03 3.93/3.93 4.92/4.92 4.06/4.06
50 3.93/3.93 4.92/4.92 4.06/4.06 7.86/7.86 9.83/9.83 8.11/8.11
100 7.86/7.86 9.83/9.83 8.11/8.11 15.73/15.73 19.66/19.66 16.22/16.22
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 35
• Algorithm Requirements: The transceiver is required to provide appropriate algorithms to sustain RF 1
operation including but not limited to Rx AGC, Tx Power control.  DPD and CFR may be included 2
either in the transceiver or in the digital baseband device making the trade-offs in Payload shown in 3
Table 2-11 and Table 2-12. 4
• Device Configuration: The transceiver should support either 2T2R or 4T4R.  In addition, at least one 5
ORx path should be supported.  Additional ORx paths are allowed as required for the applic ation. 6
• Power Dissipation: Total dissipation of the TRx should be less than 6W for 4T4R.   7
• RF Specifications are given in Table 2-16. 8
 9
Table 2-16: RF specifications in Transceiver 10
Parameter Symbol Min Typ Max Unit Test Conditions/Comments
TRANSMITTERS
Center Frequency  650  6000 MHz
Transmitter Synthesis
Bandwidth
   450 MHz
Transmitter Large
Signal Bandwidth
   200 MHz
Transmitter Attenuation
Power Control Range
 0  32 dB Signal-to-noise ratio (SNR)
maintained for attenuation between
0 dB and 20 dB
Transmitter Attenuation
Power Control
Resolution
  0.05  dB
Adjacent Channel
Leakage Ratio
(ACLR)
     20 MHz LTE at −12 dBFS
   −66  dB 75 MHz < f ≤ 2800 MHz
In Band Noise Floor      0 dB attenuation; in band noise
falls 1 dB for each dB of
attenuation for attenuation
between 0 dB and 20 dB
   −154.5  dBm/Hz 600 MHz < f ≤ 3000 MHz
Out of Band Noise
Floor
     0 dB attenuation; 3 × bandwidth/2
offset
   −153  dBm/Hz 600 MHz < f ≤ 3000 MHz
Maximum Output
Power
     0 dBFS, continuous wave tone
into 50 Ω load, 0 dB transmitter
attenuation
   6  dBm 600 MHz < f ≤ 3000 MHz
Third Order Output
Intermodulation
Intercept Point
OIP3     0 dB transmitter attenuation
   27  dBm 600 MHz < f ≤ 5700 MHz
Error Vector Magnitude
(Third Generation
Partnership Project
(3GPP) Test Signals)
EVM
1900 MHz LO   0.6  % 50 kHz RF PLL loop bandwidth
3800 MHz LO   0.53  % 300 kHz RF PLL loop bandwidth
OBSERV ATION ORx
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 36
Parameter Symbol Min Typ Max Unit Test Conditions/Comments
RECEIVER
Center Frequency  450  6000 MHz
Gain Range   30  dB IIP3 improves decibel for decibel
for the first 18 dB of gain
attenuation; QEC performance
optimized for 0 dB to 6 dB of
attenuation only
Analog Gain Step   0.5  dB For attenuator steps from 0 dB to
6 dB
Receiver Bandwidth    450 MHz
Maximum Useable
Input Level
PHIGH     0 dB attenuation; increases
decibel
for decibel with attenuation;
continuous wave corresponds to
−1 dBFS at ADC
   −11  dBm 75 MHz < f ≤ 3000 MHz
Integrated Noise   −58.5  dBFS 450 MHz integration bandwidth
   −57.5  dBFS 491.52 MHz integration
bandwidth
Third-Order Input
Intermodulation
Intercept Point
IIP3      Maximum observation receiver
gain; test condition: PHigh - 11
dB/tone
Narrow Band

1900 MHz

2600 MHz

3800 MHz

15

16.5

18

dBm

dBm

dBm

Wide Band

1900 MHz
2600 MHz
38000 MHz

13
11
13

dBm
dBm
dBm
IM3 products>130 MHz at
baseband; test condition:  PHigh -
11 dB/tone ; 491.52 MSPS
Third-Order
Intermodulation
Product
IM3
   −70  dBc 600 MHz < f ≤ 3000 MHz
Spurious-Free Dynamic
Range
SFDR  64  dB Non IMx related spurs, does not
include HDx; (PHIGH − 11) dB input
signal
Harmonic Distortion      (PHIGH − 11) dB input signal
Second Order Harmonic
Distortion Product
HD2  −80  dBc In band HD falls within ±100
MHz
   −73  dBc Out of band HD falls within ±225
MHz
Third-Order Harmonic
Distortion Product
HD3  −70  dBc In band HD falls within ±100
MHz
   −65  dBc Out of band HD falls within ±225
MHz
RECEIVERS
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 37
Parameter Symbol Min Typ Max Unit Test Conditions/Comments
Center Frequency    6000 MHz
Gain Range   30  dB
Analog Gain Step   0.5  dB Attenuator steps from 0 dB to 6
dB
   1  dB Attenuator steps from 6 dB to 30
dB
Receiver Bandwidth    200 MHz
Maximum Useable
Input Level
PHIGH     0 dB attenuation, increases
decibel
for decibel with attenuation;
continuous wave = 1800 MHz;
corresponds to −1 dBFS at ADC
   −11  dBm 75 MHz < f ≤ 3000 MHz
Noise Figure NF     0 dB attenuation, at receiver port
   12  dB 600 MHz < f ≤ 3000 MHz
Input Third-Order
Intercept Point
IIP3

Difference Product,
2600 MHz (Wideband)
2600 MHz (Midband)
IIP3, d
17
21

dBm
dBm

Two (PHIGH − 9) dB tones near band
edge
Sum Product,
2600 MHz (Wideband_
IIP3, s
20

dBm

Two (PHIGH − 9) dB tones, at
bandwidth/6 offset from the LO
HD3 HD3     (PHIGH − 6) dB continuous wave
tone at bandwidth/6 offset from
the LO
   −66  dBc 600 MHz < f ≤ 4800 MHz
 1
b. Hardware Design 2
For the O -RU7-2 the sampling function and frequency conversion function can be performed by transceiver. 3
Usually the transceiver is integrated by ADC, DAC, LO, down converter, up converter and so on. The block 4
diagram of transceiver design is shown in Figure 2-18. 5
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 38
 1
Figure 2-18: Transceiver Reference Design Diagram (Optional elements are highlighted in Grey) 2
The definition of the input/output lines are as follows: 3
• REF Clock In is the differential reference input to the on -chip synthesizer.  This may also function as the 4
SERDES Device Clock. 5
• SYSREF is a JESD204B/C differential synchronization signal. 6
• Ext LO/Clock Input is an optional input that can be used as an alternate LO or clocking signal. 7
• Rx1 through Rx4 are differential receiver inputs to their respective cores. 8
• Tx1 through Tx4 are differential transmitter output from their respective cores. 9
• ORx1 through ORx4 are differential observation receiver inputs. 10
• SCLK is the serial control clock input. 11
• CSB is the active low device select for the control interface. 12
• SDO is the serial data output for the control interface.  This pin may be omitted for 3- pin control 13
implementations. 14
• SDIO is a bidirectional serial data interface.  In 4-pin mode, this pin functions as the serial data input. 15
• GPIO1 – GPIO# are general purpose IO signals used for interrupts, enables, test mode and resets.  These 16
are used as interface and control for peripheral devices including controllers, TxVGAs, PA, LNA and 17
similar devices where SPI control is too slow. 18
• SYNCIN are differential pins associated with the receiver channels of the JESD204 interface.  In not 19
used, they are typically grounded.  Up to 4 pair may be supported. 20
• SERDES Out are differential JESD204B/C data output interfaces.  Up to 8 lanes may be active.  21
• SERDES In are differential JESD204B/C data input interfaces.  Up to 8 lanes may be active.  22
Con trol
Interface
Cloc k,
Synchronization
& Synthesis
Decima tion
pFIR
AGC
Tuning
RSSI
Overload
Device Management
Receiver Block 4
ADC
Decima tion
pFIR
AGC
Tuning
RSSI
Overload
Device Management
Receiver Block 3
ADC
Decima tion
pFIR
AGC
Tuning
RSSI
Overload
Device Management
Receiver Block 2
ADC
Decima tion
pFIR
AGC
Tuning
RSSI
Overload
Device Management
Receiver Block 1
ADC
Interpolation
pFIR
Tuning
Device Management
Transmit Block 4
DAC Interpolation
pFIR
Tuning
Device Management
Transmit Block 3
DAC Interpolation
pFIR
Tuning
Device Management
Transmit Block 2
DAC Interpolation
pFIR
Tuning
Device Management
Transmit Block 1
DAC
Decima tion
pFIR
AGC
Tuning
RSSI
Overload
Device Management
Obs ervatio n
Receiver
ADC
J ES D204B/C
Ser ial Inter face
SPI Port
SCLK
CSB
SDO
SDIO
SYNCIN
SERDES Out
SERDES In
SYNC OUT
CPIO1
GPIO2
GPIO3
GPIO#
Rx4
Rx3
Rx2
Rx1
Tx4
Tx3
Tx2
Tx1
OR x1
OR x2
OR x3
OR x4
REF Clock In
S Y SR EF
Ext LO/Cloc k In
DPD Engi ne
Optional
Feature s
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 39
• SYNCOUT are differential pins asso ciated with the transmitter channels of the JESD204 interface.  If 1
not used, do not connect.  Up to 4 pair may be supported. 2
2.3.2.2.2 Power Amplifier (PA) Reference Design  3
The Power Amplifier boosts the RF output to the level required for the base station class.  4
a. Hardware Requirements 5
The PA should have large enough gain to reduce the need for an additional driver.  This will reduce cost and 6
PCB space. The output power should be at least 27dBm (30dBm for 500mW/port to compensate for the loss of 7
switch and antenna fi lter). The ACLR should be greater than 47dBc according to the related 3GPP test mode. 8
DPD is needed to  reduce the power consumption.  The P1 dB requirement is closely related to the DPD 9
algorithm. 10
Table 2-17:  PA Requirements 11
Frequency band Band41 Band78 Additional Information
Gain >33dB >33dB
P3dB >34dBm >34dBm
>37dBm(500mW/port)
ACLR>=47dBc with DPD@100MHz NR
27dBm (30dBm for 500mW/port)
Input return loss <-15dB <-15dB
Output return loss <-15dB <-15dB
Switching Speed <1us <1us
HD2 >28dBc >28dBc CW 27dBM
HD3 >30dBc >30dBc CW 27dBm
 12
  13
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 40
 1
• Interface Require  2
The interface requirements of the transmit PA are listed in Table 2-18. 3
 4
Table 2-18: Interface requirements of the transmit PA 5
Item Name Description
Enable

The enable input should be compatible with 1.8V logic and tolerate 3.3V as required.  A
logic high enables the PA .  A logic low disables the device and places it in a minimum
dissipation mode.
RF Outputs

RF outputs support 50 -ohm single ended to properly interface to a directional coupler,
isolator, switch or antenna.
RF Inputs RF inputs should support 50 ohm, single ended match to the transceiver output  or preamp.
RF power detector Power detector (optional)
 6
• Power Dissipation: Dissipation while enabled should not exceed ~3W. 7
 8
b. Hardware Design 9
RFin is the input to the PA, RFout is the output of the PA. Vcc and Vbias are the power inputs of the PA. PAEN is 10
the control pin to disable or enable the PA. The input and output should match to 50 ohm as much as possible 11
to reduce the reflection. V cc and Vbias need capacitors to reduce the DC power ripples and give a short ro ute to 12
reduce the RF energy leakage. Figure 2-19 shows the details. 13
  14
Figure 2-19: PA Reference Design Diagram 15
2.3.2.2.3 Low Noise Amplifier (LNA) Reference Design  16
The purpose of the LNA is to boost the Rx signal to a level that can nominally interface directly to the transceiver.  This 17
block will typically be a 2-stage amplifier with a 2nd stage bypass.  The frontend will also include a TR switch to shunt 18
any Tx signal to a termination away from the amplifier.   19
RFin RFout
RFEN
Vcc
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 41
a. Hardware Requirements 1
The requirements of the LNA are listed here. 2
• Interface Requirements: The interface requirements of the transmit LNA are listed in Table 2-19. 3
Table 2-19: One stage LNA Requirements 4
Parameter Band 41 Band 78 Additional Information
NF <1dB <1dB
Gain >15dB >15dB
P1dB >18dBm >18dBm
Input return loss <-12dB <-12dB
Output return loss <-15dB <-15dB
Switching Speed <1us <1us
IP3 >30dBm >30dBm 2 Tone CW -15dBm
K >1 >1 up to f = 12.5 GHz
Max input power >15dBm >15dBm
 5
• Device Configuration: Single or dual device. 6
• Power Dissipation: Less than 500 mW for a dual when device is fully enabled in receive mode.   7
• RF Specifications: For LNA unit, it should have larger enough gain to reduce extra driver amplifier for 8
cost and PCB space. The NF figure of LNA should small enough to overcome the  loss of switch and 9
filter.  10
Table 2-20: Two stage LNA Requirements 11
Frequency band Band41 Band78 Additional Information
NF <1 dB <1.5 dB
Gain
High gain >=32 dB
Low gain >=16 dB
High gain >=32 dB
Low gain >=16 dB

P1dB >18dBm >18dBm
Input return loss <-12dB <-12dB
Output return loss <-15dB <-15dB
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 42
Switching Speed <1us <1us
IP3 >30dBm >30dBm 2 Tone CW -15dBm
K >1 >1 up to f = 12.5 GHz
Max input power >15dBm >15dBm
 1
b. Hardware Design 2
The reference designs for one stage LNA and two-stage LNA are given. 3
• One stage LNA 4
RFin is the input port of the LNA. RFout is the output of the LNA. Vcc is the power input of the LNA. LNA 5
EN is the control pin to disable or enable the LNA. The input match to 50 ohm as much as possible to 6
reduce the reflection. But for output of the LNA, it is hard to get best Noise figure and the output return loss. 7
Compromise is needed between NF and return loss. Usually the return loss should be around - 10dB or -8
12dB. Also is should be very careful to assure the stability of the LNA in a large bandwidt h. Vcc needs 9
capacitors to reduce the DC power ripples and give a short route to reduce the RF energy leakage. Figure 10
2-20 shows the details. 11
  12
Figure 2-20: One Stage LNA Diagram 13
• Two stage LNA 14
RFin is the input port of the LNA. RFout is the output of the LNA. Vcc is the power input of the LNA. LNA 15
EN is the control pin to disable or enable the LNA. The input matches to 50 ohm as much as possible to 16
reduce the reflection. But for output of the LNA, it is hard to get best Noise figure and the output return loss. 17
Compromise is needed between NF and return loss. Usually the return loss should be around - 10dB or -18
12dB. Also is should be very careful to assure the stability of the LNA in a large bandwidth. Vcc needs 19
capacitors to reduce the DC power ripples and give a short route to reduce the RF energy leakage. Figure 20
2-21 shows the details. 21
RFin RFout
LNAEN
Vcc
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 43
  1
Figure 2-21: Two-Stage LNA Diagram 2
2.3.2.2.4 RF Switch Reference Design  3
For TDD use, the TX and RX links work spiritedly by time duplex. The switch is used to change the RF link according 4
to the TDD duplex. In the TDD TX mode, the switch is switched to connect PA and antenna. In TDD RX mode, the 5
switch is switched to LNA and antenna. 6
a. Hardware Requirements 7
The requirements of the RF switch are listed here. 8
• Interface Requirements 9
The interface requirements of the switch are listed in Table 2-21. 10
Table 2-21: Interface requirements of the RF switch 11
Item Name Description
Control  Control the switch working mode
RF COM The port connected to the antenna
RF inputs should support 50 ohm, single ended to match the antenna.
RF Outputs The port connected to the LNA.
RF inputs should support 50 ohm, single ended to match the LNA.
RF Inputs The port connected to the PA.
RF inputs should support 50 ohm, single ended to match the PA output.
 12
• RF Specifications 13
For switch, it should have larger P1dB to not degrade the ACLR or damage the switch itself. The output 14
power should be at least 26dBm (29dBm for 500mW/port) count on the loss of antenna filter so it must 15
have low loss. Also the isolation needs to be high to protect the LNA. Higher HD2 and HD3 are needed to 16
reduce the out of band emissions. 17
RFin
LNAEN
Vcc
RFout
Vcc
LNAbypass
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 44
Table 2-22: RF Switch Requirements 1
Frequency band Band 41 Band 78 Additional Information
Loss <0.8dB <0.8dB
P1dB >36dBm >36dBm
>39dBm(500mW/port)

Input return loss <-15dB <-15dB
Output return loss <-15dB <-15dB
Switching Speed <1us <1us
Isolation >30dB >30dB
HD2 >70dBc >70dBc CW 27dBm
HD3 >70dBc >70dBc CW 27dBm
 2
b. Hardware Design 3
RF Com is the input port of the switch, also can be the output of the switch. RF in is the input of the switch. 4
RF out is the output of the switch. Control 1 and control 2 are the control pin to switch the RFin to RF Com or 5
from RF Com to RF out. Figure 2-22 shows the details. 6
  7
Figure 2-22: RF Switch Reference Design Diagram 8
2.3.2.2.5 Antenna Reference Design 9
The antenna is used to radiate the TX power on to the air and receive the RX power from the air. For indoor Picocell 10
scenario, the isotropic antenna is the first choice.  11
a. Hardware Requirements 12
The following table shows the antenna requirement for the O-RU7-2. 13
Control1
Control2
RFin
RFout
RF com
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 45
 1
Table 2-23: Antenna Requirements 2
Frequency band  Band 41 Band 78
VSWR ≤1.8 ≤1.8
Power capacity ≥1 W ≥2 W
Gain ≥2 dBi ≥2.5 dBi
Beam width on
vertical direction
≥35° ≥35°
pattern roundness on
horizontal direction
±3 dB ±3 dB
 3
b. Hardware Design 4
One possible choice of the isotropic antenna is the whip antenna. Following figure shows a design of one kind 5
of whip antenna. 6
  7
Figure 2-23: Whip Antenna 8
2.3.3 Synchronization and Timing 9
The purpose of the Clocking device is to accept the network reference clock, typically 1 pps, and generate a jitter free 10
reference clock(s) for other devices in the system including the RF transceiver and digital block.  The clock is typically 11
part of an IEEE 1588 implementation either controlled by an external stack or implemented in the clock device itself 12
which could be part of the baseband implementation. 13
a. Hardware Requirements 14
Hardware requirements are: 15
• Interface Requirements: The interface requirements of the transmit Clocking are listed in Table 16
2-24. 17
 18

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 46
Table 2-24: Interface requirements of the clocking 1
Item Name Description
Reference Clock
Input

The clock device should receive a network reference clock from the FPGA/ASIC.  This
typically could be a 1pps, 10 MHz or other standard reference as determined by the
specific implementation.  More than one input is allowed that may be selected between
when the reliability of one reference is compromised.  Standard differential clocking
should be used to preserve signal integrity.
Control

Control of the transceiver is by way of 3 or 4 wire SPI or IIC functioning as a slave.
Support for 1.8V control is required and tolerance of 3.3V is preferred. Typically, the
clock devices will be part of an IEEE1588v2 protocol loop controlled by way of this
control interface or other GPIO lines as required by the hardware implementation.
Clock Outputs

One or more clock outputs are required to drive the digital device and transceiver clock
inputs.  Each output should be independently programmable in frequency to suit the
application.  The outputs should nominally be differential to preserve clocking edge and to
maximize tolerance of high common mode signals.
RF Inputs RF inputs should support 50 ohm or 100 ohms, single ended or differential signalling to
match the transceiver output.
 2
• Power Dissipation:  Total dissipation should be about less than 2W. 3
• RF Specifications: Clocking RF requirements are given in the following table. 4
Table 2-25: Clocking RF requirements 5
Absolution Phase Noise, Dual Loop
Mode - LVDS OUTPUT
Typical Additional Information
fOUT = 122.88 MHz  Example is using an external 122.88 MHz
VCXO (Crystek CVHD-950); reference =
122.88 MHz; channel divider = 10 or 1;
PLL2 loop bandwidth (LBW) = 450 kHz.
10 Hz Offset −86 dBc/Hz
100 Hz Offset −106 dBc/Hz
1 kHz Offset −126 dBc/Hz
10 kHz Offset −135 dBc/Hz
100 kHz Offset −139 dBc/Hz
800 kHz Offset −147 dBc/Hz
1 MHz Offset −148 dBc/Hz
10 MHz Offset −157 dBc/Hz
40 MHz Offset −158 dBc/Hz
Absolute Phase Noise, Single
Loop Mode – LVDS OUTPUT Typical

LVDS OUTPUT
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 47
fOUT = 122.88 MHz  Example is using an external 122.88 MHz
reference (SMA100A generator); reference
= 122.88 MHz; channel divider = 10; PLL2
LBW = 450 kHz.
10 Hz Offset −111 dBc/Hz
100 Hz Offset −113 dBc/Hz
1 kHz Offset −123 dBc/Hz
10 kHz Offset −135 dBc/Hz
100 kHz Offset −140 dBc/Hz
800 kHz Offset −147 dBc/Hz
1 MHz Offset −148 dBc/Hz
10 MHz Offset −157 dBc/Hz
40 MHz Offset −157 dBc/Hz
CLOCK OUTPUT ADDITIVE
TIME JITTER (BUFFER
MODE)
Typical
Example is using an external 122.88 MHz
source driving VCXO inputs (distribution
section only, does not include PLL and
VCO)
fOUT = 122.88 MHz 79 fS Integrated BW = 200 kHz to 5 MHz
 101 fS Integrated BW = 200 kHz to 10 MHz
 140 fS Integrated BW = 12 kHz to 20 MHz
 187 fS Integrated BW = 10 kHz to 40 MHz
 189 fS Integrated BW = 1 kHz to 40 MHz
 176 fS Integrated BW = 1 MHz to 40 MHz
 1
  2
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 48
 1
b. Hardware Design 2
For the clocking function, it is usually performed by a synchronization IC which may include one or more 3
PLLs. And it also can supply numbers of output port to support different frequency clocking.   4
 5
Figure 2-24: PLL Reference Design Diagram 6
REFA and REFB are differential reference clock inputs from the source to be cleaned up and used as the 7
system reference.  REF_SEL is the control pin used to select between REFA and REFB signals .  LF1 is PLL1 8
external loop filter. VCXO_VT is the VCXO control voltage.  This pin is connected to the voltage control pin 9
of the external VCXO. VCXO_IN are differential signals from the external VCXO.  These typically can be 10
configured for single ended operation as well.  LF2_CAP is the external loop filter capacitor for loop 2.  This 11
cap is connected between this pin and LDO_VCO pin. LDO_VCO is the onchip LDO regular decoupling for 12
the VCO.   RESET(bar) is an active low pin to reset the internal logic to  their default states. CS(bar) is an 13
active low chip select for serial control. SCLK/SCL is a serial control port clock for both SPI and I2C.  14
SDIO/SDA is a bidirectional serial data pin for both SPI and I2C. SDO is the serial data out pin for 4- wire 15
mode. OUT0 through OUT13 are differential programmable output clock signals.  These are the primary 16
outputs of this device and provide high performance clock signals to the transceiver, baseband device and 17
other key elements.  This device is also responsible for providing SYSREF to various devices in the system if 18
required.  It may also use an external SYSREF as a source that may be retimed for local timing if necessary. 19
STATUS0/SP0 is a lock detect and other status signal. STATIS1/SP1 is a lock detect and other  status signal. 20
SYSREF_IN is an external SYSREF input clock is a differential input representing the JESD204 21
synchronization from the external source.  22
2.3.4 External Interface Ports 23
a. Hardware Requirements 24
The following table shows the external ports or slots provided by O-RU7-2. 25
VCX
O
REFA
REFB
REF_SEL
10-bit
Divider
Switch-
over
control
Loop
filter
Charge
Pump
P
F
D
PLL 1
Lock
Det
10-bit
Divider
10-bit
Divider
Charge
Pu mp VCO
5-bit
Divider Divider
÷3, ÷4, ÷5
PLL 2
Loop
filterPFD
8-bit
Divider
SY NC
x2
SCLK
SDO
SDIO
RESET
CS
LF2_EXT_CAP LDO_VCO
Control
Interface
(SPI & I2C)Status
Monitor
Lock
Detect/
Serial Port
Address
Status_0,1
/SP0,1
Lock
Detect
SPI_SYS_REF
Request
SYSREF
REQUEST (CMO S)
SYS_REF
Gener ation
Tri gger
D Q D Q
D Q
OUT0
OUT1
OUT2 to OUT 11
OUT12
OUT13
8-bit Divider
w/ Coar se
Delay
SY NC
Fi ne
de layD Q
8-bit Divider
w/ Coar se
Delay
SY NC
Fi ne
de layD Q
8-bit Divider
w/ Coar se
Delay
SY NC
Fi ne
de layD Q
8-bit Divider
w/ Coar se
Delay
SY NC
Fi ne
de layD Q
SYSREF
...
...
...
LF1 VCXO VT VCXO VCXO
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 49
Table 2-26: External Port List 1
Port Name Feature Description
Fronthaul interface One 10Gbps SFP+ transceiver interface
Or one RJ45 Ethernet interface
Debug interface RJ45 for debug usage
Power interface Two-pin male plug for power cable
 2
b. Hardware Design 3
• SFP+ case and connector: The SFP+ case and connector are standardized component on the market; 4
following figure describe the form factor of one SFP case which is integrated with connector. 5
 6
• RJ45 Ethernet interface: The RJ45 Ethernet interface is standardized component on the market; following 7
figure describe the form factor of one RJ45 interface. 8
 9
Figure 2-26: RJ45 interface 10
Figure 2-26: SFP+ case and connector
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 50
2.3.5 Mechanical 1
The shell of O-RU7-2 is showing in the following figure. The O-RU7-2 should be quiet, so it depends on the natural heat 2
dissipation method. Usually the bottom of the shell is built by metal. All hot component should make its surfaces 3
contact to metal shell through thermal pad. 4
 5
Figure 2-27: O-RU7-2 Shell Mechanical Diagram 6
 7
.  8
2.3.6 Power Unit 9
For Picocell, for the power solution of the O-RU7-2 can be over Ethernet cable (cat5E, cat6A) by POE (POE+, POE++) 10
or directly power cable with fibre. And for the board power solution, LDO and DCDC can be used. 11
a. Hardware Requirements 12
For PA unit, it should have larger enough gain to reduce extra driver amplifier for cost and PCB space. The 13
output power should be at least 27dBm count on the loss of switch and antenna filter. The ACLR should larger 14
than 47dBc according to the related 3GPP test mode. To reduce the power consumption, DPD is needed. And 15
the P1 dB requirement is closely related to the DPD algorithm. 16
Table 2-27: power unite requirement for 2T2R and 4T4R O-RU7-2 17
Module

Power consumption
  2T2R  4T4R  Unit

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 51
FPGA 9 11 W
Transceiver 5.74 11.48 W
PLL 1.78 1.78 W
PA 5 10 W 0.75 TDD ratio
LAN 0.15 0.3 W 0.25 TDD ratio
Ethernet PHY 1 1 W
DDR 0.9 0.9 W
Flash 0.1 0.1 W
others 1.65 1.65 W
component total power consumption 25.3 38 W
O-RU7-2 power consumption 29.7 45 W on board power efficiency 0.85
 1
Table 2-28: Power unite function 2
Function Priority
Enable/Disable Mandatory
Power good Optional
Input voltage Mandatory 48V
Output voltage Mandatory 0.85V 1.2V 1.3V 1.5V 1.8V
2.5V 3.3V 5V 12V etc.
 3
 4
b. Hardware Design 5
The block diagram of POE reference design is shown in Figure 2-28. Data Pair and Spare Pair are the POE 6
connections on the data transformers used to source the power over Ethernet.  V AUX is a local backup power 7
source if desired.  Isolated Output is the isolated raw output from the PoE sub- circuit. 8
 9
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 52
 1
Figure 2-28: PoE Reference Design Diagram 2
2.3.7 Thermal 3
O-RU7-2 will use passive cooling. 4
2.3.8 Environmental and Regulations 5
The O-RU7-2 hardware system is RoHS Compliant. The power supply unit is EMC FCC/CISPR Class B compliant. 6
Table 2-29 lists the environmental related features and parameters.   7
Table 2-29: Environmental Features 8
Item Name Description
Operating Temperature -5°C to +55°C
Non-operating Temperature -40°C to 70°C
Operating Relative Humidity 8% to 90% (non-condensing)
Non-operating Relative Humidity 5% to 95% (non-condensing)
 9
2.4 FHGW7-2 Hardware Reference Design  10
The FHGW7-2 is used to bridge the connation between O-DU7-2 and O-RU7-2. It needs to power the O-RU7-2 11
and reduces the front haul bandwidth.  12
V IN
Isolated
Power
Supply
Run
~       +
~       -
~       +
~       -
VPORT          HSGATE                             HSSRC
AUX                                                            PWRGD
Power over Ethernet
Controller
GND
C PORT
3 . 3 k
47 nF
V PORT
C PD
0 . 1 uF
V AUX   ( 9 V to  60 V )
DATA
PAIR
SPARE
PAIR
Isolated
Output
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 53
2.4.1 FHGW7-2 High-Level Functional Block Diagram 1
Figure 2-29 shows the FHGW7-2 block diagram for this reference design.  Following sections below describe the 2
functionality, interface and performance for each respective block of the Digital Processing Unit.  As device integration 3
is an ongoing activity, chip boundaries may be fluid and some functionality may move from one block to another or 4
entire functionalities may be absorbed into other blocks.  The sections below describe the functional  blocks independent 5
of which physical device they may reside in. 6
 7
 8
Figure 2-29: FHGW7-2 General Block Diagram 9
 10
2.4.2 FHGW7-2 Hardware Components 11
2.4.2.1 Digital Processing Unit 12
The FHGW7-2 need a lot of high speed interface. And for the shared cell application, the uplink need combining 13
function. 14
i. FPGA Solution Design 1 15
In this section, the requirement and reference design based on FPGA are described. 16
a. FPGA Requirement 17
FPGA+ARM
DDR
Flash
CLK
10G
SFP+.1
10G
SFP+.8
25G
SFP+
25G
SFP+
Power
FAN48V
220V
AC
…
RS232
RJ45
Serdes Serdes
Uplink Cascade
Power
interface1
Power
interface8…
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 54
The requirements are as follows: 1
• Interface requirement are shown in Table 2-30 2
Table 2-30:  Interface requirements of the FPGA 3
Serdes lane
At least 8 lanes of bi-direction10Gb Serdes
At least 2 lanes of bi-direction25Gb Serdes
 4
b. FPGA Design 5
This unit handles multiple high speed interfaces and the digital signal processing. The main chipset is based on 6
FPGA with ARM multi-core processor while FPGA is responsible for high speed data processing and ARM cores 7
are mainly for configuration and management.  8
The FPGA function is shown below: 9
For the uplink processing, the eCPRI interface module is used to receiver eCPRI link form O -RU7-2 and generate 10
the reference frequency and time slot for time and frequency synchronization. Then the eCPRI de -frame module 11
get the uplink IQ bit stream of the time domain the carrier from O-RU7-2. If the uplink IQ stream is compressed, 12
then it needs the de-compression module to translate them into original bit width.  13
After that all the O-RU7-2 uplink IQ streams are combined together and the precondition for the combine function is 14
that each stream from different O-RU7-2 are aligned in time domain. 15
Then the time domain IQ date go to the Low PHY function module to change to frequency domain IQ samples by 16
FFT. Other function is not detailed at here. 17
If the FHGW7-2 can support two separate cells then the two cell uplink signal should be aggregated or interleaved 18
together. Then capture the IQ streams in the eCPRI frame and transmitted by eCPRI interface to the O -DU7-2. 19
For the downlink processing, the procedure is much the same with uplink but with an inverse sequence. The 20
difference is that the downlink signal is duplicated with 8 copies and sends to different O -RU7-2. 21
There is also a eCPRI OAM module; actually this module will work with the processor (Arm) to accommodate the 22
OAM of different O-RU7-2 and the FHGW7-2 itself. 23
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 55
 1
Figure 2-30: FHGW7-2 Digital Processing Block Diagram 2
The resource needed for the FPGA is listed below: 3
Table 2-31: FPGA Resource usage for FHGW7-2 4
Device FF LUT URAM BRAM DSP
IQ MUX 1000 1000 0 0 0
Cascade 2000 2000 0 0 0
IQ combine 2000 2000 0 32 0
eCPRI deframe*9 63000 63000 0 180 0
eCPRI frame*9 63000 63000 0 180 0
Fronthaul(eCPRI)x
10 100000 80000 0 10 0
compress*1 3000 3000 0 24 32
de_compress*8 24000 24000 0 192 208
ethernet_cm 3000 3000 0 15 0
Other 20000 15000 0 200 0
 5
 6
eCPRI
 interface
eCPRI
 interface
eCPRI
 interface
De-
compress
De-
compress
De-
compress
Buffer
Buffer
Buffer
I/Q
combiniti
on
eCPRI
frame
eCPRI
interface
eCPRI
 de-frame
eCPRI
 de-frame
eCPRI
 de-frame
eCPRI
 interface
eCPRI
 interface
eCPRI
 interface
I/Q muxeCPRI
interface
Buffer
Buffer
Buffer
Compress
ion
eCPRI de-
frame
Other cell
aggregati
on
Other cell
aggregati
on
eCPRI
frame
eCPRI
frame
eCPRI
frame
Ethernet
OAM
Other cell
FHGW 7-2-7-2

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 56
2.4.3 Synchronization and Timing 1
In this section we describe the internal and external timing and synchronization that are managed by this 2
entity. 3
a. Hardware Requirements 4
• CLK requirement 5
The FHGW7-2 may support some kinds of synchronization method: 6
1) IEEE 1588/SyncE 7
2) Support GPS/GLONASS/GALILEO/BEIDOU 8
So the PLL must support 1pps or eCPRI CDR as the reference frequency.  9
Table 2-32: Requirements of the PLL device 10
Device Description
1PPS Supported
Synchronizer
number
at least 1
Output
channel
At least 5
VCO
integrated
Supported
 11
b. Hardware Design 12
This unit is to recover clock from external source and generate the synchronized clock to other devices. Upon 13
scenarios, there will be external sync source via eCPRI. 14
 15
Figure 2-31: CLK reference design for FHGW7-2 16
For general FPGA device, each bank may have 4 Serdes channel. It is better to have separated clk to each bank. 17
So two clk of 156.25 MHz are needed for the FHGW 7-2, which is used for the 8 10G serdes interfaces with O-18
RU7-2. One 390.625MHz is used for 2 25G serdes interface with O -DU7-2 or cascaded FHGW7-2. One 125MHz 19
is used for FPGA system. One 250MHz clk for DDR device function.  One 390.625MHz is used for 25G 20
eCPRI interface between O -DU7-2 and FHGW 7-2. The input of the CLK module comes from FPGA CDR 21
CLK
Reference clock from FPGA
390.625MHz
390.625MHz
156.25MHz
156.25MHz
125MHz
250MHz
To  FPGA 25G S erdes
To  FPGA 10 Serdes0
To  FPGA 10G S erdes1
For FPGA sys
For DDR function
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 57
function which get reference clk from the eCPRI line rate. Usually, one PLL device which is integrated with 1
VCO is needed. 2
2.4.4 External Interface Ports 3
List and provide description of all external interfaces.  4
a. Hardware Requirements 5
The following table shows the external ports or slots provided by FHGW7-2. 6
Table 2-33: External Port List 7
Port Name Feature Description
Fronthaul interface Eight 10Gbps SFP+  transceiver interfaces
Two 25Gbps SFP+  transceiver interfaces
Debug interface RJ45 for debug usage
Power interface PLUG AC FEMALE for power cable
 8
b. Hardware Design 9
• SFP+ case and connector 10
The SFP+ case and connector are standardized component on the market; following figure describes the form 11
factor of one SFP case which is integrated with connector. 12
 13
 14
Figure 2-32: SFP+ case and connector 15
• RJ45 Ethernet interface 16
The RJ45 Ethernet interface is standardized component on the market; following figure describes the form 17
factor of one RJ45 interface. 18
 19
 20
 21

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 58
 1
Figure 2-33: RJ45 interface 2
• Power interface 3
The 220V AC power connector is standardized component on the market; following figure describes the form 4
factor of one 220V AC power connector. 5
 6
 7
Figure 2-34: AC power interface 8
2.4.5 Mechanical 9
The 1U rack mount chassis can contains the layout of the power unit and processing unit. The shell of FHGW7-2 is 10
showing in the following figure. The power consumption of FHGW7-2 is huge, so it may need a fan to accelerate the 11
heat dissipation.  12
Figure 2-35:  Shell Mechanical Diagram 13

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 59
2.4.6 Power 1
At minimum, fully describe the power consumptions for this white box.  Include all AC/DC input or outputs 2
and their ratings. Not mandatory but if you like you can add summary of all component's power requirement 3
and overall white box. 4
a. Hardware Requirements 5
• Power requirement:  The power solution is divided into two parts.  6
1. Input power module:  This power module must support AC to DC conversion. Usually 7
it converts 220V AC to 48V DC. 8
2. Output power module : It will supply power to the O -RU7-2 connected to the FHGW 7-2 9
and also the device on the FHGW7-2 itself. 10
 11
Table 2-34: Requirements of the power unit 12
Item Description
Input voltage AC:100V~264V
Output
voltage
DC: 48V
Output
power
At least 600W
b. Hardware Design 13
Describe hardware reference design for this power unit. 14
This unit has two main functions which are internal power supply and external/remote power supply. The input 15
power is normally AC (100V to 250V) but DC input could be optional. For remote power supply, it will support 16
-48V DC via either standalone cable or cat-6A cable. 17
Usually a separated AC -DC power supply is used for the 220V to 48V conversion. It is very common power 18
supply on the market. 19
It should have fan to cool itself and handle for easy plug in and out. 20
Then the output power is divided into two portions. One for O -RU7-2 power supply, the other is for the device 21
on the FHGW7-2 board. 22
For the on-board power solution, 48V to 12V converter is needed as standard 1/8 brick module. Then the powe r 23
voltage is further changer to lower level such as 5V, 3.3V, 1.1V, 1.0V and so on by DC/DC or LDO devices.  24
2.4.7 Thermal 25
Active cooling.  26
2.4.8 Environmental and Regulations 27
The FHGW will fulfil the requirement in 4.6.3 of [6]. 28
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 60
2.5 FHGW7-2→8 Hardware Reference Design  1
The FHGW7-2→8 is used to bridge the connation between O-DU7-2 and O-RU8. It needs to power the O-RU8 and reduces 2
the front haul bandwidth.  3
2.5.1 FHGW7-2→8 High-Level Functional Block Diagram 4
Figure 2-36 depicts the FHGW7-2→8 block diagram for this reference design.  Following sections will describe the 5
functionality, interface and performance for each respective block within the figure.  Since device integration is an 6
ongoing activity, chip boundaries may be fluid and some functionality may move from one block to another or entire 7
functionalities may be absorbed into other blocks.  The descriptions below  describe the functional blocks independent 8
of which physical device they may reside in. 9
 10
 11
Figure 2-36: FHGW7-2→8 General Block Diagram 12
 13
FPGA+Processor
DDR
Flash
CLK
10G
SFP+.1
10G
SFP+.8
25G
SFP+
25G
SFP+
Power
FAN48V
220V
AC
…
RS232
RJ45
Serdes Serdes
Uplink Cascade
Power
interface1
Power
interface8…
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 61
2.5.2 FHGW7-2→8 Hardware Components 1
2.5.2.1 Digital Processing Unit 2
The FHGW7-2→8 need a lot of high speed interface. It would need the function of transforming the FH protocol with 3
split Option 8 to one of with split Option 7-2. This requires availability of the Low PHY function as required by option 4
7-2. For the shared cell application, the uplink will also need a combining function for aggregation and dis aggregation 5
of data. 6
i. FPGA Design Solution 1 7
In this section, the requirement and reference design based on FPGA are described. 8
a. FPGA Requirement 9
• Interface requirement:  Interface requirements for this FPGA design solution are provided in the 10
following table. 11
Table 2-35: Interface Requirements of the FPGA 12
Item Name Description
Serdes lane
At least 8 lanes of bi-direction10Gb Serdes
At least 2 lanes of bi-direction25Gb Serdes
 13
b. FPGA Design 14
This unit handles multiple high speed interfaces and the digital signal processing. The main chipset is based 15
on FPGA with multi-core processor while FPGA is responsible for high speed data processing and processor 16
cores are mainly for configuration and management.  17
The FPGA function is shown below: 18
For the uplink processing, the CPRI interface module is used to receive CPRI link from  O-RU8 for 19
generation of the reference frequency and time slot for time and frequency synchronization. Then the CPRI 20
de-frame module gets the uplink IQ bit stream of the time domain the carrier from O-RU8. If the uplink IQ 21
stream is compressed, then it needs the de-compression module to translate them into original bit width.  All 22
the O-RU8 uplink IQ streams are combined and the precondition for the combine function is that each stream 23
from different O-RU8 are aligned in time domain.  Then the time domain IQ data go to the Low PHY 24
function module to change to frequency domain IQ samples by performing FFT function.  25
If the FHGW7-2-→8 can support two separate cells then the two cell uplink signal should be aggregated or 26
interleaved together. Then FHGW7-2-→8 should capture the IQ streams in the eCPRI frame and transmit it via 27
eCPRI interface to the O-DU7-2. For the downlink processing, the procedure is very much the same as uplink 28
but in reverse order. The difference is that the downlink signal is duplicated with 8 copies and transmits that 29
to different O-RU8.  There is also one eCPRI/CPRI OAM module. Actually this module will work with the 30
processor to accommodate the OAM of different O-RU8 and the FHGW7-2-→8 itself. 31
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 62
 1
Figure 2-37: FHGW7-2→8 Digital Processing Block Diagram 2
The FPGA resource needed for the FPGA is listed below: 3
Table 2-36: FPGA Resource Usage for FHGW7-2-→8 4
Device FF LUT URAM BRAM DSP
IQ MUX 1000 1000 0 0 0
Cascade 2000 2000 0 0 0
IQ combine 2000 2000 0 32 0
eCPRI deframe*2 14000 14000 0 40 0
eCPRI frame*2 14000 14000 0 40 0
CPRI deframe*8 40000 40000 0 0 0
CPRI frame*8 40000 40000 0 0 0
Fronthaul(eCPRI)x2 20000 16000 0 2 0
Fronthaul(CPRI)x8 37890 24804 0 8 0
compress*1 3000 3000 0 24 32
de_compress*8 24000 24000 0 192 208
Ethernet CM 3000 3000 0 15 0
iFFT & CP+ 7763 5323 0 27 23
FFT & CP- 7763 5323 0 27 23
PRACH front end 4000 3000 0 32 50
Other 20000 15000 0 200 0
 5
CPRI
 interface
CPRI
 interface
CPRI
 interface
De-
compress
De-
compress
De-
compress
Buffer
Buffer
Buffer
I/Q
combiniti
on
eCPRI
frame
eCPRI
interface
CPRI
 de-frame
CPRI
 de-frame
CPRI
 de-frame
CPRI
 interface
CPRI
 interface
CPRI
 interface
I/Q muxeCPRI
interface
Buffer
Buffer
Buffer
Compress
ion
eCPRI de-
frame
Other cell
aggregati
on
Other cell
aggregati
on
CPRI
frame
CPRI
frame
CPRI
frame
Ethernet
OAM
Other cell
FHGW 7-2-8
Low - PHY
Low - PHY
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 63
2.5.3 Synchronization and Timing 1
This section describes the synchronization and timing mechanism that is used in the FHGW 7-2→8. 2
a. Hardware Requirements 3
• CLK requirement 4
The FHGW7-2→8 may support some kinds of synchronization method: 5
1) IEEE 1588/SyncE 6
2) Support GPS/GLONASS/GALILEO/BEIDOU 7
So the PLL must support 1pps or eCPRI CDR as the reference frequency.  8
Table 2-37: Requirements of the PLL device 9
Item Name Description
1PPS

Supported
Synchronizer
number
at least 1
Output
channel
At least 6
VCO
integrated
Supported
 10
b. Hardware Design 11
This unit is to recover clock from external source and generate the synchronized clock to other devices. Upon 12
scenarios, there will be external sync source via eCPRI. 13
 14
Figure 2-38: CLK reference design for FHGW7-2→8 15
For general FPGA device, each bank may have four Serdes channels. It is better to have separated CLK signal to 16
each bank. Three CLK signals of 122.88MHz are needed for the FHGW7-2→8. One CLK signal of 125MHz is 17
used for FPGA system, while one CLK signal of 250MHz is used for DDR device function.  One CLK signal of 18
390.625MHz is used for 25G eCPRI interface between O-DU7-2 and FHGW7-2→8, and one CLK signal of 19
122.8MHz is used for low PHY function. The input of the CLK module comes from FPGA CDR function which 20
CLK
Reference clock from FPGA
390.625MHz
390.625MHz
122.88MHz
122.88MHz
125MHz
250MHz
To  FPGA 25G S erdes
To  FPGA 10 Serdes0
To  FPGA 10G S erdes1
For FPGA sys
For DDR function
122.88MHz For Low PHY function
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 64
can get reference CLK from the sync-plane of eCPRI. Usually, one PLL device integrated with VCO and two 1
separated synthesizers is needed. 2
2.5.4 External Interface Ports 3
This section describes the external interface ports that are needed in the FHGW7-2→8. 4
a. Hardware Requirements 5
The following table shows the external ports or slots provided by FHGW7-2→8. 6
Table 2-38: External Port List 7
Port Name Feature Description
Fronthaul interface Eight 10Gbps SFP+  transceiver interfaces
Two 25Gbps SFP+  transceiver interfaces
Debug interface RJ45 for debug usage
Power interface PLUG AC FEMALE for power cable
 8
b. Hardware Design 9
• SFP+ case and connector 10
The SFP+ case and connector are standardized component on the market; following figure describes the 11
form factor of one SFP case which is integrated with connector. 12
 13
Figure 2-39: SFP+ case and connector 14
• RJ45 Ethernet interface 15
The RJ45 Ethernet interface is standardized component on the market; following figure describes the form 16
factor of one RJ45 interface. 17

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 65
 1
Figure 2-40: RJ45 interface 2
• Power interface 3
The 220V AC power connector is standardized component on the market; following figure describes the 4
form factor of one 220V AC power connector. 5
 6
Figure 2-41: AC power interface 7
  8

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 66
2.5.5 Mechanical 1
The 1U rack mount chassis can contain the layout of the power unit and processing unit. The shell of FHGW7-2→8 is 2
showing in the following figure. The power consumption of FHGW7-2→8 is huge, so it may need a fan to accelerate the 3
heat dissipation.  4
 5
Figure 2-42:  Shell Mechanical Diagram 6
2.5.6 Power 7
At minimum, fully describe the power consumptions for this white box.  Include all AC/DC input or outputs and their 8
ratings. Not mandatory but if you like you can add summary of all component's power requirement and overall white 9
box. 10
a. Hardware Requirements 11
• Power requirement:  The power solution is divided into two parts.  12
1. Input power module 13
This power module must support AC to DC conversion. Usually it converts 220V AC to 48V DC.  14
2. Output power module 15
It will supply power to the O-RU8 connected to the FHGW7-28 and also the device on the FHGW7-2→8 16
itself. 17
 18
 19
 20
 21

                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 67
Table 2-39: Power Unit Requirements  1
Item Name Description
Input voltage AC:100V~264V
Output
voltage
DC: 48V
Output power At least 600W
 2
b. Hardware Design 3
This unit has two main functions which are internal power supply and external/remote power supply. The input 4
power is normally AC (100V to 250V) but DC input could be optional. For remote power supply, it will support 5
-48V DC via either standalone cable or  cat-6A cable.  Usually a separated AC-DC power supply is used for the 6
220V to 48V conversion. It is very common power supply on the market.  It should have fan to cool itself and 7
handle for easy plug in and out.  Then the output power is divided into two portions. One for O -RU8 power 8
supply, the other is for the device on the FHGW 7-2→8 board.  For the on board power solution, 48V to 12V 9
converter is needed as standard 1/8 brick module. Then the power voltage is further changer to lower level such 10
as 5V, 3.3V, 1.1V, 1.0V and so on by DC/DC or LDO devices. 11
2.5.7 Thermal 12
Active cooling shall be used for this fronthaul gateway.  13
2.5.8 Environmental and Regulations 14
This FHGW7-2→8 will fulfil the requirements as described in 4.6.3 of [6]. 15
  16
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 68
Annex 1: Parts Reference List 1
According to WG7 scope and charter, component selection for example implementation of white box hardware is 2
allowed for WG7 but would not be mandatory in any Specification.   3
Recommended O-DU7-2 parts reference is given in table below: 4
No. Part Number Descriptions
1 Intel® Xeon® Processor D-2183IT Intel® Xeon® Skylake D D-2100 SoC processor
2 Intel® I350 Intel® 1GbE x4 Ethernet controller
3 Intel® X557-AT2 Intel® 10GbE x2 Ethernet controller
4 Intel® I210 Intel® 1GbE Ethernet controller
5 ASPEED® AST-2500 ASPEED® BMC controller
6 UniIC® SCQ08GU03H1F1C-26V UniIC® DDR4 8GB
7 Powerleader® MTFDDAK480TDC-
1AT1ZABYY
Powerleader® SSD 480GB
8 Accelink® RTXM228-551 Accelink® 10Gbps Optical module
 5
 6
  7
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 69
Annex ZZZ: O-RAN Adopter License Agreement 1
BY DOWNLOADING, USING OR OTHERWISE ACCESSING ANY O- RAN SPECIFICATION, ADOPTER 2
AGREES TO THE TERMS OF THIS AGREEMENT. 3
This O-RAN Adopter License Agreement (the “Agreement”) is made by and between the O -RAN Alliance and the 4
entity that downloads, uses or otherwise accesses any O-RAN Specification, including its Affiliates (the “Adopter”). 5
This is a license agreement for entities who wish to adopt any O-RAN Specification. 6
Section 1: DEFINITIONS 7
1.1 “Affiliate” means an entity that directly or indirectly controls, is controlled by, or is under c ommon control with 8
another entity, so long as such control exists. For the purpose of this Section, “Control” means beneficial ownership of 9
fifty (50%) percent or more of the voting stock or equity in an entity. 10
1.2 “Compliant Implementation” means any system, device, method or operation (whether implemented in hardware, 11
software or combinations thereof) that fully conforms to a Final Specification. 12
1.3 “Adopter(s)” means all entities, who are not Members, Contributors or Academic Contributors, including their 13
Affiliates, who wish to download, use or otherwise access O-RAN Specifications. 14
1.4 “Minor Update” means an update or revision to an O-RAN Specification published by O-RAN Alliance that does 15
not add any significant new features or functionality and remains interoperable with the prior version of an O-RAN 16
Specification. The term “O-RAN Specifications” includes Minor Updates. 17
1.5 “Necessary Claims” means those claims of all present and future patents and patent applications, other than design 18
patents and design registrations, throughout the world, which (i) are owned or otherwise licensable by a Member, 19
Contributor or Academic Contributor during the term of its Member, Contributor or Academic Contributorship; (ii) 20
such Member, Contributor or Academic Contributor has the right to grant a license without the payment of 21
consideration to a third party; and (iii) are necessarily infringed by a Compliant Implementation (without considering 22
any Contributions not included in the Final Specification). A claim is necessarily infringed only when it is not possible 23
on technical (but not commercial) grounds, taking into account normal technical practice and the state of the art 24
generally available at the date any Final Specification was published by the O -RAN Alliance or the date the patent 25
claim first came into existence, whichever last occurred, to make, sell, lease, otherwise dispose of, repair, use or operate 26
a Compliant Implementation without infringing that claim. For the avoidance of doubt in exceptiona l cases where a 27
Final Specification can only be implemented by technical solutions, all of which infringe patent claims, all such patent 28
claims shall be considered Necessary Claims. 29
1.6 “Defensive Suspension” means for the purposes of any license grant pursuant to Section 3, Member, Contributor, 30
Academic Contributor, Adopter, or any of their Affiliates, may have the discretion to include in their license a term 31
allowing the licensor to suspend the license against a licensee who brings a patent infringement suit against the 32
licensing Member, Contributor, Academic Contributor, Adopter, or any of their Affiliates.  33
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 70
Section 2: COPYRIGHT LICENSE 1
2.1 Subject to the terms and conditions of this Agreement, O-RAN Alliance hereby grants to Adopter a nonexclusive, 2
nontransferable, irrevocable, non-sublicensable, worldwide copyright license to obtain, use and modify O-RAN 3
Specifications, but not to further distribute such O-RAN Specification in any modified or unmodified way, solely in 4
furtherance of implementations of an O-RAN 5
Specification. 6
2.2 Adopter shall not use O-RAN Specifications except as expressly set forth in this Agreement or in a separate written 7
agreement with O-RAN Alliance. 8
Section 3: FRAND LICENSE 9
3.1 Members, Contributors and Academic Contributors and their Affiliates are prepared to grant based on a separate 10
Patent License Agreement to each Adopter under Fair Reasonable And Non - Discriminatory (FRAND) terms and 11
conditions with or without compensation (royalties) a nonexclusive, non-transferable, irrevocable (but subject to 12
Defensive Suspension), non-sublicensable, worldwide patent license under their Necessary Claims to make, have made, 13
use, import, offer to sell, lease, sell and otherwise distribute Compliant Implementations; provided, however, that such 14
license shall not extend: (a) to any part or function of a product in which a Compliant Implementation is incorporated 15
that is not itself part of the Compliant Implementation; or (b) to any Adopter if that Adopter is not making a reciprocal 16
grant to Members, Contributors and Academic Contributors, as set forth in Section 3.3. For the avoidance of doubt, the 17
foregoing licensing commitment includes the distribution by the Adopter’s distributors and the use by the Adopter’s 18
customers of such licensed Compliant Implementations. 19
3.2 Notwithstanding the above, if any Member, Contributor or Academic Contributor, Adopter or their Affiliates has 20
reserved the right to charge a FRAND royalty or other fee for its license of Necessary Claims to Adopter, then Adopter 21
is entitled to charge a FRAND royalty or other fee to such Member, Contributor or Academic Contributor, Adopter and 22
its Affiliates for its license of Necessary Claims to its licensees. 23
3.3 Adopter, on behalf of itself and its Affiliates, shall be prepared to grant based on a separate Patent License 24
Agreement to each Members, Contributors, Academic Contributors, Adopters and their Affiliates under Fair 25
Reasonable And Non-Discriminatory (FRAND) terms and conditions with or without compensation (royalties) a 26
nonexclusive, non-transferable, irrevocable (but subject to Defensive Suspension), non-sublicensable, worldwide patent 27
license under their Necessary Claims to make, have made, use, import, offer to sell, lease, sell and otherwise distribute 28
Compliant Implementations; provided, however, that such license will not extend: (a) to any part or function of a 29
product in which a Compliant Implementation is incorporated that is not itself part of the Compliant Implementation; or 30
(b) to any Members, Contributors, Academic Contributors, Adopters and their Affiliates that is not making a reciprocal 31
grant to Adopter, as set forth in Section 3.1. For the avoidance of doubt, the foregoing licensing commitment includes 32
the distribution by the Members’, Contributors’, Academic Contributors’, Adopters’ and their Affiliates’ distributors 33
and the use by the Members’, Contributors’, Academic Contributors’, Adopters’ and their Affiliates’ customers of such 34
licensed Compliant Implementations. 35
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 71
Section 4: TERM AND TERMINATION 1
4.1 This Agreement shall remain in force, unless early terminated according to this Section 4. 2
4.2 O-RAN Alliance on behalf of its Members, Contributors and Academic Contributors may terminate this Agreement 3
if Adopter materially breaches this Agreement and does not cure or is not capable of curing such breach within thirty 4
(30) days after being given notice specifying the breach. 5
4.3 Sections 1, 3, 5 - 11 of this Agreement shall survive any termination of this Agreement. Under surviving Section 3, 6
after termination of this Agreement, Adopter will continue to grant licenses (a) to entities who become Adopters after 7
the date of termination; and (b) for future versions of ORAN Specifications that are backwards compatible with the 8
version that was current as of the date of termination. 9
Section 5: CONFIDENTIALITY 10
Adopter will use the same care and discretion to avoid disclosure, publication, and dissemination of O -RAN 11
Specifications to third parties, as Adopter employs with its own confidential information, but no less than reasonable 12
care. Any disclosure by Adopter to its Affiliates, contractors and consultants should be subject to an obligation of 13
confidentiality at least as restrictive as those contained in this Section. The foregoing obligation shall not apply to any 14
information which is: (1) rightfully known by Adopter without any limitation on use or disclosure prior to disclosure; 15
(2) publicly available through no fault of Adopter; (3) rightfully received without a duty of confidentiality; (4) disclosed 16
by O-RAN Alliance or a Member, Contributor or Academic Contributor to a third party without a duty of 17
confidentiality on such third party; (5) independently developed by Adopter; (6) disclosed pursuant to the order of a 18
court or other authorized governmental body, or as required by law, provided that Adopter provides reasonable prior 19
written notice to O-RAN Alliance, and cooperates with O-RAN Alliance and/or the applicable Member, Contributor or 20
Academic Contributor to have the opportunity to oppose any such order; or (7)  disclosed by Adopter with O-RAN 21
Alliance’s prior written approval. 22
Section 6: INDEMNIFICATION 23
Adopter shall indemnify, defend, and hold harmless the O-RAN Alliance, its Members, Contributors or Academic 24
Contributors, and their employees, and agents and their respective successors, heirs and assigns (the “Indemnitees”), 25
against any liability, damage, loss, or expense (including reasonable attorneys’ fees and expenses) incurred by or 26
imposed upon any of the Indemnitees in connection with any claims, suits, investigations, actions, demands or 27
judgments arising out of Adopter’s use of the licensed O-RAN Specifications or Adopter’s commercialization of 28
products that comply with O-RAN Specifications. 29
Section 7: LIMITATIONS ON LIABILITY; NO WARRANTY 30
EXCEPT FOR BREACH OF CONFIDENTIALITY, ADOPTER’S BREACH OF SECTION 3, AND ADOPTER’S 31
INDEMNIFICATION OBLIGATIONS, IN NO EVENT SHALL ANY PARTY BE LIABLE TO ANY OTHER 32
PARTY OR THIRD PARTY FOR ANY INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE OR CONSEQUENTIAL 33
DAMAGES RESULTING FROM ITS PERFORMANCE OR NON-PERFORMANCE UNDER THIS AGREEMENT, 34
IN EACH CASE WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, AND WHETHER OR 35
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 72
NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES. O- RAN 1
SPECIFICATIONS ARE PROVIDED “AS IS” WITH NO WARRANTIES OR CONDITIONS WHATSOEVER, 2
WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE. THE O-RAN ALLIANCE AND THE 3
MEMBERS, CONTRIBUTORS OR ACADEMIC CONTRIBUTORS EXPRESSLY DISCLAIM ANY WARRANTY 4
OR CONDITION OF MERCHANTABILITY, SECURITY, SATISFACTORY QUALITY, NONINFRINGEMENT, 5
FITNESS FOR ANY PARTICULAR PURPOSE, ERROR-FREE OPERATION, OR ANY WARRANTY OR 6
CONDITION FOR O-RAN SPECIFICATIONS. 7
Section 8: ASSIGNMENT 8
Adopter may not assign the Agreement or any of its rights or obligations under thi s Agreement or make any grants or 9
other sublicenses to this Agreement, except as expressly authorized hereunder, without having first received the prior, 10
written consent of the O-RAN Alliance, which consent may be withheld in O-RAN Alliance’s sole discretion. O-RAN 11
Alliance may freely assign this Agreement. 12
Section 9: THIRD-PARTY BENEFICIARY RIGHTS 13
Adopter acknowledges and agrees that Members, Contributors and Academic Contributors (including future Members, 14
Contributors and Academic Contributors) are entitled to rights as a third-party beneficiary under this Agreement, 15
including as licensees under Section 3. 16
Section 10: BINDING ON AFFILIATES 17
Execution of this Agreement by Adopter in its capacity as a legal entity or association constitutes that legal entity ’s or 18
association’s agreement that its Affiliates are likewise bound to the obligations that are applicable to Adopter hereunder 19
and are also entitled to the benefits of the rights of Adopter hereunder. 20
Section 11: GENERAL 21
This Agreement is governed by the laws of Germany without regard to its conflict or choice of law provisions.  22
This Agreement constitutes the entire agreement between the parties as to its express subject matter and expressly 23
supersedes and replaces any prior or contemporaneous agreements between the parties, whether written or oral, relating 24
to the subject matter of this Agreement.  25
Adopter, on behalf of itself and its Affiliates, agrees to comply at all times with all applicable laws, rules and 26
regulations with respect to its and its Affiliates’ performance under this Agreement, including without limitation, export 27
control and antitrust laws. Without limiting the generality of the foregoing, Adopter acknowledges that this Agreement 28
prohibits any communication that would violate the antitrust laws. 29
By execution hereof, no form of any partnership, joint venture or other special relationship is created between Adopter, 30
or O-RAN Alliance or its Members, Contributors or Academic Contributors. Except as expressly set forth in this 31
Agreement, no party is authorized to make any commitment on behalf of Adopter, or O -RAN Alliance or its Members, 32
Contributors or Academic Contributors. 33
                                                                                                 ORAN-WG7.IPC-HRD-Opt7-2.0-v02.00

________________________________________________________________________________________________
Copyright © 2021 O-RAN ALLIANCE e.V.
Your use is subject to the terms of the O-RAN Adopter License Agreement in Annex ZZZ 73
In the event that any provision of this Agreement conflicts with governing law or if any provision is held to be null,  1
void or otherwise ineffective or invalid by a court of competent jurisdiction, (i) such provisions will be deemed stricken 2
from the contract, and (ii) the remaining terms, provisions, covenants and restrictions of this Agreement will remain in 3
full force and effect. 4
 5