
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.364975                       # Number of seconds simulated
sim_ticks                                364974633500                       # Number of ticks simulated
final_tick                               3597230880500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 218501                       # Simulator instruction rate (inst/s)
host_op_rate                                   219889                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               10684758                       # Simulator tick rate (ticks/s)
host_mem_usage                                1086056                       # Number of bytes of host memory used
host_seconds                                 34158.44                       # Real time elapsed on the host
sim_insts                                  7463651259                       # Number of instructions simulated
sim_ops                                    7511080445                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker        84288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        12864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst       563904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      2785600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker        54656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker         3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       558784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      2644288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker        66624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        10880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       489216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      3054464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker        72704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        10496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       626752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      3480320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.dtb.walker        83712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.itb.walker        28800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       713792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data      3358848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.dtb.walker        73920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.itb.walker        12416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       589760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data      2866048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.dtb.walker        72896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.itb.walker        10176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       900352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data      3887680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.dtb.walker        61056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.itb.walker         8832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst       473472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data      2513856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher    166335616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          196511424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       563904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       558784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       489216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       626752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       713792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       589760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       900352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst       473472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4916480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     21402112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide        80896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21483008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker         1317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         8811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        43525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker          854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker           57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         8731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        41317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker         1041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         7644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        47726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker         1136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         9793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        54380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.dtb.walker         1308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.itb.walker          450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst        11153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data        52482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.dtb.walker         1155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.itb.walker          194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst         9215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data        44782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.dtb.walker         1139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.itb.walker          159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst        14068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data        60745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.dtb.walker          954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.itb.walker          138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst         7398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data        39279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher      2598994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3070491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        334408                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide         1264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             335672                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker       230942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        35246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      1545050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      7632311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       149753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker         9995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1531021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      7245128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       182544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        29810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      1340411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      8368976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       199203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        28758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1717248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      9535786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.dtb.walker       229364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.itb.walker        78910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      1955730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data      9202963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.dtb.walker       202535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.itb.walker        34019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      1615893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data      7852732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.dtb.walker       199729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.itb.walker        27881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      2466889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data     10651918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.dtb.walker       167288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.itb.walker        24199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      1297274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data      6887755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     455745690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst               701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data               526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst               526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data               175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             538424882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1545050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1531021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      1340411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1717248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      1955730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      1615893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      2466889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      1297274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst          701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst          526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13470744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        58639999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide        221648                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             58861647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        58639999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker       230942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        35246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1545050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      7632311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       149753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker         9995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1531021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      7245128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       182544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        29810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      1340411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      8368976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       199203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        28758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1717248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      9535786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.dtb.walker       229364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.itb.walker        78910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      1955730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data      9202963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.dtb.walker       202535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.itb.walker        34019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      1615893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data      7852732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.dtb.walker       199729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.itb.walker        27881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      2466889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data     10651918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.dtb.walker       167288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.itb.walker        24199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      1297274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data      6887755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide        221648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    455745690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst              701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data              526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst              526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data              175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            597286529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3070480                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     335672                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3070480                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   335672                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              196334848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  175872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21481024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               196510720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             21483008                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2748                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        38009                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            173355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            172931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            228486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            250106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            164053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            197922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            198234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            214306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            232242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            257578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           184318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           193421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           105373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           166661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           158125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           170621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15074                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  364974369000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3070480                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               335672                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1127702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  589295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  387264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  292391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  207409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  153828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  110651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   76612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   50126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   26691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  12575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  20538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1233413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    176.595745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.333780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.760992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       624917     50.67%     50.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       309899     25.13%     75.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       129314     10.48%     86.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        79560      6.45%     92.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        46399      3.76%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16683      1.35%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6114      0.50%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3176      0.26%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17351      1.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1233413                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        19555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     156.846229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    183.169754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        19532     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           22      0.11%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         19555                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        19555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.163948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.117902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.313232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          9831     50.27%     50.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          9151     46.80%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           500      2.56%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            49      0.25%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            16      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         19555                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  90106315222                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            147626290222                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                15338660000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     29372.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48122.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       537.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        58.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    538.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     58.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2071097                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98859                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                29.45                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     107151.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    63.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     9078417669                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     12187240000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    343707470831                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              4722165000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4602437280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2576578125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2511250500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            12475249800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            11453013000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1028142720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1146810960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0         23838241440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1         23838241440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        233400677040                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        231438666645                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0         14246329500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1         15967391250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          292287383625                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          290957811075                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           800.846719                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           797.203785                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            6687625                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           6687590                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           35                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3274                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3274                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           659382                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4869369                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1264                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          195945                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         39507                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         235452                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         2186                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         2186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           365421                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          365421                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       251150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1102694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        16590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       299282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       272935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       946025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side        11776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       291991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       338192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1050207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side        16258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       297454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       497833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1262917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side        23657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       318818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       362077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      1087599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side        22281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       303188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       301009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      1023817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side        19076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       299302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       916129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      1447643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side        30193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       360496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       205232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       928840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side        12860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       281768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14599289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8036736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     35925313                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side        28720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       584408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8733888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     29582361                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side        18152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       568036                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10821376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     33632300                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side        29000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       583544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     15930624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     41260332                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side        31312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       600200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side     11585856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     34798302                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side        34632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       587624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      9632064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     32242876                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        26748                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       577804                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     29316032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     48095047                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side        43184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       656920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      6567296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     29007740                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side        20472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       553008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              390111907                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5518666                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         12839054                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.379362                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.485228                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               7968399     62.06%     62.06% # Request fanout histogram
system.tol2bus.snoop_fanout::48               4870655     37.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12839054                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4661926920                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            34500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         189955844                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         775930896                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9458421                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         153426129                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         206430931                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         699278113                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           7257688                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         150198102                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        255278438                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        757848414                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          9047689                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        151794634                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy        375571792                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        890691336                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         15873177                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        169027086                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy        273885562                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        782218755                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy         13710416                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        156547905                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy        227740223                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        747866310                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy         12433935                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        155098631                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy        689902117                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy       1006950695                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer38.occupancy         19440426                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.occupancy        196527899                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer42.occupancy        155597799                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.occupancy        685764327                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy          7776674                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy        143734395                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.membus.trans_dist::ReadReq             3047573                       # Transaction distribution
system.membus.trans_dist::ReadResp            3047573                       # Transaction distribution
system.membus.trans_dist::WriteReq               3274                       # Transaction distribution
system.membus.trans_dist::WriteResp              3274                       # Transaction distribution
system.membus.trans_dist::Writeback            334408                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1264                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1264                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           190687                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          38247                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           38009                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31011                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26726                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         2550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         2550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        13430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6746620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6760740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6763290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        80896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        80896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          483                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        26860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    217913536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    217940879                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               218021775                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           195234                       # Total snoops (count)
system.membus.snoop_fanout::samples           3639406                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 3639406    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3639406                       # Request fanout histogram
system.membus.reqLayer0.occupancy              649992                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            11125380                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          6627668243                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1534927                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        28273477039                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      188677845                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    133287410                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      5859990                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     82775657                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       73618940                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    88.937911                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS       27027333                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect        10206                       # Number of incorrect RAS predictions.
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits           114661628                       # DTB read hits
system.switch_cpus0.dtb.read_misses             81958                       # DTB read misses
system.switch_cpus0.dtb.write_hits           24097402                       # DTB write hits
system.switch_cpus0.dtb.write_misses            13727                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 297                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            4693                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries            9155                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults              143                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults           532                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              238                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses       114743586                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       24111129                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                138759030                       # DTB hits
system.switch_cpus0.dtb.misses                  95685                       # DTB misses
system.switch_cpus0.dtb.accesses            138854715                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.inst_hits           382753114                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              5242                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 297                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            4693                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            3436                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults             3145                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       382758356                       # ITB inst accesses
system.switch_cpus0.itb.hits                382753114                       # DTB hits
system.switch_cpus0.itb.misses                   5242                       # DTB misses
system.switch_cpus0.itb.accesses            382758356                       # DTB accesses
system.switch_cpus0.numCycles               702033351                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles      7439570                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts            1297598254                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          188677845                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches    100646273                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            686892211                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11790186                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles            101519                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        36246                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       130527                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       224407                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles        12058                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        382749643                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        30076                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes            984                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    700731631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.873993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.041626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        39483501      5.63%      5.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       311402429     44.44%     50.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        47773535      6.82%     56.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       302072166     43.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    700731631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.268759                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.848343                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        72273874                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    133738340                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        409171154                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     79687336                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       5860920                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     27873893                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        34869                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts    1195356500                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     21921217                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       5860920                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       127991815                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       33930748                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3568180                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        430820603                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     98559358                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts    1166033688                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts     14527682                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     29588801                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      36259583                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents        410829                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       1515626                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands   1560388638                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   5383280611                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   1560513791                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         3355                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps   1360680449                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       199708145                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       161497                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       136700                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        161571620                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    125296161                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     25012403                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     22315548                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1528318                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded        1155066234                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       207473                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued       1059820937                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      8421613                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    139205235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    464390719                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        17633                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    700731631                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.512449                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.853501                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    100875348     14.40%     14.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    204525621     29.19%     43.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    332879134     47.50%     91.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     60269119      8.60%     99.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      2182354      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5           55      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    700731631                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu      272816791     87.12%     87.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult        587628      0.19%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      34055766     10.88%     98.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      5690417      1.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           41      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    912952608     86.14%     86.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      6611976      0.62%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd           17      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            2      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            2      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          516      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     86.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    116082992     10.95%     97.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     24172783      2.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    1059820937                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.509645                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          313150602                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.295475                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   3141935525                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes   1294481964                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   1053567259                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads        10193                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         3940                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3248                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses    1372965100                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           6398                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads     20845070                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     26242605                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1206                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         6988                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       952496                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       347716                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        63535                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       5860920                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       23010745                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       276096                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts   1155292570                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    125296161                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     25012403                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       135773                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         93412                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        45306                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         6988                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      4576261                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2294478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      6870739                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts   1056256068                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    114717904                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3469225                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                18863                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           138846172                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       154879227                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          24128268                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.504567                       # Inst execution rate
system.switch_cpus0.iew.wb_sent            1054397154                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count           1053570507                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        855238763                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers       2127769311                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.500741                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.401941                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    128973875                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       189840                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      5825817                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    682057956                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.487732                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.261951                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    136357660     19.99%     19.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    252105926     36.96%     56.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    202332408     29.66%     86.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     43871383      6.43%     93.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     26691024      3.91%     96.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     11636909      1.71%     98.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4142633      0.61%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      2830017      0.41%     99.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2089996      0.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    682057956                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts   1000013164                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    1014719417                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             123113463                       # Number of memory references committed
system.switch_cpus0.commit.loads             99053556                       # Number of loads committed
system.switch_cpus0.commit.membars              56072                       # Number of memory barriers committed
system.switch_cpus0.commit.branches         150445770                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3248                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        918935326                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls     20667996                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    885002866     87.22%     87.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      6602572      0.65%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          516      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     99053556      9.76%     97.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     24059907      2.37%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   1014719417                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events      2089996                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads          1823392936                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         2306055870                       # The number of ROB writes
system.switch_cpus0.timesIdled                  25962                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1301720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            27915897                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts         1000000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           1014706254                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.702033                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.702033                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.424434                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.424434                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads      1310456136                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      762670859                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2940                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             784                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       3508354711                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       651016783                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1366700370                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        179296                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      177164654                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    128273831                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      5855126                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     73209949                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       67682584                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    92.449981                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       23945007                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect        11894                       # Number of incorrect RAS predictions.
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb           71                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits            98280002                       # DTB read hits
system.switch_cpus1.dtb.read_misses             81050                       # DTB read misses
system.switch_cpus1.dtb.write_hits           13553216                       # DTB write hits
system.switch_cpus1.dtb.write_misses             5930                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 297                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            4693                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            5771                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults              127                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults           473                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults              288                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses        98361052                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses       13559146                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                111833218                       # DTB hits
system.switch_cpus1.dtb.misses                  86980                       # DTB misses
system.switch_cpus1.dtb.accesses            111920198                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb           71                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.inst_hits           355706993                       # ITB inst hits
system.switch_cpus1.itb.inst_misses              3957                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 297                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            4693                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            2142                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             3712                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       355710950                       # ITB inst accesses
system.switch_cpus1.itb.hits                355706993                       # DTB hits
system.switch_cpus1.itb.misses                   3957                       # DTB misses
system.switch_cpus1.itb.accesses            355710950                       # DTB accesses
system.switch_cpus1.numCycles               654393185                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles      7583756                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1216628068                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          177164654                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     91627591                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            639075253                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11773776                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             55725                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        48938                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       112265                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       281394                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles        13838                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        355702990                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        34734                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes            877                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    653058057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.869459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.042963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        36159039      5.54%      5.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       294902145     45.16%     50.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        40027632      6.13%     56.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       281969241     43.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    653058057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.270731                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.859170                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        66642243                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    124155867                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        384475661                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     71938194                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       5846091                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     23943597                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41773                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1102580150                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     21638988                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       5846091                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       118876046                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       32107551                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3043752                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        401957423                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     91227193                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1073475980                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     14431841                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents     25982324                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      36031873                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        273281                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        429572                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   1455533605                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   4948079776                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   1436512441                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         2116                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1256377357                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       199156246                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts       122805                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        96959                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        148396082                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    109294745                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     14440194                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     19642843                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       732890                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1062658408                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       181137                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        967335525                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued      8477303                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    138834291                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    462275658                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        20676                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    653058057                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.481240                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.837025                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     97415537     14.92%     14.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    193554617     29.64%     44.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    312714522     47.88%     92.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     49141732      7.52%     99.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       231577      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5           72      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    653058057                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      261563438     89.87%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            24      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     89.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      28036504      9.63%     99.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1432293      0.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass           68      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    849756885     87.85%     87.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      4244503      0.44%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          825      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     99711300     10.31%     98.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     13621944      1.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     967335525                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.478218                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          291032259                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.300860                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   2887231050                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1201676953                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    961468930                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads         7619                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         2990                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         2288                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1258362944                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses           4772                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads     17189290                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     26316265                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          615                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         6146                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       921859                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        65767                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        29478                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       5846091                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       22692577                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       220490                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1062877093                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    109294745                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     14440194                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       100366                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         82786                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        20363                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         6146                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      4579551                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      2280058                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      6859609                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    963777551                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     98339297                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3471030                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                37548                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           111927969                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       143028375                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          13588672                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.472781                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             962294138                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            961471218                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        789753310                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       1988831750                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.469256                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.397094                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    128605253                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       160461                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      5814329                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    634439267                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.454347                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.180524                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    126836962     19.99%     19.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    234070793     36.89%     56.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    193837260     30.55%     87.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     39856652      6.28%     93.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     25434451      4.01%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      9788488      1.54%     99.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2117875      0.33%     99.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1982339      0.31%     99.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       514447      0.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    634439267                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    919242166                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     922694712                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              96496815                       # Number of memory references committed
system.switch_cpus1.commit.loads             82978480                       # Number of loads committed
system.switch_cpus1.commit.membars              63623                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         138600141                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              2288                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        831772790                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     17510868                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    821952866     89.08%     89.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult      4244206      0.46%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc          825      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     82978480      8.99%     98.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     13518335      1.47%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    922694712                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events       514447                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads          1684993211                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         2121212744                       # The number of ROB writes
system.switch_cpus1.timesIdled                  27943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1335128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            75556063                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          919214852                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            922667398                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.711904                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.711904                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.404683                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.404683                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1195442063                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      691884126                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             1529                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            1136                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       3182700909                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       618735795                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1239564073                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        143549                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      177227148                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted    128292237                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      5870293                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     85133787                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       67145737                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    78.870845                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       23904785                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        12506                       # Number of incorrect RAS predictions.
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            98828113                       # DTB read hits
system.switch_cpus2.dtb.read_misses             83343                       # DTB read misses
system.switch_cpus2.dtb.write_hits           14078986                       # DTB write hits
system.switch_cpus2.dtb.write_misses             7284                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 297                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            4693                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries            8060                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              120                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults           796                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              795                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        98911456                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses       14086270                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                112907099                       # DTB hits
system.switch_cpus2.dtb.misses                  90627                       # DTB misses
system.switch_cpus2.dtb.accesses            112997726                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.inst_hits           355745207                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              5056                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 297                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            4693                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            3479                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults             3881                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       355750263                       # ITB inst accesses
system.switch_cpus2.itb.hits                355745207                       # DTB hits
system.switch_cpus2.itb.misses                   5056                       # DTB misses
system.switch_cpus2.itb.accesses            355750263                       # DTB accesses
system.switch_cpus2.numCycles               656835856                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles      7960855                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            1219226910                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          177227148                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     91050522                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            641268071                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11811176                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             86868                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        49185                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       112845                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       255949                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        13093                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        355740632                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        40854                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           1267                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    655652454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.867067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.045661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        37748026      5.76%      5.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       294575510     44.93%     50.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        40415023      6.16%     56.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       282913895     43.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    655652454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.269820                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.856212                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        67004236                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    125285109                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        385610759                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     71895517                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       5856832                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     24005812                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        49856                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts    1105132169                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     21647111                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       5856832                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       119332269                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       32331926                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3590932                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        402858493                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     91682001                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts    1076141817                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts     14425904                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents     26128181                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      35628751                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        268900                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        942538                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands   1457576149                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   4961252423                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   1441104696                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         7606                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps   1259268340                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       198307771                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       143030                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       113361                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        148776694                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    109763504                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     14976489                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     19426483                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       795574                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded        1065267959                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       206845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        970109730                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      8258491                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    138792672                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    463887868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        22859                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    655652454                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.479610                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.839328                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     98631672     15.04%     15.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    194169221     29.61%     44.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    312869024     47.72%     92.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     49727733      7.58%     99.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       254758      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           46      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    655652454                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu      260573471     89.84%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            24      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      27753504      9.57%     99.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1727716      0.60%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          112      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    851446120     87.77%     87.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      4247148      0.44%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift           36      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1185      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    100261224     10.34%     98.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     14153905      1.46%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     970109730                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.476944                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          290054715                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.298992                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2894162491                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes   1204265904                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    963966019                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        22627                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         8502                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         7107                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses    1260149557                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          14776                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     17331289                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     26253210                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          685                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         6968                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       935231                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        57371                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        82175                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       5856832                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       22833396                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       224489                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts   1065503995                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    109763504                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     14976489                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       116515                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         84170                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        24596                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         6968                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      4480967                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      2390034                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      6871001                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    966495451                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     98886664                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      3523694                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                29191                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           113003119                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches       143450045                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          14116455                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.471441                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             964729401                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            963973126                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        790924219                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers       1992472810                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.467601                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.396956                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    128642908                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       183986                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      5821537                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    637039328                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.452566                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.183430                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    128401720     20.16%     20.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    234342670     36.79%     56.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    194284528     30.50%     87.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     40047093      6.29%     93.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     25397746      3.99%     97.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      9810935      1.54%     99.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2184341      0.34%     99.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2025275      0.32%     99.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       545020      0.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    637039328                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    921307734                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     925341795                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              97551545                       # Number of memory references committed
system.switch_cpus2.commit.loads             83510289                       # Number of loads committed
system.switch_cpus2.commit.membars              69605                       # Number of memory barriers committed
system.switch_cpus2.commit.branches         138980291                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              7072                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        834112940                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls     17538074                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    823542442     89.00%     89.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      4246623      0.46%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc         1185      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     83510289      9.02%     98.48% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     14041256      1.52%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    925341795                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       545020                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads          1690232397                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         2126576784                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29826                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1183402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            73113392                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          921287623                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            925321684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.712954                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.712954                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.402615                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.402615                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads      1198372249                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      693569554                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             7076                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             972                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       3191647993                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       619687438                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads     1243877915                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        163451                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      178900338                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    129448203                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      5930166                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     75437916                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       68398573                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    90.668694                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       24101524                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect        14746                       # Number of incorrect RAS predictions.
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits           100658104                       # DTB read hits
system.switch_cpus3.dtb.read_misses             94923                       # DTB read misses
system.switch_cpus3.dtb.write_hits           15439485                       # DTB write hits
system.switch_cpus3.dtb.write_misses             9670                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 297                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            4693                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries           11393                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults              119                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          1198                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults             1258                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses       100753027                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses       15449155                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                116097589                       # DTB hits
system.switch_cpus3.dtb.misses                 104593                       # DTB misses
system.switch_cpus3.dtb.accesses            116202182                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.inst_hits           358712031                       # ITB inst hits
system.switch_cpus3.itb.inst_misses              8627                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 297                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            4693                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            4859                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults             4531                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       358720658                       # ITB inst accesses
system.switch_cpus3.itb.hits                358712031                       # DTB hits
system.switch_cpus3.itb.misses                   8627                       # DTB misses
system.switch_cpus3.itb.accesses            358720658                       # DTB accesses
system.switch_cpus3.numCycles               665268494                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles      9147866                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1225942014                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          178900338                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     92500097                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            647855827                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11989540                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            110930                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        50796                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       174916                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       421801                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles        18970                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        358706838                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        58032                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           1565                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    663775876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.857123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.051826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        41549469      6.26%      6.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       296726200     44.70%     50.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        40513556      6.10%     57.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       284986651     42.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    663775876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.268914                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.842778                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        68025333                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    128428385                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        389187760                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     72208167                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       5926230                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     24327798                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        69916                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1113878896                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     22222587                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       5926230                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       120625716                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       32605455                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6206739                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        406521079                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     91890656                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1084264051                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     14547198                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents     26275881                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      34890085                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        268185                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       1485831                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1466922947                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   4997964702                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1448382396                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         6650                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1267001840                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       199921059                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts       269535                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts       216196                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        148811497                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    111652233                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     16426062                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     19419143                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1101833                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1073069939                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded       392685                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        977898563                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      8509823                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    139411757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    463530154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        38164                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    663775876                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.473236                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     0.845916                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    102791214     15.49%     15.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    195695868     29.48%     44.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    314003686     47.31%     92.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     50945153      7.68%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       339911      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5           44      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    663775876                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      261582386     89.58%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            26      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      28087772      9.62%     99.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      2355444      0.81%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          254      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    855931595     87.53%     87.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      4246497      0.43%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            1      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            1      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            3      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            1      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1249      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    102156669     10.45%     98.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     15562293      1.59%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     977898563                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.469931                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          292025628                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.298626                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   2920083573                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1212874502                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    971735078                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        24878                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         9540                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         7258                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1269907993                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses          15944                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads     17621537                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     26445422                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1150                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         9720                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      1033486                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        69077                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       136839                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       5926230                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       22994147                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       236677                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1073511222                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    111652233                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     16426062                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts       217861                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         87183                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        32651                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         9720                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      4600614                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      2313204                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      6913818                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    974232672                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    100734203                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      3561360                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                48598                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           116242513                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       144595053                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          15508310                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.464420                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             972615160                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            971742336                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        794997705                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1996947567                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.460677                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.398106                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    129171971                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       354521                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      5861626                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    645014859                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.446009                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.195224                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    133709604     20.73%     20.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    235440373     36.50%     57.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2    195050787     30.24%     87.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     40112951      6.22%     93.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     25538340      3.96%     97.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      9867364      1.53%     99.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      2412649      0.37%     99.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      2212080      0.34%     99.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       670711      0.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    645014859                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    927243248                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     932697122                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             100599381                       # Number of memory references committed
system.switch_cpus3.commit.loads             85206805                       # Number of loads committed
system.switch_cpus3.commit.membars             136746                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         140115862                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              7256                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        840411863                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     17632839                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    827850537     88.76%     88.76% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      4245952      0.46%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            1      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            2      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            1      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc         1248      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.21% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     85206805      9.14%     98.35% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     15392576      1.65%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    932697122                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events       670711                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads          1705755489                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2142493246                       # The number of ROB writes
system.switch_cpus3.timesIdled                  37900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1492618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            64680753                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          927207458                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            932661332                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.717497                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.717497                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.393734                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.393734                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1206489825                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      698317724                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             5311                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2664                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       3220920432                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       623067603                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     1263890757                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        306924                       # number of misc regfile writes
system.switch_cpus4.branchPred.lookups      178770471                       # Number of BP lookups
system.switch_cpus4.branchPred.condPredicted    129214411                       # Number of conditional branches predicted
system.switch_cpus4.branchPred.condIncorrect      5936098                       # Number of conditional branches incorrect
system.switch_cpus4.branchPred.BTBLookups     76213815                       # Number of BTB lookups
system.switch_cpus4.branchPred.BTBHits       68361235                       # Number of BTB hits
system.switch_cpus4.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.branchPred.BTBHitPct    89.696645                       # BTB Hit Percentage
system.switch_cpus4.branchPred.usedRAS       24221718                       # Number of times the RAS was used to get a target.
system.switch_cpus4.branchPred.RASInCorrect        12767                       # Number of incorrect RAS predictions.
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb            4                       # Number of times complete TLB was flushed
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits            99681974                       # DTB read hits
system.switch_cpus4.dtb.read_misses             86560                       # DTB read misses
system.switch_cpus4.dtb.write_hits           15396209                       # DTB write hits
system.switch_cpus4.dtb.write_misses             7723                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                 297                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva            4693                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries            9175                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults              110                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults           920                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults              799                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses        99768534                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses       15403932                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                115078183                       # DTB hits
system.switch_cpus4.dtb.misses                  94283                       # DTB misses
system.switch_cpus4.dtb.accesses            115172466                       # DTB accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.itb.inst_hits           358037382                       # ITB inst hits
system.switch_cpus4.itb.inst_misses              7391                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                 297                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva            4693                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries            4336                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults             4569                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses       358044773                       # ITB inst accesses
system.switch_cpus4.itb.hits                358037382                       # DTB hits
system.switch_cpus4.itb.misses                   7391                       # DTB misses
system.switch_cpus4.itb.accesses            358044773                       # DTB accesses
system.switch_cpus4.numCycles               661936616                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.fetch.icacheStallCycles      8308784                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts            1224297173                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches          178770471                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     92582953                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles            645272251                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles       11971440                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.TlbCycles            121419                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus4.fetch.MiscStallCycles        49578                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles       154674                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.PendingQuiesceStallCycles       311168                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles        18046                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines        358032123                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        43993                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.ItlbSquashes           1698                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    660221640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     1.864975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.047890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        39169711      5.93%      5.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1       295569032     44.77%     50.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2        40721174      6.17%     56.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3       284761723     43.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    660221640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.270072                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               1.849569                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        67647116                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles    126813507                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles        387475094                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles     72356028                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       5929894                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved     24165604                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        56901                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts    1112012554                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts     22149114                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       5929894                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       120316794                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles       32211285                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4956248                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles        404902462                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles     91904956                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts    1082427796                       # Number of instructions processed by rename
system.switch_cpus4.rename.SquashedInsts     14592602                       # Number of squashed instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents     26290597                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents      35469814                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LQFullEvents        275829                       # Number of times rename has blocked due to LQ full
system.switch_cpus4.rename.SQFullEvents       1066914                       # Number of times rename has blocked due to SQ full
system.switch_cpus4.rename.RenamedOperands   1463810059                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups   4988307816                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups   1446312686                       # Number of integer rename lookups
system.switch_cpus4.rename.fp_rename_lookups         9438                       # Number of floating rename lookups
system.switch_cpus4.rename.CommittedMaps   1262907740                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps       200902268                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts       198316                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts       158843                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts        149126069                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads    110752569                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     16433746                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads     19438201                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1092651                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded        1071319973                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded       287553                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        975572795                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued      8571877                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined    140177156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined    465550509                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved        27996                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    660221640                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     1.477644                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     0.843329                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    100672347     15.25%     15.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1    194840166     29.51%     44.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2    313821194     47.53%     92.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3     50461535      7.64%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       426354      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5           44      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    660221640                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu      262682013     89.46%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult            19      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     89.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead      28486765      9.70%     99.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite      2445812      0.83%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass          156      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    854644213     87.60%     87.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      4259138      0.44%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            5      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            4      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            1      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            2      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift           17      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            1      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1336      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            3      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.04% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead    101158088     10.37%     98.41% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     15509831      1.59%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     975572795                       # Type of FU issued
system.switch_cpus4.iq.rate                  1.473816                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt          293614609                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.300966                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads   2913521460                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes   1211780056                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    969437744                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads        32254                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes        12301                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses         9280                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses    1269166494                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses          20754                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads     17122529                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads     26580868                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          969                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         7720                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores      1123732                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        75456                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked        80195                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       5929894                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles       22673239                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       225241                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts   1071635467                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts    110752569                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     16433746                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts       158792                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         85193                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents        25205                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         7720                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      4624194                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      2308983                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      6933177                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    971893252                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     99741144                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      3585294                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                27941                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs           115184069                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches       144216687                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          15442925                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            1.468257                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             970318527                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            969447024                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers        793276014                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers       1994543066                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              1.464562                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.397723                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitSquashedInsts    129844102                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls       259557                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      5880272                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    641387537                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     1.450089                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.191687                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    131085132     20.44%     20.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1    235063629     36.65%     57.09% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2    194656773     30.35%     87.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3     40144866      6.26%     93.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4     25527116      3.98%     97.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      9895088      1.54%     99.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      2228209      0.35%     99.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1989489      0.31%     99.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       797235      0.12%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    641387537                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    924510268                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     930069234                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              99481712                       # Number of memory references committed
system.switch_cpus4.commit.loads             84171701                       # Number of loads committed
system.switch_cpus4.commit.membars             102083                       # Number of memory barriers committed
system.switch_cpus4.commit.branches         139690189                       # Number of branches committed
system.switch_cpus4.commit.fp_insts              9264                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        838525119                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls     17710320                       # Number of function calls committed.
system.switch_cpus4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntAlu    826330002     88.85%     88.85% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntMult      4256184      0.46%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntDiv            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatAdd            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCmp            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCvt            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMult            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatDiv            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatSqrt            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAdd            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAddAcc            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAlu            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCmp            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCvt            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMisc            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMult            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMultAcc            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShift            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShiftAcc            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSqrt            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAdd            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAlu            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCmp            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCvt            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatDiv            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMisc         1336      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMult            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.30% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemRead     84171701      9.05%     98.35% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemWrite     15310011      1.65%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::total    930069234                       # Class of committed instruction
system.switch_cpus4.commit.bw_lim_events       797235                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads          1700131753                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes         2138655739                       # The number of ROB writes
system.switch_cpus4.timesIdled                  35916                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1714976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.quiesceCycles            68012632                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus4.committedInsts          924491593                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            930050559                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.cpi                      0.716001                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                0.716001                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      1.396647                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                1.396647                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads      1204091342                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      696760812                       # number of integer regfile writes
system.switch_cpus4.fp_regfile_reads             8107                       # number of floating regfile reads
system.switch_cpus4.fp_regfile_writes            2640                       # number of floating regfile writes
system.switch_cpus4.cc_regfile_reads       3210852226                       # number of cc regfile reads
system.switch_cpus4.cc_regfile_writes       620918679                       # number of cc regfile writes
system.switch_cpus4.misc_regfile_reads     1255851838                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes        228462                       # number of misc regfile writes
system.switch_cpus5.branchPred.lookups      177232170                       # Number of BP lookups
system.switch_cpus5.branchPred.condPredicted    128251794                       # Number of conditional branches predicted
system.switch_cpus5.branchPred.condIncorrect      5850754                       # Number of conditional branches incorrect
system.switch_cpus5.branchPred.BTBLookups     75021277                       # Number of BTB lookups
system.switch_cpus5.branchPred.BTBHits       67710454                       # Number of BTB hits
system.switch_cpus5.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.branchPred.BTBHitPct    90.255001                       # BTB Hit Percentage
system.switch_cpus5.branchPred.usedRAS       23983483                       # Number of times the RAS was used to get a target.
system.switch_cpus5.branchPred.RASInCorrect        11533                       # Number of incorrect RAS predictions.
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits            98466259                       # DTB read hits
system.switch_cpus5.dtb.read_misses             84177                       # DTB read misses
system.switch_cpus5.dtb.write_hits           13903891                       # DTB write hits
system.switch_cpus5.dtb.write_misses             8277                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                 297                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva            4693                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries            8522                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults               86                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults           860                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults              697                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses        98550436                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses       13912168                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                112370150                       # DTB hits
system.switch_cpus5.dtb.misses                  92454                       # DTB misses
system.switch_cpus5.dtb.accesses            112462604                       # DTB accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb            5                       # Number of times complete TLB was flushed
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.switch_cpus5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.itb.inst_hits           356053267                       # ITB inst hits
system.switch_cpus5.itb.inst_misses              6700                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                 297                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva            4693                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries            3544                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults             3982                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses       356059967                       # ITB inst accesses
system.switch_cpus5.itb.hits                356053267                       # DTB hits
system.switch_cpus5.itb.misses                   6700                       # DTB misses
system.switch_cpus5.itb.accesses            356059967                       # DTB accesses
system.switch_cpus5.numCycles               656411952                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.fetch.icacheStallCycles      7828879                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts            1217313776                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches          177232170                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     91693937                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles            640645132                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles       11783936                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.TlbCycles             93409                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus5.fetch.MiscStallCycles        51566                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.PendingTrapStallCycles       162387                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.PendingQuiesceStallCycles       328366                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles        12768                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines        356048803                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        35451                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.ItlbSquashes           1197                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    655014475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     1.865655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.045210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        37474895      5.72%      5.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1       295275132     45.08%     50.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2        40037487      6.11%     56.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3       282226961     43.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    655014475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.270001                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               1.854497                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        66848291                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles    125403101                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles        384919027                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles     71993512                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       5850543                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved     24002308                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        42289                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts    1103642872                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts     21672155                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       5850543                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       119137286                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles       32073794                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      3973288                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles        402397371                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles     91582192                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts    1074478770                       # Number of instructions processed by rename
system.switch_cpus5.rename.SquashedInsts     14425548                       # Number of squashed instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents     26053972                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents      35938373                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LQFullEvents        273744                       # Number of times rename has blocked due to LQ full
system.switch_cpus5.rename.SQFullEvents        795407                       # Number of times rename has blocked due to SQ full
system.switch_cpus5.rename.RenamedOperands   1456246321                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups   4953251681                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups   1437716004                       # Number of integer rename lookups
system.switch_cpus5.rename.fp_rename_lookups         5507                       # Number of floating rename lookups
system.switch_cpus5.rename.CommittedMaps   1257177166                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps       199069110                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts       165748                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts       129790                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts        148543947                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads    109445148                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     14801839                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads     19628391                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       734094                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded        1063613327                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded       235895                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        968391730                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued      8477934                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined    138792333                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined    462224948                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved        23417                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    655014475                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     1.478428                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     0.838738                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     98701405     15.07%     15.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1    193954989     29.61%     44.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2    312886108     47.77%     92.45% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3     49223415      7.51%     99.96% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       248510      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5           48      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    655014475                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu      261565051     89.79%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult            13      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     89.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead      28048375      9.63%     99.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite      1689184      0.58%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass           94      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    850259027     87.80%     87.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      4245434      0.44%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            2      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            2      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            3      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1069      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     99902067     10.32%     98.56% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     13984032      1.44%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     968391730                       # Type of FU issued
system.switch_cpus5.iq.rate                  1.475280                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt          291302623                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.300811                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads   2891557791                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes   1202639853                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    962481670                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads        20700                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes         7613                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses         5635                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses    1259680767                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses          13492                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads     17194861                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads     26285918                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          723                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         5945                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       929584                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        66480                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked        74683                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       5850543                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles       22775311                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       222373                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts   1063872490                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts    109445148                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     14801839                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts       133751                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         84305                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents        22082                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         5945                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      4580838                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      2275429                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      6856267                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    964833351                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     98529727                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      3465964                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                23268                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs           112478627                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches       143100849                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          13948900                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            1.469860                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             963321929                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            962487305                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers        790086398                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers       1989395748                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              1.466285                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.397149                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitSquashedInsts    128558357                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls       212478                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      5809329                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    636389298                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     1.451523                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.181054                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    128114097     20.13%     20.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1    234553202     36.86%     56.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2    193939767     30.48%     87.46% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3     39887763      6.27%     93.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4     25455247      4.00%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      9848087      1.55%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      2091425      0.33%     99.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1969879      0.31%     99.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       529831      0.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    636389298                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    919847428                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     923733799                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              97031484                       # Number of memory references committed
system.switch_cpus5.commit.loads             83159229                       # Number of loads committed
system.switch_cpus5.commit.membars              79661                       # Number of memory barriers committed
system.switch_cpus5.commit.branches         138682251                       # Number of branches committed
system.switch_cpus5.commit.fp_insts              5632                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        832763658                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls     17534823                       # Number of function calls committed.
system.switch_cpus5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntAlu    822456188     89.04%     89.04% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntMult      4245058      0.46%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntDiv            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatAdd            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCmp            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCvt            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatMult            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatDiv            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatSqrt            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAdd            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAddAcc            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAlu            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCmp            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCvt            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMisc            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMult            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMultAcc            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShift            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShiftAcc            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdSqrt            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAdd            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAlu            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCmp            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCvt            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatDiv            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMisc         1069      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMult            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemRead     83159229      9.00%     98.50% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemWrite     13872255      1.50%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::total    923733799                       # Class of committed instruction
system.switch_cpus5.commit.bw_lim_events       529831                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads          1687843739                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes         2123203444                       # The number of ROB writes
system.switch_cpus5.timesIdled                  30178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1397477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.quiesceCycles            73537295                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus5.committedInsts          919832926                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            923719297                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.cpi                      0.713621                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                0.713621                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      1.401304                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                1.401304                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads      1196643236                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      692620862                       # number of integer regfile writes
system.switch_cpus5.fp_regfile_reads             4439                       # number of floating regfile reads
system.switch_cpus5.fp_regfile_writes            2236                       # number of floating regfile writes
system.switch_cpus5.cc_regfile_reads       3186467851                       # number of cc regfile reads
system.switch_cpus5.cc_regfile_writes       618690438                       # number of cc regfile writes
system.switch_cpus5.misc_regfile_reads     1243485858                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes        193317                       # number of misc regfile writes
system.switch_cpus6.branchPred.lookups      181630707                       # Number of BP lookups
system.switch_cpus6.branchPred.condPredicted    131551408                       # Number of conditional branches predicted
system.switch_cpus6.branchPred.condIncorrect      6179128                       # Number of conditional branches incorrect
system.switch_cpus6.branchPred.BTBLookups     77493865                       # Number of BTB lookups
system.switch_cpus6.branchPred.BTBHits       69512712                       # Number of BTB hits
system.switch_cpus6.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.branchPred.BTBHitPct    89.700923                       # BTB Hit Percentage
system.switch_cpus6.branchPred.usedRAS       24431181                       # Number of times the RAS was used to get a target.
system.switch_cpus6.branchPred.RASInCorrect        22409                       # Number of incorrect RAS predictions.
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits           102430860                       # DTB read hits
system.switch_cpus6.dtb.read_misses            117384                       # DTB read misses
system.switch_cpus6.dtb.write_hits           16796247                       # DTB write hits
system.switch_cpus6.dtb.write_misses            15702                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                 297                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva            4693                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries            8909                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults              316                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults          1446                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults             1224                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses       102548244                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses       16811949                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                119227107                       # DTB hits
system.switch_cpus6.dtb.misses                 133086                       # DTB misses
system.switch_cpus6.dtb.accesses            119360193                       # DTB accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.itb.inst_hits           362357417                       # ITB inst hits
system.switch_cpus6.itb.inst_misses             10324                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                 297                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva            4693                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries            4056                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults             6242                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses       362367741                       # ITB inst accesses
system.switch_cpus6.itb.hits                362357417                       # DTB hits
system.switch_cpus6.itb.misses                  10324                       # DTB misses
system.switch_cpus6.itb.accesses            362367741                       # DTB accesses
system.switch_cpus6.numCycles               678490655                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.fetch.icacheStallCycles     12083817                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts            1239408266                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches          181630707                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     93943893                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles            656959417                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles       12542180                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.TlbCycles            136851                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus6.fetch.MiscStallCycles        55059                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.PendingTrapStallCycles       220754                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.PendingQuiesceStallCycles       548753                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles        34411                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines        362350642                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       115520                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.ItlbSquashes           2345                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    676310152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     1.846480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.060039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        47139780      6.97%      6.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1       298443055     44.13%     51.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2        41831842      6.19%     57.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3       288895475     42.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    676310152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.267698                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               1.826714                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        71106809                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles    132606647                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles        393724097                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles     72738801                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       6133772                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved     24500871                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred       140468                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts    1126370832                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts     23189710                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       6133772                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       124619681                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       33831674                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      8493537                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles        410659114                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles     92572350                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts    1095921653                       # Number of instructions processed by rename
system.switch_cpus6.rename.SquashedInsts     14844103                       # Number of squashed instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents     26536587                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents      35037693                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LQFullEvents        288271                       # Number of times rename has blocked due to LQ full
system.switch_cpus6.rename.SQFullEvents       1565418                       # Number of times rename has blocked due to SQ full
system.switch_cpus6.rename.RenamedOperands   1479218085                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups   5049804817                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups   1462208775                       # Number of integer rename lookups
system.switch_cpus6.rename.fp_rename_lookups         7376                       # Number of floating rename lookups
system.switch_cpus6.rename.CommittedMaps   1275508446                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps       203709631                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts       384339                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts       311863                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts        150107529                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads    113772146                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     17966018                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads     19530209                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1489149                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded        1084128453                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded       568186                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        987954835                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued      8666507                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined    142073371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined    470060512                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved        55094                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    676310152                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     1.460801                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     0.854307                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    109669613     16.22%     16.22% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1    197978890     29.27%     45.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2    316466749     46.79%     92.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3     51737338      7.65%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       457377      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5          185      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    676310152                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu      262990835     89.10%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult            30      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead      29157223      9.88%     98.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite      3027086      1.03%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass          257      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    862579689     87.31%     87.31% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      4252474      0.43%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd           10      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            7      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            9      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1185      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.74% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead    104105255     10.54%     98.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     17015949      1.72%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     987954835                       # Type of FU issued
system.switch_cpus6.iq.rate                  1.456107                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt          295175174                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.298774                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads   2956039172                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes   1226775305                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    981345096                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads        22330                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes         9430                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses         7632                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses    1283116342                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses          13410                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads     17309428                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads     27100328                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses         1679                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation        14856                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores      1248137                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        82154                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked       121207                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       6133772                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles       23242821                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       247270                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts   1084851440                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts    113772146                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     17966018                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts       309916                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         91095                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents        31864                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents        14856                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      4693536                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      2419526                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      7113062                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    983986258                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts    102536976                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      3835665                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop               154801                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs           119453123                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches       146080936                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          16916147                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            1.450258                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             982267739                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            981352728                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers        799714656                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers       2004830807                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              1.446376                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.398894                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitSquashedInsts    131585240                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls       513092                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      6041810                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    657132120                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     1.432428                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.201106                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    141381085     21.51%     21.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1    237939132     36.21%     57.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2    195909551     29.81%     87.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3     40629284      6.18%     93.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4     25869449      3.94%     97.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5     10101941      1.54%     99.19% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      2316469      0.35%     99.55% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      2119651      0.32%     99.87% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       865558      0.13%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    657132120                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    934202604                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     941294422                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs             103389699                       # Number of memory references committed
system.switch_cpus6.commit.loads             86671818                       # Number of loads committed
system.switch_cpus6.commit.membars             206626                       # Number of memory barriers committed
system.switch_cpus6.commit.branches         141390616                       # Number of branches committed
system.switch_cpus6.commit.fp_insts              7632                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        848020431                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls     17807708                       # Number of function calls committed.
system.switch_cpus6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntAlu    833651669     88.56%     88.56% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntMult      4251869      0.45%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntDiv            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatAdd            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCmp            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCvt            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatMult            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatDiv            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatSqrt            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAdd            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAddAcc            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAlu            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCmp            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCvt            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMisc            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMult            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMultAcc            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShift            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShiftAcc            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdSqrt            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAdd            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAlu            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCmp            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCvt            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatDiv            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMisc         1185      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMult            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.02% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemRead     86671818      9.21%     98.22% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemWrite     16717881      1.78%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::total    941294422                       # Class of committed instruction
system.switch_cpus6.commit.bw_lim_events       865558                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads          1728493602                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes         2164932199                       # The number of ROB writes
system.switch_cpus6.timesIdled                  61029                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2180503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.quiesceCycles            51458595                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus6.committedInsts          934078213                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            941170031                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.cpi                      0.726375                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                0.726375                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      1.376700                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                1.376700                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads      1218022597                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      704100528                       # number of integer regfile writes
system.switch_cpus6.fp_regfile_reads             5644                       # number of floating regfile reads
system.switch_cpus6.fp_regfile_writes            2480                       # number of floating regfile writes
system.switch_cpus6.cc_regfile_reads       3254617065                       # number of cc regfile reads
system.switch_cpus6.cc_regfile_writes       627031373                       # number of cc regfile writes
system.switch_cpus6.misc_regfile_reads     1285796037                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes        437863                       # number of misc regfile writes
system.switch_cpus7.branchPred.lookups      176478401                       # Number of BP lookups
system.switch_cpus7.branchPred.condPredicted    127742783                       # Number of conditional branches predicted
system.switch_cpus7.branchPred.condIncorrect      5801811                       # Number of conditional branches incorrect
system.switch_cpus7.branchPred.BTBLookups     72195922                       # Number of BTB lookups
system.switch_cpus7.branchPred.BTBHits       67393556                       # Number of BTB hits
system.switch_cpus7.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.branchPred.BTBHitPct    93.348148                       # BTB Hit Percentage
system.switch_cpus7.branchPred.usedRAS       23871317                       # Number of times the RAS was used to get a target.
system.switch_cpus7.branchPred.RASInCorrect        10386                       # Number of incorrect RAS predictions.
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits            97857278                       # DTB read hits
system.switch_cpus7.dtb.read_misses             77053                       # DTB read misses
system.switch_cpus7.dtb.write_hits           13351742                       # DTB write hits
system.switch_cpus7.dtb.write_misses             5188                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                 297                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva            4693                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries            6151                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults               88                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults           532                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults              391                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses        97934331                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses       13356930                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                111209020                       # DTB hits
system.switch_cpus7.dtb.misses                  82241                       # DTB misses
system.switch_cpus7.dtb.accesses            111291261                       # DTB accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb           71                       # Number of times complete TLB was flushed
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.itb.inst_hits           354750075                       # ITB inst hits
system.switch_cpus7.itb.inst_misses              4236                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                 297                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva            4693                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries            2482                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults             3668                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses       354754311                       # ITB inst accesses
system.switch_cpus7.itb.hits                354750075                       # DTB hits
system.switch_cpus7.itb.misses                   4236                       # DTB misses
system.switch_cpus7.itb.accesses            354754311                       # DTB accesses
system.switch_cpus7.numCycles               651393118                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.fetch.icacheStallCycles      7107180                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts            1213272724                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches          176478401                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     91264873                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles            636816482                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles       11659186                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.TlbCycles             67860                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus7.fetch.MiscStallCycles        46186                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.PendingTrapStallCycles       128117                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.PendingQuiesceStallCycles       242414                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles        10989                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines        354746057                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        24875                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.ItlbSquashes            897                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    650248821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     1.871791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.041295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        35051127      5.39%      5.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1       294405885     45.28%     50.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2        39651715      6.10%     56.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3       281140094     43.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    650248821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.270925                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               1.862581                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        66046466                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles    123106696                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles        383506094                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles     71787561                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       5802003                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved     23893653                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        28136                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts    1099925956                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts     21518575                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       5802003                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       118083077                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles       31516678                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      2852456                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles        401033344                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles     90961262                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts    1070948510                       # Number of instructions processed by rename
system.switch_cpus7.rename.SquashedInsts     14369343                       # Number of squashed instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents     25978639                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents      35698417                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LQFullEvents        268605                       # Number of times rename has blocked due to LQ full
system.switch_cpus7.rename.SQFullEvents        465840                       # Number of times rename has blocked due to SQ full
system.switch_cpus7.rename.RenamedOperands   1452533034                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups   4936925100                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups   1433612117                       # Number of integer rename lookups
system.switch_cpus7.rename.fp_rename_lookups         2870                       # Number of floating rename lookups
system.switch_cpus7.rename.CommittedMaps   1254177643                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps       198355349                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts       111831                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        87231                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts        147993973                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads    108793955                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     14207189                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads     19448110                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       678099                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded        1060208291                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded       162809                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        965161777                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued      8444103                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined    138261330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined    460786819                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved        17622                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    650248821                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     1.484296                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     0.835377                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     95942515     14.75%     14.75% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1    192980623     29.68%     44.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2    312012491     47.98%     92.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3     49096626      7.55%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       216536      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5           30      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    650248821                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu      261191119     89.99%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult            17      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     89.99% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead      27704860      9.55%     99.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite      1352354      0.47%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass           66      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    848250026     87.89%     87.89% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      4242812      0.44%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            1      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            1      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            1      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            3      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            1      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          803      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     99262877     10.28%     98.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     13405185      1.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     965161777                       # Type of FU issued
system.switch_cpus7.iq.rate                  1.481689                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt          290248350                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.300725                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads   2879253690                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes   1198633399                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    959358217                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads        11135                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes         4202                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses         3114                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses    1255402928                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses           7133                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads     17223297                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads     26176928                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          547                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         5203                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       885556                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        61407                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked        39012                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       5802003                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles       22513088                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       219128                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts   1060387177                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts    108793955                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     14207189                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        91532                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         81289                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents        22253                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         5203                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      4561838                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      2253605                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      6815443                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    961658484                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     97912383                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      3421076                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                16077                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs           111291959                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches       142654378                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          13379576                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            1.476310                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             960184824                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            959361331                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers        788520232                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers       1986665763                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              1.472784                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.396906                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitSquashedInsts    128083435                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls       145187                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      5774221                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    631713165                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     1.457613                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.179223                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    125228137     19.82%     19.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1    233240108     36.92%     56.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2    193780723     30.68%     87.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3     39772379      6.30%     93.72% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4     25360234      4.01%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      9717316      1.54%     99.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      2140151      0.34%     99.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1986637      0.31%     99.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       487480      0.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    631713165                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    917548124                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     920793412                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              95938649                       # Number of memory references committed
system.switch_cpus7.commit.loads             82617018                       # Number of loads committed
system.switch_cpus7.commit.membars              55874                       # Number of memory barriers committed
system.switch_cpus7.commit.branches         138270858                       # Number of branches committed
system.switch_cpus7.commit.fp_insts              3112                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        830149812                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls     17481789                       # Number of function calls committed.
system.switch_cpus7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntAlu    820611499     89.12%     89.12% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntMult      4242458      0.46%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntDiv            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatAdd            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCmp            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCvt            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatMult            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatDiv            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatSqrt            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAdd            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAddAcc            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAlu            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCmp            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCvt            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMisc            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMult            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMultAcc            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShift            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShiftAcc            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdSqrt            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAdd            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAlu            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCmp            1      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCvt            2      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatDiv            1      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMisc          802      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMult            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.58% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemRead     82617018      8.97%     98.55% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemWrite     13321631      1.45%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::total    920793412                       # Class of committed instruction
system.switch_cpus7.commit.bw_lim_events       487480                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads          1679901427                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes         2116283742                       # The number of ROB writes
system.switch_cpus7.timesIdled                  23818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1144297                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.quiesceCycles            78556132                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus7.committedInsts          917538562                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            920783850                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.cpi                      0.709935                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                0.709935                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      1.408579                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                1.408579                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads      1193070576                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      690618088                       # number of integer regfile writes
system.switch_cpus7.fp_regfile_reads             2206                       # number of floating regfile reads
system.switch_cpus7.fp_regfile_writes            1448                       # number of floating regfile writes
system.switch_cpus7.cc_regfile_reads       3175212849                       # number of cc regfile reads
system.switch_cpus7.cc_regfile_writes       617521516                       # number of cc regfile writes
system.switch_cpus7.misc_regfile_reads     1233944750                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes        131906                       # number of misc regfile writes
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                    18                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                      80896                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                           23                       # Number of DMA write transactions.
system.l2.prefetcher.prefetcher.num_hwpf_identified     35002024                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr       756281                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache     30421233                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher       340267                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit        35433                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued      3448810                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page      2513984                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                   3084045                       # number of replacements
system.l2.tags.tagsinuse                 32533.026965                       # Cycle average of tags in use
system.l2.tags.total_refs                     6359458                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3116796                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.040383                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              3253048943500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3285.148231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker     8.689145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     1.915107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    87.872276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   400.567539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker     5.401623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     0.386979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    88.329979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   406.992903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker     5.841016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     0.948716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    72.841309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   434.605020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     6.648723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     0.676663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    91.586526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   482.737564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     7.393184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.itb.walker     1.976739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   123.833115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   498.997479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     7.181811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.itb.walker     0.695919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst    88.296826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   406.650202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.dtb.walker     6.614027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.itb.walker     0.494665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   133.084972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   547.794847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.dtb.walker     6.033820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.itb.walker     0.627967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst    76.311100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data   375.099874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher 24870.625581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.051285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.016019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst         0.058217                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.100255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.012224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.002696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.012420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.002223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.013263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.014732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.itb.walker     0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.003779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.015228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.itb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.002695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.012410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.dtb.walker     0.000202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.itb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.004061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.016717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.dtb.walker     0.000184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.itb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.002329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.011447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.758991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992829                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         27119                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5569                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          490                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         4456                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3        16593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         5524                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          530                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3586                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1384                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.827606                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.001923                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.169952                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  61860937                       # Number of tag accesses
system.l2.tags.data_accesses                 61860937                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.dtb.walker       144707                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker         6960                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.inst       114901                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       371522                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker       141047                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker         4468                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       125456                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       358787                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker       144748                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker         7060                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       159318                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       371067                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker       148817                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker         7646                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       236325                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       410352                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.dtb.walker       145505                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.itb.walker         8183                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst       166926                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data       373934                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.dtb.walker       143200                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.itb.walker         6478                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst       139000                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data       366170                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.dtb.walker       162993                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.itb.walker        10619                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst       439594                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data       473991                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.dtb.walker       137209                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.itb.walker         4961                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst        93176                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data       352638                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                   1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 5777759                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           659382                       # number of Writeback hits
system.l2.Writeback_hits::total                659382                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data         4203                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          590                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          836                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data         1021                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data         1110                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data          941                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data          868                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data          703                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10272                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          152                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          135                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          149                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          235                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data          142                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data          149                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data          177                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data          121                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1260                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        50100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        16108                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        32558                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        59097                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data        37045                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data        29253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data        67573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data        15853                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                307587                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker       144707                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker         6960                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       114901                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       421622                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker       141047                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         4468                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       125456                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       374895                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker       144748                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker         7060                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       159318                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       403625                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker       148817                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker         7646                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       236325                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       469449                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.dtb.walker       145505                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.itb.walker         8183                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst       166926                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data       410979                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.dtb.walker       143200                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.itb.walker         6478                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst       139000                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data       395423                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.dtb.walker       162993                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.itb.walker        10619                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst       439594                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       541564                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.dtb.walker       137209                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.itb.walker         4961                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst        93176                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data       368491                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6085346                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker       144707                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker         6960                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       114901                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       421622                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker       141047                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         4468                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       125456                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       374895                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker       144748                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker         7060                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       159318                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       403625                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker       148817                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker         7646                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       236325                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       469449                       # number of overall hits
system.l2.overall_hits::switch_cpus4.dtb.walker       145505                       # number of overall hits
system.l2.overall_hits::switch_cpus4.itb.walker         8183                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst       166926                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data       410979                       # number of overall hits
system.l2.overall_hits::switch_cpus5.dtb.walker       143200                       # number of overall hits
system.l2.overall_hits::switch_cpus5.itb.walker         6478                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst       139000                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data       395423                       # number of overall hits
system.l2.overall_hits::switch_cpus6.dtb.walker       162993                       # number of overall hits
system.l2.overall_hits::switch_cpus6.itb.walker        10619                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst       439594                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       541564                       # number of overall hits
system.l2.overall_hits::switch_cpus7.dtb.walker       137209                       # number of overall hits
system.l2.overall_hits::switch_cpus7.itb.walker         4961                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst        93176                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data       368491                       # number of overall hits
system.l2.overall_hits::cpu0.data                   1                       # number of overall hits
system.l2.overall_hits::total                 6085346                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker         1395                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker          220                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.inst        10669                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        40938                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker          962                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker           70                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst        11011                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        39959                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker         1138                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker          190                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         9766                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        44802                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker         1233                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker          182                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst        12591                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        50808                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.dtb.walker         1401                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.itb.walker          475                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst        14103                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        49294                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.dtb.walker         1251                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.itb.walker          209                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst        11501                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        42414                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.dtb.walker         1237                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.itb.walker          177                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst        18466                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        58261                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.dtb.walker         1043                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.itb.walker          157                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst         9438                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        37287                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                472656                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         2955                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         2412                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         2683                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         4670                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data         3771                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data         3550                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data         5486                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data         2615                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              28142                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          561                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          558                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          610                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          670                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data          628                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data          588                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          647                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          591                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4853                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         4899                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6417                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         4826                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data         3735                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         5556                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data         3018                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu0.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36359                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker         1395                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          220                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst        10669                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        46347                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker          962                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker           70                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        11011                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        42455                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker         1138                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          190                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         9766                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        49701                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker         1233                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          182                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        12591                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        57225                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.dtb.walker         1401                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.itb.walker          475                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst        14103                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        54120                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.dtb.walker         1251                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.itb.walker          209                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst        11501                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        46149                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.dtb.walker         1237                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.itb.walker          177                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst        18466                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        63817                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.dtb.walker         1043                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.itb.walker          157                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst         9438                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        40305                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::total                 509015                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker         1395                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          220                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst        10669                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        46347                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker          962                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker           70                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        11011                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        42455                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker         1138                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          190                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         9766                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        49701                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker         1233                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          182                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        12591                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        57225                       # number of overall misses
system.l2.overall_misses::switch_cpus4.dtb.walker         1401                       # number of overall misses
system.l2.overall_misses::switch_cpus4.itb.walker          475                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst        14103                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        54120                       # number of overall misses
system.l2.overall_misses::switch_cpus5.dtb.walker         1251                       # number of overall misses
system.l2.overall_misses::switch_cpus5.itb.walker          209                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst        11501                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        46149                       # number of overall misses
system.l2.overall_misses::switch_cpus6.dtb.walker         1237                       # number of overall misses
system.l2.overall_misses::switch_cpus6.itb.walker          177                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst        18466                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        63817                       # number of overall misses
system.l2.overall_misses::switch_cpus7.dtb.walker         1043                       # number of overall misses
system.l2.overall_misses::switch_cpus7.itb.walker          157                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst         9438                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        40305                       # number of overall misses
system.l2.overall_misses::cpu0.inst                 4                       # number of overall misses
system.l2.overall_misses::cpu0.data                 3                       # number of overall misses
system.l2.overall_misses::cpu6.inst                 3                       # number of overall misses
system.l2.overall_misses::cpu6.data                 1                       # number of overall misses
system.l2.overall_misses::total                509015                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker    120600726                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker     18653497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.inst    905443152                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3355516870                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker     79225242                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker      5919749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    925652395                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3259347602                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker     93277996                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker     16214996                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    801610467                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3651921673                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker     99772498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker     15109750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst   1029628851                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   4107732129                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.dtb.walker    117592230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.itb.walker     40456746                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst   1176889065                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   4027890686                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.dtb.walker    103714480                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.itb.walker     16974248                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst    959786365                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3495333116                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.dtb.walker    103102495                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.itb.walker     15092500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst   1511783777                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   4707388299                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.dtb.walker     86935738                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.itb.walker     13041248                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst    802021344                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   3064470433                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     38728100363                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      5193330                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      3681877                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      4370602                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      7536134                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus4.data      7072690                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus5.data      5429831                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus6.data      6545248                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus7.data      5946846                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     45776558                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       996453                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       588484                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       685471                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       659465                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus4.data      1195448                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus5.data       484477                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus6.data      1066946                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus7.data       482989                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      6159733                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    538150720                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    201850935                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    370682927                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    470111205                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data    360205175                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data    302406601                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data    369799723                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data    254831476                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2868038762                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker    120600726                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     18653497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    905443152                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3893667590                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker     79225242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker      5919749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    925652395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3461198537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker     93277996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     16214996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    801610467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   4022604600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker     99772498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     15109750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   1029628851                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   4577843334                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.dtb.walker    117592230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.itb.walker     40456746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst   1176889065                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   4388095861                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.dtb.walker    103714480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.itb.walker     16974248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst    959786365                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3797739717                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.dtb.walker    103102495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.itb.walker     15092500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst   1511783777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   5077188022                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.dtb.walker     86935738                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.itb.walker     13041248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst    802021344                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   3319301909                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      41596139125                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker    120600726                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     18653497                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    905443152                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3893667590                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker     79225242                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker      5919749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    925652395                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3461198537                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker     93277996                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     16214996                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    801610467                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   4022604600                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker     99772498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     15109750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   1029628851                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   4577843334                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.dtb.walker    117592230                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.itb.walker     40456746                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst   1176889065                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   4388095861                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.dtb.walker    103714480                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.itb.walker     16974248                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst    959786365                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3797739717                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.dtb.walker    103102495                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.itb.walker     15092500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst   1511783777                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   5077188022                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.dtb.walker     86935738                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.itb.walker     13041248                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst    802021344                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   3319301909                       # number of overall miss cycles
system.l2.overall_miss_latency::total     41596139125                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker       146102                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker         7180                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.inst       125570                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       412460                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker       142009                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker         4538                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       136467                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       398746                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker       145886                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker         7250                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       169084                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       415869                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker       150050                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker         7828                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       248916                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       461160                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.dtb.walker       146906                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.itb.walker         8658                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst       181029                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data       423228                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.dtb.walker       144451                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.itb.walker         6687                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst       150501                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data       408584                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.dtb.walker       164230                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.itb.walker        10796                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst       458060                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data       532252                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.dtb.walker       138252                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.itb.walker         5118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst       102614                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data       389925                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst               4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             6250415                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       659382                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            659382                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         7158                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         3002                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         3519                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         5691                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data         4881                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data         4491                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data         6354                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data         3318                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            38414                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          713                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          693                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          759                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          905                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          770                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data          737                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          824                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          712                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6113                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        55509                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        18604                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        37457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        65514                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data        41871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data        32988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data        73129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data        18871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            343946                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker       146102                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker         7180                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst       125570                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       467969                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker       142009                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         4538                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       136467                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       417350                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker       145886                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker         7250                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       169084                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       453326                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker       150050                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         7828                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       248916                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       526674                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.dtb.walker       146906                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.itb.walker         8658                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst       181029                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data       465099                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.dtb.walker       144451                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.itb.walker         6687                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst       150501                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data       441572                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.dtb.walker       164230                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.itb.walker        10796                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst       458060                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data       605381                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.dtb.walker       138252                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.itb.walker         5118                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst       102614                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data       408796                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6594361                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker       146102                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker         7180                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       125570                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       467969                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker       142009                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         4538                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       136467                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       417350                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker       145886                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker         7250                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       169084                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       453326                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker       150050                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         7828                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       248916                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       526674                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.dtb.walker       146906                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.itb.walker         8658                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst       181029                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data       465099                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.dtb.walker       144451                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.itb.walker         6687                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst       150501                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data       441572                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.dtb.walker       164230                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.itb.walker        10796                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst       458060                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data       605381                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.dtb.walker       138252                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.itb.walker         5118                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst       102614                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data       408796                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6594361                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.009548                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.030641                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.084965                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.099253                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.006774                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.015425                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.080686                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.100212                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.007801                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.026207                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.057758                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.107731                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.008217                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.023250                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.050583                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.110174                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.dtb.walker     0.009537                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.itb.walker     0.054863                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.077905                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.116471                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.dtb.walker     0.008660                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.itb.walker     0.031255                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.076418                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.103807                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.dtb.walker     0.007532                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.itb.walker     0.016395                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.040313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.109461                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.dtb.walker     0.007544                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.itb.walker     0.030676                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.091976                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.095626                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.500000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.075620                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.412825                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.803464                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.762433                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.820594                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.772588                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.790470                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.863393                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.788125                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.732597                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.786816                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.805195                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.803689                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.740331                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.815584                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.797829                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.785194                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.830056                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.793882                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.097444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.134165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.130790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.097949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.115259                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.113223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.075975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.159928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.105711                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.009548                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.030641                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.084965                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.099039                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.006774                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.015425                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.080686                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.101725                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.007801                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.026207                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.057758                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.109636                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.008217                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.023250                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.050583                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.108654                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.dtb.walker     0.009537                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.itb.walker     0.054863                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.077905                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.116362                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.dtb.walker     0.008660                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.itb.walker     0.031255                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.076418                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.104511                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.dtb.walker     0.007532                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.itb.walker     0.016395                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.040313                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.105416                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.dtb.walker     0.007544                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.itb.walker     0.030676                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.091976                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.098594                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077189                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.009548                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.030641                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.084965                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.099039                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.006774                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.015425                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.080686                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.101725                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.007801                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.026207                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.057758                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.109636                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.008217                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.023250                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.050583                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.108654                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.dtb.walker     0.009537                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.itb.walker     0.054863                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.077905                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.116362                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.dtb.walker     0.008660                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.itb.walker     0.031255                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.076418                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.104511                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.dtb.walker     0.007532                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.itb.walker     0.016395                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.040313                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.105416                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.dtb.walker     0.007544                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.itb.walker     0.030676                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.091976                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.098594                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077189                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 86452.133333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 84788.622727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 84866.730903                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 81965.823196                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 82354.721414                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 84567.842857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 84066.151576                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 81567.296529                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 81966.604569                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 85342.084211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 82081.759881                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 81512.469823                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 80918.489862                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 83020.604396                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 81774.986181                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 80848.136691                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.dtb.walker 83934.496788                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.itb.walker 85172.096842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 83449.554350                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 81711.581247                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.dtb.walker 82905.259792                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.itb.walker 81216.497608                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 83452.427180                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 82409.890979                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.dtb.walker 83348.823767                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.itb.walker 85268.361582                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 81868.503033                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 80798.274987                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.dtb.walker 83351.618408                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.itb.walker 83065.273885                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 84977.891926                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 82186.028187                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81937.181297                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1757.472081                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1526.483002                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  1628.998136                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1613.733191                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus4.data  1875.547600                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus5.data  1529.529859                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus6.data  1193.082027                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus7.data  2274.128489                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1626.627745                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  1776.208556                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  1054.630824                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  1123.722951                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data   984.276119                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus4.data  1903.579618                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus5.data   823.940476                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus6.data  1649.066461                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus7.data   817.240271                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1269.262930                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 99491.721205                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 80869.765625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 75665.018779                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 73260.278167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 74638.453170                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 80965.622758                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 66558.625450                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 84437.202121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78881.123298                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 86452.133333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 84788.622727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 84866.730903                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 84011.210866                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 82354.721414                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 84567.842857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 84066.151576                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 81526.287528                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 81966.604569                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 85342.084211                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 82081.759881                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 80936.089817                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 80918.489862                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 83020.604396                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 81774.986181                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 79997.262280                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.dtb.walker 83934.496788                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.itb.walker 85172.096842                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 83449.554350                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 81080.854786                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.dtb.walker 82905.259792                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.itb.walker 81216.497608                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 83452.427180                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 82293.001300                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.dtb.walker 83348.823767                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.itb.walker 85268.361582                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 81868.503033                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 79558.550574                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.dtb.walker 83351.618408                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.itb.walker 83065.273885                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 84977.891926                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 82354.593946                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81718.886722                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 86452.133333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 84788.622727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 84866.730903                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 84011.210866                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 82354.721414                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 84567.842857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 84066.151576                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 81526.287528                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 81966.604569                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 85342.084211                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 82081.759881                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 80936.089817                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 80918.489862                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 83020.604396                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 81774.986181                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 79997.262280                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.dtb.walker 83934.496788                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.itb.walker 85172.096842                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 83449.554350                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 81080.854786                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.dtb.walker 82905.259792                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.itb.walker 81216.497608                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 83452.427180                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 82293.001300                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.dtb.walker 83348.823767                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.itb.walker 85268.361582                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 81868.503033                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 79558.550574                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.dtb.walker 83351.618408                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.itb.walker 83065.273885                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 84977.891926                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 82354.593946                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81718.886722                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             710785                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets            24788                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     45696                       # number of cycles access was blocked
system.l2.blocked::no_targets                     245                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.554644                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   101.175510                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               334408                       # number of writebacks
system.l2.writebacks::total                    334408                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.dtb.walker           78                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.itb.walker           19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.inst         1866                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data          639                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.dtb.walker          108                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.itb.walker           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst         2289                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data          710                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.dtb.walker           97                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.itb.walker           20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         2143                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data          661                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.dtb.walker           97                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.itb.walker           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         2819                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data          865                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.dtb.walker           93                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.itb.walker           25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.inst         2965                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.data          767                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.dtb.walker           96                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.itb.walker           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.inst         2297                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.data          749                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.dtb.walker           98                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.itb.walker           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.inst         4437                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.data         1187                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.dtb.walker           89                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.itb.walker           19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.inst         2048                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.data          672                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              28017                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         1994                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data          123                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data          472                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data          709                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus4.data          298                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus5.data          281                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus6.data          614                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus7.data          141                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             4632                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker           78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         1866                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         2633                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker          108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         2289                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          833                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker           97                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.itb.walker           20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         2143                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         1133                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker           97                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         2819                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         1574                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.dtb.walker           93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.itb.walker           25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.inst         2965                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.data         1065                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.dtb.walker           96                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.itb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.inst         2297                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.data         1030                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.dtb.walker           98                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.itb.walker           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.inst         4437                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.data         1801                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.dtb.walker           89                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.itb.walker           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.inst         2048                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.data          813                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               32649                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker           78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         1866                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         2633                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker          108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         2289                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          833                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker           97                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.itb.walker           20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         2143                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         1133                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker           97                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         2819                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         1574                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.dtb.walker           93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.itb.walker           25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.inst         2965                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.data         1065                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.dtb.walker           96                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.itb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.inst         2297                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.data         1030                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.dtb.walker           98                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.itb.walker           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.inst         4437                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.data         1801                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.dtb.walker           89                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.itb.walker           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.inst         2048                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.data          813                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              32649                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker         1317                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker          201                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         8803                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        40299                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker          854                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker           57                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         8722                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        39249                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker         1041                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker          170                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         7623                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        44141                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker         1136                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker          164                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         9772                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        49943                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.dtb.walker         1308                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.itb.walker          450                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst        11138                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        48527                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.dtb.walker         1155                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.itb.walker          194                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst         9204                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        41665                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.dtb.walker         1139                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.itb.walker          159                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst        14029                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        57074                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.dtb.walker          954                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.itb.walker          138                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst         7390                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        36615                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           444631                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher      3448809                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3448809                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         2955                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         2412                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         2683                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         4670                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus4.data         3771                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus5.data         3550                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus6.data         5486                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus7.data         2615                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         28142                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          561                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          558                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          610                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          670                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus4.data          628                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus5.data          588                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus6.data          647                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus7.data          591                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         4853                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         3415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         2373                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         4427                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         5708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data         4528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data         3454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data         4942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data         2877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31724                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker         1317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         8803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        43714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker          854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker           57                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         8722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        41622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker         1041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         7623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        48568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker         1136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         9772                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        55651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.dtb.walker         1308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.itb.walker          450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst        11138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        53055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.dtb.walker         1155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.itb.walker          194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst         9204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        45119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.dtb.walker         1139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.itb.walker          159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst        14029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        62016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.dtb.walker          954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.itb.walker          138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst         7390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        39492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            476355                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker         1317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         8803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        43714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker          854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker           57                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         8722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        41622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker         1041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         7623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        48568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker         1136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         9772                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        55651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.dtb.walker         1308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.itb.walker          450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst        11138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        53055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.dtb.walker         1155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.itb.walker          194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst         9204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        45119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.dtb.walker         1139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.itb.walker          159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst        14029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        62016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.dtb.walker          954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.itb.walker          138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst         7390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        39492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      3448809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3925164                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker    104353979                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     15709747                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    710976833                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2965489519                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker     63650744                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker      4600749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    695274363                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2873101750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker     77941750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     13398500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    596990640                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   3226837082                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker     83264248                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker     12501750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    763094377                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   3619159521                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.dtb.walker     99540742                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.itb.walker     34873248                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst    880622617                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   3560938819                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.dtb.walker     86378991                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.itb.walker     14408750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst    724946623                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   3082773272                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.dtb.walker     85879496                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.itb.walker     12587750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst   1101283871                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   4137906287                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.dtb.walker     72880000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.itb.walker     10640998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst    592537100                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   2701784583                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  33026328699                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 202542419833                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 202542419833                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     26510611                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     21419158                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     23576155                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     35998600                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus4.data     33600305                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus5.data     30734917                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus6.data     42056881                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus7.data     24400515                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    238297142                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      5192190                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      5260433                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      5883488                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      6205529                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus4.data      5753741                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus5.data      5266715                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus6.data      5900518                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus7.data      5906695                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     45369309                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    261037366                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    173303976                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    285126916                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    351899872                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data    302238176                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data    254058241                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data    283087657                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data    221658373                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2132410577                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker    104353979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     15709747                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    710976833                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3226526885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker     63650744                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker      4600749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    695274363                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3046405726                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker     77941750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     13398500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    596990640                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   3511963998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker     83264248                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     12501750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    763094377                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   3971059393                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.dtb.walker     99540742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.itb.walker     34873248                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst    880622617                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   3863176995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.dtb.walker     86378991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.itb.walker     14408750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst    724946623                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   3336831513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.dtb.walker     85879496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.itb.walker     12587750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst   1101283871                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   4420993944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.dtb.walker     72880000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.itb.walker     10640998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst    592537100                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   2923442956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35158739276                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker    104353979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     15709747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    710976833                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3226526885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker     63650744                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker      4600749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    695274363                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3046405726                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker     77941750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     13398500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    596990640                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   3511963998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker     83264248                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     12501750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    763094377                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   3971059393                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.dtb.walker     99540742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.itb.walker     34873248                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst    880622617                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   3863176995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.dtb.walker     86378991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.itb.walker     14408750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst    724946623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   3336831513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.dtb.walker     85879496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.itb.walker     12587750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst   1101283871                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   4420993944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.dtb.walker     72880000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.itb.walker     10640998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst    592537100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   2923442956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 202542419833                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 237701159109                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     20907489                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data      9332746                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      9680742                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     10351991                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus4.data     11500742                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus5.data      9455992                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus6.data     11524496                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus7.data      8673996                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     91428194                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     31567001                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      7875507                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      7262002                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      8336002                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus4.data     10440505                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus5.data      7257002                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus6.data     11750500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus7.data      6829505                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     91318024                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     52474490                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     17208253                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     16942744                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     18687993                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus4.data     21941247                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus5.data     16712994                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus6.data     23274996                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus7.data     15503501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    182746218                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.009014                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.027994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.070104                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.097704                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.006014                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.012561                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.063913                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.098431                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.007136                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.023448                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.045084                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.106142                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.007571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.020950                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.039258                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.108299                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.dtb.walker     0.008904                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.itb.walker     0.051975                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.061526                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.114659                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.dtb.walker     0.007996                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.itb.walker     0.029012                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.061156                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.101974                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.dtb.walker     0.006935                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.itb.walker     0.014728                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.030627                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.107231                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.dtb.walker     0.006900                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.itb.walker     0.026964                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.072017                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.093903                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.071136                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.412825                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.803464                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.762433                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.820594                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus4.data     0.772588                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus5.data     0.790470                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus6.data     0.863393                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus7.data     0.788125                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.732597                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.786816                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.805195                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.803689                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.740331                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus4.data     0.815584                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus5.data     0.797829                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus6.data     0.785194                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus7.data     0.830056                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.793882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.061522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.127553                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.118189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.087126                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.108142                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.104705                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.067579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.152456                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.092235                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.009014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.027994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.070104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.093412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.006014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.012561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.063913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.099729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.007136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.023448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.045084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.107137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.007571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.020950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.039258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.105665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.dtb.walker     0.008904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.itb.walker     0.051975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.061526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.114072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.dtb.walker     0.007996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.itb.walker     0.029012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.061156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.102178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.dtb.walker     0.006935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.itb.walker     0.014728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.030627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.102441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.dtb.walker     0.006900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.itb.walker     0.026964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.072017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.096606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072237                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.009014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.027994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.070104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.093412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.006014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.012561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.063913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.099729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.007136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.023448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.045084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.107137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.007571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.020950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.039258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.105665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.dtb.walker     0.008904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.itb.walker     0.051975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.061526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.114072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.dtb.walker     0.007996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.itb.walker     0.029012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.061156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.102178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.dtb.walker     0.006935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.itb.walker     0.014728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.030627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.102441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.dtb.walker     0.006900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.itb.walker     0.026964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.072017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.096606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.595230                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 79236.126803                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 78157.945274                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 80765.288311                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73587.173850                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 74532.487119                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 80714.894737                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 79715.015249                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73201.909603                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 74871.998079                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 78814.705882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 78314.395907                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 73102.944700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 73295.992958                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 76230.182927                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 78089.887126                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 72465.801434                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.dtb.walker 76101.484709                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.itb.walker 77496.106667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 79064.698959                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 73380.567911                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.dtb.walker 74787.005195                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.itb.walker 74271.907216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 78764.300630                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 73989.518109                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.dtb.walker 75399.030729                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.itb.walker 79168.238994                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 78500.525412                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 72500.723394                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.dtb.walker 76394.129979                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.itb.walker 77108.681159                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 80180.933694                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 73789.009504                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74278.061356                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 58728.221781                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 58728.221781                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  8971.441963                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  8880.247927                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  8787.236303                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  7708.479657                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  8910.184301                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  8657.723099                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  7666.219650                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus7.data  9330.980880                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total  8467.669036                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  9255.240642                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  9427.299283                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  9645.062295                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  9261.983582                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  9162.007962                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  8956.998299                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  9119.811437                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus7.data  9994.407783                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total  9348.713991                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 76438.467350                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 73031.595449                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 64406.351028                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 61650.292922                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 66748.713781                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 73554.788940                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 57282.002631                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 77044.968022                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67217.582178                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 79236.126803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 78157.945274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 80765.288311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 73809.920964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 74532.487119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 80714.894737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 79715.015249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 73192.199462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 74871.998079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 78814.705882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 78314.395907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 72310.245388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 73295.992958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 76230.182927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 78089.887126                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 71356.478644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.dtb.walker 76101.484709                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.itb.walker 77496.106667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 79064.698959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 72814.569692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.dtb.walker 74787.005195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.itb.walker 74271.907216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 78764.300630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 73956.238237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.dtb.walker 75399.030729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.itb.walker 79168.238994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 78500.525412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 71287.957043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.dtb.walker 76394.129979                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.itb.walker 77108.681159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 80180.933694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 74026.206725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73807.851867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 79236.126803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 78157.945274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 80765.288311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 73809.920964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 74532.487119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 80714.894737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 79715.015249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 73192.199462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 74871.998079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 78814.705882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 78314.395907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 72310.245388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 73295.992958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 76230.182927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 78089.887126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 71356.478644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.dtb.walker 76101.484709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.itb.walker 77496.106667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 79064.698959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 72814.569692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.dtb.walker 74787.005195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.itb.walker 74271.907216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 78764.300630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 73956.238237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.dtb.walker 75399.030729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.itb.walker 79168.238994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 78500.525412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 71287.957043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.dtb.walker 76394.129979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.itb.walker 77108.681159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 80180.933694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 74026.206725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 58728.221781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60558.274536                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                  158                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 158                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1473                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1473                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio          468                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          690                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side         2572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total         2572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          222                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio          261                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          483                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side        81072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total        81072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    81555                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               203000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              351000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            11428833                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              481000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             1308073                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           2                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          8                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      57                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       2                       # DTB read accesses
system.cpu0.dtb.write_accesses                      8                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                               10                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                           10                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                          11                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                      32                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                      11                       # ITB inst accesses
system.cpu0.itb.hits                               11                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                           11                       # DTB accesses
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                 34                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_store_insts                         8                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     50.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2     10.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      8     40.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    3183                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements           125062                       # number of replacements
system.cpu0.icache.tags.tagsinuse          510.657162                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          382618668                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           125574                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3046.957714                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3250947038000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   510.656558                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000604                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.997376                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.997377                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          297                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          215                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        765624654                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       765624654                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    382618661                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu0.inst            7                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      382618668                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    382618661                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu0.inst            7                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       382618668                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    382618661                       # number of overall hits
system.cpu0.icache.overall_hits::cpu0.inst            7                       # number of overall hits
system.cpu0.icache.overall_hits::total      382618668                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       130867                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu0.inst            4                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       130871                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       130867                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        130871                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       130867                       # number of overall misses
system.cpu0.icache.overall_misses::cpu0.inst            4                       # number of overall misses
system.cpu0.icache.overall_misses::total       130871                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   2046362632                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2046362632                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   2046362632                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2046362632                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   2046362632                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2046362632                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    382749528                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    382749539                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    382749528                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu0.inst           11                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    382749539                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    382749528                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           11                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    382749539                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000342                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.363636                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000342                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000342                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.363636                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000342                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000342                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.363636                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000342                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 15636.964491                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15636.486555                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 15636.964491                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15636.486555                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 15636.964491                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15636.486555                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       230875                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           17                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            12463                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    18.524834                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         5295                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5295                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         5295                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5295                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         5295                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5295                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       125572                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       125572                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       125572                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       125572                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       125572                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       125572                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   1724768704                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1724768704                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   1724768704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1724768704                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   1724768704                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1724768704                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000328                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000328                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000328                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000328                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 13735.296913                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13735.296913                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 13735.296913                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13735.296913                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 13735.296913                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13735.296913                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           468608                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1016.569734                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          116565840                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           469631                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           248.207295                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3232385708500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1016.569151                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.000583                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.992743                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000001                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992744                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          641                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          265                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        235466062                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       235466062                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     92897725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       92897725                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     23555698                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data            6                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      23555704                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data        15134                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        15134                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        26373                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        26373                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        23529                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        23529                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    116453423                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu0.data            6                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       116453429                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    116468557                       # number of overall hits
system.cpu0.dcache.overall_hits::cpu0.data            6                       # number of overall hits
system.cpu0.dcache.overall_hits::total      116468563                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       501045                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       501047                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       446496                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       446498                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data         8841                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         8841                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         3429                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3429                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         3496                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3496                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       947541                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        947545                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       956382                       # number of overall misses
system.cpu0.dcache.overall_misses::cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::total       956386                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8124824810                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8124824810                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   6468776844                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6468776844                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     53212151                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     53212151                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     23472448                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     23472448                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data      1730499                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1730499                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14593601654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14593601654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14593601654                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14593601654                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     93398770                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     93398772                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     24002194                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     24002202                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data        23975                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        23975                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        29802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        29802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        27025                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        27025                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    117400964                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    117400974                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    117424939                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    117424949                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.005365                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005365                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.018602                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.250000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.018602                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.368759                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.368759                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.115059                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.115059                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.129362                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.129362                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008071                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.400000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008071                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008145                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.400000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008145                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 16215.758684                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 16215.693957                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 14487.871882                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 14487.806987                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 15518.270924                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15518.270924                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6714.086957                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6714.086957                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 15401.551652                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15401.486635                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 15259.176411                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15259.112591                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          220                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1040436                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          49756                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    18.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    20.910765                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        93306                       # number of writebacks
system.cpu0.dcache.writebacks::total            93306                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        65016                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        65016                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       364174                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       364174                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         1842                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1842                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       429190                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       429190                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       429190                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       429190                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       436029                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       436029                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        82322                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        82322                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data         8263                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         8263                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1587                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1587                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         3496                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3496                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       518351                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       518351                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       526614                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       526614                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5805247107                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5805247107                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   1036983331                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1036983331                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data    344828286                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    344828286                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     16085321                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     16085321                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     16977552                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     16977552                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data      1229501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1229501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6842230438                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6842230438                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7187058724                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7187058724                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     25351999                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     25351999                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     35499996                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     35499996                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     60851995                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     60851995                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004668                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004668                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.003430                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.003430                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.344651                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.344651                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.053251                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.053251                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.129362                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.129362                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004415                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004415                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004485                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004485                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13313.901385                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13313.901385                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 12596.673198                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 12596.673198                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 41731.609101                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 41731.609101                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 10135.678009                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10135.678009                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  4856.279176                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4856.279176                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13199.994672                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13199.994672                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13647.678801                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13647.678801                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4205                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements           135952                       # number of replacements
system.cpu1.icache.tags.tagsinuse          497.302638                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          355560432                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           136464                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2605.525501                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     3284188008000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   497.302638                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.971294                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.971294                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        711542224                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       711542224                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    355560432                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      355560432                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    355560432                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       355560432                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    355560432                       # number of overall hits
system.cpu1.icache.overall_hits::total      355560432                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       142446                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       142446                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       142446                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        142446                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       142446                       # number of overall misses
system.cpu1.icache.overall_misses::total       142446                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   2161597748                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2161597748                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   2161597748                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2161597748                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   2161597748                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2161597748                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    355702878                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    355702878                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    355702878                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    355702878                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    355702878                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    355702878                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000400                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000400                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000400                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000400                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000400                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000400                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 15174.857476                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15174.857476                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 15174.857476                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15174.857476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 15174.857476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15174.857476                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       243901                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            14686                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    16.607722                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         5978                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5978                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         5978                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5978                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         5978                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5978                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       136468                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       136468                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       136468                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       136468                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       136468                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       136468                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   1815789246                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1815789246                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   1815789246                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1815789246                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   1815789246                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1815789246                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000384                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000384                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000384                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000384                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000384                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000384                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 13305.604581                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13305.604581                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 13305.604581                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13305.604581                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 13305.604581                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13305.604581                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           417679                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          976.691746                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           93861691                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           418703                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           224.172483                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3252557277500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   976.691746                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.953801                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.953801                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          617                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          285                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        189433823                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       189433823                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     80460338                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       80460338                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     13308178                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13308178                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        13196                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        13196                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        27072                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        27072                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        23642                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        23642                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     93768516                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        93768516                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     93781712                       # number of overall hits
system.cpu1.dcache.overall_hits::total       93781712                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       493417                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       493417                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       146449                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       146449                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data         9503                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         9503                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         4230                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4230                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         4477                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4477                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       639866                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        639866                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       649369                       # number of overall misses
system.cpu1.dcache.overall_misses::total       649369                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8094381740                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8094381740                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   1829920417                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1829920417                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     65476090                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     65476090                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     26952931                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     26952931                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data      1897000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1897000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9924302157                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9924302157                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9924302157                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9924302157                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     80953755                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     80953755                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     13454627                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13454627                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        22699                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        22699                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        31302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        31302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        28119                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        28119                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     94408382                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     94408382                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     94431081                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     94431081                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006095                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006095                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.010885                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.010885                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.418653                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.418653                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.135135                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.135135                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.159216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.159216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006778                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006778                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006877                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006877                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 16404.748397                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 16404.748397                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 12495.274239                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12495.274239                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 15478.981087                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15478.981087                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6020.310699                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6020.310699                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 15509.969520                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 15509.969520                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 15282.993424                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 15282.993424                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       301020                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          15426                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     5.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    19.513808                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        44822                       # number of writebacks
system.cpu1.dcache.writebacks::total            44822                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        71756                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        71756                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       105035                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       105035                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         2140                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         2140                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       176791                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       176791                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       176791                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       176791                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       421661                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       421661                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        41414                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        41414                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data         8794                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         8794                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         2090                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2090                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         4477                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4477                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       463075                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       463075                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       471869                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       471869                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5588470325                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5588470325                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    416899797                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    416899797                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data    380264078                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    380264078                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     19359121                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     19359121                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     18621069                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     18621069                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data      1271000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1271000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6005370122                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6005370122                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6385634200                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6385634200                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     13680493                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     13680493                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     10873993                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     10873993                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     24554486                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     24554486                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005209                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005209                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.003078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.003078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.387418                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.387418                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.066769                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.066769                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.159216                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.159216                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004905                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004905                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004997                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004997                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13253.467418                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13253.467418                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 10066.639228                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10066.639228                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 43241.309757                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 43241.309757                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data  9262.737321                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9262.737321                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4159.273844                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4159.273844                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12968.461096                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12968.461096                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13532.641898                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13532.641898                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    4037                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           168572                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.109802                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          355564851                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           169084                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2102.888807                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3233923531000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.109802                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.998261                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.998261                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          219                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        711650180                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       711650180                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    355564851                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      355564851                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    355564851                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       355564851                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    355564851                       # number of overall hits
system.cpu2.icache.overall_hits::total      355564851                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       175685                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       175685                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       175685                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        175685                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       175685                       # number of overall misses
system.cpu2.icache.overall_misses::total       175685                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   2286412772                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2286412772                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   2286412772                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2286412772                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   2286412772                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2286412772                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    355740536                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    355740536                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    355740536                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    355740536                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    355740536                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    355740536                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000494                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000494                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000494                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000494                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000494                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000494                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 13014.274252                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13014.274252                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 13014.274252                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13014.274252                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 13014.274252                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13014.274252                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       225092                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            16531                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    13.616357                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         6577                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6577                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         6577                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6577                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         6577                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6577                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       169108                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       169108                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       169108                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       169108                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       169108                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       169108                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   1906686470                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1906686470                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   1906686470                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1906686470                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   1906686470                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1906686470                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000475                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000475                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000475                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000475                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 11274.963160                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 11274.963160                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 11274.963160                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 11274.963160                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 11274.963160                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 11274.963160                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           453119                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1009.239285                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           94587725                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           454142                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           208.277862                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3234838042000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1009.239285                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.985585                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985585                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          637                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          268                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        191271819                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       191271819                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     80796311                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       80796311                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     13674695                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13674695                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data        23356                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        23356                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        31213                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        31213                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        28170                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        28170                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     94471006                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        94471006                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     94494362                       # number of overall hits
system.cpu2.dcache.overall_hits::total       94494362                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       506574                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       506574                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       295962                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       295962                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data        23889                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        23889                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         5223                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         5223                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         5174                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5174                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       802536                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        802536                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       826425                       # number of overall misses
system.cpu2.dcache.overall_misses::total       826425                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8685718035                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8685718035                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   3814364310                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3814364310                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     77518066                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     77518066                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     31511491                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     31511491                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data      1525000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1525000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12500082345                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12500082345                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12500082345                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12500082345                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     81302885                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     81302885                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     13970657                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     13970657                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data        47245                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        47245                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        36436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        36436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        33344                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        33344                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     95273542                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     95273542                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     95320787                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     95320787                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006231                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006231                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.021185                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.021185                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.505641                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.505641                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.143347                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.143347                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.155170                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.155170                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008423                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008423                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008670                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008670                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 17146.000456                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 17146.000456                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 12888.020455                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 12888.020455                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 14841.674517                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 14841.674517                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  6090.353885                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6090.353885                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 15575.727874                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 15575.727874                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 15125.489119                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 15125.489119                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       738086                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          34515                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    34.333333                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    21.384499                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        72123                       # number of writebacks
system.cpu2.dcache.writebacks::total            72123                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        78773                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        78773                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       233799                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       233799                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         3081                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         3081                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       312572                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       312572                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       312572                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       312572                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       427801                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       427801                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        62163                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        62163                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        21248                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        21248                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         2142                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         2142                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         5174                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5174                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       489964                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       489964                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       511212                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       511212                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5707359494                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5707359494                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    712706071                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    712706071                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data    739569853                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total    739569853                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     24417157                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     24417157                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     21663509                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     21663509                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data      1023000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1023000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6420065565                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6420065565                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7159635418                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7159635418                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     15124996                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     15124996                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     10630497                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     10630497                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     25755493                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     25755493                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005262                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005262                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.004450                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.004450                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.449741                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.449741                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.058788                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.058788                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.155170                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.155170                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005143                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005143                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005363                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005363                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13341.155102                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13341.155102                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 11465.117047                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 11465.117047                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 34806.563112                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 34806.563112                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 11399.232960                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11399.232960                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  4186.994395                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4186.994395                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13103.137302                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13103.137302                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14005.217831                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14005.217831                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    4303                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements           248403                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.104605                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          358448908                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           248915                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1440.045429                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3233090744000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.104605                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.998251                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998251                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        717662313                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       717662313                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    358448908                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      358448908                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    358448908                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       358448908                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    358448908                       # number of overall hits
system.cpu3.icache.overall_hits::total      358448908                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       257790                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       257790                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       257790                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        257790                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       257790                       # number of overall misses
system.cpu3.icache.overall_misses::total       257790                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   3191101212                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   3191101212                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   3191101212                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   3191101212                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   3191101212                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   3191101212                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    358706698                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    358706698                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    358706698                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    358706698                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    358706698                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    358706698                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000719                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000719                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000719                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000719                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000719                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000719                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 12378.685023                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 12378.685023                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 12378.685023                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 12378.685023                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 12378.685023                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 12378.685023                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       321954                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs            22953                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    14.026663                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         8873                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         8873                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         8873                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         8873                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         8873                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         8873                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       248917                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       248917                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       248917                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       248917                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       248917                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       248917                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   2648613338                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2648613338                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   2648613338                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2648613338                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   2648613338                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2648613338                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000694                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000694                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000694                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000694                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000694                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000694                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 10640.548207                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 10640.548207                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 10640.548207                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 10640.548207                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 10640.548207                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 10640.548207                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           529032                       # number of replacements
system.cpu3.dcache.tags.tagsinuse         1003.338421                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           97104491                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           530056                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           183.196664                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3235825264000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data  1003.338421                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.979823                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.979823                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          644                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          263                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        196988359                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       196988359                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     82151909                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       82151909                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     14746477                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      14746477                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        46260                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        46260                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        62061                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        62061                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        58995                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        58995                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     96898386                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        96898386                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     96944646                       # number of overall hits
system.cpu3.dcache.overall_hits::total       96944646                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       568757                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       568757                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       511974                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       511974                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        45557                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        45557                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         7239                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         7239                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         6575                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         6575                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1080731                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1080731                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1126288                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1126288                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   9796555215                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9796555215                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   6023433268                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   6023433268                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    108621615                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    108621615                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     37638033                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     37638033                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data      1801000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1801000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  15819988483                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15819988483                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  15819988483                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15819988483                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     82720666                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     82720666                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     15258451                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     15258451                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data        91817                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        91817                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        69300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        69300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        65570                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        65570                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     97979117                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     97979117                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     98070934                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     98070934                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006876                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006876                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.033553                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.033553                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.496172                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.496172                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.104459                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.104459                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.100275                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.100275                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011030                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011030                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011484                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011484                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 17224.500472                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 17224.500472                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 11765.115549                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 11765.115549                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 15005.058019                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 15005.058019                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  5724.415665                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5724.415665                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 14638.229571                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 14638.229571                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 14046.130726                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 14046.130726                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          836                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1043478                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          59499                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs           76                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    17.537740                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       117958                       # number of writebacks
system.cpu3.dcache.writebacks::total           117958                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       106603                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       106603                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       415602                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       415602                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         4780                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         4780                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       522205                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       522205                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       522205                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       522205                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       462154                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       462154                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        96372                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        96372                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        42013                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        42013                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         2459                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         2459                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         6575                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         6575                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       558526                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       558526                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       600539                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       600539                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6230158881                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6230158881                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   1054732084                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1054732084                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data   1003285355                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   1003285355                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     31377612                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     31377612                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     25043967                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     25043967                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data      1243000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1243000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   7284890965                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7284890965                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8288176320                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8288176320                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     15703997                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     15703997                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     12209994                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     12209994                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     27913991                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     27913991                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005587                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005587                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.006316                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.006316                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.457573                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.457573                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.035483                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.035483                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.100275                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.100275                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.005700                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.005700                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.006124                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006124                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13480.698817                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13480.698817                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 10944.383057                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 10944.383057                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 23880.355009                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 23880.355009                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 12760.313949                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12760.313949                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  3808.968365                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3808.968365                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 13043.065077                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13043.065077                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 13801.229096                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13801.229096                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    4033                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements           180518                       # number of replacements
system.cpu4.icache.tags.tagsinuse          510.627537                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          357843496                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           181030                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1976.708258                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3242250788000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   510.627537                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.997319                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.997319                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          485                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        716244986                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       716244986                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    357843496                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      357843496                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    357843496                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       357843496                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    357843496                       # number of overall hits
system.cpu4.icache.overall_hits::total      357843496                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst       188473                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       188473                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst       188473                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        188473                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst       188473                       # number of overall misses
system.cpu4.icache.overall_misses::total       188473                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst   2795083799                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   2795083799                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst   2795083799                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   2795083799                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst   2795083799                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   2795083799                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    358031969                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    358031969                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    358031969                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    358031969                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    358031969                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    358031969                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000526                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000526                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000526                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000526                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000526                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000526                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 14830.154977                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 14830.154977                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 14830.154977                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 14830.154977                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 14830.154977                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 14830.154977                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       324192                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs            19285                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    16.810578                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst         7425                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total         7425                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst         7425                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total         7425                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst         7425                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total         7425                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst       181048                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total       181048                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst       181048                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total       181048                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst       181048                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total       181048                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst   2351197652                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   2351197652                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst   2351197652                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   2351197652                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst   2351197652                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   2351197652                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000506                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000506                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000506                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000506                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000506                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000506                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 12986.598316                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 12986.598316                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 12986.598316                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 12986.598316                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 12986.598316                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 12986.598316                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           463684                       # number of replacements
system.cpu4.dcache.tags.tagsinuse         1002.077408                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           96841411                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           464707                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           208.392409                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     3252866005000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data  1002.077408                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.978591                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.978591                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          636                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          274                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        195903710                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       195903710                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     81794956                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       81794956                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     14892376                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      14892376                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus4.data        27639                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total        27639                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        46299                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        46299                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        43809                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        43809                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     96687332                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        96687332                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     96714971                       # number of overall hits
system.cpu4.dcache.overall_hits::total       96714971                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       531455                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       531455                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data       322123                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       322123                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus4.data        27782                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total        27782                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         6673                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         6673                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         5843                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         5843                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       853578                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        853578                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       881360                       # number of overall misses
system.cpu4.dcache.overall_misses::total       881360                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   9239617487                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   9239617487                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data   3785981303                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   3785981303                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::switch_cpus4.data    124690803                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total    124690803                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::switch_cpus4.data     34204496                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     34204496                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::switch_cpus4.data      1634000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      1634000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  13025598790                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  13025598790                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  13025598790                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  13025598790                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     82326411                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     82326411                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     15214499                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     15214499                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus4.data        55421                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total        55421                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        52972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        52972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        49652                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        49652                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     97540910                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     97540910                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     97596331                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     97596331                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.006455                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.006455                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.021172                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.021172                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus4.data     0.501290                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.501290                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.125972                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.125972                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.117679                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.117679                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008751                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008751                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.009031                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.009031                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 17385.512390                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 17385.512390                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 11753.216327                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 11753.216327                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::switch_cpus4.data 18685.868875                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 18685.868875                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::switch_cpus4.data  5853.927092                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  5853.927092                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 15259.998254                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 15259.998254                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 14778.976570                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 14778.976570                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs          415                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       765899                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets          38787                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    34.583333                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    19.746281                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        78565                       # number of writebacks
system.cpu4.dcache.writebacks::total            78565                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        95759                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        95759                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data       253058                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total       253058                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::switch_cpus4.data         4392                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total         4392                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       348817                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       348817                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       348817                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       348817                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data       435696                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       435696                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data        69065                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        69065                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus4.data        23419                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total        23419                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::switch_cpus4.data         2281                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         2281                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::switch_cpus4.data         5843                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         5843                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data       504761                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       504761                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data       528180                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       528180                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5808742516                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5808742516                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data    758597946                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    758597946                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus4.data   1039481861                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total   1039481861                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus4.data     32958659                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     32958659                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::switch_cpus4.data     23055504                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     23055504                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus4.data      1094000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      1094000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   6567340462                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   6567340462                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   7606822323                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   7606822323                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus4.data     16817996                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total     16817996                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus4.data     13936995                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total     13936995                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus4.data     30754991                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total     30754991                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005292                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005292                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.004539                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.004539                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus4.data     0.422565                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.422565                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus4.data     0.043060                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.043060                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::switch_cpus4.data     0.117679                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.117679                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.005175                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.005175                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.005412                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.005412                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 13332.099712                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 13332.099712                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 10983.826048                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 10983.826048                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus4.data 44386.261625                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 44386.261625                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus4.data 14449.214818                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14449.214818                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus4.data  3945.833305                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  3945.833305                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 13010.792161                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 13010.792161                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 14401.950704                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 14401.950704                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                    4196                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           149989                       # number of replacements
system.cpu5.icache.tags.tagsinuse          510.599115                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          355892253                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           150501                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          2364.716866                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3234192979500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   510.599115                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.997264                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.997264                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          461                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        712247940                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       712247940                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    355892253                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      355892253                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    355892253                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       355892253                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    355892253                       # number of overall hits
system.cpu5.icache.overall_hits::total      355892253                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst       156463                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       156463                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst       156463                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        156463                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst       156463                       # number of overall misses
system.cpu5.icache.overall_misses::total       156463                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst   2314947730                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   2314947730                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst   2314947730                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   2314947730                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst   2314947730                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   2314947730                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    356048716                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    356048716                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    356048716                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    356048716                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    356048716                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    356048716                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000439                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000439                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000439                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000439                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000439                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000439                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 14795.496252                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 14795.496252                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 14795.496252                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 14795.496252                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 14795.496252                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 14795.496252                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       248722                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets           35                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs            14773                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    16.836255                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets           35                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst         5955                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total         5955                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst         5955                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total         5955                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst         5955                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total         5955                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst       150508                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total       150508                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst       150508                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total       150508                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst       150508                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total       150508                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst   1944135728                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   1944135728                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst   1944135728                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   1944135728                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst   1944135728                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   1944135728                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000423                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000423                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000423                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000423                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000423                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000423                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 12917.158742                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 12917.158742                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 12917.158742                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 12917.158742                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 12917.158742                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 12917.158742                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements           440229                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          998.611669                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           94228326                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           441252                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           213.547646                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3252653543500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   998.611669                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.975207                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.975207                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          670                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          242                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        190451451                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       190451451                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     80575860                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       80575860                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     13529956                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      13529956                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus5.data        21878                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total        21878                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        34193                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        34193                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        30519                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        30519                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     94105816                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        94105816                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     94127694                       # number of overall hits
system.cpu5.dcache.overall_hits::total       94127694                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       496706                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       496706                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       261790                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       261790                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus5.data        22398                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        22398                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         5012                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         5012                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         5505                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         5505                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       758496                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        758496                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       780894                       # number of overall misses
system.cpu5.dcache.overall_misses::total       780894                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   8320938887                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   8320938887                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data   3236270200                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   3236270200                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::switch_cpus5.data     82247850                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     82247850                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::switch_cpus5.data     31968467                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     31968467                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::switch_cpus5.data      1931500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      1931500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  11557209087                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  11557209087                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  11557209087                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  11557209087                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     81072566                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     81072566                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     13791746                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     13791746                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus5.data        44276                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total        44276                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        39205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        39205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        36024                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        36024                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     94864312                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     94864312                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     94908588                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     94908588                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.006127                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.006127                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.018982                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.018982                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus5.data     0.505872                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.505872                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.127841                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.127841                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.152815                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.152815                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.007996                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.007996                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008228                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008228                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 16752.241541                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 16752.241541                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 12362.084877                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 12362.084877                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::switch_cpus5.data 16410.185555                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 16410.185555                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::switch_cpus5.data  5807.169301                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  5807.169301                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 15237.007297                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 15237.007297                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 14799.971682                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 14799.971682                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs          190                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       587878                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets          30363                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    14.615385                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    19.361657                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        62167                       # number of writebacks
system.cpu5.dcache.writebacks::total            62167                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        70693                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        70693                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data       203338                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total       203338                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::switch_cpus5.data         2946                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total         2946                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       274031                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       274031                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       274031                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       274031                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data       426013                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       426013                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data        58452                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        58452                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus5.data        20876                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total        20876                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::switch_cpus5.data         2066                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         2066                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::switch_cpus5.data         5505                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         5505                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data       484465                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       484465                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data       505341                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       505341                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5640657656                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5640657656                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data    644067018                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    644067018                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus5.data    635160583                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total    635160583                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus5.data     26686376                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     26686376                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::switch_cpus5.data     21531533                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     21531533                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus5.data      1355500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      1355500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   6284724674                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   6284724674                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   6919885257                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   6919885257                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus5.data     14561997                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total     14561997                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus5.data     10620495                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total     10620495                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus5.data     25182492                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total     25182492                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.005255                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.005255                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.004238                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.004238                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus5.data     0.471497                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.471497                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus5.data     0.052697                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.052697                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::switch_cpus5.data     0.152815                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.152815                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.005107                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.005107                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.005325                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.005325                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 13240.576358                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 13240.576358                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 11018.733628                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 11018.733628                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus5.data 30425.396771                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 30425.396771                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus5.data 12916.929332                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12916.929332                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus5.data  3911.268483                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  3911.268483                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 12972.505081                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 12972.505081                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 13693.496583                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 13693.496583                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           4                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          1                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                      29                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       4                       # DTB read accesses
system.cpu6.dtb.write_accesses                      1                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                5                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            5                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                          20                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       6                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                      20                       # ITB inst accesses
system.cpu6.itb.hits                               20                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                           20                       # DTB accesses
system.cpu6.numCycles                              20                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                         20                       # Number of instructions committed
system.cpu6.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                          20                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                 36                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                19                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu6.num_mem_refs                            5                       # number of memory refs
system.cpu6.num_load_insts                          4                       # Number of load instructions
system.cpu6.num_store_insts                         1                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                        20                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                       15     75.00%     75.00% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     75.00% # Class of executed instruction
system.cpu6.op_class::MemRead                       4     20.00%     95.00% # Class of executed instruction
system.cpu6.op_class::MemWrite                      1      5.00%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                        20                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    4168                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements           457550                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.962642                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          361875562                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           458062                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           790.014369                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     3232473332250                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   511.962094                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::cpu6.inst     0.000548                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.999926                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.000001                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999927                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        725158796                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       725158796                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst    361875545                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::cpu6.inst           17                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      361875562                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst    361875545                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::cpu6.inst           17                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       361875562                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst    361875545                       # number of overall hits
system.cpu6.icache.overall_hits::cpu6.inst           17                       # number of overall hits
system.cpu6.icache.overall_hits::total      361875562                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst       474800                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::cpu6.inst            3                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       474803                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst       474800                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::cpu6.inst            3                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        474803                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst       474800                       # number of overall misses
system.cpu6.icache.overall_misses::cpu6.inst            3                       # number of overall misses
system.cpu6.icache.overall_misses::total       474803                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst   5419944648                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   5419944648                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst   5419944648                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   5419944648                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst   5419944648                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   5419944648                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst    362350345                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::cpu6.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    362350365                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst    362350345                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::cpu6.inst           20                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    362350365                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst    362350345                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst           20                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    362350365                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.001310                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.001310                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.001310                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.150000                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.001310                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.001310                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.150000                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.001310                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 11415.216192                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 11415.144066                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 11415.216192                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 11415.144066                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 11415.216192                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 11415.144066                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       554303                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs            44874                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    12.352431                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst        16737                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total        16737                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst        16737                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total        16737                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst        16737                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total        16737                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst       458063                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       458063                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst       458063                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       458063                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst       458063                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       458063                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst   4464221158                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   4464221158                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst   4464221158                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   4464221158                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst   4464221158                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   4464221158                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.001264                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.001264                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.001264                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.001264                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.001264                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.001264                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst  9745.867180                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total  9745.867180                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst  9745.867180                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total  9745.867180                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst  9745.867180                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total  9745.867180                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           615231                       # number of replacements
system.cpu6.dcache.tags.tagsinuse         1013.741636                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          100256625                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           616253                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           162.687443                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3232611207500                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data  1013.738601                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::cpu6.data     0.003035                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.989979                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.000003                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.989982                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          278                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        203795566                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       203795566                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     84038281                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::cpu6.data            4                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       84038285                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     15943139                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      15943139                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus6.data        54258                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total        54258                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        93180                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        93180                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        89366                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        89366                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     99981420                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::cpu6.data            4                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        99981424                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data    100035678                       # number of overall hits
system.cpu6.dcache.overall_hits::cpu6.data            4                       # number of overall hits
system.cpu6.dcache.overall_hits::total      100035682                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       740126                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       740126                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data       560744                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       560745                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus6.data        38676                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total        38676                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         6813                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         6813                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         6381                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         6381                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data      1300870                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::cpu6.data            1                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       1300871                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data      1339546                       # number of overall misses
system.cpu6.dcache.overall_misses::cpu6.data            1                       # number of overall misses
system.cpu6.dcache.overall_misses::total      1339547                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  12218384353                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  12218384353                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   5723184707                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   5723184707                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::switch_cpus6.data    107764799                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total    107764799                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::switch_cpus6.data     36046013                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     36046013                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::switch_cpus6.data      1863000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      1863000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  17941569060                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  17941569060                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  17941569060                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  17941569060                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     84778407                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::cpu6.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     84778411                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     16503883                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     16503884                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus6.data        92934                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total        92934                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        99993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        99993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        95747                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        95747                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data    101282290                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::cpu6.data            5                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    101282295                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data    101375224                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data            5                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    101375229                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008730                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008730                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.033976                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data            1                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.033977                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus6.data     0.416166                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.416166                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.068135                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.068135                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.066644                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.066644                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012844                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.200000                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012844                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.013214                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.200000                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.013214                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 16508.519297                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 16508.519297                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 10206.412743                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 10206.394541                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::switch_cpus6.data 15817.525172                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 15817.525172                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::switch_cpus6.data  5648.959881                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  5648.959881                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 13791.976954                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 13791.966352                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 13393.768531                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 13393.758532                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          266                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       940795                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets          63982                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    24.181818                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    14.704057                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       146043                       # number of writebacks
system.cpu6.dcache.writebacks::total           146043                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       206538                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       206538                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data       452380                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total       452380                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::switch_cpus6.data         4151                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total         4151                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       658918                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       658918                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       658918                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       658918                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data       533588                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       533588                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data       108364                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total       108364                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus6.data        36084                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total        36084                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::switch_cpus6.data         2662                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         2662                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::switch_cpus6.data         6381                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         6381                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data       641952                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       641952                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data       678036                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       678036                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   7149527414                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   7149527414                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data   1022088860                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   1022088860                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus6.data   1110592322                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total   1110592322                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus6.data     37758926                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     37758926                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::switch_cpus6.data     23848987                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     23848987                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus6.data      1291000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      1291000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   8171616274                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   8171616274                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   9282208596                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   9282208596                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus6.data     16378995                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total     16378995                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus6.data     15369998                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total     15369998                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus6.data     31748993                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total     31748993                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006294                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006294                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.006566                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.006566                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus6.data     0.388276                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.388276                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus6.data     0.026622                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.026622                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::switch_cpus6.data     0.066644                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.066644                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006338                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006338                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006688                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006688                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 13398.965895                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 13398.965895                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data  9431.996419                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total  9431.996419                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus6.data 30777.971455                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 30777.971455                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus6.data 14184.419985                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14184.419985                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus6.data  3737.499922                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  3737.499922                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 12729.325984                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 12729.325984                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 13689.846256                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 13689.846256                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    3840                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements           102101                       # number of replacements
system.cpu7.icache.tags.tagsinuse          492.239705                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          354638846                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           102613                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          3456.081062                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3284170098500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   492.239705                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.961406                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.961406                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          270                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        709594550                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       709594550                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    354638846                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      354638846                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    354638846                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       354638846                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    354638846                       # number of overall hits
system.cpu7.icache.overall_hits::total      354638846                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst       107120                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       107120                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst       107120                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        107120                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst       107120                       # number of overall misses
system.cpu7.icache.overall_misses::total       107120                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst   1755279222                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total   1755279222                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst   1755279222                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total   1755279222                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst   1755279222                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total   1755279222                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    354745966                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    354745966                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    354745966                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    354745966                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    354745966                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    354745966                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000302                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000302                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000302                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000302                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000302                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000302                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 16386.101774                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 16386.101774                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 16386.101774                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 16386.101774                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 16386.101774                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 16386.101774                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       213122                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs            10896                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs    19.559655                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst         4502                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total         4502                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst         4502                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total         4502                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst         4502                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total         4502                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst       102618                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total       102618                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst       102618                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total       102618                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst       102618                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total       102618                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst   1481818795                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total   1481818795                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst   1481818795                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total   1481818795                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst   1481818795                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total   1481818795                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000289                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000289                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000289                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000289                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000289                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000289                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 14440.144955                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 14440.144955                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 14440.144955                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 14440.144955                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 14440.144955                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 14440.144955                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements           407832                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          961.998681                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           93234599                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           408855                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           228.038300                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3253841890000                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   961.998681                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.939452                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.939452                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          607                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          298                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        188125150                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       188125150                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     80029906                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       80029906                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     13116022                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      13116022                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus7.data        13448                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total        13448                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        23852                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        23852                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        20865                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        20865                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     93145928                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        93145928                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     93159376                       # number of overall hits
system.cpu7.dcache.overall_hits::total       93159376                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       462799                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       462799                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data       152420                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       152420                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus7.data        12730                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total        12730                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         4263                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         4263                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         4242                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         4242                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       615219                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        615219                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       627949                       # number of overall misses
system.cpu7.dcache.overall_misses::total       627949                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   7436922261                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   7436922261                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data   2086495529                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   2086495529                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::switch_cpus7.data     65961297                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     65961297                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::switch_cpus7.data     27091949                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total     27091949                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::switch_cpus7.data      1714500                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      1714500                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   9523417790                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   9523417790                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   9523417790                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   9523417790                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     80492705                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     80492705                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     13268442                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     13268442                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus7.data        26178                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total        26178                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        28115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        28115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        25107                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        25107                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     93761147                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     93761147                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     93787325                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     93787325                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.005750                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.005750                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.011487                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.011487                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus7.data     0.486286                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.486286                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.151627                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.151627                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.168957                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.168957                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.006562                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.006562                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.006695                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.006695                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 16069.443238                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 16069.443238                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 13689.119072                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 13689.119072                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::switch_cpus7.data 15472.976073                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 15472.976073                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::switch_cpus7.data  6386.598067                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  6386.598067                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 15479.719888                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 15479.719888                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 15165.909636                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 15165.909636                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs          721                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets       349997                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets          16440                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    55.461538                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    21.289355                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        44400                       # number of writebacks
system.cpu7.dcache.writebacks::total            44400                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        52682                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        52682                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data       110646                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total       110646                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::switch_cpus7.data         2312                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total         2312                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       163328                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       163328                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       163328                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       163328                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data       410117                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       410117                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data        41774                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        41774                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus7.data        11792                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total        11792                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::switch_cpus7.data         1951                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         1951                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::switch_cpus7.data         4242                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         4242                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data       451891                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       451891                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data       463683                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       463683                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5321692612                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5321692612                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data    475991012                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total    475991012                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus7.data    406704315                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total    406704315                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus7.data     20638934                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     20638934                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::switch_cpus7.data     19100051                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total     19100051                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus7.data      1216500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      1216500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5797683624                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5797683624                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6204387939                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6204387939                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus7.data     13053994                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total     13053994                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus7.data      9832993                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total      9832993                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus7.data     22886987                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total     22886987                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.005095                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.005095                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.003148                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.003148                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus7.data     0.450455                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.450455                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus7.data     0.069394                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.069394                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::switch_cpus7.data     0.168957                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.168957                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004820                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004820                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004944                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004944                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 12976.035161                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 12976.035161                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 11394.432231                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 11394.432231                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus7.data 34489.850322                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 34489.850322                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus7.data 10578.643772                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10578.643772                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus7.data  4502.605139                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  4502.605139                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 12829.827600                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 12829.827600                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 13380.667264                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 13380.667264                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                 1270                       # number of replacements
system.iocache.tags.tagsinuse               15.178062                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1286                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3251005552000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.178062                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.948629                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.948629                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                11574                       # Number of tag accesses
system.iocache.tags.data_accesses               11574                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide         1264                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total         1264                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide           22                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               22                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide           22                       # number of demand (read+write) misses
system.iocache.demand_misses::total                22                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide           22                       # number of overall misses
system.iocache.overall_misses::total               22                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide      2416991                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      2416991                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::realview.ide      2416991                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      2416991                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide      2416991                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      2416991                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide           22                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             22                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide         1264                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1264                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide           22                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              22                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide           22                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             22                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 109863.227273                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 109863.227273                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 109863.227273                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 109863.227273                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 109863.227273                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 109863.227273                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                       1264                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::realview.ide           22                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::realview.ide         1264                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1264                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide           22                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide           22                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide      1272991                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1272991                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide     92283915                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     92283915                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide      1272991                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1272991                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide      1272991                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1272991                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 57863.227273                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 57863.227273                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 73009.426424                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 73009.426424                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 57863.227273                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 57863.227273                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 57863.227273                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 57863.227273                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
