/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [26:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_1z;
  reg [3:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [25:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(in_data[24] | celloutsig_0_3z[0]);
  assign celloutsig_0_9z = ~(celloutsig_0_0z[20] | celloutsig_0_8z[1]);
  assign celloutsig_0_13z = ~(celloutsig_0_9z | celloutsig_0_2z[2]);
  assign celloutsig_1_10z = ~(celloutsig_1_7z | celloutsig_1_2z);
  assign celloutsig_0_12z = celloutsig_0_8z[6] | ~(celloutsig_0_11z[2]);
  assign celloutsig_1_16z = celloutsig_1_2z | ~(celloutsig_1_1z[1]);
  assign celloutsig_1_5z = celloutsig_1_0z[5:3] >= in_data[150:148];
  assign celloutsig_1_2z = { celloutsig_1_0z[12], celloutsig_1_1z } > celloutsig_1_0z[18:13];
  assign celloutsig_1_3z = celloutsig_1_0z[13:11] && in_data[122:120];
  assign celloutsig_1_17z = { in_data[140:138], celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_7z } && { celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_0z[10:3], celloutsig_1_7z } && { celloutsig_1_13z[1], celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_17z };
  assign celloutsig_1_7z = celloutsig_1_1z[2:0] < celloutsig_1_6z[4:2];
  assign celloutsig_0_3z = celloutsig_0_0z[19:17] * celloutsig_0_0z[16:14];
  assign celloutsig_0_6z = in_data[83:76] * { celloutsig_0_1z[8:5], celloutsig_0_2z };
  assign celloutsig_0_8z = { in_data[83:71], celloutsig_0_4z } * in_data[90:77];
  assign celloutsig_0_11z = { celloutsig_0_6z[7:5], celloutsig_0_3z } * { in_data[56:55], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[56:48] * celloutsig_0_0z[26:18];
  assign celloutsig_1_13z = celloutsig_1_8z[2:0] * celloutsig_1_8z[4:2];
  assign celloutsig_1_19z = - { celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_1_1z = - in_data[182:178];
  assign celloutsig_1_4z = - { celloutsig_1_0z[18:17], celloutsig_1_2z };
  assign celloutsig_1_6z = - { celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_15z = - celloutsig_1_0z[8:5];
  assign celloutsig_1_8z = in_data[103:99] <<< { celloutsig_1_0z[11:10], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_0z = 27'h0000000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[61:35];
  always_latch
    if (!clkin_data[128]) celloutsig_1_0z = 26'h0000000;
    else if (clkin_data[64]) celloutsig_1_0z = in_data[146:121];
  always_latch
    if (clkin_data[96]) celloutsig_0_2z = 4'h0;
    else if (clkin_data[32]) celloutsig_0_2z = celloutsig_0_1z[3:0];
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
