/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [12:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [21:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [24:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_2z[21] ? in_data[63] : celloutsig_0_6z;
  assign celloutsig_1_1z = celloutsig_1_0z[5] ? in_data[137] : celloutsig_1_0z[5];
  assign celloutsig_0_29z = celloutsig_0_28z ? celloutsig_0_0z[2] : celloutsig_0_16z;
  assign celloutsig_0_22z = ~celloutsig_0_0z[1];
  assign celloutsig_0_32z = ~celloutsig_0_15z;
  assign celloutsig_1_7z = ~((celloutsig_1_6z | celloutsig_1_1z) & (celloutsig_1_2z | celloutsig_1_0z[4]));
  assign celloutsig_1_12z = ~((celloutsig_1_9z | celloutsig_1_6z) & (celloutsig_1_4z[1] | celloutsig_1_4z[2]));
  assign celloutsig_1_15z = ~((celloutsig_1_14z[6] | celloutsig_1_7z) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_0_27z = ~((celloutsig_0_13z[3] | celloutsig_0_24z[10]) & (celloutsig_0_8z | celloutsig_0_0z[3]));
  assign celloutsig_0_9z = celloutsig_0_0z[2] | ~(celloutsig_0_5z[0]);
  assign celloutsig_0_40z = ~(celloutsig_0_3z ^ celloutsig_0_29z);
  assign celloutsig_1_13z = ~(celloutsig_1_10z[3] ^ celloutsig_1_5z[2]);
  reg [4:0] _14_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _14_ <= 5'h00;
    else _14_ <= { celloutsig_0_5z[0], celloutsig_0_40z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_33z };
  assign out_data[4:0] = _14_;
  reg [6:0] _15_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _15_ <= 7'h00;
    else _15_ <= { in_data[12:7], celloutsig_0_10z };
  assign { _01_[6:4], _00_, _01_[2:0] } = _15_;
  assign celloutsig_1_10z = { celloutsig_1_5z[2:1], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z } / { 1'h1, celloutsig_1_4z[7:1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_17z[5:2], celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_15z } / { 1'h1, celloutsig_1_5z[1], celloutsig_1_1z, celloutsig_1_17z };
  assign celloutsig_0_1z = in_data[86:83] / { 1'h1, celloutsig_0_0z[2:0] };
  assign celloutsig_0_4z = { in_data[39:38], celloutsig_0_1z, celloutsig_0_3z } >= { celloutsig_0_2z[15:13], celloutsig_0_0z };
  assign celloutsig_1_6z = celloutsig_1_4z[10:2] >= in_data[184:176];
  assign celloutsig_0_6z = { in_data[91:87], celloutsig_0_1z, celloutsig_0_1z } >= celloutsig_0_2z[20:8];
  assign celloutsig_0_18z = { celloutsig_0_14z[1], celloutsig_0_3z, celloutsig_0_11z } >= { celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_1_9z = in_data[114:108] > { celloutsig_1_8z[9:4], celloutsig_1_1z };
  assign celloutsig_0_3z = { celloutsig_0_2z[9:3], celloutsig_0_0z } && { celloutsig_0_0z[3:1], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_9z & ~(celloutsig_1_11z);
  assign celloutsig_0_11z = celloutsig_0_3z & ~(celloutsig_0_9z);
  assign celloutsig_0_15z = celloutsig_0_2z[17] & ~(celloutsig_0_1z[0]);
  assign celloutsig_0_28z = celloutsig_0_13z[2] & ~(celloutsig_0_0z[2]);
  assign celloutsig_1_14z = { celloutsig_1_8z[18:3], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_2z } % { 1'h1, in_data[143:128], celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_14z = { _01_[4], _00_, _01_[2:1] } % { 1'h1, celloutsig_0_2z[5:3] };
  assign celloutsig_0_2z = in_data[36:15] % { 1'h1, celloutsig_0_1z[2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[187:181] * in_data[188:182];
  assign celloutsig_1_8z = { in_data[150:145], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z } * { in_data[128:113], celloutsig_1_5z };
  assign celloutsig_0_26z = { _01_[4], celloutsig_0_8z, celloutsig_0_6z } * celloutsig_0_2z[3:1];
  assign celloutsig_0_42z = { celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_26z } !== { celloutsig_0_26z[1], celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_35z, celloutsig_0_13z };
  assign celloutsig_0_10z = { celloutsig_0_2z[12], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_7z } !== { in_data[26:19], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_8z = & { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_16z = & { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_33z = & { celloutsig_0_22z, celloutsig_0_13z[4], celloutsig_0_9z };
  assign celloutsig_1_2z = | in_data[151:145];
  assign celloutsig_0_20z = | { celloutsig_0_19z[4:2], celloutsig_0_1z };
  assign celloutsig_0_21z = | celloutsig_0_1z[3:1];
  assign celloutsig_1_11z = ^ { celloutsig_1_0z[1:0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_30z = ^ celloutsig_0_2z[7:5];
  assign celloutsig_1_4z = { celloutsig_1_0z[2:0], celloutsig_1_0z, celloutsig_1_2z } >> in_data[138:128];
  assign celloutsig_0_19z = celloutsig_0_2z[8:4] >> celloutsig_0_5z[4:0];
  assign celloutsig_0_24z = { celloutsig_0_2z[14], celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_21z } >> { celloutsig_0_2z[8:0], celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_5z[4], celloutsig_0_4z, celloutsig_0_3z } <<< in_data[2:0];
  assign celloutsig_0_0z = in_data[37:34] - in_data[14:11];
  assign celloutsig_1_5z = in_data[149:147] - celloutsig_1_4z[10:8];
  assign celloutsig_0_5z = { celloutsig_0_1z[3:2], celloutsig_0_1z } - { in_data[7:3], celloutsig_0_3z };
  assign celloutsig_1_17z = celloutsig_1_14z[23:18] - { celloutsig_1_4z[7:4], celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_0_13z = celloutsig_0_2z[13:8] - { celloutsig_0_1z[3], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_0z[0]) | (celloutsig_1_0z[0] & celloutsig_1_2z));
  assign _01_[3] = _00_;
  assign { out_data[136:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z };
endmodule
