<def f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='84' ll='136'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='207'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='231'/>
<size>6</size>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='82'>/// This holds information about one operand of a machine instruction,
/// indicating the register class for register operands, etc.</doc>
<mbr r='llvm::MCOperandInfo::RegClass' o='0' t='int16_t'/>
<mbr r='llvm::MCOperandInfo::Flags' o='16' t='uint8_t'/>
<mbr r='llvm::MCOperandInfo::OperandType' o='24' t='uint8_t'/>
<mbr r='llvm::MCOperandInfo::Constraints' o='32' t='uint16_t'/>
<fun r='_ZNK4llvm13MCOperandInfo19isLookupPtrRegClassEv'/>
<fun r='_ZNK4llvm13MCOperandInfo11isPredicateEv'/>
<fun r='_ZNK4llvm13MCOperandInfo13isOptionalDefEv'/>
<fun r='_ZNK4llvm13MCOperandInfo14isBranchTargetEv'/>
<fun r='_ZNK4llvm13MCOperandInfo13isGenericTypeEv'/>
<fun r='_ZNK4llvm13MCOperandInfo19getGenericTypeIndexEv'/>
<fun r='_ZNK4llvm13MCOperandInfo12isGenericImmEv'/>
<fun r='_ZNK4llvm13MCOperandInfo18getGenericImmIndexEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='490' c='_ZNK4llvm13LegalizerInfo9getActionERKNS_12MachineInstrERKNS_19MachineRegisterInfoE'/>
<size>6</size>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1695' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1703' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<size>6</size>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='741' c='_ZN4llvm6AMDGPU14getOperandSizeERKNS_13MCOperandInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='730' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='778' c='_ZNK4llvm11SIInstrInfo17isLiteralConstantERKNS_14MachineOperandERKNS_13MCOperandInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='792' c='_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='804' c='_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='836' c='_ZNK4llvm11SIInstrInfo9getOpSizeEtj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='879' c='_ZNK4llvm11SIInstrInfo18isLegalVSrcOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='885' c='_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE'/>
<size>6</size>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='33' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter14getLitEncodingERKN4llvm9MCOperandERKNS1_13MCOperandInfoERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='211' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter14getLitEncodingERKN4llvm9MCOperandERKNS1_13MCOperandInfoERKNS1_15MCSubtargetInfoE'/>
<size>6</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='444' c='_ZL16tryAddToFoldListRN4llvm15SmallVectorImplIN12_GLOBAL__N_113FoldCandidateEEEPNS_12MachineInstrEjPNS_14MachineOperandEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='529' c='_ZL14tryToFoldACImmPKN4llvm11SIInstrInfoERKNS_14MachineOperandEPNS_12MachineInstrEjRNS_15SmallVectorImplIN12_GLOBAL__N_113FoldCandidateEEE'/>
<size>6</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11085' c='_ZNK4llvm16SITargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<size>6</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3322' c='_ZNK4llvm11SIInstrInfo21isLiteralConstantLikeERKNS_14MachineOperandERKNS_13MCOperandInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3357' c='_ZNK4llvm11SIInstrInfo17isImmOperandLegalERKNS_12MachineInstrEjRKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3533' c='_ZNK4llvm11SIInstrInfo15usesConstantBusERKNS_19MachineRegisterInfoERKNS_14MachineOperandERKNS_13MCOperandInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4384' c='_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4411' c='_ZNK4llvm11SIInstrInfo18isLegalVSrcOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4426' c='_ZNK4llvm11SIInstrInfo14isOperandLegalERKNS_12MachineInstrEjPKNS_14MachineOperandE'/>
<size>6</size>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='270' c='_ZN12_GLOBAL__N_111ARMFastISel13isARMNEONPredEPKN4llvm12MachineInstrE'/>
<size>6</size>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='732' c='_ZL13AddThumb1SBitRN4llvm6MCInstEb'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='748' c='_ZL18isVectorPredicablej'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='826' c='_ZNK12_GLOBAL__N_115ARMDisassembler17AddThumbPredicateERN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='891' c='_ZNK12_GLOBAL__N_115ARMDisassembler23UpdateThumbVFPPredicateERN4llvm14MCDisassembler12DecodeStatusERNS1_6MCInstE'/>
<size>6</size>
<use f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp' l='103' c='_ZN4llvm14AVRInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamE'/>
<size>6</size>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='1845' c='_ZL18needsExpandMemInstRN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2176' c='_ZN12_GLOBAL__N_113MipsAsmParser18processInstructionERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<size>6</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2067' c='_ZNK4llvm12PPCInstrInfo17onlyFoldImmediateERNS_12MachineInstrES2_NS_8RegisterE'/>
<size>6</size>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1195' c='_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi15416259'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1948' c='_ZNK4llvm16SystemZInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<size>6</size>
<use f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyInstPrinter.cpp' l='240' c='_ZN4llvm22WebAssemblyInstPrinter12printOperandEPKNS_6MCInstEjRNS_11raw_ostreamEb'/>
<size>6</size>
<use f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCCodeEmitter.cpp' l='95' c='_ZNK12_GLOBAL__N_124WebAssemblyMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCCodeEmitter.cpp' l='134' c='_ZNK12_GLOBAL__N_124WebAssemblyMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCCodeEmitter.cpp' l='147' c='_ZNK12_GLOBAL__N_124WebAssemblyMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<size>6</size>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMCInstLower.cpp' l='242' c='_ZNK4llvm22WebAssemblyMCInstLower5lowerEPKNS_12MachineInstrERNS_6MCInstE'/>
<size>6</size>
<use f='llvm/llvm/lib/Target/X86/X86MCInstLower.cpp' l='1984' c='_ZL16getRegisterWidthRKN4llvm13MCOperandInfoE'/>
<size>6</size>
<use f='llvm/llvm/tools/llvm-exegesis/lib/MCInstrDescView.h' l='82' c='_ZNK4llvm8exegesis7Operand22getExplicitOperandInfoEv'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/MCInstrDescView.h' l='88'/>
<size>6</size>
<use f='llvm/llvm/tools/llvm-exegesis/lib/Assembler.cpp' l='104' c='_ZN4llvm8exegesis16BasicBlockFiller14addInstructionERKNS_6MCInstERKNS_8DebugLocE'/>
<size>6</size>
<use f='llvm/llvm/tools/llvm-exegesis/lib/MCInstrDescView.cpp' l='78' c='_ZNK4llvm8exegesis7Operand22getExplicitOperandInfoEv'/>
<size>6</size>
<use f='llvm/llvm/unittests/CodeGen/MachineInstrTest.cpp' l='49' c='_ZN12_GLOBAL__N_136IsIdenticalToTest_DifferentDefs_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/MachineInstrTest.cpp' l='120' c='_ZN12_GLOBAL__N_166MachineInstrExpressionTraitTest_IsEqualAgreesWithGetHashValue_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/MachineInstrTest.cpp' l='198' c='_ZN12_GLOBAL__N_146MachineInstrPrintingTest_DebugLocPrinting_Test8TestBodyEv'/>
<size>6</size>
