#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b2ef60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b2f0f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b3b720 .functor NOT 1, L_0x1b669b0, C4<0>, C4<0>, C4<0>;
L_0x1b66710 .functor XOR 1, L_0x1b665d0, L_0x1b66670, C4<0>, C4<0>;
L_0x1b668a0 .functor XOR 1, L_0x1b66710, L_0x1b667d0, C4<0>, C4<0>;
v0x1b624d0_0 .net *"_ivl_10", 0 0, L_0x1b667d0;  1 drivers
v0x1b625d0_0 .net *"_ivl_12", 0 0, L_0x1b668a0;  1 drivers
v0x1b626b0_0 .net *"_ivl_2", 0 0, L_0x1b66530;  1 drivers
v0x1b62770_0 .net *"_ivl_4", 0 0, L_0x1b665d0;  1 drivers
v0x1b62850_0 .net *"_ivl_6", 0 0, L_0x1b66670;  1 drivers
v0x1b62980_0 .net *"_ivl_8", 0 0, L_0x1b66710;  1 drivers
v0x1b62a60_0 .net "a", 0 0, v0x1b5ed90_0;  1 drivers
v0x1b62b00_0 .net "b", 0 0, v0x1b5ee30_0;  1 drivers
v0x1b62ba0_0 .net "c", 0 0, v0x1b5eed0_0;  1 drivers
v0x1b62c40_0 .var "clk", 0 0;
v0x1b62ce0_0 .net "d", 0 0, v0x1b5f010_0;  1 drivers
v0x1b62d80_0 .net "q_dut", 0 0, L_0x1b663d0;  1 drivers
v0x1b62e20_0 .net "q_ref", 0 0, L_0x1b1aea0;  1 drivers
v0x1b62ec0_0 .var/2u "stats1", 159 0;
v0x1b62f60_0 .var/2u "strobe", 0 0;
v0x1b63000_0 .net "tb_match", 0 0, L_0x1b669b0;  1 drivers
v0x1b630c0_0 .net "tb_mismatch", 0 0, L_0x1b3b720;  1 drivers
v0x1b63180_0 .net "wavedrom_enable", 0 0, v0x1b5f100_0;  1 drivers
v0x1b63220_0 .net "wavedrom_title", 511 0, v0x1b5f1a0_0;  1 drivers
L_0x1b66530 .concat [ 1 0 0 0], L_0x1b1aea0;
L_0x1b665d0 .concat [ 1 0 0 0], L_0x1b1aea0;
L_0x1b66670 .concat [ 1 0 0 0], L_0x1b663d0;
L_0x1b667d0 .concat [ 1 0 0 0], L_0x1b1aea0;
L_0x1b669b0 .cmp/eeq 1, L_0x1b66530, L_0x1b668a0;
S_0x1b2f280 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1b2f0f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b1aea0 .functor OR 1, v0x1b5eed0_0, v0x1b5ee30_0, C4<0>, C4<0>;
v0x1b3b990_0 .net "a", 0 0, v0x1b5ed90_0;  alias, 1 drivers
v0x1b3ba30_0 .net "b", 0 0, v0x1b5ee30_0;  alias, 1 drivers
v0x1b1aff0_0 .net "c", 0 0, v0x1b5eed0_0;  alias, 1 drivers
v0x1b1b090_0 .net "d", 0 0, v0x1b5f010_0;  alias, 1 drivers
v0x1b5e390_0 .net "q", 0 0, L_0x1b1aea0;  alias, 1 drivers
S_0x1b5e540 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1b2f0f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b5ed90_0 .var "a", 0 0;
v0x1b5ee30_0 .var "b", 0 0;
v0x1b5eed0_0 .var "c", 0 0;
v0x1b5ef70_0 .net "clk", 0 0, v0x1b62c40_0;  1 drivers
v0x1b5f010_0 .var "d", 0 0;
v0x1b5f100_0 .var "wavedrom_enable", 0 0;
v0x1b5f1a0_0 .var "wavedrom_title", 511 0;
E_0x1b2a0c0/0 .event negedge, v0x1b5ef70_0;
E_0x1b2a0c0/1 .event posedge, v0x1b5ef70_0;
E_0x1b2a0c0 .event/or E_0x1b2a0c0/0, E_0x1b2a0c0/1;
E_0x1b2a310 .event posedge, v0x1b5ef70_0;
E_0x1b139f0 .event negedge, v0x1b5ef70_0;
S_0x1b5e890 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b5e540;
 .timescale -12 -12;
v0x1b5ea90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b5eb90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b5e540;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b5f300 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1b2f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b2f9e0 .functor AND 1, L_0x1b633d0, L_0x1b63500, C4<1>, C4<1>;
L_0x1b3b790 .functor AND 1, L_0x1b2f9e0, L_0x1b63600, C4<1>, C4<1>;
L_0x1b636f0 .functor AND 1, L_0x1b3b790, v0x1b5f010_0, C4<1>, C4<1>;
L_0x1b639b0 .functor AND 1, L_0x1b63840, L_0x1b63910, C4<1>, C4<1>;
L_0x1b63ad0 .functor AND 1, L_0x1b639b0, v0x1b5eed0_0, C4<1>, C4<1>;
L_0x1b63c70 .functor AND 1, L_0x1b63ad0, L_0x1b63b90, C4<1>, C4<1>;
L_0x1b63dc0 .functor OR 1, L_0x1b636f0, L_0x1b63c70, C4<0>, C4<0>;
L_0x1b63f70 .functor AND 1, L_0x1b63ed0, v0x1b5ee30_0, C4<1>, C4<1>;
L_0x1b64170 .functor AND 1, L_0x1b63f70, L_0x1b64080, C4<1>, C4<1>;
L_0x1b64320 .functor AND 1, L_0x1b64170, L_0x1b64280, C4<1>, C4<1>;
L_0x1b64490 .functor OR 1, L_0x1b63dc0, L_0x1b64320, C4<0>, C4<0>;
L_0x1b64650 .functor AND 1, L_0x1b64550, v0x1b5ee30_0, C4<1>, C4<1>;
L_0x1b64840 .functor AND 1, L_0x1b64650, v0x1b5eed0_0, C4<1>, C4<1>;
L_0x1b64a10 .functor AND 1, L_0x1b64840, v0x1b5f010_0, C4<1>, C4<1>;
L_0x1b647d0 .functor OR 1, L_0x1b64490, L_0x1b64a10, C4<0>, C4<0>;
L_0x1b64c90 .functor AND 1, v0x1b5ed90_0, L_0x1b64bf0, C4<1>, C4<1>;
L_0x1b64ef0 .functor AND 1, L_0x1b64c90, v0x1b5eed0_0, C4<1>, C4<1>;
L_0x1b651d0 .functor AND 1, L_0x1b64ef0, L_0x1b64fb0, C4<1>, C4<1>;
L_0x1b65380 .functor OR 1, L_0x1b647d0, L_0x1b651d0, C4<0>, C4<0>;
L_0x1b65530 .functor AND 1, v0x1b5ed90_0, L_0x1b65490, C4<1>, C4<1>;
L_0x1b656a0 .functor AND 1, L_0x1b65530, v0x1b5eed0_0, C4<1>, C4<1>;
L_0x1b65760 .functor AND 1, L_0x1b656a0, v0x1b5f010_0, C4<1>, C4<1>;
L_0x1b658e0 .functor OR 1, L_0x1b65380, L_0x1b65760, C4<0>, C4<0>;
L_0x1b659f0 .functor AND 1, v0x1b5ed90_0, v0x1b5ee30_0, C4<1>, C4<1>;
L_0x1b65160 .functor AND 1, L_0x1b659f0, L_0x1b652e0, C4<1>, C4<1>;
L_0x1b65c50 .functor AND 1, L_0x1b65160, v0x1b5f010_0, C4<1>, C4<1>;
L_0x1b65df0 .functor OR 1, L_0x1b658e0, L_0x1b65c50, C4<0>, C4<0>;
L_0x1b65f00 .functor AND 1, v0x1b5ed90_0, v0x1b5ee30_0, C4<1>, C4<1>;
L_0x1b66060 .functor AND 1, L_0x1b65f00, v0x1b5eed0_0, C4<1>, C4<1>;
L_0x1b661c0 .functor AND 1, L_0x1b66060, L_0x1b66120, C4<1>, C4<1>;
L_0x1b663d0 .functor OR 1, L_0x1b65df0, L_0x1b661c0, C4<0>, C4<0>;
v0x1b5f5f0_0 .net *"_ivl_1", 0 0, L_0x1b633d0;  1 drivers
v0x1b5f6b0_0 .net *"_ivl_10", 0 0, L_0x1b636f0;  1 drivers
v0x1b5f790_0 .net *"_ivl_13", 0 0, L_0x1b63840;  1 drivers
v0x1b5f860_0 .net *"_ivl_15", 0 0, L_0x1b63910;  1 drivers
v0x1b5f920_0 .net *"_ivl_16", 0 0, L_0x1b639b0;  1 drivers
v0x1b5fa50_0 .net *"_ivl_18", 0 0, L_0x1b63ad0;  1 drivers
v0x1b5fb30_0 .net *"_ivl_21", 0 0, L_0x1b63b90;  1 drivers
v0x1b5fbf0_0 .net *"_ivl_22", 0 0, L_0x1b63c70;  1 drivers
v0x1b5fcd0_0 .net *"_ivl_24", 0 0, L_0x1b63dc0;  1 drivers
v0x1b5fdb0_0 .net *"_ivl_27", 0 0, L_0x1b63ed0;  1 drivers
v0x1b5fe70_0 .net *"_ivl_28", 0 0, L_0x1b63f70;  1 drivers
v0x1b5ff50_0 .net *"_ivl_3", 0 0, L_0x1b63500;  1 drivers
v0x1b60010_0 .net *"_ivl_31", 0 0, L_0x1b64080;  1 drivers
v0x1b600d0_0 .net *"_ivl_32", 0 0, L_0x1b64170;  1 drivers
v0x1b601b0_0 .net *"_ivl_35", 0 0, L_0x1b64280;  1 drivers
v0x1b60270_0 .net *"_ivl_36", 0 0, L_0x1b64320;  1 drivers
v0x1b60350_0 .net *"_ivl_38", 0 0, L_0x1b64490;  1 drivers
v0x1b60430_0 .net *"_ivl_4", 0 0, L_0x1b2f9e0;  1 drivers
v0x1b60510_0 .net *"_ivl_41", 0 0, L_0x1b64550;  1 drivers
v0x1b605d0_0 .net *"_ivl_42", 0 0, L_0x1b64650;  1 drivers
v0x1b606b0_0 .net *"_ivl_44", 0 0, L_0x1b64840;  1 drivers
v0x1b60790_0 .net *"_ivl_46", 0 0, L_0x1b64a10;  1 drivers
v0x1b60870_0 .net *"_ivl_48", 0 0, L_0x1b647d0;  1 drivers
v0x1b60950_0 .net *"_ivl_51", 0 0, L_0x1b64bf0;  1 drivers
v0x1b60a10_0 .net *"_ivl_52", 0 0, L_0x1b64c90;  1 drivers
v0x1b60af0_0 .net *"_ivl_54", 0 0, L_0x1b64ef0;  1 drivers
v0x1b60bd0_0 .net *"_ivl_57", 0 0, L_0x1b64fb0;  1 drivers
v0x1b60c90_0 .net *"_ivl_58", 0 0, L_0x1b651d0;  1 drivers
v0x1b60d70_0 .net *"_ivl_60", 0 0, L_0x1b65380;  1 drivers
v0x1b60e50_0 .net *"_ivl_63", 0 0, L_0x1b65490;  1 drivers
v0x1b60f10_0 .net *"_ivl_64", 0 0, L_0x1b65530;  1 drivers
v0x1b60ff0_0 .net *"_ivl_66", 0 0, L_0x1b656a0;  1 drivers
v0x1b610d0_0 .net *"_ivl_68", 0 0, L_0x1b65760;  1 drivers
v0x1b613c0_0 .net *"_ivl_7", 0 0, L_0x1b63600;  1 drivers
v0x1b61480_0 .net *"_ivl_70", 0 0, L_0x1b658e0;  1 drivers
v0x1b61560_0 .net *"_ivl_72", 0 0, L_0x1b659f0;  1 drivers
v0x1b61640_0 .net *"_ivl_75", 0 0, L_0x1b652e0;  1 drivers
v0x1b61700_0 .net *"_ivl_76", 0 0, L_0x1b65160;  1 drivers
v0x1b617e0_0 .net *"_ivl_78", 0 0, L_0x1b65c50;  1 drivers
v0x1b618c0_0 .net *"_ivl_8", 0 0, L_0x1b3b790;  1 drivers
v0x1b619a0_0 .net *"_ivl_80", 0 0, L_0x1b65df0;  1 drivers
v0x1b61a80_0 .net *"_ivl_82", 0 0, L_0x1b65f00;  1 drivers
v0x1b61b60_0 .net *"_ivl_84", 0 0, L_0x1b66060;  1 drivers
v0x1b61c40_0 .net *"_ivl_87", 0 0, L_0x1b66120;  1 drivers
v0x1b61d00_0 .net *"_ivl_88", 0 0, L_0x1b661c0;  1 drivers
v0x1b61de0_0 .net "a", 0 0, v0x1b5ed90_0;  alias, 1 drivers
v0x1b61e80_0 .net "b", 0 0, v0x1b5ee30_0;  alias, 1 drivers
v0x1b61f70_0 .net "c", 0 0, v0x1b5eed0_0;  alias, 1 drivers
v0x1b62060_0 .net "d", 0 0, v0x1b5f010_0;  alias, 1 drivers
v0x1b62150_0 .net "q", 0 0, L_0x1b663d0;  alias, 1 drivers
L_0x1b633d0 .reduce/nor v0x1b5ed90_0;
L_0x1b63500 .reduce/nor v0x1b5ee30_0;
L_0x1b63600 .reduce/nor v0x1b5eed0_0;
L_0x1b63840 .reduce/nor v0x1b5ed90_0;
L_0x1b63910 .reduce/nor v0x1b5ee30_0;
L_0x1b63b90 .reduce/nor v0x1b5f010_0;
L_0x1b63ed0 .reduce/nor v0x1b5ed90_0;
L_0x1b64080 .reduce/nor v0x1b5eed0_0;
L_0x1b64280 .reduce/nor v0x1b5f010_0;
L_0x1b64550 .reduce/nor v0x1b5ed90_0;
L_0x1b64bf0 .reduce/nor v0x1b5ee30_0;
L_0x1b64fb0 .reduce/nor v0x1b5f010_0;
L_0x1b65490 .reduce/nor v0x1b5ee30_0;
L_0x1b652e0 .reduce/nor v0x1b5eed0_0;
L_0x1b66120 .reduce/nor v0x1b5f010_0;
S_0x1b622b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1b2f0f0;
 .timescale -12 -12;
E_0x1b29e60 .event anyedge, v0x1b62f60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b62f60_0;
    %nor/r;
    %assign/vec4 v0x1b62f60_0, 0;
    %wait E_0x1b29e60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b5e540;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5f010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5eed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ee30_0, 0;
    %assign/vec4 v0x1b5ed90_0, 0;
    %wait E_0x1b139f0;
    %wait E_0x1b2a310;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5f010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5eed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ee30_0, 0;
    %assign/vec4 v0x1b5ed90_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b2a0c0;
    %load/vec4 v0x1b5ed90_0;
    %load/vec4 v0x1b5ee30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b5eed0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b5f010_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5f010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5eed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ee30_0, 0;
    %assign/vec4 v0x1b5ed90_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b5eb90;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b2a0c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b5f010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5eed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b5ee30_0, 0;
    %assign/vec4 v0x1b5ed90_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b2f0f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b62c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b62f60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b2f0f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b62c40_0;
    %inv;
    %store/vec4 v0x1b62c40_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b2f0f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b5ef70_0, v0x1b630c0_0, v0x1b62a60_0, v0x1b62b00_0, v0x1b62ba0_0, v0x1b62ce0_0, v0x1b62e20_0, v0x1b62d80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b2f0f0;
T_7 ;
    %load/vec4 v0x1b62ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b62ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b62ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b62ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b62ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b62ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b62ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b2f0f0;
T_8 ;
    %wait E_0x1b2a0c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b62ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b62ec0_0, 4, 32;
    %load/vec4 v0x1b63000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b62ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b62ec0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b62ec0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b62ec0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b62e20_0;
    %load/vec4 v0x1b62e20_0;
    %load/vec4 v0x1b62d80_0;
    %xor;
    %load/vec4 v0x1b62e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b62ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b62ec0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b62ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b62ec0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/circuit4/iter0/response11/top_module.sv";
