-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/summer2018/HUST/2018HUST/Software and Hardware Codesign2018/lectures2018springCoDesign/lecture7_8pring2018 VGA in Verilog/pongDriver2018spring_template/hsyncModule2017spring_tb_isim_beh.exe" -prj "C:/Users/summer2018/HUST/2018HUST/Software and Hardware Codesign2018/lectures2018springCoDesign/lecture7_8pring2018 VGA in Verilog/pongDriver2018spring_template/hsyncModule2017spring_tb_beh.prj" "work.hsyncModule2017spring_tb" "work.glbl" 
