 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : mac_mini
Version: T-2022.03-SP2
Date   : Mon May 12 15:08:47 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.02      0.10       0.10 r
  a_reg[1] (net)                 6                   0.00       0.10 r
  mult_12_U51/ZN (AND2_X1)                 0.01      0.05       0.16 r
  mult_12_ab_1__6_ (net)         1                   0.00       0.16 r
  mult_12_S0_6/S (FA_X1)                   0.02      0.12       0.28 f    mo 
  mult_12_SUMB_1__6_ (net)       3                   0.00       0.28 f
  mult_12_U79/ZN (NAND2_X1)                0.01      0.03       0.31 r
  mult_12_n52 (net)              1                   0.00       0.31 r
  mult_12_U81/ZN (NAND3_X1)                0.01      0.04       0.35 f
  mult_12_CARRYB_2__5_ (net)     1                   0.00       0.35 f
  mult_12_S2_3_5/S (FA_X1)                 0.02      0.14       0.49 r    mo 
  mult_12_SUMB_3__5_ (net)       3                   0.00       0.49 r
  mult_12_U67/ZN (NAND2_X1)                0.01      0.03       0.52 f
  mult_12_n43 (net)              1                   0.00       0.52 f
  mult_12_U68/ZN (NAND3_X1)                0.01      0.03       0.55 r
  mult_12_CARRYB_4__4_ (net)     1                   0.00       0.55 r
  mult_12_S2_5_4/S (FA_X1)                 0.02      0.11       0.66 f    mo 
  mult_12_SUMB_5__4_ (net)       1                   0.00       0.66 f
  mult_12_S2_6_3/S (FA_X1)                 0.01      0.13       0.80 r    mo 
  mult_12_SUMB_6__3_ (net)       1                   0.00       0.80 r
  mult_12_S4_2/S (FA_X1)                   0.02      0.11       0.91 f    mo 
  mult_12_SUMB_7__2_ (net)       2                   0.00       0.91 f
  mult_12_U94/Z (XOR2_X1)                  0.01      0.07       0.99 f
  mult_12_n64 (net)              2                   0.00       0.99 f
  mult_12_FS_1_U8/ZN (OR2_X2)              0.01      0.06       1.05 f
  mult_12_FS_1_n28 (net)         3                   0.00       1.05 f
  mult_12_FS_1_U74/ZN (NAND3_X1)           0.02      0.04       1.08 r
  mult_12_FS_1_n49 (net)         2                   0.00       1.08 r
  mult_12_FS_1_U30/ZN (NAND2_X1)           0.01      0.03       1.11 f
  mult_12_FS_1_n58 (net)         1                   0.00       1.11 f
  mult_12_FS_1_U64/ZN (XNOR2_X1)           0.01      0.06       1.17 f
  product_10_ (net)              2                   0.00       1.17 f
  r60_U112/ZN (INV_X1)                     0.01      0.03       1.20 r
  r60_n113 (net)                 2                   0.00       1.20 r
  r60_U9/ZN (AND2_X1)                      0.02      0.06       1.26 r
  r60_n17 (net)                  4                   0.00       1.26 r
  r60_U11/ZN (INV_X1)                      0.01      0.03       1.28 f
  r60_n7 (net)                   1                   0.00       1.28 f
  r60_U129/ZN (NAND3_X1)                   0.01      0.03       1.31 r
  r60_n84 (net)                  1                   0.00       1.31 r
  r60_U128/ZN (NAND2_X1)                   0.01      0.03       1.33 f
  r60_n76 (net)                  1                   0.00       1.33 f
  r60_U127/ZN (OAI211_X1)                  0.02      0.04       1.38 r
  r60_n68 (net)                  1                   0.00       1.38 r
  r60_U124/ZN (NAND3_X1)                   0.01      0.04       1.41 f
  r60_n66 (net)                  1                   0.00       1.41 f
  r60_U123/ZN (XNOR2_X1)                   0.01      0.05       1.46 f
  N18 (net)                      1                   0.00       1.46 f
  U46/ZN (AND2_X1)                         0.01      0.04       1.50 f
  n19 (net)                      2                   0.00       1.50 f
  z_reg_15_/D (DFF_X1)                     0.01      0.01       1.51 f
  data arrival time                                             1.51

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  z_reg_15_/CK (DFF_X1)                              0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.51
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.45


  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.02      0.10       0.10 r
  a_reg[1] (net)                 6                   0.00       0.10 r
  mult_12_U51/ZN (AND2_X1)                 0.01      0.05       0.16 r
  mult_12_ab_1__6_ (net)         1                   0.00       0.16 r
  mult_12_S0_6/S (FA_X1)                   0.02      0.12       0.28 f    mo 
  mult_12_SUMB_1__6_ (net)       3                   0.00       0.28 f
  mult_12_U79/ZN (NAND2_X1)                0.01      0.03       0.31 r
  mult_12_n52 (net)              1                   0.00       0.31 r
  mult_12_U81/ZN (NAND3_X1)                0.01      0.04       0.35 f
  mult_12_CARRYB_2__5_ (net)     1                   0.00       0.35 f
  mult_12_S2_3_5/S (FA_X1)                 0.02      0.14       0.49 r    mo 
  mult_12_SUMB_3__5_ (net)       3                   0.00       0.49 r
  mult_12_U67/ZN (NAND2_X1)                0.01      0.03       0.52 f
  mult_12_n43 (net)              1                   0.00       0.52 f
  mult_12_U68/ZN (NAND3_X1)                0.01      0.03       0.55 r
  mult_12_CARRYB_4__4_ (net)     1                   0.00       0.55 r
  mult_12_S2_5_4/S (FA_X1)                 0.02      0.11       0.66 f    mo 
  mult_12_SUMB_5__4_ (net)       1                   0.00       0.66 f
  mult_12_S2_6_3/S (FA_X1)                 0.01      0.13       0.80 r    mo 
  mult_12_SUMB_6__3_ (net)       1                   0.00       0.80 r
  mult_12_S4_2/S (FA_X1)                   0.02      0.11       0.91 f    mo 
  mult_12_SUMB_7__2_ (net)       2                   0.00       0.91 f
  mult_12_U94/Z (XOR2_X1)                  0.01      0.07       0.99 f
  mult_12_n64 (net)              2                   0.00       0.99 f
  mult_12_FS_1_U8/ZN (OR2_X2)              0.01      0.06       1.05 f
  mult_12_FS_1_n28 (net)         3                   0.00       1.05 f
  mult_12_FS_1_U74/ZN (NAND3_X1)           0.02      0.04       1.08 r
  mult_12_FS_1_n49 (net)         2                   0.00       1.08 r
  mult_12_FS_1_U30/ZN (NAND2_X1)           0.01      0.03       1.11 f
  mult_12_FS_1_n58 (net)         1                   0.00       1.11 f
  mult_12_FS_1_U64/ZN (XNOR2_X1)           0.01      0.06       1.17 f
  product_10_ (net)              2                   0.00       1.17 f
  r60_U112/ZN (INV_X1)                     0.01      0.03       1.20 r
  r60_n113 (net)                 2                   0.00       1.20 r
  r60_U9/ZN (AND2_X1)                      0.02      0.06       1.26 r
  r60_n17 (net)                  4                   0.00       1.26 r
  r60_U11/ZN (INV_X1)                      0.01      0.03       1.28 f
  r60_n7 (net)                   1                   0.00       1.28 f
  r60_U129/ZN (NAND3_X1)                   0.01      0.03       1.31 r
  r60_n84 (net)                  1                   0.00       1.31 r
  r60_U128/ZN (NAND2_X1)                   0.01      0.03       1.33 f
  r60_n76 (net)                  1                   0.00       1.33 f
  r60_U127/ZN (OAI211_X1)                  0.02      0.04       1.38 r
  r60_n68 (net)                  1                   0.00       1.38 r
  r60_U124/ZN (NAND3_X1)                   0.01      0.04       1.41 f
  r60_n66 (net)                  1                   0.00       1.41 f
  r60_U123/ZN (XNOR2_X1)                   0.01      0.05       1.46 f
  N18 (net)                      1                   0.00       1.46 f
  U46/ZN (AND2_X1)                         0.01      0.04       1.50 f
  n19 (net)                      2                   0.00       1.50 f
  acc_reg_15_/D (DFF_X1)                   0.01      0.01       1.51 f
  data arrival time                                             1.51

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_15_/CK (DFF_X1)                            0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.51
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.45


  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.01      0.09       0.09 f
  a_reg[1] (net)                 6                   0.00       0.09 f
  mult_12_U51/ZN (AND2_X1)                 0.01      0.05       0.14 f
  mult_12_ab_1__6_ (net)         1                   0.00       0.14 f
  mult_12_S0_6/S (FA_X1)                   0.02      0.15       0.28 r    mo 
  mult_12_SUMB_1__6_ (net)       3                   0.00       0.28 r
  mult_12_U79/ZN (NAND2_X1)                0.01      0.03       0.32 f
  mult_12_n52 (net)              1                   0.00       0.32 f
  mult_12_U81/ZN (NAND3_X1)                0.01      0.03       0.35 r
  mult_12_CARRYB_2__5_ (net)     1                   0.00       0.35 r
  mult_12_S2_3_5/S (FA_X1)                 0.02      0.12       0.47 f    mo 
  mult_12_SUMB_3__5_ (net)       3                   0.00       0.47 f
  mult_12_U67/ZN (NAND2_X1)                0.01      0.03       0.50 r
  mult_12_n43 (net)              1                   0.00       0.50 r
  mult_12_U68/ZN (NAND3_X1)                0.01      0.04       0.54 f
  mult_12_CARRYB_4__4_ (net)     1                   0.00       0.54 f
  mult_12_S2_5_4/S (FA_X1)                 0.01      0.13       0.67 r    mo 
  mult_12_SUMB_5__4_ (net)       1                   0.00       0.67 r
  mult_12_S2_6_3/S (FA_X1)                 0.02      0.11       0.78 f    mo 
  mult_12_SUMB_6__3_ (net)       1                   0.00       0.78 f
  mult_12_S4_2/S (FA_X1)                   0.02      0.14       0.92 r    mo 
  mult_12_SUMB_7__2_ (net)       2                   0.00       0.92 r
  mult_12_U94/Z (XOR2_X1)                  0.03      0.08       1.00 r
  mult_12_n64 (net)              2                   0.00       1.00 r
  mult_12_FS_1_U8/ZN (OR2_X2)              0.01      0.04       1.04 r
  mult_12_FS_1_n28 (net)         3                   0.00       1.04 r
  mult_12_FS_1_U74/ZN (NAND3_X1)           0.02      0.04       1.08 f
  mult_12_FS_1_n49 (net)         2                   0.00       1.08 f
  mult_12_FS_1_U30/ZN (NAND2_X1)           0.01      0.03       1.12 r
  mult_12_FS_1_n58 (net)         1                   0.00       1.12 r
  mult_12_FS_1_U64/ZN (XNOR2_X1)           0.03      0.06       1.17 r
  product_10_ (net)              2                   0.00       1.17 r
  r60_U112/ZN (INV_X1)                     0.01      0.03       1.20 f
  r60_n113 (net)                 2                   0.00       1.20 f
  r60_U95/ZN (NAND2_X1)                    0.01      0.03       1.23 r
  r60_n112 (net)                 2                   0.00       1.23 r
  r60_U90/ZN (NAND2_X1)                    0.01      0.03       1.26 f
  r60_n82 (net)                  1                   0.00       1.26 f
  r60_U106/ZN (NOR2_X1)                    0.02      0.03       1.30 r
  r60_n110 (net)                 1                   0.00       1.30 r
  r60_U138/ZN (AOI21_X1)                   0.01      0.03       1.33 f
  r60_n104 (net)                 2                   0.00       1.33 f
  r60_U19/ZN (AND2_X1)                     0.01      0.04       1.37 f
  r60_n13 (net)                  1                   0.00       1.37 f
  r60_U101/ZN (OAI21_X1)                   0.02      0.04       1.41 r
  r60_n99 (net)                  1                   0.00       1.41 r
  r60_U133/ZN (XNOR2_X1)                   0.02      0.06       1.46 r
  N16 (net)                      1                   0.00       1.46 r
  U54/ZN (AND2_X1)                         0.01      0.04       1.51 r
  n20 (net)                      2                   0.00       1.51 r
  acc_reg_13_/D (DFF_X1)                   0.01      0.01       1.52 r
  data arrival time                                             1.52

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_13_/CK (DFF_X1)                            0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.52
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.45


  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.01      0.09       0.09 f
  a_reg[1] (net)                 6                   0.00       0.09 f
  mult_12_U51/ZN (AND2_X1)                 0.01      0.05       0.14 f
  mult_12_ab_1__6_ (net)         1                   0.00       0.14 f
  mult_12_S0_6/S (FA_X1)                   0.02      0.15       0.28 r    mo 
  mult_12_SUMB_1__6_ (net)       3                   0.00       0.28 r
  mult_12_U79/ZN (NAND2_X1)                0.01      0.03       0.32 f
  mult_12_n52 (net)              1                   0.00       0.32 f
  mult_12_U81/ZN (NAND3_X1)                0.01      0.03       0.35 r
  mult_12_CARRYB_2__5_ (net)     1                   0.00       0.35 r
  mult_12_S2_3_5/S (FA_X1)                 0.02      0.12       0.47 f    mo 
  mult_12_SUMB_3__5_ (net)       3                   0.00       0.47 f
  mult_12_U67/ZN (NAND2_X1)                0.01      0.03       0.50 r
  mult_12_n43 (net)              1                   0.00       0.50 r
  mult_12_U68/ZN (NAND3_X1)                0.01      0.04       0.54 f
  mult_12_CARRYB_4__4_ (net)     1                   0.00       0.54 f
  mult_12_S2_5_4/S (FA_X1)                 0.01      0.13       0.67 r    mo 
  mult_12_SUMB_5__4_ (net)       1                   0.00       0.67 r
  mult_12_S2_6_3/S (FA_X1)                 0.02      0.11       0.78 f    mo 
  mult_12_SUMB_6__3_ (net)       1                   0.00       0.78 f
  mult_12_S4_2/S (FA_X1)                   0.02      0.14       0.92 r    mo 
  mult_12_SUMB_7__2_ (net)       2                   0.00       0.92 r
  mult_12_U94/Z (XOR2_X1)                  0.03      0.08       1.00 r
  mult_12_n64 (net)              2                   0.00       1.00 r
  mult_12_FS_1_U8/ZN (OR2_X2)              0.01      0.04       1.04 r
  mult_12_FS_1_n28 (net)         3                   0.00       1.04 r
  mult_12_FS_1_U74/ZN (NAND3_X1)           0.02      0.04       1.08 f
  mult_12_FS_1_n49 (net)         2                   0.00       1.08 f
  mult_12_FS_1_U30/ZN (NAND2_X1)           0.01      0.03       1.12 r
  mult_12_FS_1_n58 (net)         1                   0.00       1.12 r
  mult_12_FS_1_U64/ZN (XNOR2_X1)           0.03      0.06       1.17 r
  product_10_ (net)              2                   0.00       1.17 r
  r60_U112/ZN (INV_X1)                     0.01      0.03       1.20 f
  r60_n113 (net)                 2                   0.00       1.20 f
  r60_U95/ZN (NAND2_X1)                    0.01      0.03       1.23 r
  r60_n112 (net)                 2                   0.00       1.23 r
  r60_U90/ZN (NAND2_X1)                    0.01      0.03       1.26 f
  r60_n82 (net)                  1                   0.00       1.26 f
  r60_U106/ZN (NOR2_X1)                    0.02      0.03       1.30 r
  r60_n110 (net)                 1                   0.00       1.30 r
  r60_U138/ZN (AOI21_X1)                   0.01      0.03       1.33 f
  r60_n104 (net)                 2                   0.00       1.33 f
  r60_U19/ZN (AND2_X1)                     0.01      0.04       1.37 f
  r60_n13 (net)                  1                   0.00       1.37 f
  r60_U101/ZN (OAI21_X1)                   0.02      0.04       1.41 r
  r60_n99 (net)                  1                   0.00       1.41 r
  r60_U133/ZN (XNOR2_X1)                   0.02      0.06       1.46 r
  N16 (net)                      1                   0.00       1.46 r
  U54/ZN (AND2_X1)                         0.01      0.04       1.51 r
  n20 (net)                      2                   0.00       1.51 r
  z_reg_13_/D (DFF_X1)                     0.01      0.01       1.52 r
  data arrival time                                             1.52

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  z_reg_13_/CK (DFF_X1)                              0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.52
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.45


  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.02      0.10       0.10 r
  a_reg[1] (net)                 6                   0.00       0.10 r
  mult_12_U51/ZN (AND2_X1)                 0.01      0.05       0.16 r
  mult_12_ab_1__6_ (net)         1                   0.00       0.16 r
  mult_12_S0_6/S (FA_X1)                   0.02      0.12       0.28 f    mo 
  mult_12_SUMB_1__6_ (net)       3                   0.00       0.28 f
  mult_12_U79/ZN (NAND2_X1)                0.01      0.03       0.31 r
  mult_12_n52 (net)              1                   0.00       0.31 r
  mult_12_U81/ZN (NAND3_X1)                0.01      0.04       0.35 f
  mult_12_CARRYB_2__5_ (net)     1                   0.00       0.35 f
  mult_12_S2_3_5/S (FA_X1)                 0.02      0.14       0.49 r    mo 
  mult_12_SUMB_3__5_ (net)       3                   0.00       0.49 r
  mult_12_U67/ZN (NAND2_X1)                0.01      0.03       0.52 f
  mult_12_n43 (net)              1                   0.00       0.52 f
  mult_12_U68/ZN (NAND3_X1)                0.01      0.03       0.55 r
  mult_12_CARRYB_4__4_ (net)     1                   0.00       0.55 r
  mult_12_S2_5_4/S (FA_X1)                 0.02      0.11       0.66 f    mo 
  mult_12_SUMB_5__4_ (net)       1                   0.00       0.66 f
  mult_12_S2_6_3/S (FA_X1)                 0.01      0.13       0.80 r    mo 
  mult_12_SUMB_6__3_ (net)       1                   0.00       0.80 r
  mult_12_S4_2/S (FA_X1)                   0.02      0.11       0.91 f    mo 
  mult_12_SUMB_7__2_ (net)       2                   0.00       0.91 f
  mult_12_U94/Z (XOR2_X1)                  0.01      0.07       0.99 f
  mult_12_n64 (net)              2                   0.00       0.99 f
  mult_12_FS_1_U8/ZN (OR2_X2)              0.01      0.06       1.05 f
  mult_12_FS_1_n28 (net)         3                   0.00       1.05 f
  mult_12_FS_1_U18/Z (BUF_X1)              0.01      0.04       1.09 f
  mult_12_FS_1_n11 (net)         3                   0.00       1.09 f
  mult_12_FS_1_U17/ZN (AND2_X1)            0.01      0.04       1.13 f
  mult_12_FS_1_n71 (net)         1                   0.00       1.13 f
  mult_12_FS_1_U77/ZN (NAND3_X1)           0.01      0.03       1.15 r
  mult_12_FS_1_n68 (net)         1                   0.00       1.15 r
  mult_12_FS_1_U51/ZN (NAND3_X1)           0.01      0.03       1.19 f
  mult_12_FS_1_n65 (net)         1                   0.00       1.19 f
  mult_12_FS_1_U75/ZN (XNOR2_X1)           0.01      0.06       1.24 f
  product_12_ (net)              2                   0.00       1.24 f
  r60_U17/ZN (OR2_X1)                      0.01      0.06       1.30 f
  r60_n101 (net)                 2                   0.00       1.30 f
  r60_U134/ZN (INV_X1)                     0.01      0.04       1.34 r
  r60_n81 (net)                  3                   0.00       1.34 r
  r60_U108/ZN (NOR3_X1)                    0.01      0.03       1.36 f
  r60_n91 (net)                  1                   0.00       1.36 f
  r60_U109/ZN (AOI21_X1)                   0.03      0.04       1.41 r
  r60_n88 (net)                  1                   0.00       1.41 r
  r60_U96/ZN (XNOR2_X1)                    0.02      0.06       1.46 r
  N17 (net)                      1                   0.00       1.46 r
  U48/ZN (AND2_X1)                         0.01      0.04       1.51 r
  n15 (net)                      2                   0.00       1.51 r
  z_reg_14_/D (DFF_X1)                     0.01      0.01       1.52 r
  data arrival time                                             1.52

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  z_reg_14_/CK (DFF_X1)                              0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.52
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.45


  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.02      0.10       0.10 r
  a_reg[1] (net)                 6                   0.00       0.10 r
  mult_12_U51/ZN (AND2_X1)                 0.01      0.05       0.16 r
  mult_12_ab_1__6_ (net)         1                   0.00       0.16 r
  mult_12_S0_6/S (FA_X1)                   0.02      0.12       0.28 f    mo 
  mult_12_SUMB_1__6_ (net)       3                   0.00       0.28 f
  mult_12_U79/ZN (NAND2_X1)                0.01      0.03       0.31 r
  mult_12_n52 (net)              1                   0.00       0.31 r
  mult_12_U81/ZN (NAND3_X1)                0.01      0.04       0.35 f
  mult_12_CARRYB_2__5_ (net)     1                   0.00       0.35 f
  mult_12_S2_3_5/S (FA_X1)                 0.02      0.14       0.49 r    mo 
  mult_12_SUMB_3__5_ (net)       3                   0.00       0.49 r
  mult_12_U67/ZN (NAND2_X1)                0.01      0.03       0.52 f
  mult_12_n43 (net)              1                   0.00       0.52 f
  mult_12_U68/ZN (NAND3_X1)                0.01      0.03       0.55 r
  mult_12_CARRYB_4__4_ (net)     1                   0.00       0.55 r
  mult_12_S2_5_4/S (FA_X1)                 0.02      0.11       0.66 f    mo 
  mult_12_SUMB_5__4_ (net)       1                   0.00       0.66 f
  mult_12_S2_6_3/S (FA_X1)                 0.01      0.13       0.80 r    mo 
  mult_12_SUMB_6__3_ (net)       1                   0.00       0.80 r
  mult_12_S4_2/S (FA_X1)                   0.02      0.11       0.91 f    mo 
  mult_12_SUMB_7__2_ (net)       2                   0.00       0.91 f
  mult_12_U94/Z (XOR2_X1)                  0.01      0.07       0.99 f
  mult_12_n64 (net)              2                   0.00       0.99 f
  mult_12_FS_1_U8/ZN (OR2_X2)              0.01      0.06       1.05 f
  mult_12_FS_1_n28 (net)         3                   0.00       1.05 f
  mult_12_FS_1_U18/Z (BUF_X1)              0.01      0.04       1.09 f
  mult_12_FS_1_n11 (net)         3                   0.00       1.09 f
  mult_12_FS_1_U17/ZN (AND2_X1)            0.01      0.04       1.13 f
  mult_12_FS_1_n71 (net)         1                   0.00       1.13 f
  mult_12_FS_1_U77/ZN (NAND3_X1)           0.01      0.03       1.15 r
  mult_12_FS_1_n68 (net)         1                   0.00       1.15 r
  mult_12_FS_1_U51/ZN (NAND3_X1)           0.01      0.03       1.19 f
  mult_12_FS_1_n65 (net)         1                   0.00       1.19 f
  mult_12_FS_1_U75/ZN (XNOR2_X1)           0.01      0.06       1.24 f
  product_12_ (net)              2                   0.00       1.24 f
  r60_U17/ZN (OR2_X1)                      0.01      0.06       1.30 f
  r60_n101 (net)                 2                   0.00       1.30 f
  r60_U134/ZN (INV_X1)                     0.01      0.04       1.34 r
  r60_n81 (net)                  3                   0.00       1.34 r
  r60_U108/ZN (NOR3_X1)                    0.01      0.03       1.36 f
  r60_n91 (net)                  1                   0.00       1.36 f
  r60_U109/ZN (AOI21_X1)                   0.03      0.04       1.41 r
  r60_n88 (net)                  1                   0.00       1.41 r
  r60_U96/ZN (XNOR2_X1)                    0.02      0.06       1.46 r
  N17 (net)                      1                   0.00       1.46 r
  U48/ZN (AND2_X1)                         0.01      0.04       1.51 r
  n15 (net)                      2                   0.00       1.51 r
  acc_reg_14_/D (DFF_X2)                   0.01      0.01       1.52 r
  data arrival time                                             1.52

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_14_/CK (DFF_X2)                            0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.52
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.45


  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.02      0.10       0.10 r
  a_reg[1] (net)                 6                   0.00       0.10 r
  mult_12_U51/ZN (AND2_X1)                 0.01      0.05       0.16 r
  mult_12_ab_1__6_ (net)         1                   0.00       0.16 r
  mult_12_S0_6/S (FA_X1)                   0.02      0.12       0.28 f    mo 
  mult_12_SUMB_1__6_ (net)       3                   0.00       0.28 f
  mult_12_U79/ZN (NAND2_X1)                0.01      0.03       0.31 r
  mult_12_n52 (net)              1                   0.00       0.31 r
  mult_12_U81/ZN (NAND3_X1)                0.01      0.04       0.35 f
  mult_12_CARRYB_2__5_ (net)     1                   0.00       0.35 f
  mult_12_S2_3_5/S (FA_X1)                 0.02      0.14       0.49 r    mo 
  mult_12_SUMB_3__5_ (net)       3                   0.00       0.49 r
  mult_12_U67/ZN (NAND2_X1)                0.01      0.03       0.52 f
  mult_12_n43 (net)              1                   0.00       0.52 f
  mult_12_U68/ZN (NAND3_X1)                0.01      0.03       0.55 r
  mult_12_CARRYB_4__4_ (net)     1                   0.00       0.55 r
  mult_12_S2_5_4/S (FA_X1)                 0.02      0.11       0.66 f    mo 
  mult_12_SUMB_5__4_ (net)       1                   0.00       0.66 f
  mult_12_S2_6_3/S (FA_X1)                 0.01      0.13       0.80 r    mo 
  mult_12_SUMB_6__3_ (net)       1                   0.00       0.80 r
  mult_12_S4_2/S (FA_X1)                   0.02      0.11       0.91 f    mo 
  mult_12_SUMB_7__2_ (net)       2                   0.00       0.91 f
  mult_12_U94/Z (XOR2_X1)                  0.01      0.07       0.99 f
  mult_12_n64 (net)              2                   0.00       0.99 f
  mult_12_FS_1_U8/ZN (OR2_X2)              0.01      0.06       1.05 f
  mult_12_FS_1_n28 (net)         3                   0.00       1.05 f
  mult_12_FS_1_U18/Z (BUF_X1)              0.01      0.04       1.09 f
  mult_12_FS_1_n11 (net)         3                   0.00       1.09 f
  mult_12_FS_1_U17/ZN (AND2_X1)            0.01      0.04       1.13 f
  mult_12_FS_1_n71 (net)         1                   0.00       1.13 f
  mult_12_FS_1_U77/ZN (NAND3_X1)           0.01      0.03       1.15 r
  mult_12_FS_1_n68 (net)         1                   0.00       1.15 r
  mult_12_FS_1_U51/ZN (NAND3_X1)           0.01      0.03       1.19 f
  mult_12_FS_1_n65 (net)         1                   0.00       1.19 f
  mult_12_FS_1_U75/ZN (XNOR2_X1)           0.01      0.06       1.24 f
  product_12_ (net)              2                   0.00       1.24 f
  r60_U17/ZN (OR2_X1)                      0.01      0.06       1.30 f
  r60_n101 (net)                 2                   0.00       1.30 f
  r60_U134/ZN (INV_X1)                     0.01      0.04       1.34 r
  r60_n81 (net)                  3                   0.00       1.34 r
  r60_U16/ZN (INV_X1)                      0.01      0.03       1.36 f
  r60_n12 (net)                  1                   0.00       1.36 f
  r60_U33/ZN (NAND2_X1)                    0.01      0.03       1.39 r
  r60_n103 (net)                 1                   0.00       1.39 r
  r60_U103/ZN (XNOR2_X1)                   0.02      0.05       1.44 r
  N15 (net)                      1                   0.00       1.44 r
  U45/ZN (AND2_X1)                         0.01      0.04       1.49 r
  n14 (net)                      2                   0.00       1.49 r
  z_reg_12_/D (DFF_X1)                     0.01      0.01       1.50 r
  data arrival time                                             1.50

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  z_reg_12_/CK (DFF_X1)                              0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.50
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.43


  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.02      0.10       0.10 r
  a_reg[1] (net)                 6                   0.00       0.10 r
  mult_12_U51/ZN (AND2_X1)                 0.01      0.05       0.16 r
  mult_12_ab_1__6_ (net)         1                   0.00       0.16 r
  mult_12_S0_6/S (FA_X1)                   0.02      0.12       0.28 f    mo 
  mult_12_SUMB_1__6_ (net)       3                   0.00       0.28 f
  mult_12_U79/ZN (NAND2_X1)                0.01      0.03       0.31 r
  mult_12_n52 (net)              1                   0.00       0.31 r
  mult_12_U81/ZN (NAND3_X1)                0.01      0.04       0.35 f
  mult_12_CARRYB_2__5_ (net)     1                   0.00       0.35 f
  mult_12_S2_3_5/S (FA_X1)                 0.02      0.14       0.49 r    mo 
  mult_12_SUMB_3__5_ (net)       3                   0.00       0.49 r
  mult_12_U67/ZN (NAND2_X1)                0.01      0.03       0.52 f
  mult_12_n43 (net)              1                   0.00       0.52 f
  mult_12_U68/ZN (NAND3_X1)                0.01      0.03       0.55 r
  mult_12_CARRYB_4__4_ (net)     1                   0.00       0.55 r
  mult_12_S2_5_4/S (FA_X1)                 0.02      0.11       0.66 f    mo 
  mult_12_SUMB_5__4_ (net)       1                   0.00       0.66 f
  mult_12_S2_6_3/S (FA_X1)                 0.01      0.13       0.80 r    mo 
  mult_12_SUMB_6__3_ (net)       1                   0.00       0.80 r
  mult_12_S4_2/S (FA_X1)                   0.02      0.11       0.91 f    mo 
  mult_12_SUMB_7__2_ (net)       2                   0.00       0.91 f
  mult_12_U94/Z (XOR2_X1)                  0.01      0.07       0.99 f
  mult_12_n64 (net)              2                   0.00       0.99 f
  mult_12_FS_1_U8/ZN (OR2_X2)              0.01      0.06       1.05 f
  mult_12_FS_1_n28 (net)         3                   0.00       1.05 f
  mult_12_FS_1_U18/Z (BUF_X1)              0.01      0.04       1.09 f
  mult_12_FS_1_n11 (net)         3                   0.00       1.09 f
  mult_12_FS_1_U17/ZN (AND2_X1)            0.01      0.04       1.13 f
  mult_12_FS_1_n71 (net)         1                   0.00       1.13 f
  mult_12_FS_1_U77/ZN (NAND3_X1)           0.01      0.03       1.15 r
  mult_12_FS_1_n68 (net)         1                   0.00       1.15 r
  mult_12_FS_1_U51/ZN (NAND3_X1)           0.01      0.03       1.19 f
  mult_12_FS_1_n65 (net)         1                   0.00       1.19 f
  mult_12_FS_1_U75/ZN (XNOR2_X1)           0.01      0.06       1.24 f
  product_12_ (net)              2                   0.00       1.24 f
  r60_U17/ZN (OR2_X1)                      0.01      0.06       1.30 f
  r60_n101 (net)                 2                   0.00       1.30 f
  r60_U134/ZN (INV_X1)                     0.01      0.04       1.34 r
  r60_n81 (net)                  3                   0.00       1.34 r
  r60_U16/ZN (INV_X1)                      0.01      0.03       1.36 f
  r60_n12 (net)                  1                   0.00       1.36 f
  r60_U33/ZN (NAND2_X1)                    0.01      0.03       1.39 r
  r60_n103 (net)                 1                   0.00       1.39 r
  r60_U103/ZN (XNOR2_X1)                   0.02      0.05       1.44 r
  N15 (net)                      1                   0.00       1.44 r
  U45/ZN (AND2_X1)                         0.01      0.04       1.49 r
  n14 (net)                      2                   0.00       1.49 r
  acc_reg_12_/D (DFF_X1)                   0.01      0.01       1.50 r
  data arrival time                                             1.50

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_12_/CK (DFF_X1)                            0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.50
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.43


  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.02      0.10       0.10 r
  a_reg[1] (net)                 6                   0.00       0.10 r
  mult_12_U45/ZN (AND2_X1)                 0.01      0.05       0.16 r
  mult_12_ab_1__5_ (net)         2                   0.00       0.16 r
  mult_12_U48/Z (XOR2_X1)                  0.03      0.07       0.23 r
  mult_12_n32 (net)              1                   0.00       0.23 r
  mult_12_S2_2_4/S (FA_X1)                 0.02      0.12       0.35 f    mo 
  mult_12_SUMB_2__4_ (net)       1                   0.00       0.35 f
  mult_12_S2_3_3/S (FA_X1)                 0.01      0.13       0.48 r    mo 
  mult_12_SUMB_3__3_ (net)       1                   0.00       0.48 r
  mult_12_S2_4_2/S (FA_X1)                 0.02      0.11       0.59 f    mo 
  mult_12_SUMB_4__2_ (net)       1                   0.00       0.59 f
  mult_12_S2_5_1/CO (FA_X1)                0.02      0.10       0.69 f    mo 
  mult_12_CARRYB_5__1_ (net)     3                   0.00       0.69 f
  mult_12_U43/ZN (XNOR2_X1)                0.02      0.06       0.75 r
  mult_12_n29 (net)              1                   0.00       0.75 r
  mult_12_U42/ZN (XNOR2_X1)                0.03      0.06       0.81 r
  mult_12_SUMB_6__1_ (net)       1                   0.00       0.81 r
  mult_12_S4_0/S (FA_X1)                   0.02      0.12       0.93 f    mo 
  mult_12_SUMB_7__0_ (net)       1                   0.00       0.93 f
  mult_12_S14_7_0/CO (FA_X1)               0.02      0.10       1.03 f    mo 
  mult_12_A2_6_ (net)            5                   0.00       1.03 f
  mult_12_FS_1_U47/ZN (INV_X1)             0.01      0.04       1.06 r
  mult_12_FS_1_n34 (net)         1                   0.00       1.06 r
  mult_12_FS_1_U62/ZN (NAND2_X1)           0.01      0.02       1.09 f
  mult_12_FS_1_n27 (net)         1                   0.00       1.09 f
  mult_12_FS_1_U6/ZN (AND2_X1)             0.01      0.04       1.13 f
  product_8_ (net)               2                   0.00       1.13 f
  r60_U8/ZN (OR2_X1)                       0.01      0.06       1.18 f
  r60_n31 (net)                  2                   0.00       1.18 f
  r60_U94/ZN (NAND2_X1)                    0.02      0.04       1.22 r
  r60_n83 (net)                  3                   0.00       1.22 r
  r60_U107/ZN (NAND2_X1)                   0.01      0.04       1.26 f
  r60_n25 (net)                  2                   0.00       1.26 f
  r60_U98/ZN (NAND2_X1)                    0.01      0.03       1.29 r
  r60_n118 (net)                 2                   0.00       1.29 r
  r60_U4/ZN (AND2_X1)                      0.01      0.04       1.33 r
  r60_n3 (net)                   1                   0.00       1.33 r
  r60_U141/ZN (OAI21_X1)                   0.01      0.03       1.36 f
  r60_n115 (net)                 1                   0.00       1.36 f
  r60_U140/ZN (XNOR2_X1)                   0.01      0.05       1.41 f
  N14 (net)                      1                   0.00       1.41 f
  U49/ZN (AND2_X1)                         0.01      0.04       1.45 f
  n16 (net)                      2                   0.00       1.45 f
  acc_reg_11_/D (DFF_X1)                   0.01      0.01       1.46 f
  data arrival time                                             1.46

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  acc_reg_11_/CK (DFF_X1)                            0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.46
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.40


  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.02      0.10       0.10 r
  a_reg[1] (net)                 6                   0.00       0.10 r
  mult_12_U45/ZN (AND2_X1)                 0.01      0.05       0.16 r
  mult_12_ab_1__5_ (net)         2                   0.00       0.16 r
  mult_12_U48/Z (XOR2_X1)                  0.03      0.07       0.23 r
  mult_12_n32 (net)              1                   0.00       0.23 r
  mult_12_S2_2_4/S (FA_X1)                 0.02      0.12       0.35 f    mo 
  mult_12_SUMB_2__4_ (net)       1                   0.00       0.35 f
  mult_12_S2_3_3/S (FA_X1)                 0.01      0.13       0.48 r    mo 
  mult_12_SUMB_3__3_ (net)       1                   0.00       0.48 r
  mult_12_S2_4_2/S (FA_X1)                 0.02      0.11       0.59 f    mo 
  mult_12_SUMB_4__2_ (net)       1                   0.00       0.59 f
  mult_12_S2_5_1/CO (FA_X1)                0.02      0.10       0.69 f    mo 
  mult_12_CARRYB_5__1_ (net)     3                   0.00       0.69 f
  mult_12_U43/ZN (XNOR2_X1)                0.02      0.06       0.75 r
  mult_12_n29 (net)              1                   0.00       0.75 r
  mult_12_U42/ZN (XNOR2_X1)                0.03      0.06       0.81 r
  mult_12_SUMB_6__1_ (net)       1                   0.00       0.81 r
  mult_12_S4_0/S (FA_X1)                   0.02      0.12       0.93 f    mo 
  mult_12_SUMB_7__0_ (net)       1                   0.00       0.93 f
  mult_12_S14_7_0/CO (FA_X1)               0.02      0.10       1.03 f    mo 
  mult_12_A2_6_ (net)            5                   0.00       1.03 f
  mult_12_FS_1_U47/ZN (INV_X1)             0.01      0.04       1.06 r
  mult_12_FS_1_n34 (net)         1                   0.00       1.06 r
  mult_12_FS_1_U62/ZN (NAND2_X1)           0.01      0.02       1.09 f
  mult_12_FS_1_n27 (net)         1                   0.00       1.09 f
  mult_12_FS_1_U6/ZN (AND2_X1)             0.01      0.04       1.13 f
  product_8_ (net)               2                   0.00       1.13 f
  r60_U8/ZN (OR2_X1)                       0.01      0.06       1.18 f
  r60_n31 (net)                  2                   0.00       1.18 f
  r60_U94/ZN (NAND2_X1)                    0.02      0.04       1.22 r
  r60_n83 (net)                  3                   0.00       1.22 r
  r60_U107/ZN (NAND2_X1)                   0.01      0.04       1.26 f
  r60_n25 (net)                  2                   0.00       1.26 f
  r60_U98/ZN (NAND2_X1)                    0.01      0.03       1.29 r
  r60_n118 (net)                 2                   0.00       1.29 r
  r60_U4/ZN (AND2_X1)                      0.01      0.04       1.33 r
  r60_n3 (net)                   1                   0.00       1.33 r
  r60_U141/ZN (OAI21_X1)                   0.01      0.03       1.36 f
  r60_n115 (net)                 1                   0.00       1.36 f
  r60_U140/ZN (XNOR2_X1)                   0.01      0.05       1.41 f
  N14 (net)                      1                   0.00       1.41 f
  U49/ZN (AND2_X1)                         0.01      0.04       1.45 f
  n16 (net)                      2                   0.00       1.45 f
  z_reg_11_/D (DFF_X1)                     0.01      0.01       1.46 f
  data arrival time                                             1.46

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  z_reg_11_/CK (DFF_X1)                              0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.46
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.40


  Startpoint: z_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[9] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_9_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_9_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[9] (net)                     1                   0.00       0.08 r
  z[9] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[8] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_8_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_8_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[8] (net)                     1                   0.00       0.08 r
  z[8] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_7_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_7_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[7] (net)                     1                   0.00       0.08 r
  z[7] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_6_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_6_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[6] (net)                     1                   0.00       0.08 r
  z[6] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_5_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_5_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[5] (net)                     1                   0.00       0.08 r
  z[5] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_4_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_4_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[4] (net)                     1                   0.00       0.08 r
  z[4] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_3_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_3_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[3] (net)                     1                   0.00       0.08 r
  z[3] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_2_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_2_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[2] (net)                     1                   0.00       0.08 r
  z[2] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_1_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_1_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[1] (net)                     1                   0.00       0.08 r
  z[1] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_mini           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_0_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_0_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[0] (net)                     1                   0.00       0.08 r
  z[0] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


1
