
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549772 heartbeat IPC: 3.92192 cumulative IPC: 3.92192 (Simulation time: 0 hr 0 min 45 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242270 heartbeat IPC: 3.71402 cumulative IPC: 3.81514 (Simulation time: 0 hr 1 min 38 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005791 heartbeat IPC: 3.61857 cumulative IPC: 3.74729 (Simulation time: 0 hr 2 min 29 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 10790964 heartbeat IPC: 3.59044 cumulative IPC: 3.70681 (Simulation time: 0 hr 3 min 25 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 10790964 (Simulation time: 0 hr 3 min 25 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 36525995 heartbeat IPC: 0.388575 cumulative IPC: 0.388575 (Simulation time: 0 hr 5 min 14 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 61264596 heartbeat IPC: 0.404227 cumulative IPC: 0.396247 (Simulation time: 0 hr 6 min 48 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 87113277 heartbeat IPC: 0.386867 cumulative IPC: 0.39307 (Simulation time: 0 hr 8 min 19 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 113071625 heartbeat IPC: 0.385232 cumulative IPC: 0.391081 (Simulation time: 0 hr 9 min 51 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 138058970 heartbeat IPC: 0.400203 cumulative IPC: 0.392872 (Simulation time: 0 hr 11 min 24 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 162810886 heartbeat IPC: 0.404009 cumulative IPC: 0.394685 (Simulation time: 0 hr 12 min 54 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 187512450 heartbeat IPC: 0.404833 cumulative IPC: 0.396104 (Simulation time: 0 hr 14 min 0 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 213105419 heartbeat IPC: 0.390732 cumulative IPC: 0.395424 (Simulation time: 0 hr 15 min 19 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 239273326 heartbeat IPC: 0.382148 cumulative IPC: 0.393903 (Simulation time: 0 hr 16 min 12 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 265347624 heartbeat IPC: 0.383519 cumulative IPC: 0.39284 (Simulation time: 0 hr 17 min 15 sec) 
Finished CPU 0 instructions: 100000001 cycles: 254556660 cumulative IPC: 0.39284 (Simulation time: 0 hr 17 min 15 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.39284 instructions: 100000001 cycles: 254556660
cpu0_DTLB TOTAL     ACCESS:   26462923  HIT:   21198104  MISS:    5264819
cpu0_DTLB LOAD      ACCESS:   26259966  HIT:   20995147  MISS:    5264819
cpu0_DTLB RFO       ACCESS:     202957  HIT:     202957  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.77125 cycles
cpu0_DTLB MSHR FULL EVENTS: 428140 MSHR MERGE EVENTS: 211653
cpu0_ITLB TOTAL     ACCESS:   10622306  HIT:   10622306  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10622306  HIT:   10622306  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    5264819  HIT:    5256845  MISS:       7974
cpu0_STLB LOAD      ACCESS:    5264819  HIT:    5256845  MISS:       7974
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 218.471 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   21395655  HIT:   13258066  MISS:    8137589
cpu0_L1D LOAD      ACCESS:   21184233  HIT:   13054135  MISS:    8130098
cpu0_L1D RFO       ACCESS:     203448  HIT:     203448  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7974  HIT:        483  MISS:       7491
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.8419 cycles
cpu0_L1D MSHR FULL EVENTS: 17 MSHR MERGE EVENTS: 883505
cpu0_L2C TOTAL     ACCESS:    8300447  HIT:    4119829  MISS:    4180610
cpu0_L2C LOAD      ACCESS:    8130097  HIT:    3949523  MISS:    4180574
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     162859  HIT:     162851  MISS:          8
cpu0_L2C TRANSLATION ACCESS:       7491  HIT:       7455  MISS:         36
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 31.3335 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    8361201  HIT:    3670197  MISS:     510408
LLC LOAD      ACCESS:    4180547  HIT:    3670141  MISS:     510406
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    4180618  HIT:         22  MISS:    4180596
LLC TRANSLATION ACCESS:         36  HIT:         34  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 85.6396 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     390960  ROW_BUFFER_MISS:     119448
 DBUS AVG_CONGESTED_CYCLE:    3.36364
 WQ ROW_BUFFER_HIT:         29  ROW_BUFFER_MISS:         84  FULL:          0


CPU 0 Branch Prediction Accuracy: 85.006% MPKI: 31.1305 Average ROB Occupancy at Mispredict: 13.7826
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.1305
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

