{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707634469265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707634469269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 03:54:29 2024 " "Processing started: Sun Feb 11 03:54:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707634469269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634469269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634469269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707634469689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707634469689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_7_bits_ascendente_descendente.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_7_bits_ascendente_descendente.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_7_bits_ascendente_descendente " "Found entity 1: modulo_contador_sync_7_bits_ascendente_descendente" {  } { { "modulo_contador_sync_7_bits_ascendente_descendente.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_contador_sync_7_bits_ascendente_descendente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux2_1 " "Found entity 1: modulo_mux2_1" {  } { { "modulo_mux2_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_comparador7bits.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_comparador7bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_comparador7bits " "Found entity 1: modulo_comparador7bits" {  } { { "modulo_comparador7bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_comparador7bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_comparador1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_comparador1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_comparador1bit " "Found entity 1: modulo_comparador1bit" {  } { { "modulo_comparador1bit.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_comparador1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl " "Found entity 1: pbl" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mef_enchimento_vedacao.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mef_enchimento_vedacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mef_enchimento_vedacao " "Found entity 1: modulo_mef_enchimento_vedacao" {  } { { "modulo_mef_enchimento_vedacao.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_registrador_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_registrador_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_registrador_rolhas " "Found entity 1: modulo_registrador_rolhas" {  } { { "modulo_registrador_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_registrador_rolhas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_valor_minimo_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_valor_minimo_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_valor_minimo_rolhas " "Found entity 1: modulo_valor_minimo_rolhas" {  } { { "modulo_valor_minimo_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_valor_minimo_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_verificador_ausencia_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_verificador_ausencia_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_verificador_ausencia_rolhas " "Found entity 1: modulo_verificador_ausencia_rolhas" {  } { { "modulo_verificador_ausencia_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_verificador_ausencia_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_seletor_permissoes.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_seletor_permissoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_seletor_permissoes " "Found entity 1: modulo_seletor_permissoes" {  } { { "modulo_seletor_permissoes.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_seletor_permissoes.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_seletor_load_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_seletor_load_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_seletor_load_principal " "Found entity 1: modulo_seletor_load_principal" {  } { { "modulo_seletor_load_principal.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_seletor_load_principal.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_count_superior99.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_count_superior99.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_count_superior99 " "Found entity 1: modulo_count_superior99" {  } { { "modulo_count_superior99.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_count_superior99.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_2_bits_ascendente.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_2_bits_ascendente.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_2_bits_ascendente " "Found entity 1: modulo_contador_sync_2_bits_ascendente" {  } { { "modulo_contador_sync_2_bits_ascendente.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_contador_sync_2_bits_ascendente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_4_bits_ascendente.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_4_bits_ascendente.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_4_bits_ascendente " "Found entity 1: modulo_contador_sync_4_bits_ascendente" {  } { { "modulo_contador_sync_4_bits_ascendente.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_contador_sync_4_bits_ascendente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_7_bits_ascendente.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_7_bits_ascendente.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_7_bits_ascendente " "Found entity 1: modulo_contador_sync_7_bits_ascendente" {  } { { "modulo_contador_sync_7_bits_ascendente.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_contador_sync_7_bits_ascendente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_reset_contador_dd.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_reset_contador_dd.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_reset_contador_dd " "Found entity 1: modulo_reset_contador_dd" {  } { { "modulo_reset_contador_dd.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_reset_contador_dd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_reset_contador_d.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_reset_contador_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_reset_contador_d " "Found entity 1: modulo_reset_contador_d" {  } { { "modulo_reset_contador_d.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_reset_contador_d.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_codificador_dezena_garrafas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_codificador_dezena_garrafas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_codificador_dezena_garrafas " "Found entity 1: modulo_codificador_dezena_garrafas" {  } { { "modulo_codificador_dezena_garrafas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_codificador_dezena_garrafas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_codificador_unidade_garrafas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_codificador_unidade_garrafas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_codificador_unidade_garrafas " "Found entity 1: modulo_codificador_unidade_garrafas" {  } { { "modulo_codificador_unidade_garrafas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_codificador_unidade_garrafas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_codificador_dezena_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_codificador_dezena_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_codificador_dezena_rolhas " "Found entity 1: modulo_codificador_dezena_rolhas" {  } { { "modulo_codificador_dezena_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_codificador_dezena_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_codificador_unidade_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_codificador_unidade_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_codificador_unidade_rolhas " "Found entity 1: modulo_codificador_unidade_rolhas" {  } { { "modulo_codificador_unidade_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_codificador_unidade_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_decodificadorbcd_7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_decodificadorbcd_7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_decodificadorBCD_7Segmentos " "Found entity 1: modulo_decodificadorBCD_7Segmentos" {  } { { "modulo_decodificadorBCD_7Segmentos.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_decodificadorBCD_7Segmentos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_somador_subtrator_completo_7bits.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_somador_subtrator_completo_7bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_somador_subtrator_completo_7bits " "Found entity 1: modulo_somador_subtrator_completo_7bits" {  } { { "modulo_somador_subtrator_completo_7bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo_7bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_somador_subtrator_completo.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_somador_subtrator_completo.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_somador_subtrator_completo " "Found entity 1: modulo_somador_subtrator_completo" {  } { { "modulo_somador_subtrator_completo.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulsemealy.v 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulsemealy.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevelToPulseMealy " "Found entity 1: LevelToPulseMealy" {  } { { "LevelToPulseMealy.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulsemoore.v 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulsemoore.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevelToPulseMoore " "Found entity 1: LevelToPulseMoore" {  } { { "LevelToPulseMoore.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_divisor_frequencia " "Found entity 1: modulo_divisor_frequencia" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux4_1 " "Found entity 1: modulo_mux4_1" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mux4_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_demux1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_demux1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_demux1_4 " "Found entity 1: modulo_demux1_4" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_demux1_4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_t.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_t " "Found entity 1: modulo_ff_t" {  } { { "modulo_ff_t.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_jk.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_jk.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_jk " "Found entity 1: modulo_ff_jk" {  } { { "modulo_ff_jk.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_jk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_d.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_d " "Found entity 1: modulo_ff_d" {  } { { "modulo_ff_d.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_d.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_gates.v 12 12 " "Found 12 design units, including 12 entities, in source file module_gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_3_inputs " "Found entity 1: and_gate_3_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475479 ""} { "Info" "ISGN_ENTITY_NAME" "2 nand_gate_2_inputs " "Found entity 2: nand_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475479 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate_4_inputs " "Found entity 3: and_gate_4_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475479 ""} { "Info" "ISGN_ENTITY_NAME" "4 and_gate_6_inputs " "Found entity 4: and_gate_6_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475479 ""} { "Info" "ISGN_ENTITY_NAME" "5 and_gate_7_inputs " "Found entity 5: and_gate_7_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475479 ""} { "Info" "ISGN_ENTITY_NAME" "6 or_gate_7_inputs " "Found entity 6: or_gate_7_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475479 ""} { "Info" "ISGN_ENTITY_NAME" "7 or_gate_4_inputs " "Found entity 7: or_gate_4_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475479 ""} { "Info" "ISGN_ENTITY_NAME" "8 or_gate_3_inputs " "Found entity 8: or_gate_3_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475479 ""} { "Info" "ISGN_ENTITY_NAME" "9 or_gate_2_inputs " "Found entity 9: or_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475479 ""} { "Info" "ISGN_ENTITY_NAME" "10 or_gate_5_inputs " "Found entity 10: or_gate_5_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475479 ""} { "Info" "ISGN_ENTITY_NAME" "11 and_gate_2_inputs " "Found entity 11: and_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475479 ""} { "Info" "ISGN_ENTITY_NAME" "12 and_gate_5_inputs " "Found entity 12: and_gate_5_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_valor_transfer_rolhas.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_valor_transfer_rolhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_valor_transfer_rolhas " "Found entity 1: modulo_valor_transfer_rolhas" {  } { { "modulo_valor_transfer_rolhas.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_valor_transfer_rolhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mef_controle_contador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mef_controle_contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mef_controle_contador " "Found entity 1: modulo_mef_controle_contador" {  } { { "modulo_mef_controle_contador.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_controle_contador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707634475489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634475489 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Qi0 LevelToPulseMoore.v(64) " "Verilog HDL Implicit Net warning at LevelToPulseMoore.v(64): created implicit net for \"Qi0\"" {  } { { "LevelToPulseMoore.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475490 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Qi1 LevelToPulseMoore.v(69) " "Verilog HDL Implicit Net warning at LevelToPulseMoore.v(69): created implicit net for \"Qi1\"" {  } { { "LevelToPulseMoore.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475490 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pbl.v(95) " "Verilog HDL Instantiation warning at pbl.v(95): instance has no name" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 95 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1707634475492 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pbl.v(125) " "Verilog HDL Instantiation warning at pbl.v(125): instance has no name" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 125 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1707634475492 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pbl.v(126) " "Verilog HDL Instantiation warning at pbl.v(126): instance has no name" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 126 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1707634475492 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LevelToPulseMoore.v(67) " "Verilog HDL Instantiation warning at LevelToPulseMoore.v(67): instance has no name" {  } { { "LevelToPulseMoore.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1707634475493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pbl " "Elaborating entity \"pbl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707634475528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 pbl.v(113) " "Verilog HDL assignment warning at pbl.v(113): truncated value with size 2 to match size of target (1)" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1707634475530 "|pbl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divisor_frequencia modulo_divisor_frequencia:divisor_f " "Elaborating entity \"modulo_divisor_frequencia\" for hierarchy \"modulo_divisor_frequencia:divisor_f\"" {  } { { "pbl.v" "divisor_f" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_ff_t modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1 " "Elaborating entity \"modulo_ff_t\" for hierarchy \"modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\"" {  } { { "modulo_divisor_frequencia.v" "ff_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mef_enchimento_vedacao modulo_mef_enchimento_vedacao:mef_1 " "Elaborating entity \"modulo_mef_enchimento_vedacao\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\"" {  } { { "pbl.v" "mef_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_2_inputs modulo_mef_enchimento_vedacao:mef_1\|and_gate_2_inputs:gate_1 " "Elaborating entity \"and_gate_2_inputs\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|and_gate_2_inputs:gate_1\"" {  } { { "modulo_mef_enchimento_vedacao.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_ff_jk modulo_mef_enchimento_vedacao:mef_1\|modulo_ff_jk:jk_1 " "Elaborating entity \"modulo_ff_jk\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|modulo_ff_jk:jk_1\"" {  } { { "modulo_mef_enchimento_vedacao.v" "jk_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_3_inputs modulo_mef_enchimento_vedacao:mef_1\|and_gate_3_inputs:gate_2 " "Elaborating entity \"and_gate_3_inputs\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|and_gate_3_inputs:gate_2\"" {  } { { "modulo_mef_enchimento_vedacao.v" "gate_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_2_inputs modulo_mef_enchimento_vedacao:mef_1\|or_gate_2_inputs:gate_4 " "Elaborating entity \"or_gate_2_inputs\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|or_gate_2_inputs:gate_4\"" {  } { { "modulo_mef_enchimento_vedacao.v" "gate_4" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_4_inputs modulo_mef_enchimento_vedacao:mef_1\|and_gate_4_inputs:gate_6 " "Elaborating entity \"and_gate_4_inputs\" for hierarchy \"modulo_mef_enchimento_vedacao:mef_1\|and_gate_4_inputs:gate_6\"" {  } { { "modulo_mef_enchimento_vedacao.v" "gate_6" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_enchimento_vedacao.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_4_bits_ascendente modulo_contador_sync_4_bits_ascendente:contador_duzias " "Elaborating entity \"modulo_contador_sync_4_bits_ascendente\" for hierarchy \"modulo_contador_sync_4_bits_ascendente:contador_duzias\"" {  } { { "pbl.v" "contador_duzias" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_reset_contador_d modulo_reset_contador_d:reset_1 " "Elaborating entity \"modulo_reset_contador_d\" for hierarchy \"modulo_reset_contador_d:reset_1\"" {  } { { "pbl.v" "reset_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_reset_contador_dd modulo_reset_contador_dd:reset_2 " "Elaborating entity \"modulo_reset_contador_dd\" for hierarchy \"modulo_reset_contador_dd:reset_2\"" {  } { { "pbl.v" "reset_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevelToPulseMealy LevelToPulseMealy:pulsador_1 " "Elaborating entity \"LevelToPulseMealy\" for hierarchy \"LevelToPulseMealy:pulsador_1\"" {  } { { "pbl.v" "pulsador_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_ff_d LevelToPulseMealy:pulsador_1\|modulo_ff_d:ff_1 " "Elaborating entity \"modulo_ff_d\" for hierarchy \"LevelToPulseMealy:pulsador_1\|modulo_ff_d:ff_1\"" {  } { { "LevelToPulseMealy.v" "ff_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_7_bits_ascendente modulo_contador_sync_7_bits_ascendente:contador_entrada_rolhas " "Elaborating entity \"modulo_contador_sync_7_bits_ascendente\" for hierarchy \"modulo_contador_sync_7_bits_ascendente:contador_entrada_rolhas\"" {  } { { "pbl.v" "contador_entrada_rolhas" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_registrador_rolhas modulo_registrador_rolhas:registrador_1 " "Elaborating entity \"modulo_registrador_rolhas\" for hierarchy \"modulo_registrador_rolhas:registrador_1\"" {  } { { "pbl.v" "registrador_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_somador_subtrator_completo_7bits modulo_somador_subtrator_completo_7bits:comb_55 " "Elaborating entity \"modulo_somador_subtrator_completo_7bits\" for hierarchy \"modulo_somador_subtrator_completo_7bits:comb_55\"" {  } { { "pbl.v" "comb_55" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_somador_subtrator_completo modulo_somador_subtrator_completo_7bits:comb_55\|modulo_somador_subtrator_completo:somador_subtrator_1 " "Elaborating entity \"modulo_somador_subtrator_completo\" for hierarchy \"modulo_somador_subtrator_completo_7bits:comb_55\|modulo_somador_subtrator_completo:somador_subtrator_1\"" {  } { { "modulo_somador_subtrator_completo_7bits.v" "somador_subtrator_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo_7bits.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_4_inputs modulo_somador_subtrator_completo_7bits:comb_55\|modulo_somador_subtrator_completo:somador_subtrator_1\|or_gate_4_inputs:gate_5 " "Elaborating entity \"or_gate_4_inputs\" for hierarchy \"modulo_somador_subtrator_completo_7bits:comb_55\|modulo_somador_subtrator_completo:somador_subtrator_1\|or_gate_4_inputs:gate_5\"" {  } { { "modulo_somador_subtrator_completo.v" "gate_5" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_5_inputs modulo_somador_subtrator_completo_7bits:comb_55\|modulo_somador_subtrator_completo:somador_subtrator_1\|or_gate_5_inputs:gate_11 " "Elaborating entity \"or_gate_5_inputs\" for hierarchy \"modulo_somador_subtrator_completo_7bits:comb_55\|modulo_somador_subtrator_completo:somador_subtrator_1\|or_gate_5_inputs:gate_11\"" {  } { { "modulo_somador_subtrator_completo.v" "gate_11" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_somador_subtrator_completo.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_comparador7bits modulo_comparador7bits:comparador_1 " "Elaborating entity \"modulo_comparador7bits\" for hierarchy \"modulo_comparador7bits:comparador_1\"" {  } { { "pbl.v" "comparador_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_comparador1bit modulo_comparador7bits:comparador_1\|modulo_comparador1bit:comparador_1 " "Elaborating entity \"modulo_comparador1bit\" for hierarchy \"modulo_comparador7bits:comparador_1\|modulo_comparador1bit:comparador_1\"" {  } { { "modulo_comparador7bits.v" "comparador_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_comparador7bits.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_7_inputs modulo_comparador7bits:comparador_1\|or_gate_7_inputs:gate_1 " "Elaborating entity \"or_gate_7_inputs\" for hierarchy \"modulo_comparador7bits:comparador_1\|or_gate_7_inputs:gate_1\"" {  } { { "modulo_comparador7bits.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_comparador7bits.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mux2_1 modulo_mux2_1:mux_1 " "Elaborating entity \"modulo_mux2_1\" for hierarchy \"modulo_mux2_1:mux_1\"" {  } { { "pbl.v" "mux_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mef_controle_contador modulo_mef_controle_contador:comb_94 " "Elaborating entity \"modulo_mef_controle_contador\" for hierarchy \"modulo_mef_controle_contador:comb_94\"" {  } { { "pbl.v" "comb_94" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_3_inputs modulo_mef_controle_contador:comb_94\|or_gate_3_inputs:gate_2 " "Elaborating entity \"or_gate_3_inputs\" for hierarchy \"modulo_mef_controle_contador:comb_94\|or_gate_3_inputs:gate_2\"" {  } { { "modulo_mef_controle_contador.v" "gate_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mef_controle_contador.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_7_bits_ascendente_descendente modulo_contador_sync_7_bits_ascendente_descendente:contador_1_buffer_secundario_central " "Elaborating entity \"modulo_contador_sync_7_bits_ascendente_descendente\" for hierarchy \"modulo_contador_sync_7_bits_ascendente_descendente:contador_1_buffer_secundario_central\"" {  } { { "pbl.v" "contador_1_buffer_secundario_central" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_gate_2_inputs modulo_contador_sync_7_bits_ascendente_descendente:contador_1_buffer_secundario_central\|nand_gate_2_inputs:gate_20 " "Elaborating entity \"nand_gate_2_inputs\" for hierarchy \"modulo_contador_sync_7_bits_ascendente_descendente:contador_1_buffer_secundario_central\|nand_gate_2_inputs:gate_20\"" {  } { { "modulo_contador_sync_7_bits_ascendente_descendente.v" "gate_20" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_contador_sync_7_bits_ascendente_descendente.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_count_superior99 modulo_count_superior99:m_out_range " "Elaborating entity \"modulo_count_superior99\" for hierarchy \"modulo_count_superior99:m_out_range\"" {  } { { "pbl.v" "m_out_range" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_valor_transfer_rolhas modulo_valor_transfer_rolhas:m_trans_rolha " "Elaborating entity \"modulo_valor_transfer_rolhas\" for hierarchy \"modulo_valor_transfer_rolhas:m_trans_rolha\"" {  } { { "pbl.v" "m_trans_rolha" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_valor_minimo_rolhas modulo_valor_minimo_rolhas:m_min_rolhas " "Elaborating entity \"modulo_valor_minimo_rolhas\" for hierarchy \"modulo_valor_minimo_rolhas:m_min_rolhas\"" {  } { { "pbl.v" "m_min_rolhas" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_5_inputs modulo_valor_minimo_rolhas:m_min_rolhas\|and_gate_5_inputs:gate_1 " "Elaborating entity \"and_gate_5_inputs\" for hierarchy \"modulo_valor_minimo_rolhas:m_min_rolhas\|and_gate_5_inputs:gate_1\"" {  } { { "modulo_valor_minimo_rolhas.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_valor_minimo_rolhas.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_verificador_ausencia_rolhas modulo_verificador_ausencia_rolhas:m_aus_rolhas " "Elaborating entity \"modulo_verificador_ausencia_rolhas\" for hierarchy \"modulo_verificador_ausencia_rolhas:m_aus_rolhas\"" {  } { { "pbl.v" "m_aus_rolhas" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_2_bits_ascendente modulo_contador_sync_2_bits_ascendente:contador_display " "Elaborating entity \"modulo_contador_sync_2_bits_ascendente\" for hierarchy \"modulo_contador_sync_2_bits_ascendente:contador_display\"" {  } { { "pbl.v" "contador_display" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_codificador_dezena_garrafas modulo_codificador_dezena_garrafas:codificador_garrafas_1 " "Elaborating entity \"modulo_codificador_dezena_garrafas\" for hierarchy \"modulo_codificador_dezena_garrafas:codificador_garrafas_1\"" {  } { { "pbl.v" "codificador_garrafas_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_codificador_unidade_garrafas modulo_codificador_unidade_garrafas:codificador_garrafas_2 " "Elaborating entity \"modulo_codificador_unidade_garrafas\" for hierarchy \"modulo_codificador_unidade_garrafas:codificador_garrafas_2\"" {  } { { "pbl.v" "codificador_garrafas_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_codificador_dezena_rolhas modulo_codificador_dezena_rolhas:codificador_rolhas_1 " "Elaborating entity \"modulo_codificador_dezena_rolhas\" for hierarchy \"modulo_codificador_dezena_rolhas:codificador_rolhas_1\"" {  } { { "pbl.v" "codificador_rolhas_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_codificador_unidade_rolhas modulo_codificador_unidade_rolhas:codificador_rolhas_2 " "Elaborating entity \"modulo_codificador_unidade_rolhas\" for hierarchy \"modulo_codificador_unidade_rolhas:codificador_rolhas_2\"" {  } { { "pbl.v" "codificador_rolhas_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mux4_1 modulo_mux4_1:mux_36 " "Elaborating entity \"modulo_mux4_1\" for hierarchy \"modulo_mux4_1:mux_36\"" {  } { { "pbl.v" "mux_36" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_demux1_4 modulo_demux1_4:demux_1 " "Elaborating entity \"modulo_demux1_4\" for hierarchy \"modulo_demux1_4:demux_1\"" {  } { { "pbl.v" "demux_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_decodificadorBCD_7Segmentos modulo_decodificadorBCD_7Segmentos:bcd_1 " "Elaborating entity \"modulo_decodificadorBCD_7Segmentos\" for hierarchy \"modulo_decodificadorBCD_7Segmentos:bcd_1\"" {  } { { "pbl.v" "bcd_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707634475950 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475995 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634475995 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475995 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634475995 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475996 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634475996 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475996 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475996 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634475996 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475997 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634475997 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475998 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634475998 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634475999 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634475999 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634475999 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634475999 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476000 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476000 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476000 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476000 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476001 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476001 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476002 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476002 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476003 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476003 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476003 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476003 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476003 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476003 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476003 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476003 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476004 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476004 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476005 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476005 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476005 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476005 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476005 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476006 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476006 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476006 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476006 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476007 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476007 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476007 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476007 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476007 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476007 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476007 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476007 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476007 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476007 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476007 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476007 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476007 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476007 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476007 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476007 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476009 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476009 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476009 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476009 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476009 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476009 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476009 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476009 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[6\] " "Net \"buffer_principal\[6\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[6\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476011 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[5\] " "Net \"buffer_principal\[5\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[5\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476011 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[4\] " "Net \"buffer_principal\[4\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[4\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476011 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[3\] " "Net \"buffer_principal\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476011 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[2\] " "Net \"buffer_principal\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476011 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[1\] " "Net \"buffer_principal\[1\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476011 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "buffer_principal\[0\] " "Net \"buffer_principal\[0\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "buffer_principal\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1707634476011 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476011 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1707634476049 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1707634476049 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "28 " "28 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1707634476141 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ve GND " "Pin \"ve\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707634476168 "|pbl|ve"} { "Warning" "WMLS_MLS_STUCK_PIN" "Nout_7seg\[0\] GND " "Pin \"Nout_7seg\[0\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707634476168 "|pbl|Nout_7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Nout_7seg\[1\] VCC " "Pin \"Nout_7seg\[1\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707634476168 "|pbl|Nout_7seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Nout_7seg\[2\] GND " "Pin \"Nout_7seg\[2\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707634476168 "|pbl|Nout_7seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Nout_7seg\[3\] GND " "Pin \"Nout_7seg\[3\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707634476168 "|pbl|Nout_7seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Nout_7seg\[4\] GND " "Pin \"Nout_7seg\[4\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707634476168 "|pbl|Nout_7seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Nout_7seg\[5\] GND " "Pin \"Nout_7seg\[5\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707634476168 "|pbl|Nout_7seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Nout_7seg\[6\] GND " "Pin \"Nout_7seg\[6\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707634476168 "|pbl|Nout_7seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Nout_7seg\[7\] GND " "Pin \"Nout_7seg\[7\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707634476168 "|pbl|Nout_7seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Nac_7segmentos\[0\] GND " "Pin \"Nac_7segmentos\[0\]\" is stuck at GND" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707634476168 "|pbl|Nac_7segmentos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Nac_7segmentos\[1\] VCC " "Pin \"Nac_7segmentos\[1\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707634476168 "|pbl|Nac_7segmentos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Nac_7segmentos\[2\] VCC " "Pin \"Nac_7segmentos\[2\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707634476168 "|pbl|Nac_7segmentos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Nac_7segmentos\[3\] VCC " "Pin \"Nac_7segmentos\[3\]\" is stuck at VCC" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707634476168 "|pbl|Nac_7segmentos[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1707634476168 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "modulo_ff_t.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_t.v" 4 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1707634476169 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cq " "No output dependent on input pin \"cq\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707634476183 "|pbl|cq"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hh_load " "No output dependent on input pin \"hh_load\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707634476183 "|pbl|hh_load"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1707634476183 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707634476183 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707634476183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707634476183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707634476183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 242 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 242 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707634476240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 03:54:36 2024 " "Processing ended: Sun Feb 11 03:54:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707634476240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707634476240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707634476240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707634476240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1707634477203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707634477207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 03:54:36 2024 " "Processing started: Sun Feb 11 03:54:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707634477207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1707634477207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1707634477207 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1707634477288 ""}
{ "Info" "0" "" "Project  = MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Project  = MI-CircuitosDigitais-Problema-3" 0 0 "Fitter" 0 0 1707634477289 ""}
{ "Info" "0" "" "Revision = MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Revision = MI-CircuitosDigitais-Problema-3" 0 0 "Fitter" 0 0 1707634477289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1707634477321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707634477322 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MI-CircuitosDigitais-Problema-3 EPM240T100C5 " "Selected device EPM240T100C5 for design \"MI-CircuitosDigitais-Problema-3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707634477324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707634477349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707634477349 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707634477367 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1707634477371 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707634477507 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707634477507 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707634477507 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707634477507 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707634477507 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1707634477507 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "69 69 " "No exact pin location assignment(s) for 69 pins of 69 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1707634477515 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MI-CircuitosDigitais-Problema-3.sdc " "Synopsys Design Constraints File file not found: 'MI-CircuitosDigitais-Problema-3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1707634477527 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1707634477528 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1707634477530 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1707634477530 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707634477530 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707634477530 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  clock_50mhz " "   1.000  clock_50mhz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707634477530 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707634477530 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707634477530 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q " "   1.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707634477530 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 op_c_deboucing " "   1.000 op_c_deboucing" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707634477530 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 op_deboucing " "   1.000 op_deboucing" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707634477530 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1707634477530 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707634477532 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707634477532 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1707634477533 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "op_c_deboucing Global clock in PIN 14 " "Automatically promoted signal \"op_c_deboucing\" to use Global clock in PIN 14" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 4 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1707634477535 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q Global clock " "Automatically promoted some destinations of signal \"modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q " "Destination \"modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q\" may be non-global or may not use global clock" {  } { { "modulo_ff_t.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_t.v" 3 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1707634477536 ""}  } { { "modulo_ff_t.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_t.v" 3 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1707634477536 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "LevelToPulseMealy:pulsador_2\|Pulse Global clock " "Automatically promoted some destinations of signal \"LevelToPulseMealy:pulsador_2\|Pulse\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "test_load_input_pulse\[1\] " "Destination \"test_load_input_pulse\[1\]\" may be non-global or may not use global clock" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 108 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1707634477536 ""}  } { { "LevelToPulseMealy.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v" 10 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1707634477536 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "modulo_mef_controle_contador:comb_94\|modulo_ff_jk:jk_2\|q Global clock " "Automatically promoted some destinations of signal \"modulo_mef_controle_contador:comb_94\|modulo_ff_jk:jk_2\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "test_contador_mef_controle_state_rolha\[0\] " "Destination \"test_contador_mef_controle_state_rolha\[0\]\" may be non-global or may not use global clock" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/pbl.v" 130 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1707634477537 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "modulo_mef_controle_contador:comb_94\|modulo_ff_jk:jk_2\|q " "Destination \"modulo_mef_controle_contador:comb_94\|modulo_ff_jk:jk_2\|q\" may be non-global or may not use global clock" {  } { { "modulo_ff_jk.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_jk.v" 5 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1707634477537 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "modulo_mef_controle_contador:comb_94\|modulo_ff_jk:jk_1\|q " "Destination \"modulo_mef_controle_contador:comb_94\|modulo_ff_jk:jk_1\|q\" may be non-global or may not use global clock" {  } { { "modulo_ff_jk.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_jk.v" 5 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1707634477537 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "modulo_mux2_1:mux_1\|OUT~0 " "Destination \"modulo_mux2_1:mux_1\|OUT~0\" may be non-global or may not use global clock" {  } { { "modulo_mux2_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_mux2_1.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1707634477537 ""}  } { { "modulo_ff_jk.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_jk.v" 5 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1707634477537 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1707634477537 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1707634477538 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1707634477545 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1707634477558 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1707634477558 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1707634477558 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707634477558 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "68 unused 3.3V 7 61 0 " "Number of I/O pins in group: 68 (unused VREF, 3.3V VCCIO, 7 input, 61 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1707634477558 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1707634477558 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1707634477558 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 37 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1707634477558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1707634477558 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1707634477558 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1707634477558 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707634477568 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1707634477570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707634477630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707634477677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707634477678 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707634478157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707634478157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707634478170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1707634478236 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707634478236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1707634478312 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707634478312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707634478312 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1707634478318 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707634478323 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1707634478339 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/output_files/MI-CircuitosDigitais-Problema-3.fit.smsg " "Generated suppressed messages file C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/output_files/MI-CircuitosDigitais-Problema-3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707634478362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6148 " "Peak virtual memory: 6148 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707634478378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 03:54:38 2024 " "Processing ended: Sun Feb 11 03:54:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707634478378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707634478378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707634478378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707634478378 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1707634479218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707634479223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 03:54:39 2024 " "Processing started: Sun Feb 11 03:54:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707634479223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1707634479223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1707634479223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1707634479387 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1707634479399 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1707634479402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707634479472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 03:54:39 2024 " "Processing ended: Sun Feb 11 03:54:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707634479472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707634479472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707634479472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1707634479472 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1707634480079 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1707634480446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707634480450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 03:54:40 2024 " "Processing started: Sun Feb 11 03:54:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707634480450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707634480450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3 " "Command: quartus_sta MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707634480450 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1707634480533 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1707634480818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707634480818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707634480843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707634480843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707634480870 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707634480936 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MI-CircuitosDigitais-Problema-3.sdc " "Synopsys Design Constraints File file not found: 'MI-CircuitosDigitais-Problema-3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1707634480954 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707634480954 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707634480955 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707634480955 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " "create_clock -period 1.000 -name modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707634480955 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name op_deboucing op_deboucing " "create_clock -period 1.000 -name op_deboucing op_deboucing" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707634480955 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name op_c_deboucing op_c_deboucing " "create_clock -period 1.000 -name op_c_deboucing op_c_deboucing" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707634480955 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50mhz clock_50mhz " "create_clock -period 1.000 -name clock_50mhz clock_50mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707634480955 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707634480955 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707634480956 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1707634480963 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707634480964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.618 " "Worst-case setup slack is -9.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.618            -154.541 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q  " "   -9.618            -154.541 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.460             -35.916 op_deboucing  " "   -9.460             -35.916 op_deboucing " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.942             -15.578 op_c_deboucing  " "   -2.942             -15.578 op_c_deboucing " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q  " "    0.466               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.279               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q  " "    1.279               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.618               0.000 clock_50mhz  " "    1.618               0.000 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707634480965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.718 " "Worst-case hold slack is -3.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.718             -40.250 op_deboucing  " "   -3.718             -40.250 op_deboucing " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.672              -1.672 clock_50mhz  " "   -1.672              -1.672 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.333              -1.333 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q  " "   -1.333              -1.333 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q  " "   -0.520              -0.520 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q  " "    0.845               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.751               0.000 op_c_deboucing  " "    1.751               0.000 op_c_deboucing " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707634480967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -11.456 " "Worst-case recovery slack is -11.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.456            -102.008 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q  " "  -11.456            -102.008 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707634480968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.682 " "Worst-case removal slack is 3.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.682               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q  " "    3.682               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707634480969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clock_50mhz  " "   -2.289              -2.289 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 op_c_deboucing  " "   -2.289              -2.289 op_c_deboucing " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 op_deboucing  " "   -2.289              -2.289 op_deboucing " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q  " "    0.234               0.000 modulo_divisor_frequencia:divisor_f\|modulo_ff_t:ff_3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707634480970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707634480970 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1707634480999 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707634481007 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707634481007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707634481031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 03:54:41 2024 " "Processing ended: Sun Feb 11 03:54:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707634481031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707634481031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707634481031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707634481031 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 251 s " "Quartus Prime Full Compilation was successful. 0 errors, 251 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707634481636 ""}
