.Module D	// Microsecond Delay Unit  B101
Input Output Clock Reset : D		
.Signals
I Input
O Output
I Clock
I Reset
.Logic
reg State=0;

always @*
   if(Reset)
      State=0;

always @(posedge Clock) 
    if(~Reset)
		State<=Input;
    
assign Output=State;
.End