****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Sun Dec  4 23:10:04 2022
****************************************


  Startpoint: inp[1] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[1] (in)                             0.000      0.000 r
  U162/Y (AND2X1)                      3081092.000
                                                  3081092.000 r
  U163/Y (INVX1)                       1068408.000
                                                  4149500.000 f
  U403/Y (NAND2X1)                     674372.000 4823872.000 r
  U404/Y (NAND2X1)                     2596448.000
                                                  7420320.000 f
  U405/Y (INVX1)                       -659156.000
                                                  6761164.000 r
  U406/Y (NAND2X1)                     2261444.000
                                                  9022608.000 f
  U148/Y (AND2X1)                      2810028.000
                                                  11832636.000 f
  U149/Y (INVX1)                       -564176.000
                                                  11268460.000 r
  U84/Y (AND2X1)                       2416928.000
                                                  13685388.000 r
  U85/Y (INVX1)                        1092200.000
                                                  14777588.000 f
  U409/Y (NAND2X1)                     1360652.000
                                                  16138240.000 r
  U411/Y (INVX1)                       1374780.000
                                                  17513020.000 f
  U412/Y (NAND2X1)                     673980.000 18187000.000 r
  U218/Y (AND2X1)                      2539676.000
                                                  20726676.000 r
  U219/Y (INVX1)                       1305400.000
                                                  22032076.000 f
  U425/Y (NAND2X1)                     952512.000 22984588.000 r
  U208/Y (AND2X1)                      2522660.000
                                                  25507248.000 r
  U209/Y (INVX1)                       1092284.000
                                                  26599532.000 f
  U118/Y (AND2X1)                      3518408.000
                                                  30117940.000 f
  U119/Y (INVX1)                       -547128.000
                                                  29570812.000 r
  U426/Y (NAND2X1)                     1528492.000
                                                  31099304.000 f
  U263/Y (XNOR2X1)                     8855224.000
                                                  39954528.000 f
  U262/Y (INVX1)                       -661948.000
                                                  39292580.000 r
  U427/Y (NAND2X1)                     2269580.000
                                                  41562160.000 f
  U428/Y (NAND2X1)                     1096480.000
                                                  42658640.000 r
  U442/Y (INVX1)                       1374776.000
                                                  44033416.000 f
  U126/Y (AND2X1)                      3518608.000
                                                  47552024.000 f
  U127/Y (INVX1)                       -547252.000
                                                  47004772.000 r
  U443/Y (NAND2X1)                     1528492.000
                                                  48533264.000 f
  U232/Y (XNOR2X1)                     8857696.000
                                                  57390960.000 f
  U233/Y (INVX1)                       -676552.000
                                                  56714408.000 r
  U444/Y (NAND2X1)                     1524440.000
                                                  58238848.000 f
  U122/Y (AND2X1)                      2810508.000
                                                  61049356.000 f
  U123/Y (INVX1)                       -547248.000
                                                  60502108.000 r
  U456/Y (NAND2X1)                     1523700.000
                                                  62025808.000 f
  U457/Y (NAND2X1)                     619260.000 62645068.000 r
  U458/Y (NOR2X1)                      1317268.000
                                                  63962336.000 f
  U476/Y (NAND2X1)                     902692.000 64865028.000 r
  U477/Y (NAND2X1)                     2731236.000
                                                  67596264.000 f
  out[0] (out)                            0.000   67596264.000 f
  data arrival time                               67596264.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -67596264.000
  ---------------------------------------------------------------
  slack (MET)                                     132403736.000


1
