```verilog
assign Y2 = (y[3] | y[5]) & ~w;
assign Y4 = (y[2] & ~w) | (y[6] & w);
endmodule
```