From 3810fe9156d4b2ba1a5705372779b8eb152781bb Mon Sep 17 00:00:00 2001
From: Hu Kejun <william.hu@rock-chips.com>
Date: Mon, 21 Aug 2017 20:28:05 +0800
Subject: [PATCH] arm64: dts: rk3399-linux: modify cif isp0 node and add cif
 isp1 node

Change-Id: I3f240fd6a7c16968c5262a737f1619795affac11
Signed-off-by: Hu Kejun <william.hu@rock-chips.com>
---
 .../arm64/boot/dts/rockchip/rk3399-linux.dtsi | 41 ++++++++++++++++---
 1 file changed, 35 insertions(+), 6 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk3399-linux.dtsi b/arch/arm64/boot/dts/rockchip/rk3399-linux.dtsi
index 03519140cdb7..8cc08cc47a74 100644
--- a/arch/arm64/boot/dts/rockchip/rk3399-linux.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3399-linux.dtsi
@@ -63,17 +63,17 @@
 		reg = <0x0 0xff910000 0x0 0x4000>, <0x0 0xff968000 0x0 0x8000>;
 		reg-names = "register", "dsihost-register";
 		clocks =
-			<&cru SCLK_CIF_OUT>, <&cru SCLK_CIF_OUT>,
-			<&cru SCLK_DPHY_TX1RX1_CFG>, <&cru SCLK_MIPIDPHY_REF>,
 			<&cru ACLK_ISP0_NOC>, <&cru ACLK_ISP0_WRAPPER>,
 			<&cru HCLK_ISP0_NOC>, <&cru HCLK_ISP0_WRAPPER>,
-			<&cru SCLK_ISP0>, <&cru SCLK_DPHY_RX0_CFG>;
+			<&cru SCLK_ISP0>, <&cru SCLK_DPHY_RX0_CFG>,
+			<&cru SCLK_CIF_OUT>, <&cru SCLK_CIF_OUT>,
+			<&cru SCLK_MIPIDPHY_REF>;
 		clock-names =
-			"clk_cif_out", "clk_cif_pll",
-			"pclk_dphytxrx", "pclk_dphy_ref",
 			"aclk_isp0_noc", "aclk_isp0_wrapper",
 			"hclk_isp0_noc", "hclk_isp0_wrapper",
-			"clk_isp0", "pclk_dphyrx";
+			"clk_isp0", "pclk_dphyrx",
+			"clk_cif_out", "clk_cif_pll",
+			"pclk_dphy_ref";
 		interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH 0>;
 		interrupt-names = "cif_isp10_irq";
 		power-domains = <&power RK3399_PD_ISP0>;
@@ -81,6 +81,35 @@
 		iommus = <&isp0_mmu>;
 		status = "disabled";
 	};
+
+	cif_isp1: cif_isp@ff920000 {
+		compatible = "rockchip,rk3399-cif-isp";
+		rockchip,grf = <&grf>;
+		reg = <0x0 0xff920000 0x0 0x4000>, <0x0 0xff968000 0x0 0x8000>;
+		reg-names = "register", "dsihost-register";
+		clocks =
+			<&cru ACLK_ISP1_NOC>, <&cru ACLK_ISP1_WRAPPER>,
+			<&cru HCLK_ISP1_NOC>, <&cru HCLK_ISP1_WRAPPER>,
+			<&cru SCLK_ISP1>, <&cru PCLK_ISP1_WRAPPER>,
+			<&cru SCLK_DPHY_TX1RX1_CFG>,
+			<&cru PCLK_MIPI_DSI1>, <&cru SCLK_MIPIDPHY_CFG>,
+			<&cru SCLK_CIF_OUT>, <&cru SCLK_CIF_OUT>,
+			<&cru SCLK_MIPIDPHY_REF>;
+		clock-names =
+			"aclk_isp1_noc", "aclk_isp1_wrapper",
+			"hclk_isp1_noc", "hclk_isp1_wrapper",
+			"clk_isp1", "pclkin_isp1",
+			"pclk_dphytxrx",
+			"pclk_mipi_dsi","mipi_dphy_cfg",
+			"clk_cif_out", "clk_cif_pll",
+			"pclk_dphy_ref";
+		interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH 0>;
+		interrupt-names = "cif_isp10_irq";
+		power-domains = <&power RK3399_PD_ISP1>;
+		rockchip,isp,iommu-enable = <1>;
+		iommus = <&isp1_mmu>;
+		status = "disabled";
+	};
 };
 
 &display_subsystem {
-- 
2.35.3

