[{"id": "1", "content": "Define a module named TopModule with input ports clk, reset, and d (8 bits), and output port q (8 bits).\n\nRetrieved Related Information:\n- clk: input clock signal (Type:Signal)\n- reset: input reset signal, active high (Type:Signal)\n- d: 8-bit input data (Type:Signal)\n- q: 8-bit output data (Type:Signal)\n- On the positive edge of clk, if reset is high, all bits of q are set to zero. (Type:StateTransition)\n- On the positive edge of clk, if reset is low, the value of d is transferred to q. (Type:StateTransition)\n\n", "source": "The module should include 8 D flip-flops with active high synchronous reset setting the output to zero. All DFFs should be triggered by the positive edge of clk.", "parent_tasks": []}, {"id": "2", "content": "Implement the first D flip-flop (DFF) for the least significant bit of d and q. The DFF should be triggered on the positive edge of clk and should have an active high synchronous reset that sets the output to zero.\n\nRetrieved Related Information:\n- clk: input clock signal (Type:Signal)\n- reset: input reset signal, active high (Type:Signal)\n- On the positive edge of clk, if reset is high, all bits of q are set to zero. (Type:StateTransition)\n- On the positive edge of clk, if reset is low, the value of d is transferred to q. (Type:StateTransition)\n\n", "source": "The module should include 8 D flip-flops with active high synchronous reset setting the output to zero. All DFFs should be triggered by the positive edge of clk.", "parent_tasks": ["1"]}, {"id": "3", "content": "Implement the second D flip-flop for the next bit of d and q. Follow the same specifications as the first DFF.\n\n", "source": "The module should include 8 D flip-flops with active high synchronous reset setting the output to zero. All DFFs should be triggered by the positive edge of clk.", "parent_tasks": ["2"]}, {"id": "4", "content": "Continue implementing the third, fourth, fifth, sixth, and seventh D flip-flops for the corresponding bits of d and q, each triggered on the positive edge of clk with an active high synchronous reset.\n\nRetrieved Related Information:\n- On the positive edge of clk, if reset is high, all bits of q are set to zero. (Type:StateTransition)\n- On the positive edge of clk, if reset is low, the value of d is transferred to q. (Type:StateTransition)\n\n", "source": "The module should include 8 D flip-flops with active high synchronous reset setting the output to zero. All DFFs should be triggered by the positive edge of clk.", "parent_tasks": ["3"]}, {"id": "5", "content": "Implement the eighth D flip-flop for the most significant bit of d and q, with the same specifications as the previous DFFs.\n\nRetrieved Related Information:\n- d: 8-bit input data\n- q: 8-bit output data\n- On the positive edge of clk, if reset is low, the value of d is transferred to q.\n- On the positive edge of clk, if reset is high, all bits of q are set to zero.\n\n", "source": "The module should include 8 D flip-flops with active high synchronous reset setting the output to zero. All DFFs should be triggered by the positive edge of clk.", "parent_tasks": ["4"]}]