/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	model = "Qualcomm Technologies, Inc. SM8150 v2 SoC";
	compatible = "qcom,sm8150";
	qcom,msm-name = "SM8150 V2";
	qcom,msm-id = <0x153 0x20000>;
	interrupt-parent = <0x1>;
	qcom,pmic-name = "PM8150";
	qcom,board-id = <0x0 0x0>;
	dtbo-version = <0x0>;

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x0>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			cache-size = <0x8000>;
			next-level-cache = <0x2>;
			sched-energy-costs = <0x3 0x4>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x13>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x20000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x2>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-size = <0x200000>;
					cache-level = <0x3>;
					phandle = <0x6>;
				};
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x86>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x8e>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x9e>;
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x100>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			cache-size = <0x8000>;
			next-level-cache = <0x7>;
			sched-energy-costs = <0x3 0x4>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x14>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x20000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x7>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x87>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x8f>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0x9f>;
			};
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x200>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			cache-size = <0x8000>;
			next-level-cache = <0x8>;
			sched-energy-costs = <0x3 0x4>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x15>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x20000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x8>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x88>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x90>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0xa0>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x300>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			cache-size = <0x8000>;
			next-level-cache = <0x9>;
			sched-energy-costs = <0x3 0x4>;
			qcom,lmh-dcvs = <0x5>;
			#cooling-cells = <0x2>;
			phandle = <0x16>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x20000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x9>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x8800>;
				phandle = <0x89>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x91>;
			};

			l2-tlb {
				qcom,dump-size = <0x5000>;
				phandle = <0xa1>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x400>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			cache-size = <0x20000>;
			next-level-cache = <0xa>;
			sched-energy-costs = <0xb 0xc>;
			qcom,lmh-dcvs = <0xd>;
			#cooling-cells = <0x2>;
			phandle = <0x17>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x40000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				qcom,dump-size = <0x88000>;
				phandle = <0xa>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x8a>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x92>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x96>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x9a>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0xa2>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x500>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			cache-size = <0x20000>;
			next-level-cache = <0xe>;
			sched-energy-costs = <0xb 0xc>;
			qcom,lmh-dcvs = <0xd>;
			#cooling-cells = <0x2>;
			phandle = <0x18>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x40000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				qcom,dump-size = <0x88000>;
				phandle = <0xe>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x8b>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x93>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x97>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x9b>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0xa3>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x600>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			cache-size = <0x20000>;
			next-level-cache = <0xf>;
			sched-energy-costs = <0xb 0xc>;
			qcom,lmh-dcvs = <0xd>;
			#cooling-cells = <0x2>;
			phandle = <0x19>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x40000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				qcom,dump-size = <0x88000>;
				phandle = <0xf>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x8c>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x94>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x98>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x9c>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0xa4>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x0 0x700>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			cache-size = <0x20000>;
			next-level-cache = <0x10>;
			sched-energy-costs = <0x11 0x12>;
			qcom,lmh-dcvs = <0xd>;
			#cooling-cells = <0x2>;
			phandle = <0x1a>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-size = <0x80000>;
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				qcom,dump-size = <0x110000>;
				phandle = <0x10>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x11000>;
				phandle = <0x8d>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x95>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x99>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x9d>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0xa5>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x13>;
				};

				core1 {
					cpu = <0x14>;
				};

				core2 {
					cpu = <0x15>;
				};

				core3 {
					cpu = <0x16>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x17>;
				};

				core1 {
					cpu = <0x18>;
				};

				core2 {
					cpu = <0x19>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x1a>;
				};
			};
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x2f4>;

		qcom,gdsc@0x106004 {
			compatible = "qcom,gdsc";
			regulator-name = "emac_gdsc";
			reg = <0x106004 0x4>;
			status = "ok";
			phandle = <0x2f5>;
		};

		qcom,gdsc@0x16b004 {
			compatible = "qcom,gdsc";
			regulator-name = "pcie_0_gdsc";
			reg = <0x16b004 0x4>;
			status = "ok";
			phandle = <0x1a0>;
		};

		qcom,gdsc@0x18d004 {
			compatible = "qcom,gdsc";
			regulator-name = "pcie_1_gdsc";
			reg = <0x18d004 0x4>;
			status = "ok";
			phandle = <0x1a5>;
		};

		qcom,gdsc@0x175004 {
			compatible = "qcom,gdsc";
			regulator-name = "ufs_card_gdsc";
			reg = <0x175004 0x4>;
			status = "disabled";
			phandle = <0x2f6>;
		};

		qcom,gdsc@0x177004 {
			compatible = "qcom,gdsc";
			regulator-name = "ufs_phy_gdsc";
			reg = <0x177004 0x4>;
			status = "ok";
			phandle = <0xa9>;
		};

		qcom,gdsc@0x10f004 {
			compatible = "qcom,gdsc";
			regulator-name = "usb30_prim_gdsc";
			reg = <0x10f004 0x4>;
			status = "ok";
			phandle = <0x2e8>;
		};

		qcom,gdsc@0x110004 {
			compatible = "qcom,gdsc";
			regulator-name = "usb30_sec_gdsc";
			reg = <0x110004 0x4>;
			status = "ok";
			phandle = <0x2ed>;
		};

		qcom,gdsc@0x17d040 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc";
			reg = <0x17d040 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x237>;
		};

		qcom,gdsc@0x17d044 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu1_gdsc";
			reg = <0x17d044 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x233>;
		};

		qcom,gdsc@0x17d048 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_tbu2_gdsc";
			reg = <0x17d048 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x234>;
		};

		qcom,gdsc@0x17d04c {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc";
			reg = <0x17d04c 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x238>;
		};

		qcom,gdsc@0x17d050 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			reg = <0x17d050 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x236>;
		};

		qcom,gdsc@0x17d054 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf_gdsc";
			reg = <0x17d054 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x239>;
		};

		qcom,gdsc@0x17d058 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
			reg = <0x17d058 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x235>;
		};

		qcom,gdsc@0x17d05c {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			reg = <0x17d05c 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x2f7>;
		};

		qcom,gdsc@0x17d060 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			reg = <0x17d060 0x4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0x2f8>;
		};

		qcom,gdsc@0xad07004 {
			compatible = "qcom,gdsc";
			regulator-name = "bps_gdsc";
			reg = <0xad07004 0x4>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x8>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "bps_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			qcom,support-hw-trigger;
			phandle = <0x41>;
		};

		qcom,gdsc@0xad08004 {
			compatible = "qcom,gdsc";
			regulator-name = "ipe_0_gdsc";
			reg = <0xad08004 0x4>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x8>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "ipe_0_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			qcom,support-hw-trigger;
			phandle = <0x3f>;
		};

		qcom,gdsc@0xad09004 {
			compatible = "qcom,gdsc";
			regulator-name = "ipe_1_gdsc";
			reg = <0xad09004 0x4>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x8>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "ipe_1_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			qcom,support-hw-trigger;
			phandle = <0x40>;
		};

		qcom,gdsc@0xad0a004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_0_gdsc";
			reg = <0xad0a004 0x4>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x8>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "ife_0_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			phandle = <0x3d>;
		};

		qcom,gdsc@0xad0b004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_1_gdsc";
			reg = <0xad0b004 0x4>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x8>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "ife_1_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			phandle = <0x3e>;
		};

		qcom,gdsc@0xad0c1bc {
			compatible = "qcom,gdsc";
			regulator-name = "titan_top_gdsc";
			reg = <0xad0c1bc 0x4>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x8>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "titan_top_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x1>;
			phandle = <0x31>;
		};

		qcom,gdsc@0xaf03000 {
			compatible = "qcom,gdsc";
			regulator-name = "mdss_core_gdsc";
			reg = <0xaf03000 0x4>;
			qcom,support-hw-trigger;
			status = "ok";
			proxy-supply = <0x1d>;
			qcom,proxy-consumer-enable;
			clock-names = "ahb_clk";
			clocks = <0x1b 0x14>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "mdss_core_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x1>;
			phandle = <0x1d>;
		};

		syscon@0x2c91540 {
			compatible = "syscon";
			reg = <0x2c91540 0x4>;
			phandle = <0x1e>;
		};

		qcom,gdsc@0x2c9106c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_cx_gdsc";
			reg = <0x2c9106c 0x4>;
			hw-ctrl-addr = <0x1e>;
			qcom,skip-disable;
			qcom,gds-timeout = <0x1f4>;
			qcom,clk-dis-wait-val = <0x8>;
			mboxes = <0x1f 0x0>;
			status = "ok";
			parent-supply = <0x20>;
			phandle = <0x2f1>;
		};

		syscon@0x2c91508 {
			compatible = "syscon";
			reg = <0x2c91508 0x4>;
			phandle = <0x21>;
		};

		syscon@0x2c91008 {
			compatible = "syscon";
			reg = <0x2c91008 0x4>;
			phandle = <0x22>;
		};

		qcom,gdsc@0x2c9100c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_gx_gdsc";
			reg = <0x2c9100c 0x4>;
			domain-addr = <0x21>;
			sw-reset = <0x22>;
			qcom,reset-aon-logic;
			status = "ok";
			parent-supply = <0x23>;
			vdd_parent-supply = <0x23>;
			phandle = <0x2f2>;
		};

		qcom,gdsc@0xab00814 {
			compatible = "qcom,gdsc";
			regulator-name = "mvsc_gdsc";
			reg = <0xab00814 0x4>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0xc0>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "mvsc_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x254 0x0 0x0 0x1 0x254 0x0 0x1>;
			phandle = <0x84>;
		};

		qcom,gdsc@0xab00874 {
			compatible = "qcom,gdsc";
			regulator-name = "mvs0_gdsc";
			reg = <0xab00874 0x4>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0xc0>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "mvs0_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x254 0x0 0x0 0x1 0x254 0x0 0x1>;
			qcom,support-hw-trigger;
			phandle = <0x2e5>;
		};

		qcom,gdsc@0xab008b4 {
			compatible = "qcom,gdsc";
			regulator-name = "mvs1_gdsc";
			reg = <0xab008b4 0x4>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0xc0>;
			parent-supply = <0x1c>;
			vdd_parent-supply = <0x1c>;
			qcom,msm-bus,name = "mvs1_gdsc_ahb";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x254 0x0 0x0 0x1 0x254 0x0 0x1>;
			qcom,support-hw-trigger;
			phandle = <0x2e6>;
		};

		qcom,gdsc@0x9911028 {
			compatible = "qcom,gdsc";
			regulator-name = "npu_core_gdsc";
			reg = <0x9911028 0x4>;
			status = "ok";
			clock-names = "ahb_clk";
			clocks = <0x1b 0x2c>;
			phandle = <0x69>;
		};

		qcom,mdss_dsi_pll@ae94900 {
			compatible = "qcom,mdss_dsi_pll_7nm_v2";
			label = "MDSS DSI 0 PLL";
			cell-index = <0x0>;
			#clock-cells = <0x1>;
			reg = <0xae94900 0x260 0xae94400 0x800 0xaf03000 0x8>;
			reg-names = "pll_base", "phy_base", "gdsc_base";
			clocks = <0x24 0x0>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			gdsc-supply = <0x1d>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x2f9>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_pll@ae96900 {
			compatible = "qcom,mdss_dsi_pll_7nm_v2";
			label = "MDSS DSI 1 PLL";
			cell-index = <0x1>;
			#clock-cells = <0x1>;
			reg = <0xae96900 0x260 0xae96400 0x800 0xaf03000 0x8>;
			reg-names = "pll_base", "phy_base", "gdsc_base";
			clocks = <0x24 0x0>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			gdsc-supply = <0x1d>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x2fa>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dp_pll@c011000 {
			compatible = "qcom,mdss_dp_pll_7nm";
			label = "MDSS DP PLL";
			cell-index = <0x0>;
			#clock-cells = <0x1>;
			reg = <0x88ea000 0x200 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf03000 0x8>;
			reg-names = "pll_base", "phy_base", "ln_tx0_base", "ln_tx1_base", "gdsc_base";
			clocks = <0x24 0x0 0x25 0x0 0x1b 0x14 0x1b 0xb6 0x1b 0xba>;
			clock-names = "iface_clk", "ref_clk_src", "gcc_iface", "ref_clk", "pipe_clk";
			clock-rate = <0x0>;
			phandle = <0x2c>;
		};

		qcom,mdss_mdp@ae00000 {
			compatible = "qcom,sde-kms";
			reg = <0xae00000 0x84208 0xaeb0000 0x2008 0xaeac000 0x214>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys";
			clocks = <0x1b 0x14 0x1b 0x15 0x1b 0x16 0x24 0x0 0x24 0x2b 0x24 0x37 0x24 0x2d 0x24 0x33>;
			clock-names = "gcc_iface", "gcc_bus", "gcc_nrt_bus", "iface_clk", "core_clk", "vsync_clk", "lut_clk", "rot_clk";
			clock-rate = <0x0 0x0 0x0 0x0 0x11e1a300 0x124f800 0x11e1a300 0x124f800>;
			clock-max-rate = <0x0 0x0 0x0 0x0 0x1b6b0b00 0x124f800 0x1b6b0b00 0x1b6b0b00>;
			sde-vdd-supply = <0x1d>;
			mmcx-supply = <0x1c>;
			interrupts = <0x0 0x53 0x0>;
			interrupt-controller;
			#interrupt-cells = <0x1>;
			iommus = <0x26 0x800 0x420>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			#power-domain-cells = <0x0>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x45c>;
			qcom,sde-ctl-off = <0x2000 0x2200 0x2400 0x2600 0x2800 0x2a00>;
			qcom,sde-ctl-size = <0x1e0>;
			qcom,sde-ctl-display-pref = "primary", "none", "none", "none", "none";
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0x49000 0x4a000>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-display-pref = "primary", "primary", "none", "none", "none", "none";
			qcom,sde-mixer-cwb-pref = "none", "none", "cwb", "cwb", "cwb", "cwb";
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-dest-scaler-size = <0xa0>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x6>;
			qcom,sde-wb-id = <0x2>;
			qcom,sde-wb-clk-ctrl = <0x3b8 0x18>;
			qcom,sde-intf-off = <0x6b000 0x6b800 0x6c000 0x6c800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";
			qcom,sde-pp-off = <0x71000 0x71800 0x72000 0x72800 0x73000 0x73800>;
			qcom,sde-pp-slave = <0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-merge-3d-id = <0x0 0x0 0x1 0x1 0x2 0x2>;
			qcom,sde-merge-3d-off = <0x84000 0x84100 0x84200>;
			qcom,sde-merge-3d-size = <0x100>;
			qcom,sde-te2-off = <0x2000 0x2000 0x0 0x0 0x0 0x0>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-dsc-off = <0x81000 0x81400 0x81800 0x81c00>;
			qcom,sde-dsc-size = <0x140>;
			qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0 0x30e0 0x30e0 0x30e0>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-sspp-type = "vig", "vig", "vig", "vig", "dma", "dma", "dma", "dma";
			qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0x25000 0x27000 0x29000 0x2b000>;
			qcom,sde-sspp-src-size = <0x1f0>;
			qcom,sde-sspp-xin-id = <0x0 0x4 0x8 0xc 0x1 0x5 0x9 0xd>;
			qcom,sde-sspp-excl-rect = <0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
			qcom,sde-sspp-smart-dma-priority = <0x5 0x6 0x7 0x8 0x1 0x2 0x3 0x4>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-mixer-pair-mask = <0x2 0x1 0x4 0x3 0x6 0x5>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-max-per-pipe-bw-kbps = <0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2b4 0x0 0x2bc 0x0 0x2c4 0x0 0x2ac 0x8 0x2b4 0x8 0x2bc 0x8 0x2c4 0x8>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-qseed-type = "qseedv3";
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-linewidth = <0x1000>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-mixer-blendstages = <0xb>;
			qcom,sde-highest-bank-bit = <0x2>;
			qcom,sde-ubwc-version = <0x300>;
			qcom,sde-ubwc-bw-calc-version = <0x1>;
			qcom,sde-smart-panel-align-mode = <0xc>;
			qcom,sde-panic-per-pipe;
			qcom,sde-has-cdp;
			qcom,sde-has-src-split;
			qcom,sde-pipe-order-version = <0x1>;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-has-dest-scaler;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-bw-low-kbps = <0xc35000>;
			qcom,sde-max-bw-high-kbps = <0xc35000>;
			qcom,sde-min-core-ib-kbps = <0x0>;
			qcom,sde-min-llcc-ib-kbps = <0x0>;
			qcom,sde-min-dram-ib-kbps = <0xc3500>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-dspp-ad-version = <0x40000>;
			qcom,sde-dspp-ad-off = <0x28000 0x27000>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-qos-nrt-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-danger-lut = <0xf 0xffff 0x0 0x0 0xffff>;
			qcom,sde-safe-lut-linear = <0x0 0xfff8>;
			qcom,sde-safe-lut-macrotile = <0x0 0xf000>;
			qcom,sde-safe-lut-macrotile-qseed = <0x0 0xf000>;
			qcom,sde-safe-lut-nrt = <0x0 0xffff>;
			qcom,sde-safe-lut-cwb = <0x0 0xffff>;
			qcom,sde-qos-lut-linear = <0x0 0x112222 0x22223357>;
			qcom,sde-qos-lut-macrotile = <0x0 0x112233 0x44556677>;
			qcom,sde-qos-lut-macrotile-qseed = <0x0 0x112233 0x66777777>;
			qcom,sde-qos-lut-nrt = <0x0 0x0 0x0>;
			qcom,sde-qos-lut-cwb = <0x0 0x75300000 0x0>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-cpu-dma-latency = <0x2c>;
			qcom,sde-reg-dma-off = <0x0>;
			qcom,sde-reg-dma-version = <0x10001>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-secure-sid-mask = <0x4200801>;
			qcom,fullsize-va-map;
			phandle = <0x28>;

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
				qcom,sde-vig-gamut = <0x1d00 0x50000>;
				qcom,sde-vig-igc = <0x1d00 0x50000>;
				qcom,sde-vig-inverse-pma;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-igc = <0x400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x200>;
				};

				dgm@1 {
					qcom,sde-dma-igc = <0x1400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x1200>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x0 0x30001>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-gamut = <0x1000 0x40001>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "mmcx";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0x26 0x801 0x420>;
				phandle = <0x2fb>;
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x17 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800>;
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x4>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x249f0 0x1 0x24e 0x0 0x493e0>;
			};
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x0>;
			compatible = "qcom,sde-rsc";
			reg = <0xaf20000 0x1c44 0xaf30000 0x3fd4 0xaf00000 0x8008>;
			reg-names = "drv", "wrapper", "dispcc";
			qcom,sde-rsc-version = <0x2>;
			vdd-supply = <0x1d>;
			clocks = <0x24 0x36 0x24 0x2e 0x24 0x35>;
			clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
			clock-rate = <0x0 0x0 0x0>;
			qcom,sde-dram-channels = <0x2>;
			mboxes = <0x27 0x0>;
			mbox-names = "disp_rsc";
			phandle = <0x2fc>;

			qcom,sde-data-bus {
				qcom,msm-bus,name = "disp_rsc_mnoc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x2>;
				qcom,msm-bus,vectors-KBps = <0x4e23 0x5023 0x0 0x0 0x4e24 0x5023 0x0 0x0 0x4e23 0x5023 0x0 0x61a800 0x4e24 0x5023 0x0 0x61a800 0x4e23 0x5023 0x0 0x61a800 0x4e24 0x5023 0x0 0x61a800>;
			};

			qcom,sde-llcc-bus {
				qcom,msm-bus,name = "disp_rsc_llcc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e21 0x5021 0x0 0x0 0x4e21 0x5021 0x0 0x61a800 0x4e21 0x5021 0x0 0x61a800>;
			};

			qcom,sde-ebi-bus {
				qcom,msm-bus,name = "disp_rsc_ebi";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e20 0x5020 0x0 0x0 0x4e20 0x5020 0x0 0x61a800 0x4e20 0x5020 0x0 0x61a800>;
			};
		};

		qcom,mdss_rotator@ae00000 {
			compatible = "qcom,sde_rotator";
			reg = <0xae00000 0xac000 0xaeb8000 0x3000>;
			reg-names = "mdp_phys", "rot_vbif_phys";
			#list-cells = <0x1>;
			qcom,mdss-rot-mode = <0x1>;
			qcom,mdss-highest-bank-bit = <0x2>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x19 0x200 0x0 0x0 0x19 0x200 0x0 0x61a800 0x19 0x200 0x0 0x61a800>;
			rot-vdd-supply = <0x1d>;
			qcom,supply-names = "rot-vdd";
			clocks = <0x1b 0x14 0x1b 0x16 0x24 0x0 0x24 0x33>;
			clock-names = "gcc_iface", "gcc_bus", "iface_clk", "rot_clk";
			interrupt-parent = <0x28>;
			interrupts = <0x2 0x0>;
			power-domains = <0x28>;
			qcom,mdss-rot-vbif-qos-setting = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,mdss-rot-vbif-memtype = <0x3 0x3>;
			qcom,mdss-rot-cdp-setting = <0x1 0x1>;
			qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
			qcom,mdss-rot-danger-lut = <0x0 0x0>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-sbuf-headroom = <0x14>;
			qcom,mdss-rot-linewidth = <0x2000>;
			cache-slice-names = "rotator";
			cache-slices = <0x29 0x4>;
			phandle = <0x2fd>;

			qcom,rot-reg-bus {
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00>;
				phandle = <0x2fe>;
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				iommus = <0x26 0x2040 0x0>;
				qcom,fullsize-va-map;
				phandle = <0x2ff>;
			};

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_sde_rot_sec";
				iommus = <0x26 0x2041 0x0>;
				qcom,fullsize-va-map;
				phandle = <0x300>;
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			compatible = "qcom,dsi-ctrl-hw-v2.3";
			label = "dsi-ctrl-0";
			cell-index = <0x0>;
			reg = <0xae94000 0x400 0xaf08000 0x4>;
			reg-names = "dsi_ctrl", "disp_cc_base";
			interrupt-parent = <0x28>;
			interrupts = <0x4 0x0>;
			vdda-1p2-supply = <0x2a>;
			clocks = <0x24 0x2 0x24 0x3 0x24 0x5 0x24 0x2f 0x24 0x30 0x24 0x27>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			phandle = <0x301>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			compatible = "qcom,dsi-ctrl-hw-v2.3";
			label = "dsi-ctrl-1";
			cell-index = <0x1>;
			reg = <0xae96000 0x400 0xaf08000 0x4>;
			reg-names = "dsi_ctrl", "disp_cc_base";
			interrupt-parent = <0x28>;
			interrupts = <0x5 0x0>;
			vdda-1p2-supply = <0x2a>;
			clocks = <0x24 0x6 0x24 0x7 0x24 0x9 0x24 0x31 0x24 0x32 0x24 0x29>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			phandle = <0x302>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94400 {
			compatible = "qcom,dsi-phy-v4.0";
			label = "dsi-phy-0";
			cell-index = <0x0>;
			reg = <0xae94400 0x760>;
			reg-names = "dsi_phy";
			vdda-0p9-supply = <0x2b>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			phandle = <0x303>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae96400 {
			compatible = "qcom,dsi-phy-v4.0";
			label = "dsi-phy-1";
			cell-index = <0x1>;
			reg = <0xae96400 0x760>;
			reg-names = "dsi_phy";
			vdda-0p9-supply = <0x2b>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			phandle = <0x304>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,dp_display@0 {
			cell-index = <0x0>;
			compatible = "qcom,dp-display";
			vdda-1p2-supply = <0x2a>;
			vdda-0p9-supply = <0x2b>;
			reg = <0xae90000 0xdc 0xae90200 0xc0 0xae90400 0x508 0xae90a00 0x94 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf02000 0x1a0 0x780000 0x621c 0x88ea040 0x10 0x88e8000 0x20 0xaee1000 0x34 0xae91000 0x94>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_mmss_cc", "qfprom_physical", "dp_pll", "usb3_dp_com", "hdcp_physical", "dp_p1";
			interrupt-parent = <0x28>;
			interrupts = <0xc 0x0>;
			clocks = <0x24 0xc 0x25 0x0 0x1b 0xb6 0x1b 0xba 0x24 0x15 0x24 0x17 0x24 0x10 0x24 0x1d 0x2c 0x5 0x24 0x19 0x2c 0x5 0x24 0x1c 0x24 0x18>;
			clock-names = "core_aux_clk", "core_usb_ref_clk_src", "core_usb_ref_clk", "core_usb_pipe_clk", "link_clk", "link_iface_clk", "crypto_clk", "pixel_clk_rcg", "pixel_parent", "pixel1_clk_rcg", "pixel1_parent", "strm0_pixel_clk", "strm1_pixel_clk";
			qcom,phy-version = <0x420>;
			qcom,aux-cfg0-settings = [20 00];
			qcom,aux-cfg1-settings = [24 13];
			qcom,aux-cfg2-settings = [28 24];
			qcom,aux-cfg3-settings = [2c 00];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg9-settings = [44 03];
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,mst-enable;
			qcom,dsc-feature-enable;
			qcom,fec-feature-enable;
			qcom,max-dp-dsc-blks = <0x2>;
			qcom,max-dp-dsc-input-width-pixs = <0x800>;
			phandle = <0x305>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x2d 0x0>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x2e 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x2f 0x0>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x30 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,csiphy@ac65000 {
			cell-index = <0x0>;
			compatible = "qcom,csiphy-v1.1", "qcom,csiphy";
			reg = <0xac65000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x65000>;
			interrupts = <0x0 0x1dd 0x0>;
			interrupt-names = "csiphy";
			gdscr-supply = <0x31>;
			regulator-names = "gdscr";
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x2a>;
			clocks = <0x32 0xe 0x32 0x17 0x32 0x10 0x32 0xf>;
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "turbo";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			status = "ok";
			phandle = <0x58>;
		};

		qcom,csiphy@ac66000 {
			cell-index = <0x1>;
			compatible = "qcom,csiphy-v1.1", "qcom,csiphy";
			reg = <0xac66000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x66000>;
			interrupts = <0x0 0x1de 0x0>;
			interrupt-names = "csiphy";
			gdscr-supply = <0x31>;
			regulator-names = "gdscr";
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x2a>;
			clocks = <0x32 0xe 0x32 0x18 0x32 0x12 0x32 0x11>;
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "turbo";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			status = "ok";
			phandle = <0x59>;
		};

		qcom,csiphy@ac67000 {
			cell-index = <0x2>;
			compatible = "qcom,csiphy-v1.1", "qcom,csiphy";
			reg = <0xac67000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x67000>;
			interrupts = <0x0 0x1df 0x0>;
			interrupt-names = "csiphy";
			gdscr-supply = <0x31>;
			regulator-names = "gdscr";
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x2a>;
			clocks = <0x32 0xe 0x32 0x19 0x32 0x14 0x32 0x13>;
			clock-names = "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			src-clock-name = "csi2phytimer_clk_src";
			clock-cntl-level = "turbo";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			status = "ok";
			phandle = <0x5a>;
		};

		qcom,csiphy@ac68000 {
			cell-index = <0x3>;
			compatible = "qcom,csiphy-v1.1", "qcom,csiphy";
			reg = <0xac68000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x68000>;
			interrupts = <0x0 0x1c0 0x0>;
			interrupt-names = "csiphy";
			gdscr-supply = <0x31>;
			regulator-names = "gdscr";
			csi-vdd-voltage = <0x124f80>;
			mipi-csi-vdd-supply = <0x2a>;
			clocks = <0x32 0xe 0x32 0x1a 0x32 0x16 0x32 0x15>;
			clock-names = "cphy_rx_clk_src", "csiphy3_clk", "csi3phytimer_clk_src", "csi3phytimer_clk";
			src-clock-name = "csi3phytimer_clk_src";
			clock-cntl-level = "turbo";
			clock-rates = <0x17d78400 0x0 0x11e1a300 0x0>;
			status = "ok";
			phandle = <0x5b>;
		};

		qcom,cci@ac4a000 {
			cell-index = <0x0>;
			compatible = "qcom,cci";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xac4a000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4a000>;
			interrupt-names = "cci";
			interrupts = <0x0 0x1cc 0x0>;
			status = "ok";
			gdscr-supply = <0x31>;
			regulator-names = "gdscr";
			clocks = <0x32 0x9 0x32 0x8>;
			clock-names = "cci_0_clk_src", "cci_0_clk";
			src-clock-name = "cci_0_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0x0>;
			pinctrl-names = "cam_default", "cam_suspend";
			pinctrl-0 = <0x33 0x34>;
			pinctrl-1 = <0x35 0x36>;
			gpios = <0x37 0x11 0x0 0x37 0x12 0x0 0x37 0x13 0x0 0x37 0x14 0x0>;
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			phandle = <0x5c>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x306>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x307>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x1>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x308>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x309>;
			};
		};

		qcom,cci@ac4b000 {
			cell-index = <0x1>;
			compatible = "qcom,cci";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xac4b000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4b000>;
			interrupt-names = "cci";
			interrupts = <0x0 0x10f 0x0>;
			status = "ok";
			gdscr-supply = <0x31>;
			regulator-names = "gdscr";
			clocks = <0x32 0xb 0x32 0xa>;
			clock-names = "cci_1_clk_src", "cci_1_clk";
			src-clock-name = "cci_1_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x23c3460 0x0>;
			pinctrl-names = "cam_default", "cam_suspend";
			pinctrl-0 = <0x38 0x39>;
			pinctrl-1 = <0x3a 0x3b>;
			gpios = <0x37 0x1f 0x0 0x37 0x20 0x0 0x37 0x21 0x0 0x37 0x22 0x0>;
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA2", "CCI_I2C_CLK2", "CCI_I2C_DATA3", "CCI_I2C_CLK3";
			phandle = <0x5d>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x30a>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x30b>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x1>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x30c>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x30d>;
			};
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x840 0x620 0x26 0x860 0x620 0x26 0xa40 0x620 0x26 0xa60 0x620 0x26 0xc40 0x620 0x26 0xc60 0x620 0x26 0xe40 0x620 0x26 0xe60 0x620>;
				label = "ife";

				iova-mem-map {
					phandle = <0x30e>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x2180 0x20 0x26 0x21a0 0x20>;
				label = "jpeg";

				iova-mem-map {
					phandle = <0x30f>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0x3c>;
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x2222 0x0 0x26 0x2080 0x20 0x26 0x20a0 0x20 0x26 0x2100 0x20 0x26 0x2120 0x20 0x26 0x20c0 0x0 0x26 0x2140 0x0>;
				label = "icp";

				iova-mem-map {
					phandle = <0x310>;

					iova-mem-region-firmware {
						iova-region-name = "firmware";
						iova-region-start = <0x0>;
						iova-region-len = <0x500000>;
						iova-region-id = <0x0>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						iova-region-len = <0x9600000>;
						iova-region-id = <0x1>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-name = "secheap";
						iova-region-start = <0x10a00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x4>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						iova-region-len = <0xcf300000>;
						iova-region-id = <0x3>;
						status = "ok";
					};

					iova-mem-qdss-region {
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x5>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x2000 0x0>;
				label = "cpas-cdm0";

				iova-mem-map {
					phandle = <0x311>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};

			msm_cam_smmu_fd {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x21c0 0x20 0x26 0x21e0 0x20>;
				label = "fd";

				iova-mem-map {
					phandle = <0x312>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_lrme {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x26 0x20e0 0x0 0x26 0x2160 0x0>;
				label = "lrme";

				iova-mem-map {
					phandle = <0x313>;

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						iova-region-len = <0x6400000>;
						iova-region-id = <0x1>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0xd800000>;
						iova-region-len = <0xd2800000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};
		};

		qcom,cam-cpas@ac40000 {
			cell-index = <0x0>;
			compatible = "qcom,cam-cpas";
			label = "cpas";
			arch-compat = "cpas_top";
			status = "ok";
			reg-names = "cam_cpas_top", "cam_camnoc";
			reg = <0xac40000 0x1000 0xac42000 0x5000>;
			reg-cam-base = <0x40000 0x42000>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0x1cb 0x0>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x31>;
			clock-names = "gcc_ahb_clk", "gcc_axi_hf_clk", "gcc_axi_sf_clk", "slow_ahb_clk_src", "cpas_ahb_clk", "camnoc_axi_clk_src", "camnoc_axi_clk";
			clocks = <0x1b 0x8 0x1b 0x9 0x1b 0xa 0x32 0x5f 0x32 0xd 0x32 0x6 0x32 0x5>;
			src-clock-name = "camnoc_axi_clk_src";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x124f800 0x0 0x124f800 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x8f0d180 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0xfe50fb0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x1312d000 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x1c9c3800 0x0>;
			clock-cntl-level = "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			control-camnoc-axi-clk;
			camnoc-bus-width = <0x20>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x7>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x12c00 0x1 0x24d 0x0 0x12c00 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x249f0 0x1 0x24d 0x0 0x493e0 0x1 0x24d 0x0 0x493e0>;
			vdd-corners = <0x1 0x11 0x31 0x41 0x81 0xc1 0x101 0x141 0x151 0x181 0x1a1>;
			vdd-corner-ahb-mapping = "suspend", "suspend", "minsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "csiphy3", "cci0", "cci1", "csid0", "csid1", "csid2", "csid3", "ife0", "ife1", "ife2", "ife3", "ipe0", "ipe1", "cam-cdm-intf0", "cpas-cdm0", "bps0", "icp0", "jpeg-dma0", "jpeg-enc0", "fd0", "lrmecpas0";
			client-axi-port-names = "cam_hf_1", "cam_hf_2", "cam_hf_1", "cam_hf_2", "cam_sf_1", "cam_sf_1", "cam_hf_1", "cam_hf_2", "cam_hf_1", "cam_hf_2", "cam_hf_1", "cam_hf_2", "cam_hf_1", "cam_hf_2", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1";
			client-bus-camnoc-based;

			qcom,axi-port-list {

				qcom,axi-port1 {
					qcom,axi-port-name = "cam_hf_1";
					ib-bw-voting-needed;

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x88 0x200 0x0 0x0 0x88 0x200 0x0 0x0>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x92 0x30a 0x0 0x0 0x92 0x30a 0x0 0x0>;
					};
				};

				qcom,axi-port2 {
					qcom,axi-port-name = "cam_hf_2";
					ib-bw-voting-needed;

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_2_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x91 0x200 0x0 0x0 0x91 0x200 0x0 0x0>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_2_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x93 0x30a 0x0 0x0 0x93 0x30a 0x0 0x0>;
					};
				};

				qcom,axi-port3 {
					qcom,axi-port-name = "cam_sf_1";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_sf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x89 0x200 0x0 0x0 0x89 0x200 0x0 0x0>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_sf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x94 0x30a 0x0 0x0 0x94 0x30a 0x0 0x0>;
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			compatible = "qcom,cam-cdm-intf";
			cell-index = <0x0>;
			label = "cam-cdm-intf";
			num-hw-cdm = <0x1>;
			cdm-client-names = "vfe", "jpegdma", "jpegenc", "fd", "lrmecdm";
			status = "ok";
		};

		qcom,cpas-cdm0@ac48000 {
			cell-index = <0x0>;
			compatible = "qcom,cam170-cpas-cdm0";
			label = "cpas-cdm";
			reg = <0xac48000 0x1000>;
			reg-names = "cpas-cdm";
			reg-cam-base = <0x48000>;
			interrupts = <0x0 0x1cd 0x0>;
			interrupt-names = "cpas-cdm";
			regulator-names = "camss";
			camss-supply = <0x31>;
			clock-names = "cam_cc_cpas_slow_ahb_clk", "cam_cc_cpas_ahb_clk";
			clocks = <0x32 0x5f 0x32 0xd>;
			clock-rates = <0x0 0x0>;
			clock-cntl-level = "svs";
			cdm-client-names = "ife";
			status = "ok";
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			arch-compat = "ife";
			status = "ok";
		};

		qcom,csid0@acb3000 {
			cell-index = <0x0>;
			compatible = "qcom,csid175";
			reg-names = "csid";
			reg = <0xacb3000 0x1000>;
			reg-cam-base = <0xb3000>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d0 0x0>;
			regulator-names = "camss", "ife0";
			camss-supply = <0x31>;
			ife0-supply = <0x3d>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clocks = <0x32 0x28 0x32 0x27 0x32 0xe 0x32 0x26 0x32 0x25 0x32 0x24 0x32 0x23>;
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x21426780 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x25f7d940 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x327c31c0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x389fd980 0x0 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x5e>;
		};

		qcom,vfe0@acaf000 {
			cell-index = <0x0>;
			compatible = "qcom,vfe175";
			reg-names = "ife", "cam_camnoc";
			reg = <0xacaf000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xaf000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d1 0x0>;
			regulator-names = "camss", "ife0";
			camss-supply = <0x31>;
			ife0-supply = <0x3d>;
			clock-names = "ife_clk_src", "ife_clk", "ife_axi_clk";
			clocks = <0x32 0x25 0x32 0x24 0x32 0x23>;
			clock-rates = <0x17d78400 0x0 0x0 0x21426780 0x0 0x0 0x25f7d940 0x0 0x0 0x327c31c0 0x0 0x0 0x389fd980 0x0 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x32 0x29>;
			clock-rates-option = <0x2d4cae00>;
			status = "ok";
			phandle = <0x5f>;
		};

		qcom,csid1@acba000 {
			cell-index = <0x1>;
			compatible = "qcom,csid175";
			reg-names = "csid";
			reg = <0xacba000 0x1000>;
			reg-cam-base = <0xba000>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d2 0x0>;
			regulator-names = "camss", "ife1";
			camss-supply = <0x31>;
			ife1-supply = <0x3e>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk", "ife_axi_clk";
			clocks = <0x32 0x2f 0x32 0x2e 0x32 0xe 0x32 0x2d 0x32 0x2c 0x32 0x2b 0x32 0x2a>;
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x21426780 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x25f7d940 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x327c31c0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x389fd980 0x0 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x60>;
		};

		qcom,vfe1@acb6000 {
			cell-index = <0x1>;
			compatible = "qcom,vfe175";
			reg-names = "ife", "cam_camnoc";
			reg = <0xacb6000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xb6000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d3 0x0>;
			regulator-names = "camss", "ife1";
			camss-supply = <0x31>;
			ife1-supply = <0x3e>;
			clock-names = "ife_clk_src", "ife_clk", "ife_axi_clk";
			clocks = <0x32 0x2c 0x32 0x2b 0x32 0x2a>;
			clock-rates = <0x17d78400 0x0 0x0 0x21426780 0x0 0x0 0x25f7d940 0x0 0x0 0x327c31c0 0x0 0x0 0x389fd980 0x0 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x32 0x30>;
			clock-rates-option = <0x2d4cae00>;
			status = "ok";
			phandle = <0x61>;
		};

		qcom,csid-lite0@acc8000 {
			cell-index = <0x2>;
			compatible = "qcom,csid-lite175";
			reg-names = "csid-lite";
			reg = <0xacc8000 0x1000>;
			reg-cam-base = <0xc8000>;
			interrupt-names = "csid-lite";
			interrupts = <0x0 0x1d4 0x0>;
			regulator-names = "camss";
			camss-supply = <0x31>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk";
			clocks = <0x32 0x35 0x32 0x34 0x32 0xe 0x32 0x33 0x32 0x32 0x32 0x31>;
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x1312d000 0x0 0x17d78400 0x0 0x0 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0 0x23c34600 0x0 0x0 0x0 0x23c34600 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x62>;
		};

		qcom,vfe-lite0@acc4000 {
			cell-index = <0x2>;
			compatible = "qcom,vfe-lite175";
			reg-names = "ife-lite";
			reg = <0xacc4000 0x4000>;
			reg-cam-base = <0xc4000>;
			interrupt-names = "ife-lite";
			interrupts = <0x0 0x1d5 0x0>;
			regulator-names = "camss";
			camss-supply = <0x31>;
			clock-names = "ife_clk_src", "ife_clk";
			clocks = <0x32 0x32 0x32 0x31>;
			clock-rates = <0x1312d000 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x23c34600 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x64>;
		};

		qcom,csid-lite1@accf000 {
			cell-index = <0x3>;
			compatible = "qcom,csid-lite175";
			reg-names = "csid-lite";
			reg = <0xaccf000 0x1000>;
			reg-cam-base = <0xcf000>;
			interrupt-names = "csid-lite";
			interrupts = <0x0 0x167 0x0>;
			regulator-names = "camss";
			camss-supply = <0x31>;
			clock-names = "ife_csid_clk_src", "ife_csid_clk", "cphy_rx_clk_src", "ife_cphy_rx_clk", "ife_clk_src", "ife_clk";
			clocks = <0x32 0x3a 0x32 0x39 0x32 0xe 0x32 0x38 0x32 0x37 0x32 0x36>;
			clock-rates = <0x17d78400 0x0 0x0 0x0 0x1312d000 0x0 0x17d78400 0x0 0x0 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x0 0x0 0x1c9c3800 0x0 0x23c34600 0x0 0x0 0x0 0x23c34600 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_csid_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x63>;
		};

		qcom,vfe-lite1@accb000 {
			cell-index = <0x3>;
			compatible = "qcom,vfe-lite175";
			reg-names = "ife-lite";
			reg = <0xaccb000 0x4000>;
			reg-cam-base = <0xcb000>;
			interrupt-names = "ife-lite";
			interrupts = <0x0 0x168 0x0>;
			regulator-names = "camss";
			camss-supply = <0x31>;
			clock-names = "ife_clk_src", "ife_clk";
			clocks = <0x32 0x37 0x32 0x36>;
			clock-rates = <0x1312d000 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x23c34600 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "ife_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x65>;
		};

		qcom,cam-icp {
			compatible = "qcom,cam-icp";
			compat-hw-name = "qcom,a5", "qcom,ipe0", "qcom,ipe1", "qcom,bps";
			num-a5 = <0x1>;
			num-ipe = <0x2>;
			num-bps = <0x1>;
			icp_pc_en;
			ipe_bps_pc_en;
			status = "ok";
		};

		qcom,a5@ac00000 {
			cell-index = <0x0>;
			compatible = "qcom,cam-a5";
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-names = "a5_qgic", "a5_sierra", "a5_csr";
			reg-cam-base = <0x0 0x10000 0x18000>;
			interrupts = <0x0 0x1cf 0x0>;
			interrupt-names = "a5";
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x31>;
			clock-names = "soc_fast_ahb", "icp_ahb_clk", "icp_clk_src", "icp_clk";
			clocks = <0x32 0x1b 0x32 0x20 0x32 0x22 0x32 0x21>;
			clock-rates = <0xbebc200 0x0 0x17d78400 0x0 0x17d78400 0x0 0x23c34600 0x0>;
			clock-cntl-level = "svs", "turbo";
			fw_name = "CAMERA_ICP.elf";
			ubwc-cfg = <0x7b 0x1ef>;
			status = "ok";
			phandle = <0x66>;
		};

		qcom,ipe0 {
			cell-index = <0x0>;
			compatible = "qcom,cam-ipe";
			reg = <0xac87000 0x3000>;
			reg-names = "ipe0_top";
			reg-cam-base = <0x87000>;
			regulator-names = "ipe0-vdd";
			ipe0-vdd-supply = <0x3f>;
			clock-names = "ipe_0_ahb_clk", "ipe_0_areg_clk", "ipe_0_axi_clk", "ipe_0_clk_src", "ipe_0_clk";
			src-clock-name = "ipe_0_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x32 0x3b 0x32 0x3c 0x32 0x3d 0x32 0x3f 0x32 0x3e>;
			clock-rates = <0x0 0x0 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x1c4fecc0 0x0 0x0 0x0 0x0 0x1efe9200 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			status = "ok";
			phandle = <0x67>;
		};

		qcom,ipe1 {
			cell-index = <0x1>;
			compatible = "qcom,cam-ipe";
			reg = <0xac91000 0x3000>;
			reg-names = "ipe1_top";
			reg-cam-base = <0x91000>;
			regulator-names = "ipe1-vdd";
			ipe1-vdd-supply = <0x40>;
			clock-names = "ipe_1_ahb_clk", "ipe_1_areg_clk", "ipe_1_axi_clk", "ipe_1_clk_src", "ipe_1_clk";
			src-clock-name = "ipe_1_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x32 0x40 0x32 0x41 0x32 0x42 0x32 0x3f 0x32 0x43>;
			clock-rates = <0x0 0x0 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x1c4fecc0 0x0 0x0 0x0 0x0 0x1efe9200 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			status = "ok";
			phandle = <0x314>;
		};

		qcom,bps {
			cell-index = <0x0>;
			compatible = "qcom,cam-bps";
			reg = <0xac6f000 0x3000>;
			reg-names = "bps_top";
			reg-cam-base = <0x6f000>;
			regulator-names = "bps-vdd";
			bps-vdd-supply = <0x41>;
			clock-names = "bps_ahb_clk", "bps_areg_clk", "bps_axi_clk", "bps_clk_src", "bps_clk";
			src-clock-name = "bps_clk_src";
			clock-control-debugfs = "true";
			clocks = <0x32 0x0 0x32 0x1 0x32 0x2 0x32 0x4 0x32 0x3>;
			clock-rates = <0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			status = "ok";
			phandle = <0x68>;
		};

		qcom,cam-jpeg {
			compatible = "qcom,cam-jpeg";
			compat-hw-name = "qcom,jpegenc", "qcom,jpegdma";
			num-jpeg-enc = <0x1>;
			num-jpeg-dma = <0x1>;
			status = "ok";
		};

		qcom,jpegenc@ac4e000 {
			cell-index = <0x0>;
			compatible = "qcom,cam_jpeg_enc";
			reg-names = "jpege_hw";
			reg = <0xac4e000 0x4000>;
			reg-cam-base = <0x4e000>;
			interrupt-names = "jpeg";
			interrupts = <0x0 0x1da 0x0>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x31>;
			clock-names = "jpegenc_clk_src", "jpegenc_clk";
			clocks = <0x32 0x45 0x32 0x44>;
			clock-rates = <0x23c34600 0x0>;
			src-clock-name = "jpegenc_clk_src";
			clock-cntl-level = "nominal";
			status = "ok";
			phandle = <0x315>;
		};

		qcom,jpegdma@0xac52000 {
			cell-index = <0x0>;
			compatible = "qcom,cam_jpeg_dma";
			reg-names = "jpegdma_hw";
			reg = <0xac52000 0x4000>;
			reg-cam-base = <0x52000>;
			interrupt-names = "jpegdma";
			interrupts = <0x0 0x1db 0x0>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x31>;
			clock-names = "jpegdma_clk_src", "jpegdma_clk";
			clocks = <0x32 0x45 0x32 0x44>;
			clock-rates = <0x23c34600 0x0>;
			src-clock-name = "jpegdma_clk_src";
			clock-cntl-level = "nominal";
			status = "ok";
			phandle = <0x316>;
		};

		qcom,cam-fd {
			compatible = "qcom,cam-fd";
			compat-hw-name = "qcom,fd";
			num-fd = <0x1>;
			status = "ok";
		};

		qcom,fd@ac5a000 {
			cell-index = <0x0>;
			compatible = "qcom,fd501";
			reg-names = "fd_core", "fd_wrapper";
			reg = <0xac5a000 0x1000 0xac5b000 0x400>;
			reg-cam-base = <0x5a000 0x5b000>;
			interrupt-names = "fd";
			interrupts = <0x0 0x1ce 0x0>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x31>;
			clock-names = "fd_core_clk_src", "fd_core_clk", "fd_core_uar_clk";
			clocks = <0x32 0x1d 0x32 0x1c 0x32 0x1e>;
			src-clock-name = "fd_core_clk_src";
			clock-control-debugfs = "true";
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-rates = <0x17d78400 0x0 0x0 0x1c9c3800 0x0 0x0 0x23c34600 0x0 0x0>;
			status = "ok";
			phandle = <0x317>;
		};

		qcom,cam-lrme {
			compatible = "qcom,cam-lrme";
			arch-compat = "lrme";
			status = "ok";
		};

		qcom,lrme@ac6b000 {
			cell-index = <0x0>;
			compatible = "qcom,lrme";
			reg-names = "lrme";
			reg = <0xac6b000 0xa00>;
			reg-cam-base = <0x6b000>;
			interrupt-names = "lrme";
			interrupts = <0x0 0x1dc 0x0>;
			regulator-names = "camss";
			camss-supply = <0x31>;
			clock-names = "lrme_clk_src", "lrme_clk";
			clocks = <0x32 0x47 0x32 0x46>;
			clock-rates = <0xe4e1c00 0x0 0x11e1a300 0x0 0x1312d000 0x0 0x17d78400 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			src-clock-name = "lrme_clk_src";
			status = "ok";
			phandle = <0x318>;
		};

		qcom,smp2p_interrupt_qvrexternal_5_out {
			compatible = "qcom,smp2p-interrupt-qvrexternal-5-out";
			qcom,smem-states = <0x42 0x0>;
			qcom,smem-state-names = "qvrexternal-smp2p-out";
		};

		qcom,spss_utils {
			compatible = "qcom,spss-utils";
			qcom,spss-fuse1-addr = <0x7841c4>;
			qcom,spss-fuse1-bit = <0x1b>;
			qcom,spss-fuse2-addr = <0x7841c4>;
			qcom,spss-fuse2-bit = <0x1a>;
			qcom,spss-dev-firmware-name = "spss2d";
			qcom,spss-test-firmware-name = "spss2t";
			qcom,spss-prod-firmware-name = "spss2p";
			qcom,spss-debug-reg-addr = <0x1886020>;
			qcom,spss-emul-type-reg-addr = <0x1fc8004>;
			status = "ok";
			phandle = <0x319>;
		};

		qcom,spcom {
			compatible = "qcom,spcom";
			qcom,spcom-ch-names = "sp_kernel", "sp_ssr";
			status = "ok";
		};

		jtagmm@7040000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x43 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x13>;
			phandle = <0x31a>;
		};

		jtagmm@7140000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x43 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x14>;
			phandle = <0x31b>;
		};

		jtagmm@7240000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x43 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x15>;
			phandle = <0x31c>;
		};

		jtagmm@7340000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x43 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x16>;
			phandle = <0x31d>;
		};

		jtagmm@7440000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x43 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x17>;
			phandle = <0x31e>;
		};

		jtagmm@7540000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x43 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x18>;
			phandle = <0x31f>;
		};

		jtagmm@7640000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x43 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x19>;
			phandle = <0x320>;
		};

		jtagmm@7740000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x43 0x0>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x1a>;
			phandle = <0x321>;
		};

		interrupt-controller@17a00000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x3>;
			interrupt-controller;
			#redistributor-regions = <0x1>;
			redistributor-stride = <0x0 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
			interrupts = <0x1 0x9 0x4>;
			interrupt-parent = <0x44>;
			phandle = <0x44>;
		};

		gict@17a20000 {
			compatible = "arm,gic-600-erp";
			reg = <0x17a20000 0x10000>;
			reg-names = "gict-base";
			interrupt-config = <0x2e 0x11>;
			interrupt-names = "gict-fault", "gict-err";
			interrupts = <0x0 0x2e 0x4 0x0 0x11 0x4>;
			phandle = <0x322>;
		};

		interrupt-controller@0xb220000 {
			compatible = "qcom,pdc-sm8150";
			reg = <0xb220000 0x400>;
			#interrupt-cells = <0x3>;
			interrupt-parent = <0x44>;
			interrupt-controller;
			phandle = <0x1>;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0x1 0xf08 0x1 0x2 0xf08 0x1 0x3 0xf08 0x1 0x0 0xf08>;
			clock-frequency = <0x124f800>;
		};

		timer@0x17c20000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17c20000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@0x17c21000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x6 0x4>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17c26000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		llcc-pmu@90cc000 {
			compatible = "qcom,qcom-llcc-pmu";
			reg = <0x90cc000 0x300>;
			reg-names = "lagg-base";
			phandle = <0x323>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x45>;

			opp-150 {
				opp-hz = <0x0 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x0 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x0 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x0 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x0 0x300a>;
			};

			opp-933 {
				opp-hz = <0x0 0x379c>;
			};

			opp-1000 {
				opp-hz = <0x0 0x3b9a>;
			};
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x1 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x45>;
			phandle = <0x46>;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6400 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x90b6400 0x300 0x90b6300 0x200>;
			reg-names = "base", "global_base";
			interrupts = <0x0 0x245 0x4>;
			qcom,mport = <0x0>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x46>;
			qcom,count-unit = <0x10000>;
			phandle = <0x324>;
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x47>;

			opp-200 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x0 0xf27>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
			};

			opp-2092 {
				opp-hz = <0x0 0x1f2c>;
			};

			opp-1353 {
				opp-hz = <0x0 0x1429>;
			};
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x47>;
			phandle = <0x48>;
		};

		qcom,cpu-llcc-ddr-bwmon@90cd000 {
			compatible = "qcom,bimc-bwmon5";
			reg = <0x90cd000 0x1000>;
			reg-names = "base";
			interrupts = <0x0 0x51 0x4>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x48>;
			qcom,count-unit = <0x10000>;
			phandle = <0x325>;
		};

		suspendable-ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x49>;

			opp-0 {
				opp-hz = <0x0 0x0>;
			};

			opp-200 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x0 0xf27>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
			};

			opp-2092 {
				opp-hz = <0x0 0x1f2c>;
			};

			opp-1353 {
				opp-hz = <0x0 0x1429>;
			};
		};

		qcom,npu-npu-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x9a 0x200>;
			operating-points-v2 = <0x49>;
			phandle = <0x4a>;
		};

		qcom,npu-npu-ddr-bwmon@9960300 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x9960300 0x300 0x9960200 0x200>;
			reg-names = "base", "global_base";
			interrupts = <0x0 0x16d 0x4>;
			qcom,mport = <0x0>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x4a>;
			qcom,count-unit = <0x10000>;
			phandle = <0x326>;
		};

		qcom,cdsp-cdsp-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x4b 0x3>;
			governor = "powersave";
			phandle = <0x6c>;
		};

		qcom,cpu0-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x4b 0x0>;
			governor = "performance";
			phandle = <0x4c>;
		};

		qcom,cpu0-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x4c>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x493e0 0x11e1a300 0x79e00 0x18085800 0x8ca00 0x1dc13000 0xa4100 0x249f0000 0xbb800 0x2a57d800 0xe5b00 0x3010b000 0xfd200 0x35c98800 0x10fe00 0x3b826000 0x127500 0x40177880 0x13ec00 0x45cf1800 0x151800 0x4b87f000 0x168f00 0x501bd000 0x18e700 0x5b8d8000 0x1b3f00 0x60216000>;
			phandle = <0x327>;
		};

		qcom,cpu4-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x4b 0x1>;
			governor = "performance";
			phandle = <0x4d>;
		};

		qcom,cpu4-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18 0x19>;
			qcom,target-dev = <0x4d>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x493e0 0x11e1a300 0xc9900 0x249f0000 0x11df00 0x3010b000 0x156300 0x3b826000 0x1a1300 0x4b87f000 0x1ec300 0x501bd000 0x24ea00 0x5b8d8000 0x2b5c00 0x60216000>;
			phandle = <0x328>;
		};

		qcom,cpu7-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0x4b 0x2>;
			governor = "performance";
			phandle = <0x4e>;
		};

		qcom,cpu7-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x1a>;
			qcom,target-dev = <0x4e>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x493e0 0x11e1a300 0xc9900 0x249f0000 0x11df00 0x3010b000 0x156300 0x3b826000 0x1a1300 0x4b87f000 0x1ec300 0x501bd000 0x24ea00 0x5b8d8000 0x2b5c00 0x60152b00>;
			phandle = <0x329>;
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x1 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x45>;
			phandle = <0x4f>;
		};

		qcom,cpu0-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x4f>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0x493e0 0x8f0 0xbb800 0x11e1 0x168f00 0x1bc6 0x18e700 0x23c3>;
			phandle = <0x32a>;
		};

		qcom,cpu4-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x1 0x302>;
			qcom,active-only;
			operating-points-v2 = <0x45>;
			phandle = <0x50>;
		};

		qcom,cpu4-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18 0x19 0x1a>;
			qcom,target-dev = <0x50>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0x493e0 0x8f0 0xad700 0x11e1 0x101d00 0x1bc6 0x13a100 0x23c3 0x1b8a00 0x300a 0x286e00 0x379c 0x2dc6c0 0x3b9a>;
			phandle = <0x32b>;
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x47>;
			phandle = <0x51>;
		};

		qcom,cpu0-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x51>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,core-dev-table = <0x493e0 0x2fa 0xbb800 0x6b8 0x10fe00 0x826 0x168f00 0xb71 0x18e700 0xf27>;
			phandle = <0x32c>;
		};

		qcom,cpu4-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x47>;
			phandle = <0x52>;
		};

		qcom,cpu4-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18 0x19 0x1a>;
			qcom,target-dev = <0x52>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,core-dev-table = <0x493e0 0x2fa 0xad700 0x6b8 0xc9900 0x826 0x101d00 0xb71 0x13a100 0xf27 0x189c00 0x1429 0x1b8a00 0x172b 0x286e00 0x1ae1 0x2dc6c0 0x1f2c>;
			phandle = <0x32d>;
		};

		qcom,cpu4-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x47>;
			phandle = <0x53>;
		};

		qcom,cpu4-computemon {
			compatible = "qcom,arm-cpu-mon";
			qcom,cpulist = <0x17 0x18 0x19 0x1a>;
			qcom,target-dev = <0x53>;
			qcom,core-dev-table = <0x1d4c00 0x2fa 0x2aa080 0xf27 0x2dc6c0 0x1f2c>;
			phandle = <0x32e>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x1 0x5 0x4>;
			phandle = <0x32f>;
		};

		qcom,msm-imem@146bf000 {
			compatible = "qcom,msm-imem";
			reg = <0x146bf000 0x1000>;
			ranges = <0x0 0x146bf000 0x1000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};
		};

		restart@c264000 {
			compatible = "qcom,pshold";
			reg = <0xc264000 0x4 0x1fd3000 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,aop-ddr-msgs {
			compatible = "qcom,aop-ddr-msgs";
			mboxes = <0x1f 0x0>;
			mbox-name = "restart-ddr-mbox";
		};

		qcom,mpm2-sleep-counter@0xc221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,bus_proxy_client {
			compatible = "qcom,bus-proxy-client";
			qcom,msm-bus,name = "bus-proxy-client";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24d 0x0 0x0 0x1 0x254 0x0 0x0 0x1 0x24e 0x0 0x1 0x1 0x24d 0x0 0x1 0x1 0x254 0x0 0x1>;
			status = "ok";
			phandle = <0x330>;
		};

		keepalive-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x54>;

			opp-1 {
				opp-hz = <0x0 0x1>;
			};
		};

		qcom,snoc_cnoc_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x1 0x273>;
			qcom,active-only;
			status = "ok";
			operating-points-v2 = <0x54>;
			phandle = <0x331>;
		};

		qcom,cdsp_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x9a 0x2756>;
			qcom,active-only;
			status = "ok";
			operating-points-v2 = <0x54>;
			phandle = <0x332>;
		};

		qcom,rpmhclk {
			compatible = "qcom,rpmh-clk-sm8150";
			mboxes = <0x55 0x0>;
			mbox-names = "apps";
			#clock-cells = <0x1>;
			phandle = <0x25>;
		};

		qcom,aopclk {
			compatible = "qcom,aop-qmp-clk";
			#clock-cells = <0x1>;
			mboxes = <0x1f 0x0>;
			mbox-names = "qdss_clk";
			phandle = <0x43>;
		};

		qcom,gcc {
			compatible = "qcom,gcc-sm8150-v2", "syscon";
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
			vdd_cx_ao-supply = <0x56>;
			vdd_mm-supply = <0x1c>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x1b>;
		};

		qcom,videocc@ab00000 {
			compatible = "qcom,videocc-sm8150-v2", "syscon";
			reg = <0xab00000 0x10000>;
			reg-names = "cc_base";
			vdd_mm-supply = <0x1c>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x1b 0xc0>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x6f>;
		};

		qcom,camcc {
			compatible = "qcom,camcc-sm8150-v2", "syscon";
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_mx-supply = <0x57>;
			vdd_mm-supply = <0x1c>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x1b 0x8>;
			qcom,cam_cc_csi0phytimer_clk_src-opp-handle = <0x58>;
			qcom,cam_cc_csi1phytimer_clk_src-opp-handle = <0x59>;
			qcom,cam_cc_csi2phytimer_clk_src-opp-handle = <0x5a>;
			qcom,cam_cc_csi3phytimer_clk_src-opp-handle = <0x5b>;
			qcom,cam_cc_cci_0_clk_src-opp-handle = <0x5c>;
			qcom,cam_cc_cci_1_clk_src-opp-handle = <0x5d>;
			qcom,cam_cc_ife_0_csid_clk_src-opp-handle = <0x5e>;
			qcom,cam_cc_ife_0_clk_src-opp-handle = <0x5f>;
			qcom,cam_cc_ife_1_csid_clk_src-opp-handle = <0x60>;
			qcom,cam_cc_ife_1_clk_src-opp-handle = <0x61>;
			qcom,cam_cc_ife_lite_0_csid_clk_src-opp-handle = <0x62>;
			qcom,cam_cc_ife_lite_1_csid_clk_src-opp-handle = <0x63>;
			qcom,cam_cc_ife_lite_0_clk_src-opp-handle = <0x64>;
			qcom,cam_cc_ife_lite_1_clk_src-opp-handle = <0x65>;
			qcom,cam_cc_icp_clk_src-opp-handle = <0x66>;
			qcom,cam_cc_ipe_0_clk_src-opp-handle = <0x67>;
			qcom,cam_cc_bps_clk_src-opp-handle = <0x68>;
			#clock-cells = <0x1>;
			phandle = <0x32>;
		};

		qcom,dispcc {
			compatible = "qcom,dispcc-sm8150-v2", "syscon";
			reg = <0xaf00000 0x20000>;
			reg-names = "cc_base";
			vdd_mm-supply = <0x1c>;
			clock-names = "cfg_ahb_clk";
			clocks = <0x1b 0x14>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x24>;
		};

		qcom,npucc {
			compatible = "qcom,npucc-sm8150-v2", "syscon";
			reg = <0x9910000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
			vdd_gdsc-supply = <0x69>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x70>;
		};

		qcom,gpucc {
			compatible = "qcom,gpucc-sm8150", "syscon";
			reg = <0x2c90000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x20>;
			vdd_mx-supply = <0x57>;
			qcom,gpu_cc_gmu_clk_src-opp-handle = <0x6a>;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x71>;
		};

		qcom,scc@2b10000 {
			compatible = "qcom,scc-sm8150-v2";
			reg = <0x2b10000 0x30000>;
			vdd_scc_cx-supply = <0x6b>;
			#clock-cells = <0x1>;
			status = "disabled";
			phandle = <0x298>;
		};

		syscon@182a0018 {
			compatible = "syscon";
			reg = <0x182a0018 0x4>;
			phandle = <0x72>;
		};

		syscon@90b0000 {
			compatible = "syscon";
			reg = <0x90b0000 0x1000>;
			phandle = <0x73>;
		};

		qcom,cpucc {
			compatible = "qcom,clk-cpu-osm";
			reg = <0x18321000 0x1400 0x18323000 0x1400 0x18325800 0x1400 0x18327800 0x1400>;
			reg-names = "osm_l3_base", "osm_pwrcl_base", "osm_perfcl_base", "osm_perfpcl_base";
			l3-devs = <0x4c 0x4d 0x6c 0x4e>;
			#clock-cells = <0x1>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			phandle = <0x4b>;

			qcom,limits-dcvs@18358800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x20 0x4>;
				qcom,affinity = <0x0>;
				reg = <0x18358800 0x1000 0x18323000 0x1000>;
				#thermal-sensor-cells = <0x0>;
				phandle = <0x5>;
			};

			qcom,limits-dcvs@18350800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x21 0x4>;
				qcom,affinity = <0x1>;
				reg = <0x18350800 0x1000 0x18325800 0x1000>;
				#thermal-sensor-cells = <0x0>;
				isens_vref_0p8-supply = <0x6d>;
				isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x4e20>;
				isens_vref_1p8-supply = <0x6e>;
				isens-vref-1p8-settings = <0x1b7740 0x1b7740 0x4e20>;
				phandle = <0xd>;
			};
		};

		qcom,cc-debug {
			compatible = "qcom,debugcc-sm8150";
			qcom,gcc = <0x1b>;
			qcom,videocc = <0x6f>;
			qcom,camcc = <0x32>;
			qcom,dispcc = <0x24>;
			qcom,npucc = <0x70>;
			qcom,gpucc = <0x71>;
			qcom,cpucc = <0x72>;
			qcom,mccc = <0x73>;
			clock-names = "xo_clk_src";
			clocks = <0x25 0x0>;
			#clock-cells = <0x1>;
			phandle = <0x333>;
		};

		qcom,spmi@c440000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
			interrupt-names = "periph_irq";
			interrupts = <0x0 0x1e1 0x0>;
			qcom,ee = <0x0>;
			qcom,channel = <0x0>;
			#address-cells = <0x2>;
			#size-cells = <0x0>;
			interrupt-controller;
			#interrupt-cells = <0x4>;
			cell-index = <0x0>;
			phandle = <0x334>;
		};

		qcom,spmi-debug@6b22000 {
			compatible = "qcom,spmi-pmic-arb-debug";
			reg = <0x6b22000 0x60 0x7820a8 0x4>;
			reg-names = "core", "fuse";
			clocks = <0x43 0x0>;
			clock-names = "core_clk";
			qcom,fuse-disable-bit = <0x18>;
			#address-cells = <0x2>;
			#size-cells = <0x0>;
			status = "disabled";
			phandle = <0x335>;

			qcom,pm8150-debug@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x0 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				qcom,can-sleep;
			};

			qcom,pm8150-debug@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x1 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				qcom,can-sleep;
			};

			qcom,pm8150b-debug@2 {
				compatible = "qcom,spmi-pmic";
				reg = <0x2 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				qcom,can-sleep;
			};

			qcom,pm8150b-debug@3 {
				compatible = "qcom,spmi-pmic";
				reg = <0x3 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				qcom,can-sleep;
			};

			qcom,pm8150l-debug@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x4 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				qcom,can-sleep;
			};

			qcom,pm8150l-debug@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x5 0x0>;
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				qcom,can-sleep;
			};
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x0 0x1ec 0x4>;
			reg = <0x88e0000 0x2000>;
			reg-names = "eud_base";
			status = "ok";
			phandle = <0x336>;
		};

		qcom,mss@4080000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x4080000 0x100>;
			clocks = <0x25 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			vdd_cx-supply = <0x20>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			vdd_mss-supply = <0x74>;
			qcom,vdd_mss-uV-uA = <0x181 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx", "vdd_mss";
			qcom,firmware-name = "modem";
			memory-region = <0x75>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sysmon-id = <0x0>;
			qcom,minidump-id = <0x3>;
			qcom,aux-minidump-ids = <0x4>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,pas-id = <0x4>;
			qcom,smem-id = <0x1a5>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interrupts-extended = <0x1 0x0 0x10a 0x1 0x76 0x0 0x0 0x76 0x2 0x0 0x76 0x1 0x0 0x76 0x3 0x0 0x76 0x7 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack", "qcom,shutdown-ack";
			qcom,smem-states = <0x77 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1f 0x0>;
			mbox-names = "mss-pil";
			phandle = <0x337>;
		};

		qcom,lpass@17300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x17300000 0x100>;
			vdd_cx-supply = <0x20>;
			qcom,vdd_cx-uV-uA = <0x181 0x0>;
			qcom,proxy-reg-names = "vdd_cx";
			clocks = <0x25 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x1>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,sysmon-id = <0x1>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			memory-region = <0x78>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interrupts-extended = <0x1 0x0 0xa2 0x1 0x79 0x0 0x0 0x79 0x2 0x0 0x79 0x1 0x0 0x79 0x3 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			qcom,smem-states = <0x7a 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1f 0x0>;
			mbox-names = "adsp-pil";
		};

		qcom,ssc@5c00000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x5c00000 0x4000>;
			vdd_cx-supply = <0x6b>;
			qcom,vdd_cx-uV-uA = <0x181 0x0>;
			vdd_mx-supply = <0x7b>;
			qcom,vdd_mx-uV-uA = <0x181 0x0>;
			qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
			qcom,keep-proxy-regs-on;
			clocks = <0x25 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0xc>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a8>;
			qcom,sysmon-id = <0x3>;
			qcom,ssctl-instance-id = <0x16>;
			qcom,firmware-name = "slpi";
			status = "ok";
			memory-region = <0x7c>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			interrupts-extended = <0x1 0x0 0x1ee 0x1 0x7d 0x0 0x0 0x7d 0x2 0x0 0x7d 0x1 0x0 0x7d 0x3 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			qcom,smem-states = <0x7e 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1f 0x0>;
			mbox-names = "slpi-pil";
			phandle = <0x338>;
		};

		qcom,spss@1880000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x188101c 0x4 0x1881024 0x4 0x1881028 0x4 0x188103c 0x4 0x1882014 0x4>;
			reg-names = "sp2soc_irq_status", "sp2soc_irq_clr", "sp2soc_irq_mask", "rmb_err", "rmb_err_spare2";
			interrupts = <0x0 0x160 0x1>;
			vdd_cx-supply = <0x20>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			vdd_mx-supply = <0x57>;
			vdd_mx-uV = <0x181 0x186a0>;
			clocks = <0x25 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pil-generic-irq-handler;
			status = "ok";
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,pas-id = <0xe>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,firmware-name = "spss";
			memory-region = <0x7f>;
			qcom,spss-scsr-bits = <0x18 0x19>;
			mboxes = <0x1f 0x0>;
			mbox-names = "spss-pil";
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x0 0x0 0x0 0x0 0x1 0x0>;
			qcom,bark-time = <0x2af8>;
			qcom,pet-time = <0x2490>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
			qcom,scandump-sizes = <0x10100 0x10100 0x10100 0x10100 0x18100 0x18100 0x18100 0x18100>;
			phandle = <0x339>;
		};

		qcom,npu@0x9800000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x9800000 0x800000>;
			status = "ok";
			qcom,pas-id = <0x17>;
			qcom,firmware-name = "npu";
			memory-region = <0x80>;
		};

		qcom,turing@8300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x8300000 0x100000>;
			vdd_cx-supply = <0x20>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			clocks = <0x25 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x12>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,sysmon-id = <0x7>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,firmware-name = "cdsp";
			memory-region = <0x81>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,msm-bus,name = "pil-cdsp";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x9a 0x2756 0x0 0x0 0x9a 0x2756 0x0 0x1>;
			interrupts-extended = <0x1 0x0 0x242 0x1 0x82 0x0 0x0 0x82 0x2 0x0 0x82 0x1 0x0 0x82 0x3 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			qcom,smem-states = <0x83 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1f 0x0>;
			mbox-names = "cdsp-pil";
		};

		qcom,venus@aae0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xaae0000 0x4000>;
			vdd-supply = <0x84>;
			qcom,proxy-reg-names = "vdd";
			qcom,complete-ramdump;
			clocks = <0x6f 0x5 0x6f 0x4 0x6f 0x0>;
			clock-names = "xo", "core", "ahb";
			qcom,proxy-clock-names = "xo", "core", "ahb";
			qcom,core-freq = <0xbebc200>;
			qcom,ahb-freq = <0xbebc200>;
			qcom,pas-id = <0x9>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x0 0x0 0x3f 0x200 0x0 0x4a380>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0x85>;
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupts = <0x1 0x6 0x4 0x1 0x7 0x4 0x0 0x22 0x4 0x0 0x23 0x4>;
			interrupt-names = "l1-l2-faultirq", "l1-l2-errirq", "l3-scu-errirq", "l3-scu-faultirq";
		};

		qcom,chd_sliver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058>;
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060>;
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,threshold-arr = <0x18040058 0x18050058 0x18060058 0x18070058>;
			qcom,config-arr = <0x18040060 0x18050060 0x18060060 0x18070060>;
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect-v3";
			qcom,threshold-arr = <0x17e0041c>;
			qcom,config-reg = <0x17e00434>;
		};

		qcom,llcc@9200000 {
			compatible = "qcom,llcc-core", "syscon", "simple-mfd";
			reg = <0x9200000 0x450000>;
			reg-names = "llcc_base";
			qcom,llcc-banks-off = <0x0 0x80000 0x100000 0x180000>;
			qcom,llcc-broadcast-off = <0x400000>;

			qcom,sm8150-llcc {
				compatible = "qcom,sm8150-llcc";
				#cache-cells = <0x1>;
				max-slices = <0x20>;
				cap-based-alloc-and-pwr-collapse;
				phandle = <0x29>;
			};

			qcom,llcc-perfmon {
				compatible = "qcom,llcc-perfmon";
				clocks = <0x43 0x0>;
				clock-names = "qdss_clk";
			};

			qcom,llcc-erp {
				compatible = "qcom,llcc-erp";
			};

			qcom,llcc-amon {
				compatible = "qcom,llcc-amon";
			};
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
			status = "ok";
			qcom,firmware-name = "slpi";
			phandle = <0x33a>;
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";

			qcom,l1_i_cache0 {
				qcom,dump-node = <0x86>;
				qcom,dump-id = <0x60>;
			};

			qcom,l1_i_cache1 {
				qcom,dump-node = <0x87>;
				qcom,dump-id = <0x61>;
			};

			qcom,l1_i_cache2 {
				qcom,dump-node = <0x88>;
				qcom,dump-id = <0x62>;
			};

			qcom,l1_i_cache3 {
				qcom,dump-node = <0x89>;
				qcom,dump-id = <0x63>;
			};

			qcom,l1_i_cache100 {
				qcom,dump-node = <0x8a>;
				qcom,dump-id = <0x64>;
			};

			qcom,l1_i_cache101 {
				qcom,dump-node = <0x8b>;
				qcom,dump-id = <0x65>;
			};

			qcom,l1_i_cache102 {
				qcom,dump-node = <0x8c>;
				qcom,dump-id = <0x66>;
			};

			qcom,l1_i_cache103 {
				qcom,dump-node = <0x8d>;
				qcom,dump-id = <0x67>;
			};

			qcom,l1_d_cache0 {
				qcom,dump-node = <0x8e>;
				qcom,dump-id = <0x80>;
			};

			qcom,l1_d_cache1 {
				qcom,dump-node = <0x8f>;
				qcom,dump-id = <0x81>;
			};

			qcom,l1_d_cache2 {
				qcom,dump-node = <0x90>;
				qcom,dump-id = <0x82>;
			};

			qcom,l1_d_cache3 {
				qcom,dump-node = <0x91>;
				qcom,dump-id = <0x83>;
			};

			qcom,l1_d_cache100 {
				qcom,dump-node = <0x92>;
				qcom,dump-id = <0x84>;
			};

			qcom,l1_d_cache101 {
				qcom,dump-node = <0x93>;
				qcom,dump-id = <0x85>;
			};

			qcom,l1_d_cache102 {
				qcom,dump-node = <0x94>;
				qcom,dump-id = <0x86>;
			};

			qcom,l1_d_cache103 {
				qcom,dump-node = <0x95>;
				qcom,dump-id = <0x87>;
			};

			qcom,l1_i_tlb_dump400 {
				qcom,dump-node = <0x96>;
				qcom,dump-id = <0x24>;
			};

			qcom,l1_i_tlb_dump500 {
				qcom,dump-node = <0x97>;
				qcom,dump-id = <0x25>;
			};

			qcom,l1_i_tlb_dump600 {
				qcom,dump-node = <0x98>;
				qcom,dump-id = <0x26>;
			};

			qcom,l1_i_tlb_dump700 {
				qcom,dump-node = <0x99>;
				qcom,dump-id = <0x27>;
			};

			qcom,l1_d_tlb_dump400 {
				qcom,dump-node = <0x9a>;
				qcom,dump-id = <0x44>;
			};

			qcom,l1_d_tlb_dump500 {
				qcom,dump-node = <0x9b>;
				qcom,dump-id = <0x45>;
			};

			qcom,l1_d_tlb_dump600 {
				qcom,dump-node = <0x9c>;
				qcom,dump-id = <0x46>;
			};

			qcom,l1_d_tlb_dump700 {
				qcom,dump-node = <0x9d>;
				qcom,dump-id = <0x47>;
			};

			qcom,l2_cache_dump400 {
				qcom,dump-node = <0xa>;
				qcom,dump-id = <0xc4>;
			};

			qcom,l2_cache_dump500 {
				qcom,dump-node = <0xe>;
				qcom,dump-id = <0xc5>;
			};

			qcom,l2_cache_dump600 {
				qcom,dump-node = <0xf>;
				qcom,dump-id = <0xc6>;
			};

			qcom,l2_cache_dump700 {
				qcom,dump-node = <0x10>;
				qcom,dump-id = <0xc7>;
			};

			qcom,l2_tlb_dump0 {
				qcom,dump-node = <0x9e>;
				qcom,dump-id = <0x120>;
			};

			qcom,l2_tlb_dump100 {
				qcom,dump-node = <0x9f>;
				qcom,dump-id = <0x121>;
			};

			qcom,l2_tlb_dump200 {
				qcom,dump-node = <0xa0>;
				qcom,dump-id = <0x122>;
			};

			qcom,l2_tlb_dump300 {
				qcom,dump-node = <0xa1>;
				qcom,dump-id = <0x123>;
			};

			qcom,l2_tlb_dump400 {
				qcom,dump-node = <0xa2>;
				qcom,dump-id = <0x124>;
			};

			qcom,l2_tlb_dump500 {
				qcom,dump-node = <0xa3>;
				qcom,dump-id = <0x125>;
			};

			qcom,l2_tlb_dump600 {
				qcom,dump-node = <0xa4>;
				qcom,dump-id = <0x126>;
			};

			qcom,l2_tlb_dump700 {
				qcom,dump-node = <0xa5>;
				qcom,dump-id = <0x127>;
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x0>;
				qcom,client-id = <0x0>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x0>;
				qcom,client-id = <0x2>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x1>;
				qcom,allocate-boot-time;
				label = "modem";
				phandle = <0x33b>;
			};
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		syscon@1f40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0xa6>;
		};

		hwlock@1f40000 {
			compatible = "qcom,tcsr-mutex";
			syscon = <0xa6 0x0 0x1000>;
			#hwlock-cells = <0x1>;
			phandle = <0xa8>;
		};

		qcom,smem@8600000 {
			compatible = "qcom,smem";
			memory-region = <0xa7>;
			hwlocks = <0xa8 0x3>;
			phandle = <0x33c>;
		};

		syscon@17c0000c {
			compatible = "syscon";
			reg = <0x17c0000c 0x4>;
			phandle = <0x1a7>;
		};

		ufsice@1d90000 {
			compatible = "qcom,ice";
			reg = <0x1d90000 0x8000>;
			qcom,enable-ice-clk;
			clock-names = "ufs_core_clk", "bus_clk", "iface_clk", "ice_core_clk";
			clocks = <0x1b 0x9d 0x1b 0x9b 0x1b 0x9c 0x1b 0xa0>;
			qcom,op-freq-hz = <0x0 0x0 0x0 0x11e1a300>;
			vdd-hba-supply = <0xa9>;
			qcom,msm-bus,name = "ufs_ice_noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x28a 0x0 0x0 0x1 0x28a 0x3e8 0x0>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,instance-type = "ufs";
			phandle = <0xaa>;
		};

		ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xda8>;
			reg-names = "phy_mem";
			#phy-cells = <0x0>;
			ufs-qcom-crypto = <0xaa>;
			lanes-per-direction = <0x2>;
			clock-names = "ref_clk_src", "ref_clk", "ref_aux_clk";
			clocks = <0x25 0x0 0x1b 0x9b 0x1b 0xa3>;
			status = "disabled";
			phandle = <0xab>;
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x2500 0x1d87000 0xe00>;
			interrupts = <0x0 0x109 0x0>;
			phys = <0xab>;
			phy-names = "ufsphy";
			ufs-qcom-crypto = <0xaa>;
			lanes-per-direction = <0x2>;
			dev-ref-clk-freq = <0x0>;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk", "rx_lane1_sync_clk";
			clocks = <0x1b 0x9d 0x1b 0x3 0x1b 0x9c 0x1b 0xa9 0x1b 0xa0 0x25 0x0 0x1b 0xa8 0x1b 0xa6 0x1b 0xa7>;
			freq-table-hz = <0x23c3460 0x11e1a300 0x0 0x0 0x0 0x0 0x23c3460 0x11e1a300 0x23c3460 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,msm-bus,name = "ufshc_mem";
			qcom,msm-bus,num-cases = <0x1a>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x7b 0x200 0x0 0x0 0x1 0x2f5 0x0 0x0 0x7b 0x200 0x39a 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x734 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0xe68 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1cd0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x734 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0xe68 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1cd0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x39a0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1f334 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x3e667 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x0 0x7b 0x200 0x3e667 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x7cccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x0 0x7b 0x200 0x800000 0x0 0x1 0x2f5 0x64000 0x0 0x7b 0x200 0x247ae 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x48ccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x0 0x7b 0x200 0x48ccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x9199a 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x400000 0x0 0x1 0x2f5 0x32000 0x64000 0x7b 0x200 0x800000 0x0 0x1 0x2f5 0x64000 0x64000 0x7b 0x200 0x74a000 0x0 0x1 0x2f5 0x4b000 0x0>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G4_L1", "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RA_G4_L2", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G4_L1", "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "HS_RB_G4_L2", "MAX";
			qcom,pm-qos-cpu-groups = <0xf 0xf0>;
			qcom,pm-qos-cpu-group-latency-us = <0x2c 0x2c>;
			qcom,pm-qos-default-cpu = <0x0>;
			pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
			pinctrl-0 = <0xac>;
			pinctrl-1 = <0xad>;
			resets = <0x1b 0x19>;
			reset-names = "core_reset";
			status = "disabled";
			phandle = <0x33d>;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0xae>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,fastrpc-adsp-audio-pdr;
			qcom,rpc-latency-us = <0xeb>;
			phandle = <0x33e>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1001 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1004 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1005 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1006 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1007 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1008 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1002 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x26 0x1003 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0x26 0x1009 0x460>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x26 0x1b23 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x26 0x1b24 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x26 0x1b25 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0x26 0x5a1 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0x26 0x5a2 0x0>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb15 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "sdsprpc-smd";
				iommus = <0x26 0x5a3 0x0>;
				shared-cb = <0x4>;
				dma-coherent;
			};
		};

		sdhci@8804000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x0 0xcc 0x0 0x0 0xde 0x0>;
			interrupt-names = "hc_irq", "pwr_irq";
			qcom,bus-width = <0x4>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x0 0x0 0x1 0x260 0x0 0x0 0x51 0x200 0x416 0x640 0x1 0x260 0x640 0x640 0x51 0x200 0xcc3e 0x13880 0x1 0x260 0x13880 0x13880 0x51 0x200 0xff50 0x186a0 0x1 0x260 0x186a0 0x186a0 0x51 0x200 0x1fe9e 0x30d40 0x1 0x260 0x208c8 0x208c8 0x51 0x200 0x3fd3e 0x30d40 0x1 0x260 0x249f0 0x249f0 0x51 0x200 0x3fd3e 0x61a80 0x1 0x260 0x493e0 0x493e0 0x51 0x200 0x146cc2 0x3e8000 0x1 0x260 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,restore-after-cx-collapse;
			qcom,clk-rates = <0x493e0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc02a560>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			qcom,devfreq,freq-table = <0x2faf080 0xc02a560>;
			clocks = <0x1b 0x7f 0x1b 0x80>;
			clock-names = "iface_clk", "core_clk";
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x2c 0x2c>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-legacy-latency-us = <0x2c 0x2c 0x2c 0x2c>;
			status = "disabled";
			phandle = <0x33f>;
		};

		mailbox@18220000 {
			compatible = "qcom,tcs-drv";
			label = "apps_rsc";
			reg = <0x18220000 0x100 0x18220d00 0x3000>;
			interrupts = <0x0 0x5 0x0>;
			#mbox-cells = <0x1>;
			qcom,drv-id = <0x2>;
			qcom,tcs-config = <0x2 0x2 0x0 0x3 0x1 0x3 0x3 0x1>;
			phandle = <0x55>;
		};

		mailbox@af20000 {
			compatible = "qcom,tcs-drv";
			label = "display_rsc";
			reg = <0xaf20000 0x100 0xaf21c00 0x3000>;
			interrupts = <0x0 0x81 0x0>;
			#mbox-cells = <0x1>;
			qcom,drv-id = <0x0>;
			qcom,tcs-config = <0x0 0x1 0x1 0x1 0x2 0x2 0x3 0x0>;
			phandle = <0x27>;
		};

		mailbox@17c00000 {
			compatible = "qcom,sm8150-apcs-hmss-global";
			reg = <0x17c00000 0x1000>;
			#mbox-cells = <0x1>;
			phandle = <0xb1>;
		};

		mailbox@188501c {
			compatible = "qcom,sm8150-spcs-global";
			reg = <0x188501c 0x4>;
			#mbox-cells = <0x1>;
			phandle = <0xb7>;
		};

		syscon@1880000 {
			compatible = "syscon";
			reg = <0x1880000 0x10000>;
			phandle = <0xaf>;
		};

		qcom,qsee_irq {
			compatible = "qcom,sm8150-qsee-irq";
			syscon = <0xaf>;
			interrupts = <0x0 0x15c 0x4 0x0 0x15d 0x4>;
			interrupt-names = "sp_ipc0", "sp_ipc1";
			interrupt-controller;
			#interrupt-cells = <0x3>;
			phandle = <0xb0>;
		};

		qcom,qsee_irq_bridge {
			compatible = "qcom,qsee-ipc-irq-bridge";

			qcom,qsee-ipc-irq-spss {
				qcom,dev-name = "qsee_ipc_irq_spss";
				label = "spss";
				interrupt-parent = <0xb0>;
				interrupts = <0x1 0x0 0x4>;
			};
		};

		qcom,glink {
			compatible = "qcom,glink";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;

			modem {
				qcom,remote-pid = <0x1>;
				transport = "smem";
				mboxes = <0xb1 0xc>;
				mbox-names = "mpss_smem";
				interrupts = <0x0 0x1c1 0x1>;
				label = "modem";
				qcom,glink-label = "mpss";
				phandle = <0xb6>;

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb2 0xb3 0xb4 0xb5>;
				};
			};

			adsp {
				qcom,remote-pid = <0x2>;
				transport = "smem";
				mboxes = <0xb1 0x8>;
				mbox-names = "adsp_smem";
				interrupts = <0x0 0x9c 0x1>;
				label = "adsp";
				qcom,glink-label = "lpass";
				cpu-affinity = <0x1 0x2>;
				phandle = <0xb2>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb6 0xb3 0xb4>;
				};
			};

			dsps {
				qcom,remote-pid = <0x3>;
				transport = "smem";
				mboxes = <0xb1 0x18>;
				mbox-names = "dsps_smem";
				interrupts = <0x0 0xaa 0x1>;
				label = "slpi";
				qcom,glink-label = "dsps";
				phandle = <0xb3>;

				qcom,slpi_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,slpi_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb6 0xb2 0xb4>;
				};
			};

			cdsp {
				qcom,remote-pid = <0x5>;
				transport = "smem";
				mboxes = <0xb1 0x4>;
				mbox-names = "cdsp_smem";
				interrupts = <0x0 0x23e 0x1>;
				label = "cdsp";
				qcom,glink-label = "cdsp";
				phandle = <0xb4>;

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0xc>;

					qcom,cdsp-cdsp-l3-gov {
						compatible = "qcom,cdsp-l3";
						qcom,target-dev = <0x6c>;
					};

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-latency-us = <0x2c>;
						qcom,qos-maxhold-ms = <0x14>;
						qcom,compute-cx-limit-en;
						qcom,compute-priority-mode = <0x2>;
						#cooling-cells = <0x2>;
						phandle = <0xe1>;
					};

					qcom,msm_hvx_rm {
						compatible = "qcom,msm-hvx-rm";
						#cooling-cells = <0x2>;
						phandle = <0x340>;
					};
				};

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb6 0xb2 0xb3>;
				};
			};

			spss {
				qcom,remote-pid = <0x8>;
				transport = "spss";
				mboxes = <0xb7 0x0>;
				mbox-names = "spss_spss";
				interrupt-parent = <0xb0>;
				interrupts = <0x0 0x0 0x4>;
				reg = <0x1885008 0x8 0x1885010 0x4>;
				reg-names = "qcom,spss-addr", "qcom,spss-size";
				label = "spss";
				qcom,glink-label = "spss";
				phandle = <0xb5>;

				qcom,spss_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0xb6>;
				};
			};

			wdsp {
				transport = "spi";
				tx-descriptors = <0x12000 0x12004>;
				rx-descriptors = <0x1200c 0x12010>;
				label = "wdsp";
				qcom,glink-label = "wdsp";
				phandle = <0x341>;

				qcom,wdsp_ctrl {
					qcom,glink-channels = "g_glink_ctrl";
					qcom,intents = <0x400 0x1>;
				};

				qcom,wdsp_ild {
					qcom,glink-channels = "g_glink_persistent_data_ild";
				};

				qcom,wdsp_nild {
					qcom,glink-channels = "g_glink_persistent_data_nild";
				};

				qcom,wdsp_data {
					qcom,glink-channels = "g_glink_audio_data";
					qcom,intents = <0x1000 0x2>;
				};

				qcom,diag_data {
					qcom,glink-channels = "DIAG_DATA";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,diag_ctrl {
					qcom,glink-channels = "DIAG_CTRL";
					qcom,intents = <0x4000 0x1>;
				};

				qcom,diag_cmd {
					qcom,glink-channels = "DIAG_CMD";
					qcom,intents = <0x4000 0x1>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};
		};

		qcom,qmp-aop@c300000 {
			compatible = "qcom,qmp-mbox";
			reg = <0xc300000 0x1000 0x17c0000c 0x4>;
			reg-names = "msgram", "irq-reg-base";
			qcom,irq-mask = <0x1>;
			interrupts = <0x0 0x185 0x1>;
			label = "aop";
			qcom,early-boot;
			priority = <0x0>;
			mbox-desc-offset = <0x0>;
			#mbox-cells = <0x1>;
			phandle = <0x1f>;
		};

		qcom,qmp-npu-low@9818000 {
			compatible = "qcom,qmp-mbox";
			reg = <0x9818000 0x8000 0x9901008 0x4>;
			reg-names = "msgram", "irq-reg-base";
			qcom,irq-mask = <0x12>;
			interrupts = <0x0 0x171 0x1>;
			label = "npu_qmp_low";
			priority = <0x0>;
			mbox-desc-offset = <0x0>;
			#mbox-cells = <0x1>;
			phandle = <0x342>;
		};

		qcom,qmp-npu-high@9818000 {
			compatible = "qcom,qmp-mbox";
			reg = <0x9818000 0x8000 0x9901008 0x4>;
			reg-names = "msgram", "irq-reg-base";
			qcom,irq-mask = <0x14>;
			interrupts = <0x0 0x172 0x1>;
			label = "npu_qmp_high";
			priority = <0x1>;
			mbox-desc-offset = <0x2000>;
			#mbox-cells = <0x1>;
			phandle = <0x343>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0xb8 0x0>;
			interrupt-parent = <0xb9>;
			interrupts = <0x0 0x0>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		system_pm {
			compatible = "qcom,system-pm";
			mboxes = <0x55 0x0>;
		};

		qcom,cmd-db@c3f000c {
			compatible = "qcom,cmd-db";
			reg = <0xc3f000c 0x8>;
			phandle = <0x344>;
		};

		qseecom@87900000 {
			compatible = "qcom,qseecom";
			reg = <0x87900000 0x2200000>;
			reg-names = "secapp-region";
			memory-region = <0xba>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,support-fde;
			qcom,no-clock-support;
			qcom,fde-key-size;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <0x2>;
			phandle = <0x345>;
		};

		smcinvoke@87900000 {
			compatible = "qcom,smcinvoke";
			reg = <0x87900000 0x2200000>;
			reg-names = "secapp-region";
			phandle = <0x346>;
		};

		qrng@793000 {
			compatible = "qcom,msm-rng";
			reg = <0x793000 0x1000>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x26a 0x0 0x0 0x1 0x26a 0x0 0x493e0>;
			clocks = <0x1b 0x48>;
			clock-names = "iface_clk";
			phandle = <0x347>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0x110 0x0>;
			qcom,bam-pipe-pair = <0x3>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x0>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x26 0x506 0x11 0x26 0x516 0x11>;
			phandle = <0x348>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0x26 0x512 0x0 0x26 0x518 0x0 0x26 0x519 0x0 0x26 0x51f 0x0>;
				virtual-addr = <0x60000000>;
				virtual-size = <0x40000000>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0x26 0x513 0x0 0x26 0x51c 0x0 0x26 0x51d 0x0 0x26 0x51e 0x0>;
				virtual-addr = <0xa0000000>;
				virtual-size = <0x40000000>;
				qcom,secure-context-bank;
			};
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x349>;
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0x110 0x0>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,bam-ee = <0x0>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-hmac-algo;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x26 0x504 0x11 0x26 0x514 0x11>;
			phandle = <0x34a>;
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0xbb>;

			rpmh {
				qcom,dump-size = <0x2000000>;
				qcom,dump-id = <0xec>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x80000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			tmc_etf {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xf0>;
			};

			etf_swao {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xf1>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etf_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x101>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};
		};

		tz-log@146bf720 {
			compatible = "qcom,tz-log";
			reg = <0x146bf720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x34b>;
		};

		dcc_v2@10a2000 {
			compatible = "qcom,dcc-v2";
			reg = <0x10a2000 0x1000 0x10ad000 0x3000>;
			reg-names = "dcc-base", "dcc-ram-base";
			dcc-ram-offset = <0x5000>;
			qcom,curr-link-list = <0x3>;
			qcom,link-list = <0x0 0x18220d14 0x3 0x0 0x0 0x18220d30 0x4 0x0 0x0 0x18220d44 0x4 0x0 0x0 0x18220d58 0x4 0x0 0x0 0x18220fb4 0x3 0x0 0x0 0x18220fd0 0x4 0x0 0x0 0x18220fe4 0x4 0x0 0x0 0x18220ff8 0x4 0x0 0x0 0x18220d04 0x1 0x0 0x0 0x18220d00 0x1 0x0 0x0 0x18000024 0x1 0x0 0x0 0x18000040 0x3 0x0 0x0 0x18010024 0x1 0x0 0x0 0x18010040 0x3 0x0 0x0 0x18020024 0x1 0x0 0x0 0x18020040 0x3 0x0 0x0 0x18030024 0x1 0x0 0x0 0x18030040 0x3 0x0 0x0 0x18040024 0x1 0x0 0x0 0x18040040 0x3 0x0 0x0 0x18050024 0x1 0x0 0x0 0x18050040 0x3 0x0 0x0 0x18060024 0x1 0x0 0x0 0x18060040 0x3 0x0 0x0 0x18070024 0x1 0x0 0x0 0x18070040 0x3 0x0 0x0 0x18080104 0x1 0x0 0x0 0x18080168 0x1 0x0 0x0 0x18080198 0x1 0x0 0x0 0x18080128 0x1 0x0 0x0 0x18080024 0x1 0x0 0x0 0x18080040 0x3 0x0 0x0 0x18200400 0x3 0x0 0x0 0xb201020 0x2 0x0 0x0 0x18101908 0x1 0x0 0x0 0x18101c18 0x1 0x0 0x0 0x18390810 0x1 0x0 0x0 0x18390c50 0x1 0x0 0x0 0x18390814 0x1 0x0 0x0 0x18390c54 0x1 0x0 0x0 0x18390818 0x1 0x0 0x0 0x18390c58 0x1 0x0 0x0 0x18393a84 0x2 0x0 0x0 0x18100908 0x1 0x0 0x0 0x18100c18 0x1 0x0 0x0 0x183a0810 0x1 0x0 0x0 0x183a0c50 0x1 0x0 0x0 0x183a0814 0x1 0x0 0x0 0x183a0c54 0x1 0x0 0x0 0x183a0818 0x1 0x0 0x0 0x183a0c58 0x1 0x0 0x0 0x183a3a84 0x2 0x0 0x0 0x18393500 0x50 0x0 0x0 0x183a3500 0x50 0x0 0x0 0x9050008 0x1 0x0 0x0 0x9050078 0x1 0x0 0x0 0x9601000 0x1 0x0 0x0 0x9601004 0x1 0x0 0x0 0x9602000 0x1 0x0 0x0 0x9602004 0x1 0x0 0x0 0x9603000 0x1 0x0 0x0 0x9603004 0x1 0x0 0x0 0x9604000 0x1 0x0 0x0 0x9604004 0x1 0x0 0x0 0x9605000 0x1 0x0 0x0 0x9605004 0x1 0x0 0x0 0x9606000 0x1 0x0 0x0 0x9606004 0x1 0x0 0x0 0x9607000 0x1 0x0 0x0 0x9607004 0x1 0x0 0x0 0x9608000 0x1 0x0 0x0 0x9608004 0x1 0x0 0x0 0x9609000 0x1 0x0 0x0 0x9609004 0x1 0x0 0x0 0x960a000 0x1 0x0 0x0 0x960a004 0x1 0x0 0x0 0x960b000 0x1 0x0 0x0 0x960b004 0x1 0x0 0x0 0x960c000 0x1 0x0 0x0 0x960c004 0x1 0x0 0x0 0x960d000 0x1 0x0 0x0 0x960d004 0x1 0x0 0x0 0x960e000 0x1 0x0 0x0 0x960e004 0x1 0x0 0x0 0x960f000 0x1 0x0 0x0 0x960f004 0x1 0x0 0x0 0x9610000 0x1 0x0 0x0 0x9610004 0x1 0x0 0x0 0x9611000 0x1 0x0 0x0 0x9611004 0x1 0x0 0x0 0x9612000 0x1 0x0 0x0 0x9612004 0x1 0x0 0x0 0x9613000 0x1 0x0 0x0 0x9613004 0x1 0x0 0x0 0x9614000 0x1 0x0 0x0 0x9614004 0x1 0x0 0x0 0x9615000 0x1 0x0 0x0 0x9615004 0x1 0x0 0x0 0x9616000 0x1 0x0 0x0 0x9616004 0x1 0x0 0x0 0x9617000 0x1 0x0 0x0 0x9617004 0x1 0x0 0x0 0x9618000 0x1 0x0 0x0 0x9618004 0x1 0x0 0x0 0x9619000 0x1 0x0 0x0 0x9619004 0x1 0x0 0x0 0x961a000 0x1 0x0 0x0 0x961a004 0x1 0x0 0x0 0x961b000 0x1 0x0 0x0 0x961b004 0x1 0x0 0x0 0x961c000 0x1 0x0 0x0 0x961c004 0x1 0x0 0x0 0x961d000 0x1 0x0 0x0 0x961d004 0x1 0x0 0x0 0x961e000 0x1 0x0 0x0 0x961e004 0x1 0x0 0x0 0x961f000 0x1 0x0 0x0 0x961f004 0x1 0x0 0x1 0x6a0e00c 0x600007 0x1 0x1 0x6a0e01c 0x136800 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x136810 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x136820 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x136830 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x136840 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x136850 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x136860 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x136870 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3e9a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3c0a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3d1a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3d2a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3d5a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3d6a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3e8a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3eea0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3b1a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3b2a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3b5a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3b6a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3c2a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3c5a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e01c 0x3c6a0 0x1 0x1 0x6a0e01c 0x1368a0 0x1 0x0 0x6a0e014 0x1 0x1 0x1 0x6a0e014 0x20b38 0x1 0x1 0x6a0e01c 0x368b0 0x1 0x1 0x6a0e01c 0xba8 0x1 0x1 0x6a0e01c 0x13b6a0 0x1 0x1 0x6a0e01c 0xf1e000 0x1 0x1 0x6a0e008 0x7 0x1 0x0 0x9067e00 0x7c 0x0 0x1 0x90c80f8 0x1 0x1 0x0 0x91800c8 0x1 0x0 0x0 0x9180740 0x1 0x0 0x0 0x9183740 0x1 0x0 0x0 0x91900c8 0x1 0x0 0x0 0x9190740 0x1 0x0 0x0 0x9193740 0x1 0x0 0x0 0x9181254 0x2 0x0 0x0 0x9181624 0x1 0x0 0x0 0x9181740 0x1 0x0 0x0 0x9181768 0x1 0x0 0x0 0x918182c 0x1 0x0 0x0 0x9182254 0x2 0x0 0x0 0x9182624 0x1 0x0 0x0 0x9182740 0x1 0x0 0x0 0x9182768 0x1 0x0 0x0 0x918282c 0x1 0x0 0x0 0x9184254 0x2 0x0 0x0 0x9184624 0x1 0x0 0x0 0x9184740 0x1 0x0 0x0 0x9184768 0x1 0x0 0x0 0x918482c 0x1 0x0 0x0 0x9185254 0x2 0x0 0x0 0x9185624 0x1 0x0 0x0 0x9185740 0x1 0x0 0x0 0x9185768 0x1 0x0 0x0 0x918582c 0x1 0x0 0x0 0x9191254 0x2 0x0 0x0 0x9191624 0x1 0x0 0x0 0x9191740 0x1 0x0 0x0 0x9191768 0x1 0x0 0x0 0x919182c 0x1 0x0 0x0 0x9192254 0x2 0x0 0x0 0x9192624 0x1 0x0 0x0 0x9192740 0x1 0x0 0x0 0x9192768 0x1 0x0 0x0 0x919282c 0x1 0x0 0x0 0x9194254 0x2 0x0 0x0 0x9194624 0x1 0x0 0x0 0x9194740 0x1 0x0 0x0 0x9194768 0x1 0x0 0x0 0x919482c 0x1 0x0 0x0 0x9195254 0x2 0x0 0x0 0x9195624 0x1 0x0 0x0 0x9195740 0x1 0x0 0x0 0x9195768 0x1 0x0 0x0 0x919582c 0x1 0x0 0x0 0x9186048 0x1 0x0 0x0 0x9186054 0x1 0x0 0x0 0x9186164 0x1 0x0 0x0 0x9186170 0x1 0x0 0x0 0x9186410 0x1 0x0 0x0 0x9186618 0x4 0x0 0x0 0x91866e0 0x1 0x0 0x0 0x9186700 0x2 0x0 0x0 0x9196048 0x1 0x0 0x0 0x9196054 0x1 0x0 0x0 0x9196164 0x1 0x0 0x0 0x9196170 0x1 0x0 0x0 0x9196410 0x1 0x0 0x0 0x9196618 0x4 0x0 0x0 0x91966e0 0x1 0x0 0x0 0x9196700 0x2 0x0>;
			phandle = <0x34c>;
		};

		tsens@c222000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc222000 0x4 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			interrupts = <0x0 0x1fa 0x0 0x0 0x1fc 0x0>;
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			#thermal-sensor-cells = <0x1>;
			phandle = <0xbc>;
		};

		tsens@c223000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc223000 0x4 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			interrupts = <0x0 0x1fb 0x0 0x0 0x1fd 0x0>;
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			#thermal-sensor-cells = <0x1>;
			phandle = <0xbd>;
		};

		thermal-zones {
			phandle = <0x34d>;

			aoss0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbc 0x0>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbc 0x1>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbc 0x2>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbc 0x3>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0x4>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0x5>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0x6>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0x7>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0x8>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0x9>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0xa>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-4-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0xb>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-5-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0xc>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-6-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0xd>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-7-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0xe>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpuss-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0xf>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			aoss-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbd 0x0>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cwlan-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbd 0x1>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbd 0x2>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			ddr-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbd 0x3>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			q6-hvx-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbd 0x4>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbd 0x5>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cmpss-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbd 0x6>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdm-core-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbd 0x7>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			npu-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbd 0x8>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdm-vec-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbd 0x9>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdm-scl-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbd 0xa>;
				thermal-governor = "user_space";

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xbd 0xb>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			cpu-1-7-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0xe>;
				thermal-governor = "low_limits_floor";
				tracks-low;

				trips {

					cpu17-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xbe>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0xbe>;
						cooling-device = <0x13 0x1 0x1>;
					};

					cpu1_cdev {
						trip = <0xbe>;
						cooling-device = <0x17 0x5 0x5>;
					};

					cx_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xbf 0x0 0x0>;
					};

					mx_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xc0 0x0 0x0>;
					};

					ebi_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xc1 0x0 0x0>;
					};

					mmcx_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xc2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xc3 0x0 0x0>;
					};

					adsp_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xc4 0x0 0x0>;
					};

					cdsp_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xc5 0x0 0x0>;
					};

					slpi_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xc6 0x0 0x0>;
					};

					gpu_vdd_cdev {
						trip = <0xbe>;
						cooling-device = <0xc7 0xfffffffc 0xfffffffc>;
					};
				};
			};

			gpuss-0-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0xf>;
				thermal-governor = "low_limits_floor";
				tracks-low;

				trips {

					gpuss0-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xc8>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0xc8>;
						cooling-device = <0x13 0x1 0x1>;
					};

					cpu1_cdev {
						trip = <0xc8>;
						cooling-device = <0x17 0x5 0x5>;
					};

					cx_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xbf 0x0 0x0>;
					};

					mx_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xc0 0x0 0x0>;
					};

					ebi_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xc1 0x0 0x0>;
					};

					mmcx_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xc2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xc3 0x0 0x0>;
					};

					adsp_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xc4 0x0 0x0>;
					};

					cdsp_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xc5 0x0 0x0>;
					};

					slpi_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xc6 0x0 0x0>;
					};

					gpu_vdd_cdev {
						trip = <0xc8>;
						cooling-device = <0xc7 0xfffffffc 0xfffffffc>;
					};
				};
			};

			camera-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbd 0x5>;
				thermal-governor = "low_limits_floor";
				tracks-low;

				trips {

					camera-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xc9>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0xc9>;
						cooling-device = <0x13 0x1 0x1>;
					};

					cpu1_cdev {
						trip = <0xc9>;
						cooling-device = <0x17 0x5 0x5>;
					};

					cx_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xbf 0x0 0x0>;
					};

					mx_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xc0 0x0 0x0>;
					};

					ebi_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xc1 0x0 0x0>;
					};

					mmcx_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xc2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xc3 0x0 0x0>;
					};

					adsp_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xc4 0x0 0x0>;
					};

					cdsp_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xc5 0x0 0x0>;
					};

					slpi_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xc6 0x0 0x0>;
					};

					gpu_vdd_cdev {
						trip = <0xc9>;
						cooling-device = <0xc7 0xfffffffc 0xfffffffc>;
					};
				};
			};

			mdm-scl-lowf {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbd 0xa>;
				thermal-governor = "low_limits_floor";
				tracks-low;

				trips {

					mdms-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xca>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0xca>;
						cooling-device = <0x13 0x1 0x1>;
					};

					cpu1_cdev {
						trip = <0xca>;
						cooling-device = <0x17 0x5 0x5>;
					};

					cx_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xbf 0x0 0x0>;
					};

					mx_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc0 0x0 0x0>;
					};

					ebi_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc1 0x0 0x0>;
					};

					mmcx_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc2 0x0 0x0>;
					};

					modem_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc3 0x0 0x0>;
					};

					adsp_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc4 0x0 0x0>;
					};

					cdsp_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc5 0x0 0x0>;
					};

					slpi_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc6 0x0 0x0>;
					};

					gpu_vdd_cdev {
						trip = <0xca>;
						cooling-device = <0xc7 0xfffffffc 0xfffffffc>;
					};
				};
			};

			gpuss-max-step {
				polling-delay-passive = <0xa>;
				polling-delay = <0x64>;
				thermal-governor = "step_wise";

				trips {

					gpu-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0xcb>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0xcb>;
						cooling-device = <0xc7 0xffffffff 0xffffffff>;
					};
				};
			};

			apc-0-max-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";

				trips {

					silver-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x0>;
						type = "passive";
					};
				};
			};

			apc-1-max-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";

				trips {

					gold-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x0>;
						type = "passive";
					};
				};
			};

			pop-mem-step {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbd 0x3>;
				thermal-governor = "step_wise";

				trips {

					pop-trip {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0xcc>;
					};
				};

				cooling-maps {

					pop_cdev4 {
						trip = <0xcc>;
						cooling-device = <0x17 0xffffffff 0xfffffffd>;
					};

					pop_cdev5 {
						trip = <0xcc>;
						cooling-device = <0x18 0xffffffff 0xfffffffd>;
					};

					pop_cdev6 {
						trip = <0xcc>;
						cooling-device = <0x19 0xffffffff 0xfffffffd>;
					};

					pop_cdev7 {
						trip = <0xcc>;
						cooling-device = <0x1a 0xffffffff 0xfffffffd>;
					};
				};
			};

			lmh-dcvs-01 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0xd>;

				trips {

					active-config {
						temperature = <0x14c08>;
						hysteresis = <0x61a8>;
						type = "passive";
					};
				};
			};

			lmh-dcvs-00 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x5>;

				trips {

					active-config {
						temperature = <0x14c08>;
						hysteresis = <0x61a8>;
						type = "passive";
					};
				};
			};

			npu-step {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbd 0x8>;
				thermal-governor = "step_wise";

				trips {

					npu-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0xcd>;
					};
				};

				cooling-maps {

					npu_cdev {
						trip = <0xcd>;
						cooling-device = <0xce 0xffffffff 0xffffffff>;
					};
				};
			};

			cpu-0-0-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbc 0x1>;

				trips {

					cpu00-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xcf>;
					};
				};

				cooling-maps {

					cpu00_cdev {
						trip = <0xcf>;
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-1-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbc 0x2>;

				trips {

					cpu01-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd0>;
					};
				};

				cooling-maps {

					cpu01_cdev {
						trip = <0xd0>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-2-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xbc 0x3>;

				trips {

					cpu02-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd1>;
					};
				};

				cooling-maps {

					cpu02_cdev {
						trip = <0xd1>;
						cooling-device = <0x15 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-3-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0x4>;
				thermal-governor = "step_wise";

				trips {

					cpu03-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd2>;
					};
				};

				cooling-maps {

					cpu03_cdev {
						trip = <0xd2>;
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-0-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0x7>;
				thermal-governor = "step_wise";

				trips {

					cpu10-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd3>;
					};
				};

				cooling-maps {

					cpu10_cdev {
						trip = <0xd3>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-1-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0x8>;
				thermal-governor = "step_wise";

				trips {

					cpu11-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd4>;
					};
				};

				cooling-maps {

					cpu11_cdev {
						trip = <0xd4>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-2-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0x9>;
				thermal-governor = "step_wise";

				trips {

					cpu12-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd5>;
					};
				};

				cooling-maps {

					cpu12_cdev {
						trip = <0xd5>;
						cooling-device = <0x19 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-3-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0xa>;
				thermal-governor = "step_wise";

				trips {

					cpu13-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd6>;
					};
				};

				cooling-maps {

					cpu13_cdev {
						trip = <0xd6>;
						cooling-device = <0x1a 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-4-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0xb>;
				thermal-governor = "step_wise";

				trips {

					cpu14-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd7>;
					};
				};

				cooling-maps {

					cpu14_cdev {
						trip = <0xd7>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-5-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0xc>;
				thermal-governor = "step_wise";

				trips {

					cpu15-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd8>;
					};
				};

				cooling-maps {

					cpu15_cdev {
						trip = <0xd8>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-6-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0xd>;
				thermal-governor = "step_wise";

				trips {

					cpu16-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xd9>;
					};
				};

				cooling-maps {

					cpu16_cdev {
						trip = <0xd9>;
						cooling-device = <0x19 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-7-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbc 0xe>;
				thermal-governor = "step_wise";

				trips {

					cpu17-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xda>;
					};
				};

				cooling-maps {

					cpu17_cdev {
						trip = <0xda>;
						cooling-device = <0x1a 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pop-mem-test {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbd 0x3>;
				thermal-governor = "step_wise";

				trips {

					pop-test-trip {
						temperature = <0x1e848>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0xdb>;
					};
				};

				cooling-maps {

					pop_test_cdev0 {
						trip = <0xdb>;
						cooling-device = <0xdc 0xffffffff 0xffffffff>;
					};

					pop_test_cdev1 {
						trip = <0xdb>;
						cooling-device = <0xdd 0xffffffff 0xffffffff>;
					};

					pop_test_cdev2 {
						trip = <0xdb>;
						cooling-device = <0xde 0xffffffff 0xffffffff>;
					};

					pop_test_cdev3 {
						trip = <0xdb>;
						cooling-device = <0xdf 0xffffffff 0xffffffff>;
					};

					pop_test_cdev4 {
						trip = <0xdb>;
						cooling-device = <0x28 0xffffffff 0xffffffff>;
					};
				};
			};

			q6-hvx-step {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-sensors = <0xbd 0x4>;
				thermal-governor = "step_wise";

				trips {

					q6-hvx-step0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0xe0>;
					};

					q6-hvx-step1 {
						temperature = <0x19a28>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xe2>;
					};
				};

				cooling-maps {

					hvx_cdev_lvl0 {
						trip = <0xe0>;
						cooling-device = <0xe1 0xffffffff 0x6>;
					};

					hvx_cdev_lvl1 {
						trip = <0xe2>;
						cooling-device = <0xe1 0x6 0x6>;
					};
				};
			};
		};

		slim@171c0000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			reg = <0x171c0000 0x2c000 0x17184000 0x2c000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			interrupts = <0x0 0xa3 0x0 0x0 0xa4 0x0>;
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x780000>;
			qcom,ea-pc = <0x2a0>;
			qcom,iommu-s1-bypass;
			phandle = <0x34e>;

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x26 0x1b46 0x8 0x26 0x1b4d 0x2 0x26 0x1b50 0x1>;
				phandle = <0x34f>;
			};

			msm_dai_slim {
				compatible = "qcom,msm-dai-slim";
				elemental-addr = [ff ff ff fe 17 02];
			};
		};

		slim@17240000 {
			status = "ok";
			cell-index = <0x3>;
			compatible = "qcom,slim-ngd";
			reg = <0x17240000 0x2c000 0x17204000 0x20000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			interrupts = <0x0 0x123 0x0 0x0 0x124 0x0>;
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			qcom,iommu-s1-bypass;
			phandle = <0x350>;

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x26 0x1b53 0x0>;
				phandle = <0x351>;
			};

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
				phandle = <0x352>;
			};
		};

		qcom,gpi-dma@0x800000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x0 0xf4 0x0 0x0 0xf5 0x0 0x0 0xf6 0x0 0x0 0xf7 0x0 0x0 0xf8 0x0 0x0 0xf9 0x0 0x0 0xfa 0x0 0x0 0xfb 0x0 0x0 0xfc 0x0 0x0 0xfd 0x0 0x0 0xfe 0x0 0x0 0xff 0x0 0x0 0x100 0x0>;
			qcom,max-num-gpii = <0xd>;
			qcom,gpii-mask = <0xfa>;
			qcom,ev-factor = <0x2>;
			iommus = <0x26 0xd6 0x0>;
			qcom,smmu-cfg = <0x1>;
			qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
			status = "ok";
			phandle = <0x23b>;
		};

		qcom,gpi-dma@0xa00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x0 0x117 0x0 0x0 0x118 0x0 0x0 0x119 0x0 0x0 0x11a 0x0 0x0 0x11b 0x0 0x0 0x11c 0x0 0x0 0x125 0x0 0x0 0x126 0x0 0x0 0x127 0x0 0x0 0x128 0x0 0x0 0x129 0x0 0x0 0x12a 0x0 0x0 0x12b 0x0>;
			qcom,max-num-gpii = <0xd>;
			qcom,gpii-mask = <0xfa>;
			qcom,ev-factor = <0x2>;
			iommus = <0x26 0x616 0x0>;
			qcom,smmu-cfg = <0x1>;
			qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
			status = "ok";
			phandle = <0x269>;
		};

		qcom,gpi-dma@0xc00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			reg = <0xc00000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x0 0x24c 0x0 0x0 0x24d 0x0 0x0 0x24e 0x0 0x0 0x24f 0x0 0x0 0x250 0x0 0x0 0x251 0x0 0x0 0x252 0x0 0x0 0x253 0x0 0x0 0x254 0x0 0x0 0x255 0x0 0x0 0x256 0x0 0x0 0x257 0x0 0x0 0x258 0x0>;
			qcom,max-num-gpii = <0xd>;
			qcom,gpii-mask = <0xfa>;
			qcom,ev-factor = <0x2>;
			iommus = <0x26 0x7b6 0x0>;
			qcom,smmu-cfg = <0x1>;
			qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
			status = "ok";
			phandle = <0x274>;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x0 0x200000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x1>;
			qcom,guard-memory;
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa@1e00000 {
			compatible = "qcom,ipa";
			mboxes = <0x1f 0x0>;
			reg = <0x1e00000 0x34000 0x1e04000 0x28000>;
			reg-names = "ipa-base", "gsi-base";
			interrupts = <0x0 0x137 0x0 0x0 0x1b0 0x0>;
			interrupt-names = "ipa-irq", "gsi-irq";
			qcom,ipa-hw-ver = <0xf>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ee = <0x0>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi2;
			qcom,use-64-bit-dma-mask;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,use-ipa-pm;
			qcom,bandwidth-vote-for-ipa;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x5>;
			qcom,msm-bus,num-paths = <0x4>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x0 0x0 0x5a 0x249 0x0 0x0 0x1 0x2a4 0x0 0x0 0x8f 0x309 0x0 0x0 0x5a 0x200 0x13880 0x927c0 0x5a 0x249 0x13880 0x55730 0x1 0x2a4 0x9c40 0x9c40 0x8f 0x309 0x0 0x7d 0x5a 0x200 0x13880 0x9c400 0x5a 0x249 0x13880 0x9c400 0x1 0x2a4 0x13880 0x13880 0x8f 0x309 0x0 0xfa 0x5a 0x200 0x324b0 0xea600 0x5a 0x249 0x324b0 0xea600 0x1 0x2a4 0x324b0 0x27100 0x8f 0x309 0x0 0x1f4 0x5a 0x200 0x324b0 0x36ee80 0x5a 0x249 0x324b0 0x36ee80 0x1 0x2a4 0x324b0 0x493e0 0x8f 0x309 0x0 0x258>;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,scaling-exceptions;
			phandle = <0x353>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0xe3 0x0>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0xe4 0x0 0x0>;
				interrupt-names = "ipa-smp2p-in";
			};
		};

		ipa_smmu_ap {
			compatible = "qcom,ipa-smmu-ap-cb";
			iommus = <0x26 0x520 0x0>;
			qcom,iova-mapping = <0x20000000 0x40000000>;
			qcom,additional-mapping = <0x146bd000 0x146bd000 0x2000>;
			dma-coherent;
			phandle = <0x354>;
		};

		ipa_smmu_wlan {
			compatible = "qcom,ipa-smmu-wlan-cb";
			iommus = <0x26 0x521 0x0>;
			qcom,additional-mapping = <0x1e60000 0x1e60000 0x80000>;
			phandle = <0x355>;
		};

		ipa_smmu_uc {
			compatible = "qcom,ipa-smmu-uc-cb";
			iommus = <0x26 0x522 0x0>;
			qcom,iova-mapping = <0x40400000 0x1fc00000>;
			phandle = <0x356>;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0xf>;
			qcom,firmware-name = "ipa_fws";
			qcom,pil-force-shutdown;
			memory-region = <0xe5>;
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mboxes = <0x1f 0x0>;
			mbox-names = "aop";
		};

		qcom,cnss-qca6390@a0000000 {
			compatible = "qcom,cnss-qca6390";
			reg = <0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "smmu_iova_base", "smmu_iova_ipa";
			wlan-en-gpio = <0x37 0xa9 0x0>;
			pinctrl-names = "wlan_en_active", "wlan_en_sleep";
			pinctrl-0 = <0xe6>;
			pinctrl-1 = <0xe7>;
			qcom,wlan-rc-num = <0x0>;
			qcom,wlan-ramdump-dynamic = <0x400000>;
			mhi,max-channels = <0x1e>;
			mhi,timeout = <0x2710>;

			mhi_chan@0 {
				reg = <0x0>;
				label = "LOOPBACK";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x1>;
				mhi,chan-dir = <0x1>;
				mhi,data-type = <0x0>;
				mhi,doorbell-mode = <0x2>;
				mhi,ee = <0x14>;
			};

			mhi_chan@1 {
				reg = <0x1>;
				label = "LOOPBACK";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x1>;
				mhi,chan-dir = <0x2>;
				mhi,data-type = <0x0>;
				mhi,doorbell-mode = <0x2>;
				mhi,ee = <0x14>;
			};

			mhi_chan@4 {
				reg = <0x4>;
				label = "DIAG";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x1>;
				mhi,chan-dir = <0x1>;
				mhi,data-type = <0x0>;
				mhi,doorbell-mode = <0x2>;
				mhi,ee = <0x14>;
			};

			mhi_chan@5 {
				reg = <0x5>;
				label = "DIAG";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x1>;
				mhi,chan-dir = <0x2>;
				mhi,data-type = <0x0>;
				mhi,doorbell-mode = <0x2>;
				mhi,ee = <0x14>;
			};

			mhi_chan@20 {
				reg = <0x14>;
				label = "IPCR";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x1>;
				mhi,chan-dir = <0x1>;
				mhi,data-type = <0x1>;
				mhi,doorbell-mode = <0x2>;
				mhi,ee = <0x14>;
				mhi,auto-start;
			};

			mhi_chan@21 {
				reg = <0x15>;
				label = "IPCR";
				mhi,num-elements = <0x20>;
				mhi,event-ring = <0x1>;
				mhi,chan-dir = <0x2>;
				mhi,data-type = <0x0>;
				mhi,doorbell-mode = <0x2>;
				mhi,ee = <0x14>;
				mhi,auto-queue;
				mhi,auto-start;
			};

			mhi_event@0 {
				mhi,num-elements = <0x20>;
				mhi,intmod = <0x1>;
				mhi,msi = <0x1>;
				mhi,priority = <0x1>;
				mhi,brstmode = <0x2>;
				mhi,data-type = <0x1>;
			};

			mhi_event@1 {
				mhi,num-elements = <0x100>;
				mhi,intmod = <0x1>;
				mhi,msi = <0x2>;
				mhi,priority = <0x1>;
				mhi,brstmode = <0x2>;
			};
		};

		qcom,icnss@18800000 {
			compatible = "qcom,icnss";
			reg = <0x18800000 0x800000 0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "membase", "smmu_iova_base", "smmu_iova_ipa";
			iommus = <0x26 0x640 0x1>;
			interrupts = <0x0 0x19e 0x0 0x0 0x19f 0x0 0x0 0x1a0 0x0 0x0 0x1a1 0x0 0x0 0x1a2 0x0 0x0 0x1a3 0x0 0x0 0x1a4 0x0 0x0 0x1a5 0x0 0x0 0x1a6 0x0 0x0 0x1a7 0x0 0x0 0x1a8 0x0 0x0 0x1a9 0x0>;
			qcom,wlan-msa-memory = <0x100000>;
			qcom,wlan-msa-fixed-region = <0xe8>;
			vdd-cx-mx-supply = <0xe9>;
			vdd-1.8-xo-supply = <0xea>;
			vdd-1.3-rfa-supply = <0xeb>;
			vdd-3.3-ch0-supply = <0xec>;
			qcom,vdd-cx-mx-config = <0xb7980 0xb7980>;
			qcom,vdd-3.3-ch0-config = <0x2f5d00 0x328980>;
			phandle = <0x357>;

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0xed 0x0 0x0 0xed 0x1 0x0>;
				interrupt-names = "qcom,smp2p-force-fatal-error", "qcom,smp2p-early-crash-ind";
			};
		};

		qcom,wil6210 {
			compatible = "qcom,wil6210";
			qcom,pcie-parent = <0xee>;
			pinctrl-names = "default";
			pinctrl-0 = <0xef>;
			qcom,wigig-en = <0x37 0x83 0x0>;
			qcom,msm-bus,name = "wil6210";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x64 0x200 0x0 0x0 0x64 0x200 0x927c0 0xc3500>;
			qcom,use-ext-supply;
			vddio-supply = <0xf0>;
			qcom,use-ext-clocks;
			clocks = <0x25 0xa>;
			clock-names = "rf_clk3_clk";
			qcom,smmu-support;
			qcom,smmu-mapping = <0x20000000 0xe0000000>;
			qcom,smmu-s1-en;
			qcom,smmu-fast-map;
			qcom,smmu-coherent;
			qcom,keep-radio-on-during-sleep;
			status = "disabled";
			phandle = <0x358>;
		};

		msm_tspp@0x8880000 {
			compatible = "qcom,msm_tspp";
			reg = <0x88a7000 0x200 0x88a8000 0x200 0x88a9000 0x1000 0x8884000 0x23000>;
			reg-names = "MSM_TSIF0_PHYS", "MSM_TSIF1_PHYS", "MSM_TSPP_PHYS", "MSM_TSPP_BAM_PHYS";
			interrupts = <0x0 0x79 0x0 0x0 0x77 0x0 0x0 0x78 0x0 0x0 0x7a 0x0>;
			interrupt-names = "TSIF_TSPP_IRQ", "TSIF0_IRQ", "TSIF1_IRQ", "TSIF_BAM_IRQ";
			clock-names = "iface_clk", "ref_clk";
			clocks = <0x1b 0x86 0x1b 0x88>;
			qcom,msm-bus,name = "tsif";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x52 0x200 0x0 0x0 0x52 0x200 0x3000 0x6000>;
			pinctrl-names = "disabled", "tsif0-mode1", "tsif0-mode2", "tsif1-mode1", "tsif1-mode2", "dual-tsif-mode1", "dual-tsif-mode2";
			pinctrl-0;
			pinctrl-1 = <0xf1>;
			pinctrl-2 = <0xf1 0xf2>;
			pinctrl-3 = <0xf3>;
			pinctrl-4 = <0xf3 0xf4>;
			pinctrl-5 = <0xf1 0xf3>;
			pinctrl-6 = <0xf1 0xf2 0xf3 0xf4>;
			memory-region = <0xba>;
			qcom,smmu-s1-bypass;
			iommus = <0x26 0x620 0x0>;
			phandle = <0x359>;
		};

		demux {
			compatible = "qcom,demux";
		};

		pinctrl@03000000 {
			compatible = "qcom,sm8150-pinctrl";
			reg = <0x3000000 0xdc2000 0x17c000f0 0x60>;
			reg-names = "pinctrl", "spi_cfg";
			interrupts = <0x0 0xd0 0x0>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			phandle = <0x37>;

			ufs_dev_reset_assert {
				phandle = <0xac>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x8>;
					output-low;
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0xad>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x8>;
					output-high;
				};
			};

			storage_cd {
				phandle = <0x35a>;

				mux {
					pins = "gpio96";
					function = "gpio";
				};

				config {
					pins = "gpio96";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			sdc2_clk_on {
				phandle = <0x35b>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_off {
				phandle = <0x35c>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			sdc2_clk_ds_400KHz {
				phandle = <0x35d>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_ds_50MHz {
				phandle = <0x35e>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_ds_100MHz {
				phandle = <0x35f>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_ds_200MHz {
				phandle = <0x360>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_cmd_on {
				phandle = <0x361>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x8>;
				};
			};

			sdc2_cmd_off {
				phandle = <0x362>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc2_cmd_ds_400KHz {
				phandle = <0x363>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_cmd_ds_50MHz {
				phandle = <0x364>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_cmd_ds_100MHz {
				phandle = <0x365>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_cmd_ds_200MHz {
				phandle = <0x366>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_data_on {
				phandle = <0x367>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x8>;
				};
			};

			sdc2_data_off {
				phandle = <0x368>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc2_data_ds_400KHz {
				phandle = <0x369>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_data_ds_50MHz {
				phandle = <0x36a>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_data_ds_100MHz {
				phandle = <0x36b>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			sdc2_data_ds_200MHz {
				phandle = <0x36c>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};
			};

			qupv3_se12_2uart_pins {
				phandle = <0x36d>;

				qupv3_se12_2uart_active {
					phandle = <0x25f>;

					mux {
						pins = "gpio85", "gpio86";
						function = "qup12";
					};

					config {
						pins = "gpio85", "gpio86";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se12_2uart_sleep {
					phandle = <0x260>;

					mux {
						pins = "gpio85", "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio85", "gpio86";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			qupv3_se13_4uart_pins {
				phandle = <0x36e>;

				qupv3_se13_ctsrx {
					phandle = <0x36f>;

					mux {
						pins = "gpio43", "gpio46";
						function = "qup13";
					};

					config {
						pins = "gpio43", "gpio46";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se13_rts {
					phandle = <0x370>;

					mux {
						pins = "gpio44";
						function = "qup13";
					};

					config {
						pins = "gpio44";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				qupv3_se13_tx {
					phandle = <0x371>;

					mux {
						pins = "gpio45";
						function = "qup13";
					};

					config {
						pins = "gpio45";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se13_uart_pins {
				phandle = <0x372>;

				qupv3_se13_cts_active {
					phandle = <0x262>;

					mux {
						pins = "gpio43";
						function = "qup13";
					};

					config {
						pins = "gpio43";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se13_cts_sleep {
					phandle = <0x265>;

					config {
						pins = "gpio43";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se13_rtstx_active {
					phandle = <0x263>;

					mux {
						pins = "gpio44", "gpio45";
						function = "qup13";
					};

					config {
						pins = "gpio44", "gpio45";
						drive-strength = <0x2>;
						output-high;
						bias-pull-up;
					};
				};

				qupv3_se13_rtstx_sleep {
					phandle = <0x266>;

					config {
						pins = "gpio44", "gpio45";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se13_rx_active {
					phandle = <0x264>;

					mux {
						pins = "gpio46";
						function = "qup13";
					};

					config {
						pins = "gpio46";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se13_rx_sleep {
					phandle = <0x267>;

					config {
						pins = "gpio46";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			pcie0 {

				pcie0_clkreq_default {
					phandle = <0x19d>;

					mux {
						pins = "gpio36";
						function = "pci_e0";
					};

					config {
						pins = "gpio36";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				pcie0_perst_default {
					phandle = <0x19e>;

					mux {
						pins = "gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio35";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				pcie0_wake_default {
					phandle = <0x19f>;

					mux {
						pins = "gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio37";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			pcie1 {

				pcie1_clkreq_default {
					phandle = <0x1a2>;

					mux {
						pins = "gpio103";
						function = "pci_e1";
					};

					config {
						pins = "gpio103";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				pcie1_perst_default {
					phandle = <0x1a3>;

					mux {
						pins = "gpio102";
						function = "gpio";
					};

					config {
						pins = "gpio102";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				pcie1_wake_default {
					phandle = <0x1a4>;

					mux {
						pins = "gpio104";
						function = "gpio";
					};

					config {
						pins = "gpio104";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			cnss_pins {

				cnss_wlan_en_active {
					phandle = <0xe6>;

					mux {
						pins = "gpio169";
						function = "gpio";
					};

					config {
						pins = "gpio169";
						drive-strength = <0x10>;
						output-high;
						bias-pull-up;
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0xe7>;

					mux {
						pins = "gpio169";
						function = "gpio";
					};

					config {
						pins = "gpio169";
						drive-strength = <0x2>;
						output-low;
						bias-pull-down;
					};
				};
			};

			wil6210_refclk3_en_pin {
				phandle = <0xef>;

				mux {
					pins = "gpio87";
					function = "gpio";
				};

				config {
					pins = "gpio87";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x373>;

				qupv3_se0_i2c_active {
					phandle = <0x23c>;

					mux {
						pins = "gpio0", "gpio1";
						function = "qup0";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x23d>;

					mux {
						pins = "gpio0", "gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x374>;

				qupv3_se0_spi_active {
					phandle = <0x24e>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "qup0";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x24f>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x375>;

				qupv3_se1_i2c_active {
					phandle = <0x23f>;

					mux {
						pins = "gpio114", "gpio115";
						function = "qup1";
					};

					config {
						pins = "gpio114", "gpio115";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x240>;

					mux {
						pins = "gpio114", "gpio115";
						function = "gpio";
					};

					config {
						pins = "gpio114", "gpio115";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x376>;

				qupv3_se1_spi_active {
					phandle = <0x250>;

					mux {
						pins = "gpio114", "gpio115", "gpio116", "gpio117";
						function = "qup1";
					};

					config {
						pins = "gpio114", "gpio115", "gpio116", "gpio117";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x251>;

					mux {
						pins = "gpio114", "gpio115", "gpio116", "gpio117";
						function = "gpio";
					};

					config {
						pins = "gpio114", "gpio115", "gpio116", "gpio117";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x377>;

				qupv3_se2_i2c_active {
					phandle = <0x241>;

					mux {
						pins = "gpio126", "gpio127";
						function = "qup2";
					};

					config {
						pins = "gpio126", "gpio127";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x242>;

					mux {
						pins = "gpio126", "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio126", "gpio127";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x378>;

				qupv3_se2_spi_active {
					phandle = <0x252>;

					mux {
						pins = "gpio126", "gpio127", "gpio128", "gpio129";
						function = "qup2";
					};

					config {
						pins = "gpio126", "gpio127", "gpio128", "gpio129";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x253>;

					mux {
						pins = "gpio126", "gpio127", "gpio128", "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio126", "gpio127", "gpio128", "gpio129";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x379>;

				qupv3_se3_i2c_active {
					phandle = <0x243>;

					mux {
						pins = "gpio144", "gpio145";
						function = "qup3";
					};

					config {
						pins = "gpio144", "gpio145";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0x244>;

					mux {
						pins = "gpio144", "gpio145";
						function = "gpio";
					};

					config {
						pins = "gpio144", "gpio145";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x37a>;

				qupv3_se3_spi_active {
					phandle = <0x254>;

					mux {
						pins = "gpio144", "gpio145", "gpio146", "gpio147";
						function = "qup3";
					};

					config {
						pins = "gpio144", "gpio145", "gpio146", "gpio147";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0x255>;

					mux {
						pins = "gpio145", "gpio146", "gpio147";
						function = "qup3";
					};

					config {
						pins = "gpio145", "gpio146", "gpio147";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se3_spi_miso_sleep {
					phandle = <0x256>;

					mux {
						pins = "gpio144";
						function = "qup3";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x6>;
						bias-pull-down;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x37b>;

				qupv3_se4_i2c_active {
					phandle = <0x245>;

					mux {
						pins = "gpio51", "gpio52";
						function = "qup4";
					};

					config {
						pins = "gpio51", "gpio52";
						drive-strength = <0x2>;
						bias-disable;
						input-enable;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x246>;

					mux {
						pins = "gpio51", "gpio52";
						function = "gpio";
					};

					config {
						pins = "gpio51", "gpio52";
						drive-strength = <0x2>;
						bias-disable;
						input-enable;
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x37c>;

				qupv3_se4_spi_active {
					phandle = <0x257>;

					mux {
						pins = "gpio51", "gpio52", "gpio53", "gpio54";
						function = "qup4";
					};

					config {
						pins = "gpio51", "gpio52", "gpio53", "gpio54";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x258>;

					mux {
						pins = "gpio51", "gpio52", "gpio53", "gpio54";
						function = "gpio";
					};

					config {
						pins = "gpio51", "gpio52", "gpio53", "gpio54";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x37d>;

				qupv3_se5_i2c_active {
					phandle = <0x248>;

					mux {
						pins = "gpio121", "gpio122";
						function = "qup5";
					};

					config {
						pins = "gpio121", "gpio122";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0x249>;

					mux {
						pins = "gpio121", "gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio121", "gpio122";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x37e>;

				qupv3_se5_spi_active {
					phandle = <0x259>;

					mux {
						pins = "gpio119", "gpio120", "gpio121", "gpio122";
						function = "qup5";
					};

					config {
						pins = "gpio119", "gpio120", "gpio121", "gpio122";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x25a>;

					mux {
						pins = "gpio119", "gpio120", "gpio121", "gpio122";
						function = "gpio";
					};

					config {
						pins = "gpio119", "gpio120", "gpio121", "gpio122";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x37f>;

				qupv3_se6_i2c_active {
					phandle = <0x24a>;

					mux {
						pins = "gpio6", "gpio7";
						function = "qup6";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x24b>;

					mux {
						pins = "gpio6", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x380>;

				qupv3_se6_spi_active {
					phandle = <0x25b>;

					mux {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						function = "qup6";
					};

					config {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x25c>;

					mux {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x381>;

				qupv3_se7_i2c_active {
					phandle = <0x24c>;

					mux {
						pins = "gpio98", "gpio99";
						function = "qup7";
					};

					config {
						pins = "gpio98", "gpio99";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0x24d>;

					mux {
						pins = "gpio98", "gpio99";
						function = "gpio";
					};

					config {
						pins = "gpio98", "gpio99";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se7_spi_pins {
				phandle = <0x382>;

				qupv3_se7_spi_active {
					phandle = <0x25d>;

					mux {
						pins = "gpio98", "gpio99", "gpio100", "gpio101";
						function = "qup7";
					};

					config {
						pins = "gpio98", "gpio99", "gpio100", "gpio101";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se7_spi_sleep {
					phandle = <0x25e>;

					mux {
						pins = "gpio98", "gpio99", "gpio100", "gpio101";
						function = "gpio";
					};

					config {
						pins = "gpio98", "gpio99", "gpio100", "gpio101";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x383>;

				qupv3_se8_i2c_active {
					phandle = <0x26a>;

					mux {
						pins = "gpio88", "gpio89";
						function = "qup8";
					};

					config {
						pins = "gpio88", "gpio89";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x26b>;

					mux {
						pins = "gpio88", "gpio89";
						function = "gpio";
					};

					config {
						pins = "gpio88", "gpio89";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x384>;

				qupv3_se8_spi_active {
					phandle = <0x277>;

					mux {
						pins = "gpio88", "gpio89", "gpio90", "gpio91";
						function = "qup8";
					};

					config {
						pins = "gpio88", "gpio89", "gpio90", "gpio91";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x385>;

					mux {
						pins = "gpio88", "gpio89", "gpio90", "gpio91";
						function = "gpio";
					};

					config {
						pins = "gpio88", "gpio89", "gpio90", "gpio91";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x386>;

				qupv3_se9_i2c_active {
					phandle = <0x26c>;

					mux {
						pins = "gpio39", "gpio40";
						function = "qup9";
					};

					config {
						pins = "gpio39", "gpio40";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x26d>;

					mux {
						pins = "gpio39", "gpio40";
						function = "gpio";
					};

					config {
						pins = "gpio39", "gpio40";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x387>;

					mux {
						pins = "gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio47";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_int_suspend {
					phandle = <0x388>;

					mux {
						pins = "gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio47";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_enable_active {
					phandle = <0x389>;

					mux {
						pins = "gpio41", "gpio42", "gpio48";
						function = "gpio";
					};

					config {
						pins = "gpio41", "gpio42", "gpio48";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_enable_suspend {
					phandle = <0x38a>;

					mux {
						pins = "gpio41", "gpio42", "gpio48";
						function = "gpio";
					};

					config {
						pins = "gpio41", "gpio42", "gpio48";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				nfc_clk_req_active {
					phandle = <0x38b>;

					mux {
						pins = "gpio113";
						function = "gpio";
					};

					config {
						pins = "gpio113";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x38c>;

					mux {
						pins = "gpio113";
						function = "gpio";
					};

					config {
						pins = "gpio113";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x38d>;

				qupv3_se9_spi_active {
					phandle = <0x278>;

					mux {
						pins = "gpio39", "gpio40", "gpio41", "gpio42";
						function = "qup9";
					};

					config {
						pins = "gpio39", "gpio40", "gpio41", "gpio42";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0x279>;

					mux {
						pins = "gpio39", "gpio40", "gpio41", "gpio42";
						function = "gpio";
					};

					config {
						pins = "gpio39", "gpio40", "gpio41", "gpio42";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x38e>;

				qupv3_se10_i2c_active {
					phandle = <0x26e>;

					mux {
						pins = "gpio9", "gpio10";
						function = "qup10";
					};

					config {
						pins = "gpio9", "gpio10";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x26f>;

					mux {
						pins = "gpio9", "gpio10";
						function = "gpio";
					};

					config {
						pins = "gpio9", "gpio10";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x38f>;

				qupv3_se10_spi_active {
					phandle = <0x27a>;

					mux {
						pins = "gpio9", "gpio10", "gpio11", "gpio12";
						function = "qup10";
					};

					config {
						pins = "gpio9", "gpio10", "gpio11", "gpio12";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x27b>;

					mux {
						pins = "gpio9", "gpio10", "gpio11", "gpio12";
						function = "gpio";
					};

					config {
						pins = "gpio9", "gpio10", "gpio11", "gpio12";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x390>;

				qupv3_se11_i2c_active {
					phandle = <0x270>;

					mux {
						pins = "gpio94", "gpio95";
						function = "qup11";
					};

					config {
						pins = "gpio94", "gpio95";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x271>;

					mux {
						pins = "gpio94", "gpio95";
						function = "gpio";
					};

					config {
						pins = "gpio94", "gpio95";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x391>;

				qupv3_se11_spi_active {
					phandle = <0x27c>;

					mux {
						pins = "gpio92", "gpio93", "gpio94", "gpio95";
						function = "qup11";
					};

					config {
						pins = "gpio92", "gpio93", "gpio94", "gpio95";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x27d>;

					mux {
						pins = "gpio92", "gpio93", "gpio94", "gpio95";
						function = "gpio";
					};

					config {
						pins = "gpio92", "gpio93", "gpio94", "gpio95";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x392>;

				qupv3_se12_i2c_active {
					phandle = <0x272>;

					mux {
						pins = "gpio83", "gpio84";
						function = "qup12";
					};

					config {
						pins = "gpio83", "gpio84";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0x273>;

					mux {
						pins = "gpio83", "gpio84";
						function = "gpio";
					};

					config {
						pins = "gpio83", "gpio84";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x393>;

				qupv3_se12_spi_active {
					phandle = <0x27e>;

					mux {
						pins = "gpio83", "gpio84", "gpio85", "gpio86";
						function = "qup12";
					};

					config {
						pins = "gpio83", "gpio84", "gpio85", "gpio86";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0x27f>;

					mux {
						pins = "gpio83", "gpio84", "gpio85", "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio83", "gpio84", "gpio85", "gpio86";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x394>;

				qupv3_se13_i2c_active {
					phandle = <0x275>;

					mux {
						pins = "gpio43", "gpio44";
						function = "qup13";
					};

					config {
						pins = "gpio43", "gpio44";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0x276>;

					mux {
						pins = "gpio43", "gpio44";
						function = "gpio";
					};

					config {
						pins = "gpio43", "gpio44";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x395>;

				qupv3_se13_spi_active {
					phandle = <0x280>;

					mux {
						pins = "gpio43", "gpio44", "gpio45", "gpio46";
						function = "qup13";
					};

					config {
						pins = "gpio43", "gpio44", "gpio45", "gpio46";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x281>;

					mux {
						pins = "gpio43", "gpio44", "gpio45", "gpio46";
						function = "gpio";
					};

					config {
						pins = "gpio43", "gpio44", "gpio45", "gpio46";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se14_i2c_pins {
				phandle = <0x396>;

				qupv3_se14_i2c_active {
					phandle = <0x282>;

					mux {
						pins = "gpio47", "gpio48";
						function = "qup14";
					};

					config {
						pins = "gpio47", "gpio48";
						drive-strength = <0x2>;
						bias-disable;
						input-enable;
					};
				};

				qupv3_se14_i2c_sleep {
					phandle = <0x283>;

					mux {
						pins = "gpio47", "gpio48";
						function = "gpio";
					};

					config {
						pins = "gpio47", "gpio48";
						drive-strength = <0x2>;
						bias-disable;
						input-enable;
					};
				};
			};

			qupv3_se14_spi_pins {
				phandle = <0x397>;

				qupv3_se14_spi_active {
					phandle = <0x398>;

					mux {
						pins = "gpio47", "gpio48", "gpio49", "gpio50";
						function = "qup14";
					};

					config {
						pins = "gpio47", "gpio48", "gpio49", "gpio50";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se14_spi_sleep {
					phandle = <0x399>;

					mux {
						pins = "gpio47", "gpio48", "gpio49", "gpio50";
						function = "gpio";
					};

					config {
						pins = "gpio47", "gpio48", "gpio49", "gpio50";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se15_i2c_pins {
				phandle = <0x39a>;

				qupv3_se15_i2c_active {
					phandle = <0x284>;

					mux {
						pins = "gpio27", "gpio28";
						function = "qup15";
					};

					config {
						pins = "gpio27", "gpio28";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se15_i2c_sleep {
					phandle = <0x285>;

					mux {
						pins = "gpio27", "gpio28";
						function = "gpio";
					};

					config {
						pins = "gpio27", "gpio28";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se15_spi_pins {
				phandle = <0x39b>;

				qupv3_se15_spi_active {
					phandle = <0x28e>;

					mux {
						pins = "gpio27", "gpio28", "gpio29", "gpio30";
						function = "qup15";
					};

					config {
						pins = "gpio27", "gpio28", "gpio29", "gpio30";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se15_spi_sleep {
					phandle = <0x28f>;

					mux {
						pins = "gpio27", "gpio28", "gpio29", "gpio30";
						function = "gpio";
					};

					config {
						pins = "gpio27", "gpio28", "gpio29", "gpio30";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se16_i2c_pins {
				phandle = <0x39c>;

				qupv3_se16_i2c_active {
					phandle = <0x286>;

					mux {
						pins = "gpio86", "gpio85";
						function = "qup16";
					};

					config {
						pins = "gpio86", "gpio85";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se16_i2c_sleep {
					phandle = <0x287>;

					mux {
						pins = "gpio86", "gpio85";
						function = "gpio";
					};

					config {
						pins = "gpio86", "gpio85";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se16_spi_pins {
				phandle = <0x39d>;

				qupv3_se16_spi_active {
					phandle = <0x290>;

					mux {
						pins = "gpio83", "gpio84", "gpio85", "gpio86";
						function = "qup16";
					};

					config {
						pins = "gpio83", "gpio84", "gpio85", "gpio86";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se16_spi_sleep {
					phandle = <0x291>;

					mux {
						pins = "gpio83", "gpio84", "gpio85", "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio83", "gpio84", "gpio85", "gpio86";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se17_i2c_pins {
				phandle = <0x39e>;

				qupv3_se17_i2c_active {
					phandle = <0x288>;

					mux {
						pins = "gpio55", "gpio56";
						function = "qup17";
					};

					config {
						pins = "gpio55", "gpio56";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se17_i2c_sleep {
					phandle = <0x289>;

					mux {
						pins = "gpio55", "gpio56";
						function = "gpio";
					};

					config {
						pins = "gpio55", "gpio56";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se17_spi_pins {
				phandle = <0x39f>;

				qupv3_se17_spi_active {
					phandle = <0x292>;

					mux {
						pins = "gpio55", "gpio56", "gpio57", "gpio58";
						function = "qup17";
					};

					config {
						pins = "gpio55", "gpio56", "gpio57", "gpio58";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se17_spi_sleep {
					phandle = <0x293>;

					mux {
						pins = "gpio55", "gpio56", "gpio57", "gpio58";
						function = "gpio";
					};

					config {
						pins = "gpio55", "gpio56", "gpio57", "gpio58";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se18_i2c_pins {
				phandle = <0x3a0>;

				qupv3_se18_i2c_active {
					phandle = <0x28a>;

					mux {
						pins = "gpio23", "gpio24";
						function = "qup18";
					};

					config {
						pins = "gpio23", "gpio24";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se18_i2c_sleep {
					phandle = <0x28b>;

					mux {
						pins = "gpio23", "gpio24";
						function = "gpio";
					};

					config {
						pins = "gpio23", "gpio24";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se18_spi_pins {
				phandle = <0x3a1>;

				qupv3_se18_spi_active {
					phandle = <0x294>;

					mux {
						pins = "gpio23", "gpio24", "gpio25", "gpio26";
						function = "qup18";
					};

					config {
						pins = "gpio23", "gpio24", "gpio25", "gpio26";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se18_spi_sleep {
					phandle = <0x295>;

					mux {
						pins = "gpio23", "gpio24", "gpio25", "gpio26";
						function = "gpio";
					};

					config {
						pins = "gpio23", "gpio24", "gpio25", "gpio26";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se19_i2c_pins {
				phandle = <0x3a2>;

				qupv3_se19_i2c_active {
					phandle = <0x28c>;

					mux {
						pins = "gpio57", "gpio58";
						function = "qup19";
					};

					config {
						pins = "gpio57", "gpio58";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se19_i2c_sleep {
					phandle = <0x28d>;

					mux {
						pins = "gpio57", "gpio58";
						function = "gpio";
					};

					config {
						pins = "gpio57", "gpio58";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se19_spi_pins {
				phandle = <0x3a3>;

				qupv3_se19_spi_active {
					phandle = <0x296>;

					mux {
						pins = "gpio55", "gpio56", "gpio57", "gpio58";
						function = "qup19";
					};

					config {
						pins = "gpio55", "gpio56", "gpio57", "gpio58";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se19_spi_sleep {
					phandle = <0x297>;

					mux {
						pins = "gpio55", "gpio56", "gpio57", "gpio58";
						function = "gpio";
					};

					config {
						pins = "gpio55", "gpio56", "gpio57", "gpio58";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			aqt_intr {

				aqt_intr_default {
					phandle = <0x3a4>;

					mux {
						pins = "gpio125";
						function = "gpio";
					};

					config {
						pins = "gpio125";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			wcd9xxx_intr {

				wcd_intr_default {
					phandle = <0x3a5>;

					mux {
						pins = "gpio123";
						function = "gpio";
					};

					config {
						pins = "gpio123";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			cdc_reset_ctrl {

				cdc_reset_sleep {
					phandle = <0x3a6>;

					mux {
						pins = "gpio143";
						function = "gpio";
					};

					config {
						pins = "gpio143";
						drive-strength = <0x2>;
						bias-disable;
						output-low;
					};
				};

				cdc_reset_active {
					phandle = <0x3a7>;

					mux {
						pins = "gpio143";
						function = "gpio";
					};

					config {
						pins = "gpio143";
						drive-strength = <0x8>;
						bias-pull-down;
						output-high;
					};
				};
			};

			sec_aux_pcm {

				sec_aux_pcm_sleep {
					phandle = <0x3a8>;

					mux {
						pins = "gpio126", "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio126", "gpio127";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_active {
					phandle = <0x3a9>;

					mux {
						pins = "gpio126", "gpio127";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio126", "gpio127";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			sec_aux_pcm_din {

				sec_aux_pcm_din_sleep {
					phandle = <0x3aa>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_din_active {
					phandle = <0x3ab>;

					mux {
						pins = "gpio128";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			sec_aux_pcm_dout {

				sec_aux_pcm_dout_sleep {
					phandle = <0x3ac>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_aux_pcm_dout_active {
					phandle = <0x3ad>;

					mux {
						pins = "gpio129";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm {

				tert_aux_pcm_sleep {
					phandle = <0x3ae>;

					mux {
						pins = "gpio133", "gpio134";
						function = "gpio";
					};

					config {
						pins = "gpio133", "gpio134";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_active {
					phandle = <0x3af>;

					mux {
						pins = "gpio133", "gpio134";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio133", "gpio134";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_aux_pcm_din {

				tert_aux_pcm_din_sleep {
					phandle = <0x3b0>;

					mux {
						pins = "gpio135";
						function = "gpio";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_din_active {
					phandle = <0x3b1>;

					mux {
						pins = "gpio135";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			tert_aux_pcm_dout {

				tert_aux_pcm_dout_sleep {
					phandle = <0x3b2>;

					mux {
						pins = "gpio131";
						function = "gpio";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_aux_pcm_dout_active {
					phandle = <0x3b3>;

					mux {
						pins = "gpio131";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quat_aux_pcm {

				quat_aux_pcm_sleep {
					phandle = <0x3b4>;

					mux {
						pins = "gpio137", "gpio138";
						function = "gpio";
					};

					config {
						pins = "gpio137", "gpio138";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_aux_pcm_active {
					phandle = <0x3b5>;

					mux {
						pins = "gpio137", "gpio138";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio137", "gpio138";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			quat_aux_pcm_din {

				quat_aux_pcm_din_sleep {
					phandle = <0x3b6>;

					mux {
						pins = "gpio139";
						function = "gpio";
					};

					config {
						pins = "gpio139";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_aux_pcm_din_active {
					phandle = <0x3b7>;

					mux {
						pins = "gpio139";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio139";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quat_aux_pcm_dout {

				quat_aux_pcm_dout_sleep {
					phandle = <0x3b8>;

					mux {
						pins = "gpio140";
						function = "gpio";
					};

					config {
						pins = "gpio140";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_aux_pcm_dout_active {
					phandle = <0x3b9>;

					mux {
						pins = "gpio140";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio140";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_clk {

				pri_aux_pcm_clk_sleep {
					phandle = <0x3ba>;

					mux {
						pins = "gpio144";
						function = "gpio";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_clk_active {
					phandle = <0x3bb>;

					mux {
						pins = "gpio144";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_sync {

				pri_aux_pcm_sync_sleep {
					phandle = <0x3bc>;

					mux {
						pins = "gpio145";
						function = "gpio";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_sync_active {
					phandle = <0x3bd>;

					mux {
						pins = "gpio145";
						function = "pri_mi2s_ws";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_sleep {
					phandle = <0x3be>;

					mux {
						pins = "gpio146";
						function = "gpio";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_din_active {
					phandle = <0x3bf>;

					mux {
						pins = "gpio146";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_sleep {
					phandle = <0x3c0>;

					mux {
						pins = "gpio147";
						function = "gpio";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_aux_pcm_dout_active {
					phandle = <0x3c1>;

					mux {
						pins = "gpio147";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quin_aux_pcm {

				quin_aux_pcm_sleep {
					phandle = <0x3c2>;

					mux {
						pins = "gpio149", "gpio151";
						function = "gpio";
					};

					config {
						pins = "gpio149", "gpio151";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_aux_pcm_active {
					phandle = <0x3c3>;

					mux {
						pins = "gpio149", "gpio151";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio149", "gpio151";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			quin_aux_pcm_din {

				quin_aux_pcm_din_sleep {
					phandle = <0x3c4>;

					mux {
						pins = "gpio150";
						function = "gpio";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_aux_pcm_din_active {
					phandle = <0x3c5>;

					mux {
						pins = "gpio150";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quin_aux_pcm_dout {

				quin_aux_pcm_dout_sleep {
					phandle = <0x3c6>;

					mux {
						pins = "gpio152";
						function = "gpio";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_aux_pcm_dout_active {
					phandle = <0x3c7>;

					mux {
						pins = "gpio152";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			sec_tdm {

				sec_tdm_sleep {
					phandle = <0x3c8>;

					mux {
						pins = "gpio126", "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio126", "gpio127";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_active {
					phandle = <0x3c9>;

					mux {
						pins = "gpio126", "gpio127";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio126", "gpio127";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			sec_tdm_din {

				sec_tdm_din_sleep {
					phandle = <0x3ca>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_din_active {
					phandle = <0x3cb>;

					mux {
						pins = "gpio128";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			sec_tdm_dout {

				sec_tdm_dout_sleep {
					phandle = <0x3cc>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_tdm_dout_active {
					phandle = <0x3cd>;

					mux {
						pins = "gpio129";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			tert_tdm {

				tert_tdm_sleep {
					phandle = <0x3ce>;

					mux {
						pins = "gpio133", "gpio134";
						function = "gpio";
					};

					config {
						pins = "gpio133", "gpio134";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_active {
					phandle = <0x3cf>;

					mux {
						pins = "gpio133", "gpio134";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio133", "gpio134";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_tdm_din {

				tert_tdm_din_sleep {
					phandle = <0x3d0>;

					mux {
						pins = "gpio135";
						function = "gpio";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_din_active {
					phandle = <0x3d1>;

					mux {
						pins = "gpio135";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			tert_tdm_dout {

				tert_tdm_dout_sleep {
					phandle = <0x3d2>;

					mux {
						pins = "gpio131";
						function = "gpio";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_tdm_dout_active {
					phandle = <0x3d3>;

					mux {
						pins = "gpio131";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quat_tdm {

				quat_tdm_sleep {
					phandle = <0x3d4>;

					mux {
						pins = "gpio137", "gpio138";
						function = "gpio";
					};

					config {
						pins = "gpio137", "gpio138";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_tdm_active {
					phandle = <0x3d5>;

					mux {
						pins = "gpio137", "gpio138";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio137", "gpio138";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			quat_tdm_din {

				quat_tdm_din_sleep {
					phandle = <0x3d6>;

					mux {
						pins = "gpio139";
						function = "gpio";
					};

					config {
						pins = "gpio139";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_tdm_din_active {
					phandle = <0x3d7>;

					mux {
						pins = "gpio139";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio139";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quat_tdm_dout {

				quat_tdm_dout_sleep {
					phandle = <0x3d8>;

					mux {
						pins = "gpio140";
						function = "gpio";
					};

					config {
						pins = "gpio140";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_tdm_dout_active {
					phandle = <0x3d9>;

					mux {
						pins = "gpio140";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio140";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			pri_tdm_clk {

				pri_tdm_clk_sleep {
					phandle = <0x3da>;

					mux {
						pins = "gpio144";
						function = "gpio";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_clk_active {
					phandle = <0x3db>;

					mux {
						pins = "gpio144";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_sync {

				pri_tdm_sync_sleep {
					phandle = <0x3dc>;

					mux {
						pins = "gpio145";
						function = "gpio";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_sync_active {
					phandle = <0x3dd>;

					mux {
						pins = "gpio145";
						function = "pri_mi2s_ws";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_tdm_din {

				pri_tdm_din_sleep {
					phandle = <0x3de>;

					mux {
						pins = "gpio146";
						function = "gpio";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_din_active {
					phandle = <0x3df>;

					mux {
						pins = "gpio146";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			pri_tdm_dout {

				pri_tdm_dout_sleep {
					phandle = <0x3e0>;

					mux {
						pins = "gpio147";
						function = "gpio";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_tdm_dout_active {
					phandle = <0x3e1>;

					mux {
						pins = "gpio147";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quin_tdm {

				quin_tdm_sleep {
					phandle = <0x3e2>;

					mux {
						pins = "gpio149", "gpio151";
						function = "gpio";
					};

					config {
						pins = "gpio149", "gpio151";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_tdm_active {
					phandle = <0x3e3>;

					mux {
						pins = "gpio149", "gpio151";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio149", "gpio151";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			quin_tdm_din {

				quin_tdm_din_sleep {
					phandle = <0x3e4>;

					mux {
						pins = "gpio150";
						function = "gpio";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_tdm_din_active {
					phandle = <0x3e5>;

					mux {
						pins = "gpio150";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quin_tdm_dout {

				quin_tdm_dout_sleep {
					phandle = <0x3e6>;

					mux {
						pins = "gpio152";
						function = "gpio";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_tdm_dout_active {
					phandle = <0x3e7>;

					mux {
						pins = "gpio152";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			sec_mi2s_mclk {

				sec_mi2s_mclk_sleep {
					phandle = <0x3e8>;

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_mclk_active {
					phandle = <0x3e9>;

					mux {
						pins = "gpio130";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			sec_mi2s {

				sec_mi2s_sleep {
					phandle = <0x3ea>;

					mux {
						pins = "gpio126", "gpio127";
						function = "gpio";
					};

					config {
						pins = "gpio126", "gpio127";
						drive-strength = <0x2>;
						bias-disable;
						input-enable;
					};
				};

				sec_mi2s_active {
					phandle = <0x3eb>;

					mux {
						pins = "gpio126", "gpio127";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio126", "gpio127";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			sec_mi2s_sd0 {

				sec_mi2s_sd0_sleep {
					phandle = <0x3ec>;

					mux {
						pins = "gpio128";
						function = "gpio";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_sd0_active {
					phandle = <0x3ed>;

					mux {
						pins = "gpio128";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio128";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			sec_mi2s_sd1 {

				sec_mi2s_sd1_sleep {
					phandle = <0x3ee>;

					mux {
						pins = "gpio129";
						function = "gpio";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				sec_mi2s_sd1_active {
					phandle = <0x3ef>;

					mux {
						pins = "gpio129";
						function = "sec_mi2s";
					};

					config {
						pins = "gpio129";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			tert_mi2s_mclk {

				tert_mi2s_mclk_sleep {
					phandle = <0x3f0>;

					mux {
						pins = "gpio132";
						function = "gpio";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_mclk_active {
					phandle = <0x3f1>;

					mux {
						pins = "gpio132";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio132";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			tert_mi2s {

				tert_mi2s_sleep {
					phandle = <0x3f2>;

					mux {
						pins = "gpio133", "gpio134";
						function = "gpio";
					};

					config {
						pins = "gpio133", "gpio134";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_active {
					phandle = <0x3f3>;

					mux {
						pins = "gpio133", "gpio134";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio133", "gpio134";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_sleep {
					phandle = <0x3f4>;

					mux {
						pins = "gpio135";
						function = "gpio";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd0_active {
					phandle = <0x3f5>;

					mux {
						pins = "gpio135";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_sleep {
					phandle = <0x3f6>;

					mux {
						pins = "gpio131";
						function = "gpio";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				tert_mi2s_sd1_active {
					phandle = <0x3f7>;

					mux {
						pins = "gpio131";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio131";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quat_mi2s_mclk {

				quat_mi2s_mclk_sleep {
					phandle = <0x3f8>;

					mux {
						pins = "gpio136";
						function = "gpio";
					};

					config {
						pins = "gpio136";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_mclk_active {
					phandle = <0x3f9>;

					mux {
						pins = "gpio136";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio136";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quat_mi2s {

				quat_mi2s_sleep {
					phandle = <0x3fa>;

					mux {
						pins = "gpio137", "gpio138";
						function = "gpio";
					};

					config {
						pins = "gpio137", "gpio138";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_active {
					phandle = <0x3fb>;

					mux {
						pins = "gpio137", "gpio138";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio137", "gpio138";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			quat_mi2s_sd0 {

				quat_mi2s_sd0_sleep {
					phandle = <0x3fc>;

					mux {
						pins = "gpio139";
						function = "gpio";
					};

					config {
						pins = "gpio139";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_sd0_active {
					phandle = <0x3fd>;

					mux {
						pins = "gpio139";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio139";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quat_mi2s_sd1 {

				quat_mi2s_sd1_sleep {
					phandle = <0x3fe>;

					mux {
						pins = "gpio140";
						function = "gpio";
					};

					config {
						pins = "gpio140";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_sd1_active {
					phandle = <0x3ff>;

					mux {
						pins = "gpio140";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio140";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quat_mi2s_sd2 {

				quat_mi2s_sd2_sleep {
					phandle = <0x400>;

					mux {
						pins = "gpio141";
						function = "gpio";
					};

					config {
						pins = "gpio141";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_sd2_active {
					phandle = <0x401>;

					mux {
						pins = "gpio141";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio141";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quat_mi2s_sd3 {

				quat_mi2s_sd3_sleep {
					phandle = <0x402>;

					mux {
						pins = "gpio142";
						function = "gpio";
					};

					config {
						pins = "gpio142";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quat_mi2s_sd3_active {
					phandle = <0x403>;

					mux {
						pins = "gpio142";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio142";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			pri_mi2s_mclk {

				pri_mi2s_mclk_sleep {
					phandle = <0x404>;

					mux {
						pins = "gpio143";
						function = "gpio";
					};

					config {
						pins = "gpio143";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_mclk_active {
					phandle = <0x405>;

					mux {
						pins = "gpio143";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio143";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_sleep {
					phandle = <0x406>;

					mux {
						pins = "gpio144";
						function = "gpio";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sck_active {
					phandle = <0x407>;

					mux {
						pins = "gpio144";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio144";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_sleep {
					phandle = <0x408>;

					mux {
						pins = "gpio145";
						function = "gpio";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_ws_active {
					phandle = <0x409>;

					mux {
						pins = "gpio145";
						function = "pri_mi2s_ws";
					};

					config {
						pins = "gpio145";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_sleep {
					phandle = <0x40a>;

					mux {
						pins = "gpio146";
						function = "gpio";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd0_active {
					phandle = <0x40b>;

					mux {
						pins = "gpio146";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio146";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_sleep {
					phandle = <0x40c>;

					mux {
						pins = "gpio147";
						function = "gpio";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				pri_mi2s_sd1_active {
					phandle = <0x40d>;

					mux {
						pins = "gpio147";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio147";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quin_mi2s_mclk {

				quin_mi2s_mclk_sleep {
					phandle = <0x40e>;

					mux {
						pins = "gpio148";
						function = "gpio";
					};

					config {
						pins = "gpio148";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				quin_mi2s_mclk_active {
					phandle = <0x40f>;

					mux {
						pins = "gpio148";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio148";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quin_mi2s {

				quin_mi2s_sleep {
					phandle = <0x410>;

					mux {
						pins = "gpio149", "gpio151";
						function = "gpio";
					};

					config {
						pins = "gpio149", "gpio151";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_mi2s_active {
					phandle = <0x411>;

					mux {
						pins = "gpio149", "gpio151";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio149", "gpio151";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			quin_mi2s_sd0 {

				quin_mi2s_sd0_sleep {
					phandle = <0x412>;

					mux {
						pins = "gpio150";
						function = "gpio";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_mi2s_sd0_active {
					phandle = <0x413>;

					mux {
						pins = "gpio150";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio150";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quin_mi2s_sd1 {

				quin_mi2s_sd1_sleep {
					phandle = <0x414>;

					mux {
						pins = "gpio152";
						function = "gpio";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				quin_mi2s_sd1_active {
					phandle = <0x415>;

					mux {
						pins = "gpio152";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio152";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			pmx_sde {
				phandle = <0x416>;

				sde_dsi_active {
					phandle = <0x417>;

					mux {
						pins = "gpio6", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x8>;
						bias-disable = <0x0>;
					};
				};

				sde_dsi_suspend {
					phandle = <0x418>;

					mux {
						pins = "gpio6", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				sde_dsi1_active {
					phandle = <0x419>;

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x8>;
						bias-disable = <0x0>;
					};
				};

				sde_dsi1_suspend {
					phandle = <0x41a>;

					mux {
						pins = "gpio130";
						function = "gpio";
					};

					config {
						pins = "gpio130";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x41b>;

					mux {
						pins = "gpio8";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				sde_te_suspend {
					phandle = <0x41c>;

					mux {
						pins = "gpio8";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				sde_te1_active {
					phandle = <0x41d>;

					mux {
						pins = "gpio9";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				sde_te1_suspend {
					phandle = <0x41e>;

					mux {
						pins = "gpio9";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			sde_dp_usbplug_cc_active {
				phandle = <0x41f>;

				mux {
					pins = "gpio38";
					function = "gpio";
				};

				config {
					pins = "gpio38";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sde_dp_usbplug_cc_suspend {
				phandle = <0x420>;

				mux {
					pins = "gpio38";
					function = "gpio";
				};

				config {
					pins = "gpio38";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			ap2mdm {

				ap2mdm_active {
					phandle = <0x421>;

					mux {
						pins = "gpio135", "gpio141";
						function = "gpio";
					};

					config {
						pins = "gpio135", "gpio141";
						drive-strength = <0x10>;
						bias-disable;
					};
				};

				ap2mdm_sleep {
					phandle = <0x422>;

					mux {
						pins = "gpio135", "gpio141";
						function = "gpio";
					};

					config {
						pins = "gpio135", "gpio141";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			mdm2ap {

				mdm2ap_active {
					phandle = <0x423>;

					mux {
						pins = "gpio142", "gpio53";
						function = "gpio";
					};

					config {
						pins = "gpio142", "gpio53";
						drive-strength = <0x8>;
						bias-disable;
					};
				};

				mdm2ap_sleep {
					phandle = <0x424>;

					mux {
						pins = "gpio142", "gpio53";
						function = "gpio";
					};

					config {
						pins = "gpio142", "gpio53";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			fsa_usbc_ana_en_n@100 {

				fsa_usbc_ana_en {
					phandle = <0x247>;

					mux {
						pins = "gpio100";
						function = "gpio";
					};

					config {
						pins = "gpio100";
						drive-strength = <0x2>;
						bias-disable;
						output-low;
					};
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x425>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-disable;
					drive-strength = <0x4>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x426>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-pull-down;
					drive-strength = <0x4>;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x427>;

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-disable;
					drive-strength = <0x4>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x428>;

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-pull-down;
					drive-strength = <0x4>;
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x429>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-disable;
					drive-strength = <0x4>;
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x42a>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-pull-down;
					drive-strength = <0x4>;
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x42b>;

				mux {
					pins = "gpio16";
					function = "cam_mclk";
				};

				config {
					pins = "gpio16";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x42c>;

				mux {
					pins = "gpio16";
					function = "cam_mclk";
				};

				config {
					pins = "gpio16";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_eldo2_default {
				phandle = <0x42d>;

				mux {
					pins = "gpio11";
					function = "gpio";
				};

				config {
					pins = "gpio11";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			camera_vaf_en_default {
				phandle = <0x42e>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			camera_vana_en_default {
				phandle = <0x42f>;

				mux {
					pins = "gpio11";
					function = "gpio";
				};

				config {
					pins = "gpio11";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_active_rear {
				phandle = <0x430>;

				mux {
					pins = "gpio28";
					function = "gpio";
				};

				config {
					pins = "gpio28";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_suspend_rear {
				phandle = <0x431>;

				mux {
					pins = "gpio28";
					function = "gpio";
				};

				config {
					pins = "gpio28";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_active_rear_aux {
				phandle = <0x432>;

				mux {
					pins = "gpio30";
					function = "gpio";
				};

				config {
					pins = "gpio30";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_suspend_rear_aux {
				phandle = <0x433>;

				mux {
					pins = "gpio30";
					function = "gpio";
				};

				config {
					pins = "gpio30";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_active_front {
				phandle = <0x434>;

				mux {
					pins = "gpio12";
					function = "gpio";
				};

				config {
					pins = "gpio12";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_suspend_front {
				phandle = <0x435>;

				mux {
					pins = "gpio12";
					function = "gpio";
				};

				config {
					pins = "gpio12";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_active_iris {
				phandle = <0x436>;

				mux {
					pins = "gpio23", "gpio26";
					function = "gpio";
				};

				config {
					pins = "gpio23", "gpio26";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_suspend_iris {
				phandle = <0x437>;

				mux {
					pins = "gpio23", "gpio26";
					function = "gpio";
				};

				config {
					pins = "gpio23", "gpio26";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_active_triple_rear {
				phandle = <0x438>;

				mux {
					pins = "gpio30", "gpio157", "gpio158";
					function = "gpio";
				};

				config {
					pins = "gpio30", "gpio157", "gpio158";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_suspend_triple_rear {
				phandle = <0x439>;

				mux {
					pins = "gpio30", "gpio157", "gpio158";
					function = "gpio";
				};

				config {
					pins = "gpio30", "gpio157", "gpio158";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_active_triple_rear_aux {
				phandle = <0x43a>;

				mux {
					pins = "gpio23", "gpio159", "gpio160";
					function = "gpio";
				};

				config {
					pins = "gpio23", "gpio159", "gpio160";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_suspend_triple_rear_aux {
				phandle = <0x43b>;

				mux {
					pins = "gpio23", "gpio159", "gpio160";
					function = "gpio";
				};

				config {
					pins = "gpio23", "gpio159", "gpio160";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_active_triple_rear_aux2 {
				phandle = <0x43c>;

				mux {
					pins = "gpio28", "gpio24", "gpio25";
					function = "gpio";
				};

				config {
					pins = "gpio28", "gpio24", "gpio25";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_suspend_triple_rear_aux2 {
				phandle = <0x43d>;

				mux {
					pins = "gpio28", "gpio24", "gpio25";
					function = "gpio";
				};

				config {
					pins = "gpio28", "gpio24", "gpio25";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cci0_active {
				phandle = <0x33>;

				mux {
					pins = "gpio17", "gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17", "gpio18";
					bias-pull-up;
					drive-strength = <0xc>;
				};
			};

			cci0_suspend {
				phandle = <0x35>;

				mux {
					pins = "gpio17", "gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17", "gpio18";
					bias-disable;
					drive-strength = <0xc>;
				};
			};

			cci1_active {
				phandle = <0x34>;

				mux {
					pins = "gpio19", "gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19", "gpio20";
					bias-pull-up;
					drive-strength = <0x8>;
				};
			};

			cci1_suspend {
				phandle = <0x36>;

				mux {
					pins = "gpio19", "gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19", "gpio20";
					bias-pull-down;
					drive-strength = <0x8>;
				};
			};

			cci2_active {
				phandle = <0x38>;

				mux {
					pins = "gpio31", "gpio32";
					function = "cci_i2c";
				};

				config {
					pins = "gpio31", "gpio32";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cci2_suspend {
				phandle = <0x3a>;

				mux {
					pins = "gpio31", "gpio32";
					function = "cci_i2c";
				};

				config {
					pins = "gpio31", "gpio32";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cci3_active {
				phandle = <0x39>;

				mux {
					pins = "gpio33", "gpio34";
					function = "cci_i2c";
				};

				config {
					pins = "gpio33", "gpio34";
					bias-pull-up;
					drive-strength = <0xc>;
				};
			};

			cci3_suspend {
				phandle = <0x3b>;

				mux {
					pins = "gpio33", "gpio34";
					function = "cci_i2c";
				};

				config {
					pins = "gpio33", "gpio34";
					bias-disable;
					drive-strength = <0xc>;
				};
			};

			tsif0_signals_active {
				phandle = <0xf1>;

				tsif1_clk {
					pins = "gpio88";
					function = "tsif1_clk";
				};

				tsif1_en {
					pins = "gpio89";
					function = "tsif1_en";
				};

				tsif1_data {
					pins = "gpio90";
					function = "tsif1_data";
				};

				signals_cfg {
					pins = "gpio88", "gpio89", "gpio90";
					drive_strength = <0x2>;
					bias-pull-down;
				};
			};

			tsif0_sync_active {
				phandle = <0xf2>;

				tsif1_sync {
					pins = "gpio91";
					function = "tsif1_sync";
					drive_strength = <0x2>;
					bias-pull-down;
				};
			};

			tsif1_signals_active {
				phandle = <0xf3>;

				tsif2_clk {
					pins = "gpio92";
					function = "tsif2_clk";
				};

				tsif2_en {
					pins = "gpio93";
					function = "tsif2_en";
				};

				tsif2_data {
					pins = "gpio94";
					function = "tsif2_data";
				};

				signals_cfg {
					pins = "gpio92", "gpio93", "gpio94";
					drive_strength = <0x2>;
					bias-pull-down;
				};
			};

			tsif1_sync_active {
				phandle = <0xf4>;

				tsif2_sync {
					pins = "gpio95";
					function = "tsif2_sync";
					drive_strength = <0x2>;
					bias-pull-down;
				};
			};

			trigout_a {
				phandle = <0x216>;

				mux {
					pins = "gpio49";
					function = "qdss_cti";
				};

				config {
					pins = "gpio49";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			usb2_id_det_default {
				phandle = <0x43e>;

				config {
					pins = "gpio101";
					function = "gpio";
					input-enable;
					bias-pull-up;
				};
			};

			emac {

				emac_mdc {
					phandle = <0x43f>;

					mux {
						pins = "gpio7";
						function = "rgmii_mdc";
					};

					config {
						pins = "gpio7";
						bias-pull-up;
					};
				};

				emac_mdio {
					phandle = <0x440>;

					mux {
						pins = "gpio59";
						function = "rgmii_mdio";
					};

					config {
						pins = "gpio59";
						bias-pull-up;
					};
				};

				emac_rgmii_txd0 {
					phandle = <0x441>;

					mux {
						pins = "gpio122";
						function = "rgmii_txd0";
					};

					config {
						pins = "gpio122";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txd1 {
					phandle = <0x442>;

					mux {
						pins = "gpio4";
						function = "rgmii_txd1";
					};

					config {
						pins = "gpio4";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txd2 {
					phandle = <0x443>;

					mux {
						pins = "gpio5";
						function = "rgmii_txd2";
					};

					config {
						pins = "gpio5";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txd3 {
					phandle = <0x444>;

					mux {
						pins = "gpio6";
						function = "rgmii_txd3";
					};

					config {
						pins = "gpio6";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_txc {
					phandle = <0x445>;

					mux {
						pins = "gpio114";
						function = "rgmii_txc";
					};

					config {
						pins = "gpio114";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_tx_ctl {
					phandle = <0x446>;

					mux {
						pins = "gpio121";
						function = "rgmii_tx";
					};

					config {
						pins = "gpio121";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_rgmii_rxd0 {
					phandle = <0x447>;

					mux {
						pins = "gpio117";
						function = "rgmii_rxd0";
					};

					config {
						pins = "gpio117";
						bias-disable;
						drive-strength = <0x2>;
					};
				};

				emac_rgmii_rxd1 {
					phandle = <0x448>;

					mux {
						pins = "gpio118";
						function = "rgmii_rxd1";
					};

					config {
						pins = "gpio118";
						bias-disable;
						drive-strength = <0x2>;
					};
				};

				emac_rgmii_rxd2 {
					phandle = <0x449>;

					mux {
						pins = "gpio119";
						function = "rgmii_rxd2";
					};

					config {
						pins = "gpio119";
						bias-disable;
						drive-strength = <0x2>;
					};
				};

				emac_rgmii_rxd3 {
					phandle = <0x44a>;

					mux {
						pins = "gpio120";
						function = "rgmii_rxd3";
					};

					config {
						pins = "gpio120";
						bias-disable;
						drive-strength = <0x2>;
					};
				};

				emac_rgmii_rxc {
					phandle = <0x44b>;

					mux {
						pins = "gpio115";
						function = "rgmii_rxc";
					};

					config {
						pins = "gpio115";
						bias-disable;
						drive-strength = <0x2>;
					};
				};

				emac_rgmii_rx_ctl {
					phandle = <0x44c>;

					mux {
						pins = "gpio116";
						function = "rgmii_rx";
					};

					config {
						pins = "gpio116";
						bias-disable;
						drive-strength = <0x2>;
					};
				};

				emac_phy_intr {
					phandle = <0x44d>;

					mux {
						pins = "gpio124";
						function = "emac_phy";
					};

					config {
						pins = "gpio124";
						bias-disable;
						drive-strength = <0x8>;
					};
				};

				emac_phy_reset_state {
					phandle = <0x44e>;

					mux {
						pins = "gpio79";
						function = "gpio";
					};

					config {
						pins = "gpio79";
						bias-pull-up;
						drive-strength = <0x10>;
					};
				};

				emac_pin_pps_0 {
					phandle = <0x44f>;

					mux {
						pins = "gpio81";
						function = "emac_pps";
					};

					config {
						pins = "gpio81";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			bt_en_active {
				phandle = <0x450>;

				mux {
					pins = "gpio172";
					function = "gpio";
				};

				config {
					pins = "gpio172";
					drive-strength = <0x2>;
					bias-pull-down;
				};
			};

			conn_power_1p8_active {
				phandle = <0x451>;

				mux {
					pins = "gpio173";
					function = "gpio";
				};

				config {
					pins = "gpio173";
					drive-strength = <0x2>;
					bias-pull-up;
				};
			};

			conn_power_pa_active {
				phandle = <0x452>;

				mux {
					pins = "gpio174";
					function = "gpio";
				};

				config {
					pins = "gpio174";
					drive-strength = <0x2>;
					bias-pull-up;
				};
			};
		};

		slpi_pinctrl@02B40000 {
			compatible = "qcom,slpi-pinctrl";
			reg = <0x2b40000 0x20000>;
			qcom,num-pins = <0xe>;
			status = "disabled";
			phandle = <0x453>;

			qupv3_se20_i2c_pins {
				phandle = <0x454>;

				qupv3_se20_i2c_active {
					phandle = <0x299>;

					mux {
						pins = "gpio0", "gpio1";
						function = "func1";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se20_i2c_sleep {
					phandle = <0x29a>;

					mux {
						pins = "gpio0", "gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se21_i2c_pins {
				phandle = <0x455>;

				qupv3_se21_i2c_active {
					phandle = <0x29c>;

					mux {
						pins = "gpi2", "gpio3";
						function = "func1";
					};

					config {
						pins = "gpio2", "gpio3";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se21_i2c_sleep {
					phandle = <0x29d>;

					mux {
						pins = "gpio2", "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio2", "gpio3";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se22_i2c_pins {
				phandle = <0x456>;

				qupv3_se22_i2c_active {
					phandle = <0x29e>;

					mux {
						pins = "gpio6", "gpio7";
						function = "func1";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se22_i2c_sleep {
					phandle = <0x29f>;

					mux {
						pins = "gpio6", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se23_i2c_pins {
				phandle = <0x457>;

				qupv3_se23_i2c_active {
					phandle = <0x2a0>;

					mux {
						pins = "gpio8", "gpio9";
						function = "func3";
					};

					config {
						pins = "gpio8", "gpio9";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se23_i2c_sleep {
					phandle = <0x2a1>;

					mux {
						pins = "gpio8", "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8", "gpio9";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se21_spi_pins {
				phandle = <0x458>;

				qupv3_se21_spi_active {
					phandle = <0x2a2>;

					mux {
						pins = "gpio2", "gpio3", "gpio4", "gpio5";
						function = "func1";
					};

					config {
						pins = "gpio2", "gpio3", "gpio4", "gpio5";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se21_spi_sleep {
					phandle = <0x2a3>;

					mux {
						pins = "gpio2", "gpio3", "gpio4", "gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio2", "gpio3", "gpio4", "gpio5";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se22_spi_pins {
				phandle = <0x459>;

				qupv3_se22_spi_active {
					phandle = <0x2a4>;

					mux {
						pins = "gpio6", "gpio7", "gpio8", "gpio9";
						function = "func1";
					};

					config {
						pins = "gpio6", "gpio7", "gpio8", "gpio9";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se22_spi_sleep {
					phandle = <0x2a5>;

					mux {
						pins = "gpio6", "gpio7", "gpio8", "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio7", "gpio8", "gpio9";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};
		};

		regulator-pm8150-s4 {
			compatible = "qcom,stub-regulator";
			regulator-name = "pm8150_s4";
			qcom,hpm-min-load = <0x186a0>;
			regulator-min-microvolt = <0x1b7740>;
			regulator-max-microvolt = <0x1b7740>;
			phandle = <0x45a>;
		};

		rpmh-regulator-msslvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "mss.lvl";

			regulator-pm8150-s1-level {
				regulator-name = "pm8150_s1_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x74>;
			};
		};

		rpmh-regulator-smpa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "smpa2";

			regulator-pm8150-s2 {
				regulator-name = "pm8150_s2";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x927c0>;
				regulator-max-microvolt = <0x927c0>;
				qcom,init-voltage = <0x927c0>;
				phandle = <0x45b>;
			};
		};

		rpmh-regulator-ebilvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ebi.lvl";

			regulator-pm8150-s3-level {
				regulator-name = "pm8150_s3_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x45c>;
			};

			regulator-cdev {
				compatible = "qcom,rpmh-reg-cdev";
				mboxes = <0x1f 0x0>;
				qcom,reg-resource-name = "ebi";
				#cooling-cells = <0x2>;
				phandle = <0xc1>;
			};
		};

		rpmh-regulator-smpa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "smpa5";

			regulator-pm8150-s5 {
				regulator-name = "pm8150_s5";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1d0d80>;
				regulator-max-microvolt = <0x1f20c0>;
				qcom,init-voltage = <0x1d0d80>;
				phandle = <0xf0>;
			};
		};

		rpmh-regulator-smpa6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "smpa6";

			regulator-pm8150-s6 {
				regulator-name = "pm8150_s6";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0xe09c0>;
				regulator-max-microvolt = <0x113640>;
				qcom,init-voltage = <0xe09c0>;
				phandle = <0x45d>;
			};
		};

		rpmh-regulator-ldoa1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoa1";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8150-l1 {
				regulator-name = "pm8150_l1";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0xb7980>;
				regulator-max-microvolt = <0xb7980>;
				qcom,init-voltage = <0xb7980>;
				qcom,init-mode = <0x2>;
				phandle = <0xe9>;
			};
		};

		rpmh-regulator-ldoa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoa2";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x2710>;

			regulator-pm8150-l2 {
				regulator-name = "pm8150_l2";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2ee000>;
				regulator-max-microvolt = <0x2ee000>;
				qcom,init-voltage = <0x2ee000>;
				qcom,init-mode = <0x2>;
				phandle = <0x2ec>;
			};
		};

		rpmh-regulator-ldoa3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoa3";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8150-l3 {
				regulator-name = "pm8150_l3";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x75300>;
				regulator-max-microvolt = <0xe38a0>;
				qcom,init-voltage = <0x75300>;
				qcom,init-mode = <0x2>;
				phandle = <0x45e>;
			};
		};

		rpmh-regulator-lmxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "lmx.lvl";

			regulator-pm8150-l4-level {
				regulator-name = "pm8150_l4_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x7b>;
			};
		};

		rpmh-regulator-ldoa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoa5";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			proxy-supply = <0x2b>;

			regulator-pm8150-l5 {
				regulator-name = "pm8150_l5";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-max-microvolt = <0xd6d80>;
				qcom,proxy-consumer-enable;
				qcom,proxy-consumer-current = <0x5cf8>;
				qcom,init-voltage = <0xd6d80>;
				qcom,init-mode = <0x2>;
				phandle = <0x2b>;
			};

			regulator-pm8150-l5-ao {
				regulator-name = "pm8150_l5_ao";
				qcom,set = <0x1>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-max-microvolt = <0xd6d80>;
				qcom,init-voltage = <0xd6d80>;
				qcom,init-mode = <0x2>;
				phandle = <0x6d>;
			};

			regulator-pm8150-l5-so {
				regulator-name = "pm8150_l5_so";
				qcom,set = <0x2>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-max-microvolt = <0xd6d80>;
				qcom,init-voltage = <0xd6d80>;
				qcom,init-mode = <0x2>;
				qcom,init-enable = <0x0>;
			};
		};

		rpmh-regulator-ldoa6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoa6";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x2710>;

			regulator-pm8150-l6 {
				regulator-name = "pm8150_l6";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x124f80>;
				qcom,init-voltage = <0x124f80>;
				qcom,init-mode = <0x2>;
				phandle = <0x45f>;
			};
		};

		rpmh-regulator-ldoa7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoa7";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8150-l7 {
				regulator-name = "pm8150_l7";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				phandle = <0xea>;
			};
		};

		rpmh-regulator-lcxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "lcx.lvl";

			regulator-pm8150-l8-level {
				regulator-name = "pm8150_l8_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x6b>;
			};
		};

		rpmh-regulator-ldoa9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoa9";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x7530>;

			regulator-pm8150-l9 {
				regulator-name = "pm8150_l9";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x124f80>;
				qcom,init-voltage = <0x124f80>;
				qcom,init-mode = <0x2>;
				phandle = <0x460>;
			};
		};

		rpmh-regulator-ldoa10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoa10";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x2710>;

			regulator-pm8150-l10 {
				regulator-name = "pm8150_l10";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x263540>;
				regulator-max-microvolt = <0x2d2a80>;
				qcom,init-voltage = <0x263540>;
				qcom,init-mode = <0x2>;
				phandle = <0x461>;
			};
		};

		rpmh-regulator-ldoa11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoa11";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8150-l11 {
				regulator-name = "pm8150_l11";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0xc3500>;
				regulator-max-microvolt = <0xc3500>;
				qcom,init-voltage = <0xc3500>;
				qcom,init-mode = <0x2>;
				phandle = <0x462>;
			};
		};

		rpmh-regulator-ldoa12 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoa12";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8150-l12 {
				regulator-name = "pm8150_l12";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				phandle = <0x2eb>;
			};

			regulator-pm8150-l12-ao {
				regulator-name = "pm8150_l12_ao";
				qcom,set = <0x1>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				phandle = <0x6e>;
			};

			regulator-pm8150-l12-so {
				regulator-name = "pm8150_l12_so";
				qcom,set = <0x2>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				qcom,init-enable = <0x0>;
			};
		};

		rpmh-regulator-ldoa13 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoa13";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8150-l13 {
				regulator-name = "pm8150_l13";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x294280>;
				regulator-max-microvolt = <0x294280>;
				qcom,init-voltage = <0x294280>;
				qcom,init-mode = <0x2>;
				phandle = <0x463>;
			};
		};

		rpmh-regulator-ldoa14 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoa14";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x2710>;
			proxy-supply = <0xf5>;

			regulator-pm8150-l14 {
				regulator-name = "pm8150_l14";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1cafc0>;
				qcom,proxy-consumer-enable;
				qcom,proxy-consumer-current = <0x1c138>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				phandle = <0xf5>;
			};

			regulator-pm8150-l14-btp {
				regulator-name = "VDD_BTP_1P8";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1cafc0>;
				qcom,proxy-consumer-enable;
				qcom,proxy-consumer-current = <0x1c138>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				phandle = <0x464>;
			};
		};

		rpmh-regulator-ldoa15 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoa15";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8150-l15 {
				regulator-name = "pm8150_l15";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1a0040>;
				regulator-max-microvolt = <0x1a0040>;
				qcom,init-voltage = <0x1a0040>;
				qcom,init-mode = <0x2>;
				phandle = <0x465>;
			};
		};

		rpmh-regulator-ldoa16 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoa16";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8150-l16 {
				regulator-name = "pm8150_l16";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x294280>;
				regulator-max-microvolt = <0x2d2a80>;
				qcom,init-voltage = <0x294280>;
				qcom,init-mode = <0x2>;
				phandle = <0x466>;
			};
		};

		rpmh-regulator-ldoa17 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoa17";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8150-l17 {
				regulator-name = "pm8150_l17";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2b9440>;
				regulator-max-microvolt = <0x2de600>;
				qcom,init-voltage = <0x2b9440>;
				qcom,init-mode = <0x2>;
				phandle = <0x467>;
			};
		};

		rpmh-regulator-ldoa18 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoa18";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x7530>;

			regulator-pm8150-l18 {
				regulator-name = "pm8150_l18";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0xd6d80>;
				regulator-max-microvolt = <0xdea80>;
				qcom,init-voltage = <0xd6d80>;
				phandle = <0x468>;
			};
		};

		rpmh-regulator-smpc1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "smpc1";

			regulator-pm8150l-s1 {
				regulator-name = "pm8150l_s1";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x113640>;
				regulator-max-microvolt = <0x113640>;
				qcom,init-voltage = <0x113640>;
				phandle = <0x469>;
			};
		};

		rpmh-regulator-gfxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "gfx.lvl";

			regulator-pm8150l-s2-level {
				regulator-name = "pm8150l_s2_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x23>;
			};
		};

		rpmh-regulator-mxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "mx.lvl";

			regulator-pm8150l-s4-level {
				regulator-name = "pm8150l_s4_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x57>;
			};

			regulator-pm8150l-s4-level-ao {
				regulator-name = "pm8150l_s4_level_ao";
				qcom,set = <0x1>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0xf7>;
			};

			mx-cdev-lvl {
				compatible = "qcom,regulator-cooling-device";
				regulator-cdev-supply = <0x57>;
				regulator-levels = <0x101 0x1>;
				#cooling-cells = <0x2>;
				phandle = <0xc0>;
			};
		};

		rpmh-regulator-mmcxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "mmcx.lvl";

			regulator-pm8150l-s5-level {
				regulator-name = "pm8150l_s5_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x41>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x41>;
				phandle = <0x1c>;
			};

			regulator-pm8150l-s5-level-ao {
				regulator-name = "pm8150l_s5_level_ao";
				qcom,set = <0x1>;
				regulator-min-microvolt = <0x41>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x41>;
				phandle = <0xf6>;
			};

			regulator-pm8150l-s5-level-so {
				regulator-name = "pm8150l_s5_level_so";
				qcom,set = <0x2>;
				regulator-min-microvolt = <0x41>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x41>;
			};

			mm-cx-cdev-lvl {
				compatible = "qcom,regulator-cooling-device";
				regulator-cdev-supply = <0xf6>;
				regulator-levels = <0x101 0x1>;
				#cooling-cells = <0x2>;
				phandle = <0xc2>;
			};
		};

		rpmh-regulator-cxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "cx.lvl";
			pm8150l_s6_level-parent-supply = <0x57>;
			pm8150l_s6_level_ao-parent-supply = <0xf7>;

			regulator-pm8150l-s6-level {
				regulator-name = "pm8150l_s6_level";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x20>;
			};

			regulator-pm8150l-s6-level-ao {
				regulator-name = "pm8150l_s6_level_ao";
				qcom,set = <0x1>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x56>;
			};

			regulator-cdev {
				compatible = "qcom,rpmh-reg-cdev";
				mboxes = <0x1f 0x0>;
				qcom,reg-resource-name = "cx";
				#cooling-cells = <0x2>;
				phandle = <0xbf>;
			};
		};

		rpmh-regulator-smpc8 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "smpc8";

			regulator-pm8150l-s8 {
				regulator-name = "pm8150l_s8";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x14a140>;
				regulator-max-microvolt = <0x14a140>;
				qcom,init-voltage = <0x14a140>;
				phandle = <0x46a>;
			};
		};

		rpmh-regulator-ldoc1 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoc1";

			regulator-pm8150l-l1 {
				regulator-name = "pm8150l_l1";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				phandle = <0x46b>;
			};
		};

		rpmh-regulator-ldoc2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoc2";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8150l-l2 {
				regulator-name = "pm8150l_l2";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x13e5c0>;
				regulator-max-microvolt = <0x13e5c0>;
				qcom,init-voltage = <0x13e5c0>;
				qcom,init-mode = <0x2>;
				phandle = <0xeb>;
			};
		};

		rpmh-regulator-ldoc3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoc3";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			proxy-supply = <0x2a>;

			regulator-pm8150l-l3 {
				regulator-name = "pm8150l_l3";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x124f80>;
				qcom,proxy-consumer-enable;
				qcom,proxy-consumer-current = <0xca58>;
				qcom,init-voltage = <0x124f80>;
				qcom,init-mode = <0x2>;
				phandle = <0x2a>;
			};
		};

		rpmh-regulator-ldoc4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoc4";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8150l-l4 {
				regulator-name = "pm8150l_l4";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1a0040>;
				regulator-max-microvolt = <0x2cad80>;
				qcom,init-voltage = <0x1a0040>;
				qcom,init-mode = <0x2>;
				phandle = <0x46c>;
			};
		};

		rpmh-regulator-ldoc5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoc5";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8150l-l5 {
				regulator-name = "pm8150l_l5";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1a0040>;
				regulator-max-microvolt = <0x2cad80>;
				qcom,init-voltage = <0x1a0040>;
				qcom,init-mode = <0x2>;
				phandle = <0x46d>;
			};
		};

		rpmh-regulator-ldoc6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoc6";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8150l-l6 {
				regulator-name = "pm8150l_l6";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x2d2a80>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				phandle = <0x46e>;
			};
		};

		rpmh-regulator-ldoc7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoc7";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8150l-l7 {
				regulator-name = "pm8150l_l7";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2b9440>;
				regulator-max-microvolt = <0x2f5d00>;
				qcom,init-voltage = <0x2b9440>;
				qcom,init-mode = <0x2>;
				phandle = <0x46f>;
			};
		};

		rpmh-regulator-ldoc8 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoc8";

			regulator-pm8150l-l8 {
				regulator-name = "pm8150l_l8";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				phandle = <0x470>;
			};
		};

		rpmh-regulator-ldoc9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoc9";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x2710>;

			regulator-pm8150l-l9 {
				regulator-name = "pm8150l_l9";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x294280>;
				regulator-max-microvolt = <0x2d2a80>;
				qcom,init-voltage = <0x294280>;
				qcom,init-mode = <0x2>;
				phandle = <0x471>;
			};
		};

		rpmh-regulator-ldoc10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoc10";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8150l-l10 {
				regulator-name = "pm8150l_l10";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x2>;
				phandle = <0x472>;
			};
		};

		rpmh-regulator-ldoc11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldoc11";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0x1>;

			regulator-pm8150l-l11 {
				regulator-name = "pm8150l_l11";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x328980>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x2>;
				phandle = <0xec>;
			};
		};

		rpmh-regulator-bobc1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "bobc1";
			qcom,regulator-type = "pmic5-bob";
			qcom,supported-modes = <0x0 0x2 0x4>;
			qcom,mode-threshold-currents = <0x0 0xf4240 0x1e8480>;
			qcom,send-defaults;

			regulator-pm8150l-bob {
				regulator-name = "pm8150l_bob";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2de600>;
				regulator-max-microvolt = <0x3d0900>;
				qcom,init-voltage = <0x328980>;
				qcom,init-mode = <0x0>;
				phandle = <0x473>;
			};

			regulator-pm8150l-bob-ao {
				regulator-name = "pm8150l_bob_ao";
				qcom,set = <0x1>;
				regulator-min-microvolt = <0x2de600>;
				regulator-max-microvolt = <0x3d0900>;
				qcom,init-voltage = <0x2de600>;
				qcom,init-mode = <0x3>;
				phandle = <0x474>;
			};
		};

		rpmh-regulator-smpf2 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "smpf2";

			regulator-pm8009-s2 {
				regulator-name = "pm8009_s2";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2b9440>;
				regulator-max-microvolt = <0x2b9440>;
				phandle = <0x475>;
			};
		};

		rpmh-regulator-ldof2 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldof2";

			regulator-pm8009-l2 {
				regulator-name = "pm8009_l2";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x124f80>;
				regulator-max-microvolt = <0x124f80>;
				phandle = <0x476>;
			};
		};

		rpmh-regulator-ldof5 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldof5";

			regulator-pm8009-l5 {
				regulator-name = "pm8009_l5";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2ab980>;
				regulator-max-microvolt = <0x2ab980>;
				phandle = <0x477>;
			};
		};

		rpmh-regulator-ldof6 {
			compatible = "qcom,rpmh-xob-regulator";
			mboxes = <0x55 0x0>;
			qcom,resource-name = "ldof6";

			regulator-pm8009-l6 {
				regulator-name = "pm8009_l6";
				qcom,set = <0x3>;
				regulator-min-microvolt = <0x2b9440>;
				regulator-max-microvolt = <0x2b9440>;
				phandle = <0x478>;
			};
		};

		refgen-regulator@88e7000 {
			compatible = "qcom,refgen-regulator";
			reg = <0x88e7000 0x60>;
			regulator-name = "refgen";
			regulator-enable-ramp-delay = <0x5>;
			phandle = <0x479>;
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,ion-heap@25 {
				reg = <0x19>;
				qcom,ion-heap-type = "SYSTEM";
				phandle = <0x47a>;
			};

			qcom,ion-heap@22 {
				reg = <0x16>;
				memory-region = <0xae>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@26 {
				reg = <0x1a>;
				memory-region = <0xf8>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@27 {
				reg = <0x1b>;
				memory-region = <0xba>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@19 {
				reg = <0x13>;
				memory-region = <0xf9>;
				qcom,ion-heap-type = "CARVEOUT";
			};

			qcom,ion-heap@13 {
				reg = <0xd>;
				memory-region = <0xfa>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@10 {
				reg = <0xa>;
				memory-region = <0xfb>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@14 {
				reg = <0xe>;
				qcom,ion-heap-type = "SECURE_CARVEOUT";

				cdsp {
					memory-region = <0xfc>;
					token = <0x20000000>;
				};
			};

			qcom,ion-heap@9 {
				reg = <0x9>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
			};
		};

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			reg = <0x16e0000 0x40000 0x1700000 0x40000 0x1500000 0x40000 0x14e0000 0x40000 0x17900000 0x40000 0x9680000 0x40000 0x9680000 0x40000 0x1740000 0x40000 0x1620000 0x40000 0x1620000 0x40000 0x1620000 0x40000 0x1700000 0x40000>;
			reg-names = "aggre1_noc-base", "aggre2_noc-base", "config_noc-base", "dc_noc-base", "gladiator_noc-base", "mc_virt-base", "gem_noc-base", "mmss_noc-base", "system_noc-base", "ipa_virt-base", "camnoc_virt-base", "compute_noc-base";
			mbox-names = "apps_rsc", "disp_rsc";
			mboxes = <0x55 0x0 0x27 0x0>;
			phandle = <0x47b>;

			rsc-apps {
				cell-id = <0x1f40>;
				label = "apps_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x2>;
				phandle = <0xfd>;
			};

			rsc-disp {
				cell-id = <0x1f41>;
				label = "disp_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x2>;
				phandle = <0xfe>;
			};

			bcm-acv {
				cell-id = <0x1b7e>;
				label = "ACV";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x187>;
			};

			bcm-alc {
				cell-id = <0x1b7f>;
				label = "ALC";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x169>;
			};

			bcm-mc0 {
				cell-id = <0x1b58>;
				label = "MC0";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x186>;
			};

			bcm-sh0 {
				cell-id = <0x1b5b>;
				label = "SH0";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x184>;
			};

			bcm-mm0 {
				cell-id = <0x1b63>;
				label = "MM0";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x18a>;
			};

			bcm-mm1 {
				cell-id = <0x1b64>;
				label = "MM1";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x10a>;
			};

			bcm-sh2 {
				cell-id = <0x1b5d>;
				label = "SH2";
				qcom,bcm-name = "SH2";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x182>;
			};

			bcm-mm2 {
				cell-id = <0x1b65>;
				label = "MM2";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x157>;
			};

			bcm-sh3 {
				cell-id = <0x1b5e>;
				label = "SH3";
				qcom,bcm-name = "SH3";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x14b>;
			};

			bcm-mm3 {
				cell-id = <0x1b66>;
				label = "MM3";
				qcom,bcm-name = "MM3";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x158>;
			};

			bcm-sh4 {
				cell-id = <0x1b5f>;
				label = "SH4";
				qcom,bcm-name = "SH4";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x14e>;
			};

			bcm-sh5 {
				cell-id = <0x1b60>;
				label = "SH5";
				qcom,bcm-name = "SH5";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x14a>;
			};

			bcm-sn0 {
				cell-id = <0x1b6a>;
				label = "SN0";
				qcom,bcm-name = "SN0";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x18f>;
			};

			bcm-co0 {
				cell-id = <0x1b81>;
				label = "CO0";
				qcom,bcm-name = "CO0";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x179>;
			};

			bcm-ce0 {
				cell-id = <0x1b7a>;
				label = "CE0";
				qcom,bcm-name = "CE0";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x106>;
			};

			bcm-sn1 {
				cell-id = <0x1b6b>;
				label = "SN1";
				qcom,bcm-name = "SN1";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x190>;
			};

			bcm-co1 {
				cell-id = <0x1b82>;
				label = "CO1";
				qcom,bcm-name = "CO1";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x10d>;
			};

			bcm-ip0 {
				cell-id = <0x1b7b>;
				label = "IP0";
				qcom,bcm-name = "IP0";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x185>;
			};

			bcm-cn0 {
				cell-id = <0x1b7c>;
				label = "CN0";
				qcom,bcm-name = "CN0";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x110>;
			};

			bcm-qup0 {
				cell-id = <0x1b80>;
				label = "QUP0";
				qcom,bcm-name = "QUP0";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x102>;
			};

			bcm-sn2 {
				cell-id = <0x1b6c>;
				label = "SN2";
				qcom,bcm-name = "SN2";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x18d>;
			};

			bcm-sn3 {
				cell-id = <0x1b6d>;
				label = "SN3";
				qcom,bcm-name = "SN3";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x174>;
			};

			bcm-sn4 {
				cell-id = <0x1b6e>;
				label = "SN4";
				qcom,bcm-name = "SN4";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x191>;
			};

			bcm-sn5 {
				cell-id = <0x1b6f>;
				label = "SN5";
				qcom,bcm-name = "SN5";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x193>;
			};

			bcm-sn8 {
				cell-id = <0x1b72>;
				label = "SN8";
				qcom,bcm-name = "SN8";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x192>;
			};

			bcm-sn9 {
				cell-id = <0x1b73>;
				label = "SN9";
				qcom,bcm-name = "SN9";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x161>;
			};

			bcm-sn11 {
				cell-id = <0x1b75>;
				label = "SN11";
				qcom,bcm-name = "SN11";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x165>;
			};

			bcm-sn12 {
				cell-id = <0x1b76>;
				label = "SN12";
				qcom,bcm-name = "SN12";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x168>;
			};

			bcm-sn14 {
				cell-id = <0x1b78>;
				label = "SN14";
				qcom,bcm-name = "SN14";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x177>;
			};

			bcm-sn15 {
				cell-id = <0x1b79>;
				label = "SN15";
				qcom,bcm-name = "SN15";
				qcom,rscs = <0xfd>;
				qcom,bcm-dev;
				phandle = <0x166>;
			};

			bcm-acv_display {
				cell-id = <0x697e>;
				label = "ACV_DISPLAY";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0xfe>;
				qcom,bcm-dev;
				phandle = <0x197>;
			};

			bcm-alc_display {
				cell-id = <0x697f>;
				label = "ALC_DISPLAY";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0xfe>;
				qcom,bcm-dev;
				phandle = <0x47c>;
			};

			bcm-mc0_display {
				cell-id = <0x6978>;
				label = "MC0_DISPLAY";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0xfe>;
				qcom,bcm-dev;
				phandle = <0x196>;
			};

			bcm-sh0_display {
				cell-id = <0x6979>;
				label = "SH0_DISPLAY";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0xfe>;
				qcom,bcm-dev;
				phandle = <0x195>;
			};

			bcm-mm0_display {
				cell-id = <0x697a>;
				label = "MM0_DISPLAY";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0xfe>;
				qcom,bcm-dev;
				phandle = <0x19b>;
			};

			bcm-mm1_display {
				cell-id = <0x697b>;
				label = "MM1_DISPLAY";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0xfe>;
				qcom,bcm-dev;
				phandle = <0x170>;
			};

			bcm-mm2_display {
				cell-id = <0x697c>;
				label = "MM2_DISPLAY";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0xfe>;
				qcom,bcm-dev;
				phandle = <0x199>;
			};

			bcm-mm3_display {
				cell-id = <0x697d>;
				label = "MM3_DISPLAY";
				qcom,bcm-name = "MM3";
				qcom,rscs = <0xfe>;
				qcom,bcm-dev;
				phandle = <0x172>;
			};

			fab-aggre1_noc {
				cell-id = <0x1802>;
				label = "fab-aggre1_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre1_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x4000>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x100>;
			};

			fab-aggre2_noc {
				cell-id = <0x1803>;
				label = "fab-aggre2_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre2_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x6000>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x104>;
			};

			fab-camnoc_virt {
				cell-id = <0x180a>;
				label = "fab-camnoc_virt";
				qcom,fab-dev;
				qcom,base-name = "camnoc_virt-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x109>;
			};

			fab-compute_noc {
				cell-id = <0x180b>;
				label = "fab-compute_noc";
				qcom,fab-dev;
				qcom,base-name = "compute_noc-base";
				qcom,qos-off = <0x2000>;
				qcom,base-offset = <0x20000>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x10c>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				label = "fab-config_noc";
				qcom,fab-dev;
				qcom,base-name = "config_noc-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,sbm-offset = <0x6000>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x10f>;
			};

			fab-dc_noc {
				cell-id = <0x1806>;
				label = "fab-dc_noc";
				qcom,fab-dev;
				qcom,base-name = "dc_noc-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x145>;
			};

			fab-gem_noc {
				cell-id = <0x180c>;
				label = "fab-gem_noc";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2b000>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x149>;
			};

			fab-ipa_virt {
				cell-id = <0x1809>;
				label = "fab-ipa_virt";
				qcom,fab-dev;
				qcom,base-name = "ipa_virt-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x150>;
			};

			fab-mc_virt {
				cell-id = <0x1807>;
				label = "fab-mc_virt";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x152>;
			};

			fab-mmss_noc {
				cell-id = <0x800>;
				label = "fab-mmss_noc";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x154>;
			};

			fab-system_noc {
				cell-id = <0x400>;
				label = "fab-system_noc";
				qcom,fab-dev;
				qcom,base-name = "system_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x15a>;
			};

			fab-gem_noc_display {
				cell-id = <0x6593>;
				label = "fab-gem_noc_display";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2b000>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x16b>;
			};

			fab-mc_virt_display {
				cell-id = <0x6590>;
				label = "fab-mc_virt_display";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x0>;
				qcom,base-offset = <0x0>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x16d>;
			};

			fab-mmss_noc_display {
				cell-id = <0x6592>;
				label = "fab-mmss_noc_display";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clocks;
				phandle = <0x16f>;
			};

			mas-qhm-a1noc-cfg {
				cell-id = <0x79>;
				label = "mas-qhm-a1noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xff>;
				qcom,bus-dev = <0x100>;
				phandle = <0x17a>;
			};

			mas-qhm-qup0 {
				cell-id = <0x97>;
				label = "mas-qhm-qup0";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x7>;
				qcom,connections = <0x101>;
				qcom,bus-dev = <0x100>;
				qcom,bcms = <0x102>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x47d>;
			};

			mas-xm-emac {
				cell-id = <0x62>;
				label = "mas-xm-emac";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x9>;
				qcom,connections = <0x101>;
				qcom,bus-dev = <0x100>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x47e>;
			};

			mas-xm-ufs-mem {
				cell-id = <0x7b>;
				label = "mas-xm-ufs-mem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x0>;
				qcom,connections = <0x101>;
				qcom,bus-dev = <0x100>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x47f>;

				qcom,node-qos-clks {
					clocks = <0x1b 0x3>;
					clock-names = "clk-aggre-ufs-phy-axi-no-rate";
				};
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x2>;
				qcom,connections = <0x101>;
				qcom,bus-dev = <0x100>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x480>;

				qcom,node-qos-clks {
					clocks = <0x1b 0x5>;
					clock-names = "clk-usb3-prim-axi-no-rate";
				};
			};

			mas-xm-usb3-1 {
				cell-id = <0x65>;
				label = "mas-xm-usb3-1";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x4>;
				qcom,connections = <0x101>;
				qcom,bus-dev = <0x100>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x481>;

				qcom,node-qos-clks {
					clocks = <0x1b 0x6>;
					clock-names = "clk-usb3-sec-axi-no-rate";
				};
			};

			mas-qhm-a2noc-cfg {
				cell-id = <0x7c>;
				label = "mas-qhm-a2noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x103>;
				qcom,bus-dev = <0x104>;
				phandle = <0x17b>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x2f>;
				qcom,connections = <0x105>;
				qcom,bus-dev = <0x104>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x482>;
			};

			mas-qhm-qspi {
				cell-id = <0xa2>;
				label = "mas-qhm-qspi";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x33>;
				qcom,connections = <0x105>;
				qcom,bus-dev = <0x104>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x483>;
			};

			mas-qhm-qup1 {
				cell-id = <0x98>;
				label = "mas-qhm-qup1";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x30>;
				qcom,connections = <0x105>;
				qcom,bus-dev = <0x104>;
				qcom,bcms = <0x102>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x484>;
			};

			mas-qhm-qup2 {
				cell-id = <0x99>;
				label = "mas-qhm-qup2";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x31>;
				qcom,connections = <0x105>;
				qcom,bus-dev = <0x104>;
				qcom,bcms = <0x102>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x485>;
			};

			mas-qhm-sensorss-ahb {
				cell-id = <0xaa>;
				label = "mas-qhm-sensorss-ahb";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x105>;
				qcom,bus-dev = <0x104>;
				phandle = <0x486>;
			};

			mas-qhm-tsif {
				cell-id = <0x52>;
				label = "mas-qhm-tsif";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x105>;
				qcom,bus-dev = <0x104>;
				phandle = <0x487>;
			};

			mas-qnm-cnoc {
				cell-id = <0x76>;
				label = "mas-qnm-cnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x22>;
				qcom,connections = <0x105>;
				qcom,bus-dev = <0x104>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,forwarding;
				phandle = <0x17f>;
			};

			mas-qxm-crypto {
				cell-id = <0x7d>;
				label = "mas-qxm-crypto";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x0>;
				qcom,connections = <0x105>;
				qcom,bus-dev = <0x104>;
				qcom,bcms = <0x106>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,forwarding;
				phandle = <0x488>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x2>;
				qcom,connections = <0x105>;
				qcom,bus-dev = <0x104>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,forwarding;
				qcom,defer-init-qos;
				qcom,node-qos-bcms = <0x1b7b 0x0 0x1>;
				phandle = <0x489>;
			};

			mas-xm-pcie3-0 {
				cell-id = <0x2d>;
				label = "mas-xm-pcie3-0";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x27>;
				qcom,connections = <0x107>;
				qcom,bus-dev = <0x104>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x48a>;
			};

			mas-xm-pcie3-1 {
				cell-id = <0x64>;
				label = "mas-xm-pcie3-1";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x2b>;
				qcom,connections = <0x107>;
				qcom,bus-dev = <0x104>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x48b>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xc>;
				qcom,connections = <0x105>;
				qcom,bus-dev = <0x104>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x48c>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				label = "mas-xm-sdc2";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xe>;
				qcom,connections = <0x105>;
				qcom,bus-dev = <0x104>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x48d>;
			};

			mas-xm-sdc4 {
				cell-id = <0x50>;
				label = "mas-xm-sdc4";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x10>;
				qcom,connections = <0x105>;
				qcom,bus-dev = <0x104>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				phandle = <0x48e>;
			};

			mas-qxm-camnoc-hf0-uncomp {
				cell-id = <0x92>;
				label = "mas-qxm-camnoc-hf0-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x108>;
				qcom,bus-dev = <0x109>;
				qcom,bcms = <0x10a>;
				phandle = <0x48f>;
			};

			mas-qxm-camnoc-hf1-uncomp {
				cell-id = <0x93>;
				label = "mas-qxm-camnoc-hf1-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x108>;
				qcom,bus-dev = <0x109>;
				qcom,bcms = <0x10a>;
				phandle = <0x490>;
			};

			mas-qxm-camnoc-sf-uncomp {
				cell-id = <0x94>;
				label = "mas-qxm-camnoc-sf-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x108>;
				qcom,bus-dev = <0x109>;
				qcom,bcms = <0x10a>;
				phandle = <0x491>;
			};

			mas-qnm-npu {
				cell-id = <0x9a>;
				label = "mas-qnm-npu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x2>;
				qcom,connections = <0x10b>;
				qcom,bus-dev = <0x10c>;
				qcom,bcms = <0x10d>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x492>;
			};

			mas-qhm-spdm {
				cell-id = <0x24>;
				label = "mas-qhm-spdm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x10e>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x493>;
			};

			mas-qnm-snoc {
				cell-id = <0x2733>;
				label = "mas-qnm-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x111 0x112 0x113 0x114 0x115 0x116 0x117 0x118 0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f 0x120 0x121 0x122 0x123 0x124 0x125 0x126 0x127 0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141 0x142>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x18b>;
			};

			mas-xm-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-xm-qdss-dap";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x111 0x112 0x113 0x114 0x115 0x116 0x117 0x118 0x119 0x11a 0x11b 0x11c 0x11d 0x11e 0x11f 0x120 0x121 0x122 0x123 0x124 0x125 0x10e 0x126 0x127 0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141 0x142>;
				qcom,bus-dev = <0x10f>;
				phandle = <0x494>;
			};

			mas-qhm-cnoc-dc-noc {
				cell-id = <0x7e>;
				label = "mas-qhm-cnoc-dc-noc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x143 0x144>;
				qcom,bus-dev = <0x145>;
				phandle = <0x17c>;
			};

			mas-acm-apps {
				cell-id = <0x1>;
				label = "mas-acm-apps";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0x60 0x61 0x62 0x63>;
				qcom,connections = <0x146 0x147 0x148>;
				qcom,bus-dev = <0x149>;
				qcom,bcms = <0x14a>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x495>;
			};

			mas-acm-gpu-tcu {
				cell-id = <0x9b>;
				label = "mas-acm-gpu-tcu";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x160>;
				qcom,connections = <0x147 0x148>;
				qcom,bus-dev = <0x149>;
				qcom,bcms = <0x14b>;
				qcom,ap-owned;
				qcom,prio = <0x6>;
				phandle = <0x496>;
			};

			mas-acm-sys-tcu {
				cell-id = <0x9c>;
				label = "mas-acm-sys-tcu";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x180>;
				qcom,connections = <0x147 0x148>;
				qcom,bus-dev = <0x149>;
				qcom,bcms = <0x14b>;
				qcom,ap-owned;
				qcom,prio = <0x6>;
				phandle = <0x497>;
			};

			mas-qhm-gemnoc-cfg {
				cell-id = <0x9d>;
				label = "mas-qhm-gemnoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x14c 0x14d>;
				qcom,bus-dev = <0x149>;
				phandle = <0x180>;
			};

			mas-qnm-cmpnoc {
				cell-id = <0x9e>;
				label = "mas-qnm-cmpnoc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0x40 0x41>;
				qcom,connections = <0x146 0x147 0x148>;
				qcom,bus-dev = <0x149>;
				qcom,bcms = <0x14e>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x178>;
			};

			mas-qnm-gpu {
				cell-id = <0x1a>;
				label = "mas-qnm-gpu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0x120 0x121>;
				qcom,connections = <0x147 0x148>;
				qcom,bus-dev = <0x149>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				phandle = <0x498>;
			};

			mas-qnm-mnoc-hf {
				cell-id = <0x84>;
				label = "mas-qnm-mnoc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0x80 0x81>;
				qcom,connections = <0x147>;
				qcom,bus-dev = <0x149>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x189>;
			};

			mas-qnm-mnoc-sf {
				cell-id = <0x85>;
				label = "mas-qnm-mnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x140>;
				qcom,connections = <0x147 0x148>;
				qcom,bus-dev = <0x149>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x188>;
			};

			mas-qnm-pcie {
				cell-id = <0x9f>;
				label = "mas-qnm-pcie";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xe0>;
				qcom,connections = <0x147 0x148>;
				qcom,bus-dev = <0x149>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x176>;
			};

			mas-qnm-snoc-gc {
				cell-id = <0x86>;
				label = "mas-qnm-snoc-gc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xc0>;
				qcom,connections = <0x147>;
				qcom,bus-dev = <0x149>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x18c>;
			};

			mas-qnm-snoc-sf {
				cell-id = <0x87>;
				label = "mas-qnm-snoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0xa0>;
				qcom,connections = <0x147>;
				qcom,bus-dev = <0x149>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x18e>;
			};

			mas-qxm-ecc {
				cell-id = <0xa0>;
				label = "mas-qxm-ecc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0x100 0x101>;
				qcom,connections = <0x147>;
				qcom,bus-dev = <0x149>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				phandle = <0x499>;
			};

			mas-ipa-core-master {
				cell-id = <0x8f>;
				label = "mas-ipa-core-master";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x14f>;
				qcom,bus-dev = <0x150>;
				phandle = <0x49a>;
			};

			mas-llcc-mc {
				cell-id = <0x81>;
				label = "mas-llcc-mc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x4>;
				qcom,connections = <0x151>;
				qcom,bus-dev = <0x152>;
				phandle = <0x183>;
			};

			mas-qhm-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-qhm-mnoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x153>;
				qcom,bus-dev = <0x154>;
				phandle = <0x17d>;
			};

			mas-qxm-camnoc-hf0 {
				cell-id = <0x88>;
				label = "mas-qxm-camnoc-hf0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x1>;
				qcom,connections = <0x155>;
				qcom,bus-dev = <0x154>;
				qcom,bcms = <0x10a>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x49b>;
			};

			mas-qxm-camnoc-hf1 {
				cell-id = <0x91>;
				label = "mas-qxm-camnoc-hf1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x2>;
				qcom,connections = <0x155>;
				qcom,bus-dev = <0x154>;
				qcom,bcms = <0x10a>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x49c>;
			};

			mas-qxm-camnoc-sf {
				cell-id = <0x89>;
				label = "mas-qxm-camnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x0>;
				qcom,connections = <0x156>;
				qcom,bus-dev = <0x154>;
				qcom,bcms = <0x157>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x49d>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x3>;
				qcom,connections = <0x155>;
				qcom,bus-dev = <0x154>;
				qcom,bcms = <0x10a>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x49e>;
			};

			mas-qxm-mdp1 {
				cell-id = <0x17>;
				label = "mas-qxm-mdp1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x4>;
				qcom,connections = <0x155>;
				qcom,bus-dev = <0x154>;
				qcom,bcms = <0x10a>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x49f>;
			};

			mas-qxm-rot {
				cell-id = <0x19>;
				label = "mas-qxm-rot";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x5>;
				qcom,connections = <0x156>;
				qcom,bus-dev = <0x154>;
				qcom,bcms = <0x158>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x4a0>;
			};

			mas-qxm-venus0 {
				cell-id = <0x3f>;
				label = "mas-qxm-venus0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x6>;
				qcom,connections = <0x156>;
				qcom,bus-dev = <0x154>;
				qcom,bcms = <0x158>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x4a1>;
			};

			mas-qxm-venus1 {
				cell-id = <0x40>;
				label = "mas-qxm-venus1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x7>;
				qcom,connections = <0x156>;
				qcom,bus-dev = <0x154>;
				qcom,bcms = <0x158>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x4a2>;
			};

			mas-qxm-venus-arm9 {
				cell-id = <0x8a>;
				label = "mas-qxm-venus-arm9";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x8>;
				qcom,connections = <0x156>;
				qcom,bus-dev = <0x154>;
				qcom,bcms = <0x158>;
				qcom,ap-owned;
				qcom,prio = <0x0>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				phandle = <0x4a3>;
			};

			mas-qhm-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-qhm-snoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x159>;
				qcom,bus-dev = <0x15a>;
				phandle = <0x17e>;
			};

			mas-qnm-aggre1-noc {
				cell-id = <0x274f>;
				label = "mas-qnm-aggre1-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x15b 0x15c 0x15d 0x15e 0x15f 0x160>;
				qcom,bus-dev = <0x15a>;
				qcom,bcms = <0x161>;
				phandle = <0x173>;
			};

			mas-qnm-aggre2-noc {
				cell-id = <0x2750>;
				label = "mas-qnm-aggre2-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x15b 0x15c 0x15d 0x15e 0x15f 0x162 0x163 0x164 0x160>;
				qcom,bus-dev = <0x15a>;
				qcom,bcms = <0x165>;
				phandle = <0x175>;
			};

			mas-qnm-gemnoc {
				cell-id = <0xa1>;
				label = "mas-qnm-gemnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x15c 0x15d 0x15e 0x15f 0x164 0x160>;
				qcom,bus-dev = <0x15a>;
				qcom,bcms = <0x166>;
				phandle = <0x181>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x3>;
				qcom,connections = <0x167 0x15d>;
				qcom,bus-dev = <0x15a>;
				qcom,bcms = <0x168>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,forwarding;
				phandle = <0x4a4>;
			};

			mas-xm-gic {
				cell-id = <0x95>;
				label = "mas-xm-gic";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x0>;
				qcom,connections = <0x167 0x15d>;
				qcom,bus-dev = <0x15a>;
				qcom,bcms = <0x168>;
				qcom,ap-owned;
				qcom,prio = <0x2>;
				qcom,forwarding;
				phandle = <0x4a5>;
			};

			mas-alc {
				cell-id = <0x90>;
				label = "mas-alc";
				qcom,buswidth = <0x1>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x152>;
				qcom,bcms = <0x169>;
				phandle = <0x4a6>;
			};

			mas-qnm-mnoc-hf_display {
				cell-id = <0x4e21>;
				label = "mas-qnm-mnoc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,qport = <0x80 0x81>;
				qcom,connections = <0x16a>;
				qcom,bus-dev = <0x16b>;
				phandle = <0x19a>;
			};

			mas-qnm-mnoc-sf_display {
				cell-id = <0x4e22>;
				label = "mas-qnm-mnoc-sf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x140>;
				qcom,connections = <0x16a>;
				qcom,bus-dev = <0x16b>;
				phandle = <0x198>;
			};

			mas-llcc-mc_display {
				cell-id = <0x4e20>;
				label = "mas-llcc-mc_display";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x4>;
				qcom,connections = <0x16c>;
				qcom,bus-dev = <0x16d>;
				phandle = <0x194>;
			};

			mas-qxm-mdp0_display {
				cell-id = <0x4e23>;
				label = "mas-qxm-mdp0_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x3>;
				qcom,connections = <0x16e>;
				qcom,bus-dev = <0x16f>;
				qcom,bcms = <0x170>;
				phandle = <0x4a7>;
			};

			mas-qxm-mdp1_display {
				cell-id = <0x4e24>;
				label = "mas-qxm-mdp1_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x4>;
				qcom,connections = <0x16e>;
				qcom,bus-dev = <0x16f>;
				qcom,bcms = <0x170>;
				phandle = <0x4a8>;
			};

			mas-qxm-rot_display {
				cell-id = <0x4e25>;
				label = "mas-qxm-rot_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x5>;
				qcom,connections = <0x171>;
				qcom,bus-dev = <0x16f>;
				qcom,bcms = <0x172>;
				phandle = <0x4a9>;
			};

			slv-qns-a1noc-snoc {
				cell-id = <0x274e>;
				label = "slv-qns-a1noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x100>;
				qcom,connections = <0x173>;
				phandle = <0x101>;
			};

			slv-srvc-aggre1-noc {
				cell-id = <0x2e8>;
				label = "slv-srvc-aggre1-noc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x100>;
				qcom,bcms = <0x174>;
				phandle = <0xff>;
			};

			slv-qns-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-qns-a2noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x104>;
				qcom,connections = <0x175>;
				phandle = <0x105>;
			};

			slv-qns-pcie-mem-noc {
				cell-id = <0x2755>;
				label = "slv-qns-pcie-mem-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x104>;
				qcom,connections = <0x176>;
				qcom,bcms = <0x177>;
				phandle = <0x107>;
			};

			slv-srvc-aggre2-noc {
				cell-id = <0x2ea>;
				label = "slv-srvc-aggre2-noc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x104>;
				qcom,bcms = <0x174>;
				phandle = <0x103>;
			};

			slv-qns-camnoc-uncomp {
				cell-id = <0x30a>;
				label = "slv-qns-camnoc-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x109>;
				phandle = <0x108>;
			};

			slv-qns-cdsp-mem-noc {
				cell-id = <0x2756>;
				label = "slv-qns-cdsp-mem-noc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x10c>;
				qcom,connections = <0x178>;
				qcom,bcms = <0x179>;
				phandle = <0x10b>;
			};

			slv-qhs-a1-noc-cfg {
				cell-id = <0x2af>;
				label = "slv-qhs-a1-noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,connections = <0x17a>;
				qcom,bcms = <0x110>;
				phandle = <0x137>;
			};

			slv-qhs-a2-noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-qhs-a2-noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,connections = <0x17b>;
				qcom,bcms = <0x110>;
				phandle = <0x121>;
			};

			slv-qhs-ahb2phy-south {
				cell-id = <0x30b>;
				label = "slv-qhs-ahb2phy-south";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x130>;
			};

			slv-qhs-aop {
				cell-id = <0x2eb>;
				label = "slv-qhs-aop";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x12e>;
			};

			slv-qhs-aoss {
				cell-id = <0x2ec>;
				label = "slv-qhs-aoss";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x138>;
			};

			slv-qhs-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				qcom,disable-ports = <0xa 0xb 0x22>;
				mmcx-supply = <0x1c>;
				node-reg-names = "mmcx";
				phandle = <0x114>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x12d>;
			};

			slv-qhs-compute-dsp {
				cell-id = <0x2ed>;
				label = "slv-qhs-compute-dsp";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x112>;
			};

			slv-qhs-cpr-cx {
				cell-id = <0x28b>;
				label = "slv-qhs-cpr-cx";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x135>;
			};

			slv-qhs-cpr-mmcx {
				cell-id = <0x30c>;
				label = "slv-qhs-cpr-mmcx";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x126>;
			};

			slv-qhs-cpr-mx {
				cell-id = <0x28c>;
				label = "slv-qhs-cpr-mx";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x141>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x13e>;
			};

			slv-qhs-ddrss-cfg {
				cell-id = <0x2ee>;
				label = "slv-qhs-ddrss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,connections = <0x17c>;
				qcom,bcms = <0x110>;
				phandle = <0x125>;
			};

			slv-qhs-display-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-display-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				qcom,disable-ports = <0xc 0xd>;
				mmcx-supply = <0x1c>;
				node-reg-names = "mmcx";
				phandle = <0x123>;
			};

			slv-qhs-emac-cfg {
				cell-id = <0x30d>;
				label = "slv-qhs-emac-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x118>;
			};

			slv-qhs-glm {
				cell-id = <0x2d6>;
				label = "slv-qhs-glm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x11f>;
			};

			slv-qhs-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-qhs-gpuss-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x129>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x142>;
			};

			slv-qhs-ipa {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x12c>;
			};

			slv-qhs-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-qhs-mnoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,connections = <0x17d>;
				qcom,bcms = <0x110>;
				phandle = <0x117>;
			};

			slv-qhs-npu-cfg {
				cell-id = <0x30e>;
				label = "slv-qhs-npu-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x127>;
			};

			slv-qhs-pcie0-cfg {
				cell-id = <0x29b>;
				label = "slv-qhs-pcie0-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x128>;
			};

			slv-qhs-pcie1-cfg {
				cell-id = <0x29c>;
				label = "slv-qhs-pcie1-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x120>;
			};

			slv-qhs-phy-refgen-north {
				cell-id = <0x30f>;
				label = "slv-qhs-phy-refgen-north";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x11d>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x13f>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x139>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x122>;
			};

			slv-qhs-qspi {
				cell-id = <0x310>;
				label = "slv-qhs-qspi";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x13b>;
			};

			slv-qhs-qupv3-east {
				cell-id = <0x311>;
				label = "slv-qhs-qupv3-east";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x134>;
			};

			slv-qhs-qupv3-north {
				cell-id = <0x312>;
				label = "slv-qhs-qupv3-north";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x12f>;
			};

			slv-qhs-qupv3-south {
				cell-id = <0x313>;
				label = "slv-qhs-qupv3-south";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x11e>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x116>;
			};

			slv-qhs-sdc4 {
				cell-id = <0x261>;
				label = "slv-qhs-sdc4";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x115>;
			};

			slv-qhs-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-qhs-snoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,connections = <0x17e>;
				qcom,bcms = <0x110>;
				phandle = <0x11c>;
			};

			slv-qhs-spdm {
				cell-id = <0x279>;
				label = "slv-qhs-spdm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x13d>;
			};

			slv-qhs-spss-cfg {
				cell-id = <0x2f1>;
				label = "slv-qhs-spss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x113>;
			};

			slv-qhs-ssc-cfg {
				cell-id = <0x2b9>;
				label = "slv-qhs-ssc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x11b>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x124>;
			};

			slv-qhs-tlmm-east {
				cell-id = <0x2da>;
				label = "slv-qhs-tlmm-east";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x11a>;
			};

			slv-qhs-tlmm-north {
				cell-id = <0x2db>;
				label = "slv-qhs-tlmm-north";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x140>;
			};

			slv-qhs-tlmm-south {
				cell-id = <0x2f3>;
				label = "slv-qhs-tlmm-south";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x111>;
			};

			slv-qhs-tlmm-west {
				cell-id = <0x2dc>;
				label = "slv-qhs-tlmm-west";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x136>;
			};

			slv-qhs-tsif {
				cell-id = <0x23f>;
				label = "slv-qhs-tsif";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x12b>;
			};

			slv-qhs-ufs-card-cfg {
				cell-id = <0x2f4>;
				label = "slv-qhs-ufs-card-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x133>;
			};

			slv-qhs-ufs-mem-cfg {
				cell-id = <0x2f5>;
				label = "slv-qhs-ufs-mem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x119>;
			};

			slv-qhs-usb3-0 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3-0";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x13c>;
			};

			slv-qhs-usb3-1 {
				cell-id = <0x2ef>;
				label = "slv-qhs-usb3-1";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x131>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				qcom,disable-ports = <0xf 0x10 0x23>;
				mmcx-supply = <0x1c>;
				node-reg-names = "mmcx";
				phandle = <0x12a>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x13a>;
			};

			slv-qns-cnoc-a2noc {
				cell-id = <0x2d5>;
				label = "slv-qns-cnoc-a2noc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,connections = <0x17f>;
				qcom,bcms = <0x110>;
				phandle = <0x10e>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10f>;
				qcom,bcms = <0x110>;
				phandle = <0x132>;
			};

			slv-qhs-llcc {
				cell-id = <0x2f8>;
				label = "slv-qhs-llcc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x145>;
				phandle = <0x144>;
			};

			slv-qhs-memnoc {
				cell-id = <0x314>;
				label = "slv-qhs-memnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x145>;
				qcom,connections = <0x180>;
				phandle = <0x143>;
			};

			slv-qhs-mdsp-ms-mpu-cfg {
				cell-id = <0x2fd>;
				label = "slv-qhs-mdsp-ms-mpu-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x149>;
				phandle = <0x14d>;
			};

			slv-qns-ecc {
				cell-id = <0x315>;
				label = "slv-qns-ecc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x149>;
				phandle = <0x146>;
			};

			slv-qns-gem-noc-snoc {
				cell-id = <0x2757>;
				label = "slv-qns-gem-noc-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x149>;
				qcom,connections = <0x181>;
				qcom,bcms = <0x182>;
				phandle = <0x148>;
			};

			slv-qns-llcc {
				cell-id = <0x302>;
				label = "slv-qns-llcc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x4>;
				qcom,bus-dev = <0x149>;
				qcom,connections = <0x183>;
				qcom,bcms = <0x184>;
				phandle = <0x147>;
			};

			slv-srvc-gemnoc {
				cell-id = <0x316>;
				label = "slv-srvc-gemnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x149>;
				phandle = <0x14c>;
			};

			slv-ipa-core-slave {
				cell-id = <0x309>;
				label = "slv-ipa-core-slave";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x150>;
				qcom,bcms = <0x185>;
				phandle = <0x14f>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x4>;
				qcom,bus-dev = <0x152>;
				qcom,bcms = <0x186 0x187>;
				phandle = <0x151>;
			};

			slv-qns2-mem-noc {
				cell-id = <0x304>;
				label = "slv-qns2-mem-noc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x154>;
				qcom,connections = <0x188>;
				qcom,bcms = <0x157>;
				phandle = <0x156>;
			};

			slv-qns-mem-noc-hf {
				cell-id = <0x305>;
				label = "slv-qns-mem-noc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x154>;
				qcom,connections = <0x189>;
				qcom,bcms = <0x18a>;
				phandle = <0x155>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x154>;
				phandle = <0x153>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x15a>;
				phandle = <0x15e>;
			};

			slv-qns-cnoc {
				cell-id = <0x2734>;
				label = "slv-qns-cnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x15a>;
				qcom,connections = <0x18b>;
				qcom,bcms = <0x174>;
				phandle = <0x15f>;
			};

			slv-qns-gemnoc-gc {
				cell-id = <0x2758>;
				label = "slv-qns-gemnoc-gc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x15a>;
				qcom,connections = <0x18c>;
				qcom,bcms = <0x18d>;
				phandle = <0x167>;
			};

			slv-qns-gemnoc-sf {
				cell-id = <0x2759>;
				label = "slv-qns-gemnoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x15a>;
				qcom,connections = <0x18e>;
				qcom,bcms = <0x18f>;
				phandle = <0x15b>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x15a>;
				qcom,bcms = <0x190>;
				phandle = <0x15d>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x15a>;
				qcom,bcms = <0x191>;
				phandle = <0x15c>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x15a>;
				phandle = <0x159>;
			};

			slv-xs-pcie-0 {
				cell-id = <0x299>;
				label = "slv-xs-pcie-0";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x15a>;
				qcom,bcms = <0x192>;
				phandle = <0x162>;
			};

			slv-xs-pcie-1 {
				cell-id = <0x29a>;
				label = "slv-xs-pcie-1";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x15a>;
				qcom,bcms = <0x192>;
				phandle = <0x163>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x15a>;
				qcom,bcms = <0x193>;
				phandle = <0x160>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x15a>;
				phandle = <0x164>;
			};

			slv-qns-llcc_display {
				cell-id = <0x5021>;
				label = "slv-qns-llcc_display";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x4>;
				qcom,bus-dev = <0x16b>;
				qcom,connections = <0x194>;
				qcom,bcms = <0x195>;
				phandle = <0x16a>;
			};

			slv-ebi_display {
				cell-id = <0x5020>;
				label = "slv-ebi_display";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x4>;
				qcom,bus-dev = <0x16d>;
				qcom,bcms = <0x196 0x197>;
				phandle = <0x16c>;
			};

			slv-qns2-mem-noc_display {
				cell-id = <0x5022>;
				label = "slv-qns2-mem-noc_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x16f>;
				qcom,connections = <0x198>;
				qcom,bcms = <0x199>;
				phandle = <0x171>;
			};

			slv-qns-mem-noc-hf_display {
				cell-id = <0x5023>;
				label = "slv-qns-mem-noc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x16f>;
				qcom,connections = <0x19a>;
				qcom,bcms = <0x19b>;
				phandle = <0x16e>;
			};
		};

		qcom,pcie@1c00000 {
			compatible = "qcom,pci-msm";
			cell-index = <0x0>;
			reg = <0x1c00000 0x4000 0x1c06000 0x1000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000 0x60200000 0x100000 0x60300000 0x3d00000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf", "io", "bars";
			#address-cells = <0x3>;
			#size-cells = <0x2>;
			ranges = <0x1000000 0x0 0x60200000 0x60200000 0x0 0x100000 0x2000000 0x0 0x60300000 0x60300000 0x0 0x3d00000>;
			interrupt-parent = <0x19c>;
			interrupts = <0x0 0x1 0x2 0x3 0x4 0x5>;
			interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d", "int_global_int";
			#interrupt-cells = <0x1>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x44 0x0 0x8d 0x0 0x0 0x0 0x0 0x1 0x44 0x0 0x95 0x0 0x0 0x0 0x0 0x2 0x44 0x0 0x96 0x0 0x0 0x0 0x0 0x3 0x44 0x0 0x97 0x0 0x0 0x0 0x0 0x4 0x44 0x0 0x98 0x0 0x0 0x0 0x0 0x5 0x44 0x0 0x8c 0x0>;
			qcom,phy-sequence = <0x840 0x3 0x0 0x94 0x8 0x0 0x154 0x34 0x0 0x16c 0x8 0x0 0x58 0xf 0x0 0xa4 0x42 0x0 0x110 0x24 0x0 0x11c 0x3 0x0 0x118 0xb4 0x0 0x10c 0x2 0x0 0x1bc 0x11 0x0 0xbc 0x82 0x0 0xd4 0x3 0x0 0xd0 0x55 0x0 0xcc 0x55 0x0 0xb0 0x1a 0x0 0xac 0xa 0x0 0xc4 0x68 0x0 0xe0 0x2 0x0 0xdc 0xaa 0x0 0xd8 0xab 0x0 0xb8 0x34 0x0 0xb4 0x14 0x0 0x158 0x1 0x0 0x74 0x6 0x0 0x7c 0x16 0x0 0x84 0x36 0x0 0x78 0x6 0x0 0x80 0x16 0x0 0x88 0x36 0x0 0x1b0 0x1e 0x0 0x1ac 0xb9 0x0 0x1b8 0x18 0x0 0x1b4 0x94 0x0 0x50 0x7 0x0 0x10 0x0 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x30 0x4c 0x0 0x34 0x6 0x0 0x29c 0x12 0x0 0x284 0x35 0x0 0x23c 0x11 0x0 0x51c 0x3 0x0 0x518 0x1c 0x0 0x524 0x1e 0x0 0x4e8 0x0 0x0 0x4ec 0xe 0x0 0x4f0 0x4a 0x0 0x4f4 0xf 0x0 0x5b4 0x4 0x0 0x434 0x7f 0x0 0x444 0x70 0x0 0x510 0x17 0x0 0x4d4 0x54 0x0 0x4d8 0x7 0x0 0x598 0xd4 0x0 0x59c 0x54 0x0 0x5a0 0xdb 0x0 0x5a4 0x3b 0x0 0x5a8 0x31 0x0 0x584 0x24 0x0 0x588 0xe4 0x0 0x58c 0xec 0x0 0x590 0x3b 0x0 0x594 0x36 0x0 0x570 0xff 0x0 0x574 0xff 0x0 0x578 0xff 0x0 0x57c 0x7f 0x0 0x580 0x66 0x0 0x4fc 0x0 0x0 0x4f8 0xc0 0x0 0x460 0x30 0x0 0x464 0xc0 0x0 0x5bc 0xc 0x0 0x4dc 0xd 0x0 0x408 0xc 0x0 0x414 0x3 0x0 0x9a4 0x1 0x0 0xc90 0x0 0x0 0xc40 0x1 0x0 0xc48 0x1 0x0 0xc50 0x0 0x0 0xcbc 0x0 0x0 0xce0 0x58 0x0 0x48 0x90 0x0 0xc1c 0xc1 0x0 0x988 0x88 0x0 0x998 0xb 0x0 0x8dc 0xd 0x0 0x9ec 0x1 0x0 0x800 0x0 0x0 0x844 0x3 0x0>;
			pinctrl-names = "default";
			pinctrl-0 = <0x19d 0x19e 0x19f>;
			perst-gpio = <0x37 0x23 0x0>;
			wake-gpio = <0x37 0x25 0x0>;
			gdsc-vdd-supply = <0x1a0>;
			vreg-1.8-supply = <0x2a>;
			vreg-0.9-supply = <0x2b>;
			vreg-cx-supply = <0x20>;
			qcom,vreg-1.8-voltage-level = <0x124f80 0x124f80 0x5dc0>;
			qcom,vreg-0.9-voltage-level = <0xd6d80 0xd6d80 0x5dc0>;
			qcom,vreg-cx-voltage-level = <0x10000 0x81 0x0>;
			msi-parent = <0x1a1>;
			qcom,no-l0s-supported;
			qcom,ep-latency = <0xa>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,phy-status-offset = <0x814>;
			qcom,phy-power-down-offset = <0x840>;
			qcom,boot-option = <0x1>;
			linux,pci-domain = <0x0>;
			qcom,pcie-phy-ver = <0x83e>;
			qcom,use-19p2mhz-aux-clk;
			qcom,smmu-sid-base = <0x1d80>;
			iommu-map = <0x0 0x26 0x1d80 0x1 0x100 0x26 0x1d81 0x1 0x200 0x26 0x1d82 0x1 0x300 0x26 0x1d83 0x1 0x400 0x26 0x1d84 0x1 0x500 0x26 0x1d85 0x1 0x600 0x26 0x1d86 0x1 0x700 0x26 0x1d87 0x1 0x800 0x26 0x1d88 0x1 0x900 0x26 0x1d89 0x1 0xa00 0x26 0x1d8a 0x1 0xb00 0x26 0x1d8b 0x1 0xc00 0x26 0x1d8c 0x1 0xd00 0x26 0x1d8d 0x1 0xe00 0x26 0x1d8e 0x1 0xf00 0x26 0x1d8f 0x1>;
			qcom,msm-bus,name = "pcie0";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x0 0x0 0x2d 0x200 0x1f4 0x320>;
			clocks = <0x1b 0x37 0x25 0x0 0x1b 0x32 0x1b 0x34 0x1b 0x36 0x1b 0x38 0x1b 0x35 0x1b 0x39 0x1b 0x0 0x1b 0x30 0x1b 0x42>;
			clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_slv_q2a_axi_clk", "pcie_tbu_clk", "pcie_phy_refgen_clk", "pcie_phy_aux_clk";
			max-clock-frequency-hz = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0>;
			resets = <0x1b 0x4 0x1b 0x5>;
			reset-names = "pcie_0_core_reset", "pcie_0_phy_reset";
			phandle = <0x19c>;

			pcie_rc0 {
				reg = <0x0 0x0 0x0 0x0 0x0>;
				phandle = <0x4aa>;

				qcom,mhi@0 {
					reg = <0x0 0x0 0x0 0x0 0x0>;
					qcom,smmu-cfg = <0x3>;
					qcom,msm-bus,name = "mhi";
					qcom,msm-bus,num-cases = <0x2>;
					qcom,msm-bus,num-paths = <0x1>;
					qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x0 0x0 0x2d 0x200 0x47868c00 0x26be3680>;
					mhi,max-channels = <0x6a>;
					mhi,timeout = <0x7d0>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					phandle = <0x4ab>;

					mhi_channels {

						mhi_chan@0 {
							reg = <0x0>;
							label = "LOOPBACK";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x2>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@1 {
							reg = <0x1>;
							label = "LOOPBACK";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x2>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@2 {
							reg = <0x2>;
							label = "SAHARA";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x2>;
						};

						mhi_chan@3 {
							reg = <0x3>;
							label = "SAHARA";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x2>;
						};

						mhi_chan@4 {
							reg = <0x4>;
							label = "DIAG";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@5 {
							reg = <0x5>;
							label = "DIAG";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x3>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@8 {
							reg = <0x8>;
							label = "QDSS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@9 {
							reg = <0x9>;
							label = "QDSS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@10 {
							reg = <0xa>;
							label = "EFS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@11 {
							reg = <0xb>;
							label = "EFS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,wake-capable;
						};

						mhi_chan@14 {
							reg = <0xe>;
							label = "QMI0";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@15 {
							reg = <0xf>;
							label = "QMI0";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x2>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@16 {
							reg = <0x10>;
							label = "QMI1";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x3>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@17 {
							reg = <0x11>;
							label = "QMI1";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x3>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@18 {
							reg = <0x12>;
							label = "IP_CTRL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@19 {
							reg = <0x13>;
							label = "IP_CTRL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,auto-queue;
						};

						mhi_chan@20 {
							reg = <0x14>;
							label = "IPCR";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x2>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x1>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,auto-start;
						};

						mhi_chan@21 {
							reg = <0x15>;
							label = "IPCR";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x2>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,auto-queue;
							mhi,auto-start;
						};

						mhi_chan@22 {
							reg = <0x16>;
							label = "TF";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x2>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@23 {
							reg = <0x17>;
							label = "TF";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x2>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@25 {
							reg = <0x19>;
							label = "BL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x2>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x2>;
							mhi,auto-queue;
							mhi,auto-start;
						};

						mhi_chan@26 {
							reg = <0x1a>;
							label = "DCI";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x3>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@27 {
							reg = <0x1b>;
							label = "DCI";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x3>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@32 {
							reg = <0x20>;
							label = "DUN";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x3>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@33 {
							reg = <0x21>;
							label = "DUN";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x3>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@100 {
							reg = <0x64>;
							label = "IP_HW0";
							mhi,num-elements = <0x200>;
							mhi,event-ring = <0x4>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x1>;
							mhi,doorbell-mode = <0x3>;
							mhi,ee = <0x4>;
							mhi,db-mode-switch;
						};

						mhi_chan@101 {
							reg = <0x65>;
							label = "IP_HW0";
							mhi,num-elements = <0x200>;
							mhi,event-ring = <0x5>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x1>;
							mhi,doorbell-mode = <0x3>;
							mhi,ee = <0x4>;
						};

						mhi_chan@104 {
							reg = <0x68>;
							label = "IP_HW_OFFLOAD_0";
							mhi,event-ring = <0x4>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,offload-chan;
						};

						mhi_chan@105 {
							reg = <0x69>;
							label = "IP_HW_OFFLOAD_0";
							mhi,event-ring = <0x5>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,offload-chan;
							mhi,lpm-notify;
						};
					};

					mhi_events {

						mhi_event@0 {
							mhi,num-elements = <0x20>;
							mhi,intmod = <0x1>;
							mhi,msi = <0x1>;
							mhi,priority = <0x1>;
							mhi,brstmode = <0x2>;
							mhi,data-type = <0x1>;
						};

						mhi_event@1 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x1>;
							mhi,msi = <0x2>;
							mhi,priority = <0x1>;
							mhi,brstmode = <0x2>;
						};

						mhi_event@2 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x1>;
							mhi,msi = <0x3>;
							mhi,priority = <0x1>;
							mhi,brstmode = <0x2>;
						};

						mhi_event@3 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x1>;
							mhi,msi = <0x4>;
							mhi,priority = <0x1>;
							mhi,brstmode = <0x2>;
						};

						mhi_event@4 {
							mhi,num-elements = <0x400>;
							mhi,intmod = <0x5>;
							mhi,msi = <0x5>;
							mhi,chan = <0x64>;
							mhi,priority = <0x1>;
							mhi,brstmode = <0x3>;
							mhi,hw-ev;
						};

						mhi_event@5 {
							mhi,num-elements = <0x400>;
							mhi,intmod = <0x5>;
							mhi,msi = <0x6>;
							mhi,chan = <0x65>;
							mhi,priority = <0x1>;
							mhi,brstmode = <0x3>;
							mhi,hw-ev;
							mhi,client-manage;
						};
					};

					mhi_devices {

						mhi_rmnet@0 {
							reg = <0x0>;
							mhi,chan = "IP_HW0";
							mhi,interface-name = "rmnet_mhi";
							mhi,mru = <0x4000>;
							phandle = <0x4ac>;
						};

						mhi_rmnet@1 {
							reg = <0x1>;
							mhi,chan = "IP_HW_ADPL";
							mhi,interface-name = "rmnet_mhi";
							mhi,mru = <0x4000>;
							phandle = <0x4ad>;
						};
					};
				};
			};
		};

		qcom,pcie0_msi@17a00040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17a00040 0x0>;
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x300 0x1 0x0 0x301 0x1 0x0 0x302 0x1 0x0 0x303 0x1 0x0 0x304 0x1 0x0 0x305 0x1 0x0 0x306 0x1 0x0 0x307 0x1 0x0 0x308 0x1 0x0 0x309 0x1 0x0 0x30a 0x1 0x0 0x30b 0x1 0x0 0x30c 0x1 0x0 0x30d 0x1 0x0 0x30e 0x1 0x0 0x30f 0x1 0x0 0x310 0x1 0x0 0x311 0x1 0x0 0x312 0x1 0x0 0x313 0x1 0x0 0x314 0x1 0x0 0x315 0x1 0x0 0x316 0x1 0x0 0x317 0x1 0x0 0x318 0x1 0x0 0x319 0x1 0x0 0x31a 0x1 0x0 0x31b 0x1 0x0 0x31c 0x1 0x0 0x31d 0x1 0x0 0x31e 0x1 0x0 0x31f 0x1>;
			phandle = <0x1a1>;
		};

		qcom,pcie@1c08000 {
			compatible = "qcom,pci-msm";
			cell-index = <0x1>;
			reg = <0x1c08000 0x4000 0x1c0e000 0x2000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40100000 0x100000 0x40200000 0x100000 0x40300000 0x1fd00000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf", "io", "bars";
			#address-cells = <0x3>;
			#size-cells = <0x2>;
			ranges = <0x1000000 0x0 0x40200000 0x40200000 0x0 0x100000 0x2000000 0x0 0x40300000 0x40300000 0x0 0x1fd00000>;
			interrupt-parent = <0xee>;
			interrupts = <0x0 0x1 0x2 0x3 0x4 0x5>;
			interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d", "int_global_int";
			#interrupt-cells = <0x1>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x44 0x0 0x133 0x0 0x0 0x0 0x0 0x1 0x44 0x0 0x1b2 0x0 0x0 0x0 0x0 0x2 0x44 0x0 0x1b3 0x0 0x0 0x0 0x0 0x3 0x44 0x0 0x1b6 0x0 0x0 0x0 0x0 0x4 0x44 0x0 0x1b7 0x0 0x0 0x0 0x0 0x5 0x44 0x0 0x132 0x0>;
			qcom,phy-sequence = <0xa40 0x3 0x0 0x10 0x0 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x30 0x4c 0x0 0x34 0x6 0x0 0x48 0x90 0x0 0x58 0xf 0x0 0x74 0x6 0x0 0x78 0x6 0x0 0x7c 0x16 0x0 0x80 0x16 0x0 0x84 0x36 0x0 0x88 0x36 0x0 0x94 0x8 0x0 0xa4 0x42 0x0 0xac 0xa 0x0 0xb0 0x1a 0x0 0xb4 0x14 0x0 0xb8 0x34 0x0 0xbc 0x82 0x0 0xc4 0x68 0x0 0xcc 0x55 0x0 0xd0 0x55 0x0 0xd4 0x3 0x0 0xd8 0xab 0x0 0xdc 0xaa 0x0 0xe0 0x2 0x0 0x10c 0x2 0x0 0x110 0x24 0x0 0x118 0xb4 0x0 0x11c 0x3 0x0 0x154 0x34 0x0 0x158 0x1 0x0 0x16c 0x8 0x0 0x1ac 0xb9 0x0 0x1b0 0x1e 0x0 0x1b4 0x94 0x0 0x1b8 0x18 0x0 0x1bc 0x11 0x0 0x23c 0x11 0x0 0x284 0x35 0x0 0x29c 0x12 0x0 0x304 0x2 0x0 0x408 0xc 0x0 0x414 0x3 0x0 0x434 0x7f 0x0 0x444 0x70 0x0 0x460 0x30 0x0 0x464 0x0 0x0 0x4d4 0x4 0x0 0x4d8 0x7 0x0 0x4dc 0xd 0x0 0x4e8 0x0 0x0 0x4ec 0xe 0x0 0x4f0 0x4a 0x0 0x4f4 0xf 0x0 0x4f8 0xc0 0x0 0x4fc 0x0 0x0 0x510 0x17 0x0 0x518 0x1c 0x0 0x51c 0x3 0x0 0x524 0x1e 0x0 0x570 0xff 0x0 0x574 0xff 0x0 0x578 0xff 0x0 0x57c 0x7f 0x0 0x580 0x66 0x0 0x584 0x24 0x0 0x588 0xe4 0x0 0x58c 0xec 0x0 0x590 0x3b 0x0 0x594 0x36 0x0 0x598 0xd4 0x0 0x59c 0x54 0x0 0x5a0 0xdb 0x0 0x5a4 0x3b 0x0 0x5a8 0x31 0x0 0x5bc 0xc 0x0 0x63c 0x11 0x0 0x684 0x35 0x0 0x69c 0x12 0x0 0x704 0x20 0x0 0x808 0xc 0x0 0x814 0x3 0x0 0x834 0x7f 0x0 0x844 0x70 0x0 0x860 0x30 0x0 0x864 0x0 0x0 0x8d4 0x4 0x0 0x8d8 0x7 0x0 0x8dc 0xd 0x0 0x8e8 0x0 0x0 0x8ec 0xe 0x0 0x8f0 0x4a 0x0 0x8f4 0xf 0x0 0x8f8 0xc0 0x0 0x8fc 0x0 0x0 0x910 0x17 0x0 0x918 0x1c 0x0 0x91c 0x3 0x0 0x924 0x1e 0x0 0x970 0xff 0x0 0x974 0xff 0x0 0x978 0xff 0x0 0x97c 0x7f 0x0 0x980 0x66 0x0 0x984 0x24 0x0 0x988 0xe4 0x0 0x98c 0xec 0x0 0x990 0x3b 0x0 0x994 0x36 0x0 0x998 0xd4 0x0 0x99c 0x54 0x0 0x9a0 0xdb 0x0 0x9a4 0x3b 0x0 0x9a8 0x31 0x0 0x9bc 0xc 0x0 0xadc 0x5 0x0 0xb88 0x88 0x0 0xb98 0xb 0x0 0xba4 0x1 0x0 0xbec 0x12 0x0 0xe0c 0xd 0x0 0xe14 0x7 0x0 0xe1c 0xc1 0x0 0xe40 0x1 0x0 0xe48 0x1 0x0 0xe90 0x0 0x0 0xeb4 0x33 0x0 0xebc 0x0 0x0 0xee0 0x58 0x0 0xea4 0xf 0x0 0xa00 0x0 0x0 0xa44 0x3 0x0>;
			pinctrl-names = "default";
			pinctrl-0 = <0x1a2 0x1a3 0x1a4>;
			perst-gpio = <0x37 0x66 0x0>;
			wake-gpio = <0x37 0x68 0x0>;
			gdsc-vdd-supply = <0x1a5>;
			vreg-1.8-supply = <0x2a>;
			vreg-0.9-supply = <0x2b>;
			vreg-cx-supply = <0x20>;
			qcom,vreg-1.8-voltage-level = <0x124f80 0x124f80 0x5dc0>;
			qcom,vreg-0.9-voltage-level = <0xd6d80 0xd6d80 0x5dc0>;
			qcom,vreg-cx-voltage-level = <0x10000 0x101 0x0>;
			msi-parent = <0x1a6>;
			qcom,no-l0s-supported;
			qcom,ep-latency = <0xa>;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,phy-status-offset = <0xa14>;
			qcom,phy-power-down-offset = <0xa40>;
			qcom,boot-option = <0x1>;
			linux,pci-domain = <0x1>;
			qcom,pcie-phy-ver = <0x83d>;
			qcom,use-19p2mhz-aux-clk;
			qcom,smmu-sid-base = <0x1e00>;
			iommu-map = <0x0 0x26 0x1e00 0x1 0x100 0x26 0x1e01 0x1 0x200 0x26 0x1e02 0x1 0x300 0x26 0x1e03 0x1 0x400 0x26 0x1e04 0x1 0x500 0x26 0x1e05 0x1 0x600 0x26 0x1e06 0x1 0x700 0x26 0x1e07 0x1 0x800 0x26 0x1e08 0x1 0x900 0x26 0x1e09 0x1 0xa00 0x26 0x1e0a 0x1 0xb00 0x26 0x1e0b 0x1 0xc00 0x26 0x1e0c 0x1 0xd00 0x26 0x1e0d 0x1 0xe00 0x26 0x1e0e 0x1 0xf00 0x26 0x1e0f 0x1>;
			qcom,msm-bus,name = "pcie1";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x64 0x200 0x0 0x0 0x64 0x200 0x1f4 0x320>;
			clocks = <0x1b 0x3f 0x25 0x0 0x1b 0x3a 0x1b 0x3c 0x1b 0x3e 0x1b 0x40 0x1b 0x3d 0x1b 0x41 0x1b 0x0 0x1b 0x31 0x1b 0x42>;
			clock-names = "pcie_1_pipe_clk", "pcie_1_ref_clk_src", "pcie_1_aux_clk", "pcie_1_cfg_ahb_clk", "pcie_1_mstr_axi_clk", "pcie_1_slv_axi_clk", "pcie_1_ldo", "pcie_1_slv_q2a_axi_clk", "pcie_tbu_clk", "pcie_phy_refgen_clk", "pcie_phy_aux_clk";
			max-clock-frequency-hz = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0>;
			resets = <0x1b 0x6 0x1b 0x7>;
			reset-names = "pcie_1_core_reset", "pcie_1_phy_reset";
			phandle = <0xee>;

			pcie_rc1 {
				reg = <0x0 0x0 0x0 0x0 0x0>;
				phandle = <0x4ae>;

				qcom,mhi@0 {
					reg = <0x0 0x0 0x0 0x0 0x0>;
					qcom,smmu-cfg = <0x3>;
					mhi,max-channels = <0x6a>;
					mhi,timeout = <0x7d0>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					phandle = <0x4af>;

					mhi_channels {

						mhi_chan@0 {
							reg = <0x0>;
							label = "LOOPBACK";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x2>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@1 {
							reg = <0x1>;
							label = "LOOPBACK";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x2>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@2 {
							reg = <0x2>;
							label = "SAHARA";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x2>;
						};

						mhi_chan@3 {
							reg = <0x3>;
							label = "SAHARA";
							mhi,num-elements = <0x80>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x2>;
						};

						mhi_chan@4 {
							reg = <0x4>;
							label = "DIAG";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@5 {
							reg = <0x5>;
							label = "DIAG";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x3>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@8 {
							reg = <0x8>;
							label = "QDSS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@9 {
							reg = <0x9>;
							label = "QDSS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@10 {
							reg = <0xa>;
							label = "EFS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@11 {
							reg = <0xb>;
							label = "EFS";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,wake-capable;
						};

						mhi_chan@14 {
							reg = <0xe>;
							label = "QMI0";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@15 {
							reg = <0xf>;
							label = "QMI0";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x2>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@16 {
							reg = <0x10>;
							label = "QMI1";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x3>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@17 {
							reg = <0x11>;
							label = "QMI1";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x3>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@18 {
							reg = <0x12>;
							label = "IP_CTRL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@19 {
							reg = <0x13>;
							label = "IP_CTRL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x1>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,auto-queue;
						};

						mhi_chan@20 {
							reg = <0x14>;
							label = "IPCR";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x2>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x1>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,auto-start;
						};

						mhi_chan@21 {
							reg = <0x15>;
							label = "IPCR";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x2>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
							mhi,auto-queue;
							mhi,auto-start;
						};

						mhi_chan@22 {
							reg = <0x16>;
							label = "TF";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x2>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@23 {
							reg = <0x17>;
							label = "TF";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x2>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@25 {
							reg = <0x19>;
							label = "BL";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x2>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x2>;
							mhi,auto-queue;
							mhi,auto-start;
						};

						mhi_chan@26 {
							reg = <0x1a>;
							label = "DCI";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x3>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@27 {
							reg = <0x1b>;
							label = "DCI";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x3>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@32 {
							reg = <0x20>;
							label = "DUN";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x3>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@33 {
							reg = <0x21>;
							label = "DUN";
							mhi,num-elements = <0x40>;
							mhi,event-ring = <0x3>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x0>;
							mhi,doorbell-mode = <0x2>;
							mhi,ee = <0x4>;
						};

						mhi_chan@100 {
							reg = <0x64>;
							label = "IP_HW0";
							mhi,num-elements = <0x200>;
							mhi,event-ring = <0x4>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x1>;
							mhi,doorbell-mode = <0x3>;
							mhi,ee = <0x4>;
							mhi,db-mode-switch;
						};

						mhi_chan@101 {
							reg = <0x65>;
							label = "IP_HW0";
							mhi,num-elements = <0x200>;
							mhi,event-ring = <0x5>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x1>;
							mhi,doorbell-mode = <0x3>;
							mhi,ee = <0x4>;
						};

						mhi_chan@104 {
							reg = <0x68>;
							label = "IP_HW_OFFLOAD_0";
							mhi,event-ring = <0x4>;
							mhi,chan-dir = <0x1>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,offload-chan;
						};

						mhi_chan@105 {
							reg = <0x69>;
							label = "IP_HW_OFFLOAD_0";
							mhi,event-ring = <0x5>;
							mhi,chan-dir = <0x2>;
							mhi,data-type = <0x3>;
							mhi,ee = <0x4>;
							mhi,offload-chan;
							mhi,lpm-notify;
						};
					};

					mhi_events {

						mhi_event@0 {
							mhi,num-elements = <0x20>;
							mhi,intmod = <0x1>;
							mhi,msi = <0x1>;
							mhi,priority = <0x1>;
							mhi,brstmode = <0x2>;
							mhi,data-type = <0x1>;
						};

						mhi_event@1 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x1>;
							mhi,msi = <0x2>;
							mhi,priority = <0x1>;
							mhi,brstmode = <0x2>;
						};

						mhi_event@2 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x1>;
							mhi,msi = <0x3>;
							mhi,priority = <0x1>;
							mhi,brstmode = <0x2>;
						};

						mhi_event@3 {
							mhi,num-elements = <0x100>;
							mhi,intmod = <0x1>;
							mhi,msi = <0x4>;
							mhi,priority = <0x1>;
							mhi,brstmode = <0x2>;
						};

						mhi_event@4 {
							mhi,num-elements = <0x400>;
							mhi,intmod = <0x5>;
							mhi,msi = <0x5>;
							mhi,chan = <0x64>;
							mhi,priority = <0x1>;
							mhi,brstmode = <0x3>;
							mhi,hw-ev;
						};

						mhi_event@5 {
							mhi,num-elements = <0x400>;
							mhi,intmod = <0x5>;
							mhi,msi = <0x6>;
							mhi,chan = <0x65>;
							mhi,priority = <0x1>;
							mhi,brstmode = <0x3>;
							mhi,hw-ev;
							mhi,client-manage;
						};
					};

					mhi_devices {

						mhi_rmnet@0 {
							reg = <0x0>;
							mhi,chan = "IP_HW0";
							mhi,interface-name = "rmnet_mhi";
							mhi,mru = <0x4000>;
							phandle = <0x4b0>;
						};

						mhi_rmnet@1 {
							reg = <0x1>;
							mhi,chan = "IP_HW_ADPL";
							mhi,interface-name = "rmnet_mhi";
							mhi,mru = <0x4000>;
							phandle = <0x4b1>;
						};
					};
				};
			};
		};

		qcom,pcie1_msi@17a00040 {
			compatible = "qcom,pci-msi";
			msi-controller;
			reg = <0x17a00040 0x0>;
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x320 0x1 0x0 0x321 0x1 0x0 0x322 0x1 0x0 0x323 0x1 0x0 0x324 0x1 0x0 0x325 0x1 0x0 0x326 0x1 0x0 0x327 0x1 0x0 0x328 0x1 0x0 0x329 0x1 0x0 0x32a 0x1 0x0 0x32b 0x1 0x0 0x32c 0x1 0x0 0x32d 0x1 0x0 0x32e 0x1 0x0 0x32f 0x1 0x0 0x330 0x1 0x0 0x331 0x1 0x0 0x332 0x1 0x0 0x333 0x1 0x0 0x334 0x1 0x0 0x335 0x1 0x0 0x336 0x1 0x0 0x337 0x1 0x0 0x338 0x1 0x0 0x339 0x1 0x0 0x33a 0x1 0x0 0x33b 0x1 0x0 0x33c 0x1 0x0 0x33d 0x1 0x0 0x33e 0x1 0x0 0x33f 0x1>;
			phandle = <0x1a6>;
		};

		qcom,smp2p-modem@1799000c {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupts = <0x0 0x1c3 0x1>;
			qcom,ipc = <0x1a7 0x0 0xe>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x77>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x76>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xe3>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0xe4>;
			};

			qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0xed>;
			};
		};

		qcom,smp2p-adsp@1799000c {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupts = <0x0 0x9e 0x1>;
			qcom,ipc = <0x1a7 0x0 0xa>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x7a>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x79>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x2d>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x2e>;
			};
		};

		qcom,smp2p-dsps@1799000c {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1e1 0x1ae>;
			interrupts = <0x0 0xac 0x1>;
			qcom,ipc = <0x1a7 0x0 0x1a>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x3>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x7e>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x7d>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0xb8>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0xb9>;
			};
		};

		qcom,smp2p-cdsp@1799000c {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupts = <0x0 0x240 0x1>;
			qcom,ipc = <0x1a7 0x0 0x6>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x5>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x83>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x82>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x2f>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x30>;
			};

			qcom,smp2p-qvrexternal5-out {
				qcom,entry-name = "qvrexternal";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x42>;
			};
		};

		replicator@6046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4b2>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1a8>;
						phandle = <0x1bd>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x1a9>;
						phandle = <0x1ac>;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1aa>;
						phandle = <0x1be>;
					};
				};
			};
		};

		replicator@604A000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x604a000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss1";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4b3>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x1ab>;
						phandle = <0x1b5>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ac>;
						phandle = <0x1a9>;
					};
				};
			};
		};

		replicator@6b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-swao";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4b4>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x1ad>;
						phandle = <0x218>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1ae>;
						phandle = <0x1cc>;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1af>;
						phandle = <0x1b1>;
					};
				};
			};
		};

		tmc@6b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf-swao";
			coresight-csr = <0x1b0>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4b5>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1b1>;
						phandle = <0x1af>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b2>;
						phandle = <0x1b3>;
					};
				};
			};
		};

		funnel@0x6b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6b08000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-swao";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4b6>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1b3>;
						phandle = <0x1b2>;
					};
				};

				port@1 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b4>;
						phandle = <0x21b>;
					};
				};

				port@2 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b5>;
						phandle = <0x1ab>;
					};
				};

				port@3 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b6>;
						phandle = <0x1b7>;
					};
				};
			};
		};

		tpda@6b01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6b01000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-swao";
			qcom,tpda-atid = <0x47>;
			qcom,dsb-elem-size = <0x1 0x20>;
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4b7>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1b7>;
						phandle = <0x1b6>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b8>;
						phandle = <0x1ba>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1b9>;
						phandle = <0x1bb>;
					};
				};
			};
		};

		tpdm@6b02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b02000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-0";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4b8>;

			port {

				endpoint {
					remote-endpoint = <0x1ba>;
					phandle = <0x1b8>;
				};
			};
		};

		tpdm@6b03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b03000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x4b9>;

			port {

				endpoint {
					remote-endpoint = <0x1bb>;
					phandle = <0x1b9>;
				};
			};
		};

		tmc@6048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base", "bam-base";
			iommus = <0x26 0x5e0 0x0 0x26 0x4a0 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			arm,buffer-size = <0x400000>;
			coresight-name = "coresight-tmc-etr";
			coresight-ctis = <0x1bc 0x1bc>;
			coresight-csr = <0x1b0>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			interrupts = <0x0 0x10e 0x1>;
			interrupt-names = "byte-cntr-irq";
			phandle = <0x4ba>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x1bd>;
					phandle = <0x1a8>;
				};
			};
		};

		tmc@6047000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6047000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			coresight-ctis = <0x1bc 0x1bc>;
			coresight-csr = <0x1b0>;
			arm,default-sink;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4bb>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1be>;
						phandle = <0x1aa>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1bf>;
						phandle = <0x1c0>;
					};
				};
			};
		};

		funnel@6045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4bc>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1c0>;
						phandle = <0x1bf>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c1>;
						phandle = <0x1c5>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c2>;
						phandle = <0x1c9>;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c3>;
						phandle = <0x1ce>;
					};
				};
			};
		};

		stm@6002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b962>;
			reg = <0x6002000 0x1000 0x16280000 0x180000 0x7820f0 0x4>;
			reg-names = "stm-base", "stm-stimulus-base", "stm-debug-status";
			coresight-name = "coresight-stm";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4bd>;

			port {

				endpoint {
					remote-endpoint = <0x1c4>;
					phandle = <0x1c8>;
				};
			};
		};

		hwevent@0x091866F0 {
			compatible = "qcom,coresight-hwevent";
			reg = <0x91866f0 0x4 0x91966f0 0x4 0x9186038 0x4 0x9196038 0x4 0x17e00034 0x4 0x18200050 0x80 0x2c8d050 0x80 0xaf20050 0x80>;
			reg-names = "ddr-ch0-cfg", "ddr-ch23-cfg", "ddr-ch0-ctrl", "ddr-ch23-ctrl", "apss-testbus-mux-cfg", "apss-rsc-hwevent-mux0-select", "gpu-rsc-hwevent-mux0-select", "sde-rsc-hwevent-mux0-select";
			coresight-name = "coresight-hwevent";
			coresight-csr = <0x1b0>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4be>;
		};

		csr@0x6001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x1>;
			phandle = <0x1b0>;
		};

		csr@6b0e000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6b0e000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			qcom,blk-size = <0x1>;
			phandle = <0x4bf>;
		};

		funnel@0x6041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4c0>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1c5>;
						phandle = <0x1c1>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c6>;
						phandle = <0x1f0>;
					};
				};

				port@2 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c7>;
						phandle = <0x212>;
					};
				};

				port@3 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1c8>;
						phandle = <0x1c4>;
					};
				};
			};
		};

		funnel@0x6042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4c1>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1c9>;
						phandle = <0x1c2>;
					};
				};

				port@1 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ca>;
						phandle = <0x1e8>;
					};
				};

				port@2 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1cb>;
						phandle = <0x219>;
					};
				};

				port@3 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1cc>;
						phandle = <0x1ae>;
					};
				};

				port@4 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1cd>;
						phandle = <0x1eb>;
					};
				};
			};
		};

		funnel@0x6043000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6043000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in2";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4c2>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1ce>;
						phandle = <0x1c3>;
					};
				};

				port@1 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1cf>;
						phandle = <0x21c>;
					};
				};

				port@2 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d0>;
						phandle = <0x1dc>;
					};
				};
			};
		};

		tpda@6004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda";
			qcom,tpda-atid = <0x41>;
			qcom,bc-elem-size = <0xa 0x20 0xd 0x20>;
			qcom,tc-elem-size = <0xd 0x20>;
			qcom,dsb-elem-size = <0x0 0x20 0x2 0x20 0x3 0x20 0x5 0x20 0x6 0x20 0xa 0x20 0xb 0x20 0xd 0x20>;
			qcom,cmb-elem-size = <0x3 0x40 0x7 0x40 0xa 0x40 0xd 0x40>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4c3>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1d1>;
						phandle = <0x213>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d2>;
						phandle = <0x1ff>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d3>;
						phandle = <0x201>;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d4>;
						phandle = <0x1e4>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d5>;
						phandle = <0x1df>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d6>;
						phandle = <0x204>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d7>;
						phandle = <0x209>;
					};
				};

				port@7 {
					reg = <0x8>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d8>;
						phandle = <0x20d>;
					};
				};

				port@8 {
					reg = <0xa>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1d9>;
						phandle = <0x1ef>;
					};
				};

				port@9 {
					reg = <0xd>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1da>;
						phandle = <0x20c>;
					};
				};

				port@10 {
					reg = <0xe>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1db>;
						phandle = <0x211>;
					};
				};
			};
		};

		tpda@6832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6832000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-modem";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4c4>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1dc>;
						phandle = <0x1d0>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1dd>;
						phandle = <0x1de>;
					};
				};
			};
		};

		tpdm@6830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4c5>;

			port {

				endpoint {
					remote-endpoint = <0x1de>;
					phandle = <0x1dd>;
				};
			};
		};

		funnel@6846000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6846000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-lpass";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4c6>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1df>;
						phandle = <0x1d5>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e0>;
						phandle = <0x1e3>;
					};
				};
			};
		};

		funnel_1@6846000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6867020 0x10 0x6846000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";
			coresight-name = "coresight-funnel-lpass-1";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x4c7>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1e1>;
						phandle = <0x214>;
					};
				};

				port@1 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e2>;
						phandle = <0x21a>;
					};
				};
			};
		};

		tpdm@6844000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6844000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-lpass";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x4c8>;

			port {

				endpoint {
					remote-endpoint = <0x1e3>;
					phandle = <0x1e0>;
				};
			};
		};

		tpdm@6c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-center";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x4c9>;

			port {

				endpoint {
					remote-endpoint = <0x1e4>;
					phandle = <0x1d4>;
				};
			};
		};

		tpdm@6ac0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6ac0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-north";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x4ca>;

			port {

				endpoint {
					remote-endpoint = <0x1e5>;
					phandle = <0x1e7>;
				};
			};
		};

		tpda@6ac1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6ac1000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-dl-north";
			qcom,tpda-atid = <0x61>;
			qcom,cmb-elem-size = <0x0 0x20>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4cb>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1e6>;
						phandle = <0x1ec>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e7>;
						phandle = <0x1e5>;
					};
				};
			};
		};

		funnel@69c2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x69c2000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-south";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4cc>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1e8>;
						phandle = <0x1ca>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1e9>;
						phandle = <0x1ea>;
					};
				};
			};
		};

		tpdm@69c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x69c0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-south";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4cd>;

			port {

				endpoint {
					remote-endpoint = <0x1ea>;
					phandle = <0x1e9>;
				};
			};
		};

		funnel@6ac2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6ac2000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-north";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4ce>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1eb>;
						phandle = <0x1cd>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ec>;
						phandle = <0x1e6>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1ed>;
						phandle = <0x1ee>;
					};
				};
			};
		};

		tpdm@699c000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			qcom,dummy-source;
			phandle = <0x4cf>;

			port {

				endpoint {
					remote-endpoint = <0x1ee>;
					phandle = <0x1ed>;
				};
			};
		};

		tpdm@684c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x684c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4d0>;

			port {

				endpoint {
					remote-endpoint = <0x1ef>;
					phandle = <0x1d9>;
				};
			};
		};

		funnel@6883000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6883000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-spss";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4d1>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1f0>;
						phandle = <0x1c6>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f1>;
						phandle = <0x1f2>;
					};
				};
			};
		};

		tpda@6882000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6882000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-spss";
			qcom,tpda-atid = <0x46>;
			qcom,cmb-elem-size = <0x0 0x20>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4d2>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1f2>;
						phandle = <0x1f1>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f3>;
						phandle = <0x1f4>;
					};
				};
			};
		};

		tpdm@6880000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6880000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-spss";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4d3>;

			port {

				endpoint {
					remote-endpoint = <0x1f4>;
					phandle = <0x1f3>;
				};
			};
		};

		tpdm@69d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4d4>;

			port {

				endpoint {
					remote-endpoint = <0x1f5>;
					phandle = <0x200>;
				};
			};
		};

		tpda@7862000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7862000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x0 0x20>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4d5>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1f6>;
						phandle = <0x221>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1f7>;
						phandle = <0x1f8>;
					};
				};
			};
		};

		tpdm@7860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4d6>;

			port {

				endpoint {
					remote-endpoint = <0x1f8>;
					phandle = <0x1f7>;
				};
			};
		};

		tpda@78c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78c0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-silver";
			qcom,tpda-atid = <0x48>;
			qcom,cmb-elem-size = <0x0 0x20>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4d7>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1f9>;
						phandle = <0x21f>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1fa>;
						phandle = <0x1fb>;
					};
				};
			};
		};

		tpdm@78a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4d8>;

			port {

				endpoint {
					remote-endpoint = <0x1fb>;
					phandle = <0x1fa>;
				};
			};
		};

		tpda@78d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78d0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-gold";
			qcom,tpda-atid = <0x49>;
			qcom,cmb-elem-size = <0x0 0x20>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4d9>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1fc>;
						phandle = <0x220>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1fd>;
						phandle = <0x1fe>;
					};
				};
			};
		};

		tpdm@78b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4da>;

			port {

				endpoint {
					remote-endpoint = <0x1fe>;
					phandle = <0x1fd>;
				};
			};
		};

		funnel@6c0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6c0b000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dl-mm";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4db>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x1ff>;
						phandle = <0x1d2>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x200>;
						phandle = <0x1f5>;
					};
				};
			};
		};

		funnel_1@6c0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6867000 0x10 0x6c0b000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";
			coresight-name = "coresight-funnel-dl-mm1";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x4dc>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x201>;
						phandle = <0x1d3>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x202>;
						phandle = <0x203>;
					};
				};
			};
		};

		tpdm@6c08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c08000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mm";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x4dd>;

			port {

				endpoint {
					remote-endpoint = <0x203>;
					phandle = <0x202>;
				};
			};
		};

		funnel@6861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6861000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4de>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x204>;
						phandle = <0x1d6>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x205>;
						phandle = <0x208>;
					};
				};
			};
		};

		funnel_1@6861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6867010 0x10 0x6861000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";
			coresight-name = "coresight-funnel-turing-1";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x4df>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x206>;
						phandle = <0x215>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x207>;
						phandle = <0x217>;
					};
				};
			};
		};

		tpdm@6860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x4e0>;

			port {

				endpoint {
					remote-endpoint = <0x208>;
					phandle = <0x205>;
				};
			};
		};

		funnel@6a05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6a05000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr-0";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4e1>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x209>;
						phandle = <0x1d7>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x20a>;
						phandle = <0x20b>;
					};
				};
			};
		};

		tpdm@6A00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6a00000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			qcom,msr-fix-req;
			phandle = <0x4e2>;

			port {

				endpoint {
					remote-endpoint = <0x20b>;
					phandle = <0x20a>;
				};
			};
		};

		tpdm@6850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4e3>;

			port {

				endpoint {
					remote-endpoint = <0x20c>;
					phandle = <0x1da>;
				};
			};
		};

		tpdm@6840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6840000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-vsense";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4e4>;

			port {

				endpoint {
					remote-endpoint = <0x20d>;
					phandle = <0x1d8>;
				};
			};
		};

		tpda@7832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7832000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-olc";
			qcom,tpda-atid = <0x45>;
			qcom,cmb-elem-size = <0x0 0x40>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4e5>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x20e>;
						phandle = <0x21e>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x20f>;
						phandle = <0x210>;
					};
				};
			};
		};

		tpdm@7830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-olc";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4e6>;

			port {

				endpoint {
					remote-endpoint = <0x210>;
					phandle = <0x20f>;
				};
			};
		};

		tpdm@6980000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6980000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-npu";
			clocks = <0x43 0x0 0x1b 0x2f 0x1b 0x2a 0x70 0x8 0x70 0x9 0x70 0xa 0x70 0xb 0x70 0xc>;
			clock-names = "apb_pclk", "gcc_npu_trig_clk", "gcc_npu_at_clk", "npu_core_apb_clk", "npu_core_atb_clk", "npu_core_clk", "npu_core_clk_src", "npu_core_cti_clk";
			qcom,tpdm-clks = "gcc_npu_trig_clk", "gcc_npu_at_clk", "npu_core_apb_clk", "npu_core_atb_clk", "npu_core_clk", "npu_core_clk_src", "npu_core_cti_clk";
			vdd-supply = <0x69>;
			vdd_cx-supply = <0x20>;
			qcom,tpdm-regs = "vdd", "vdd_cx";
			phandle = <0x4e7>;

			port {

				endpoint {
					remote-endpoint = <0x211>;
					phandle = <0x1db>;
				};
			};
		};

		funnel@6005000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qatb";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4e8>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x212>;
						phandle = <0x1c7>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x213>;
						phandle = <0x1d1>;
					};
				};

				port@2 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x214>;
						phandle = <0x1e1>;
					};
				};

				port@3 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x215>;
						phandle = <0x206>;
					};
				};
			};
		};

		cti@78e0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4e9>;
		};

		cti@78f0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4ea>;
		};

		cti@7900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4eb>;
		};

		cti@6a02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4ec>;
		};

		cti@6a03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a03000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4ed>;
		};

		cti@6a10000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a10000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4ee>;
		};

		cti@6a11000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6a11000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4ef>;
		};

		cti@6c09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c09000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlmm_cti0";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4f0>;
		};

		cti@6c0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c0a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlmm_cti1";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4f1>;
		};

		cti@6c29000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c29000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti0";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4f2>;
		};

		cti@6c2a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c2a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti1";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4f3>;
		};

		cti@6010000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x1bc>;
		};

		cti@6011000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4f4>;
		};

		cti@6012000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			qcom,cti-gpio-trigout = <0x4>;
			pinctrl-names = "cti-trigout-pctrl";
			pinctrl-0 = <0x216>;
			phandle = <0x4f5>;
		};

		cti@6013000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4f6>;
		};

		cti@6014000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4f7>;
		};

		cti@6015000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4f8>;
		};

		cti@6016000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4f9>;
		};

		cti@6017000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4fa>;
		};

		cti@6018000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4fb>;
		};

		cti@6019000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4fc>;
		};

		cti@601a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4fd>;
		};

		cti@601b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4fe>;
		};

		cti@601c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x4ff>;
		};

		cti@601d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x500>;
		};

		cti@601e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x501>;
		};

		cti@601f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x502>;
		};

		cti@7020000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7020000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu0";
			cpu = <0x13>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x503>;
		};

		cti@7120000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7120000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu1";
			cpu = <0x14>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x504>;
		};

		cti@7220000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7220000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu2";
			cpu = <0x15>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x505>;
		};

		cti@7320000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7320000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu3";
			cpu = <0x16>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x506>;
		};

		cti@7420000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7420000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu4";
			cpu = <0x17>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x507>;
		};

		cti@7520000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7520000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu5";
			cpu = <0x18>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x508>;
		};

		cti@7620000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7620000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu6";
			cpu = <0x19>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x509>;
		};

		cti@7720000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7720000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cpu7";
			cpu = <0x1a>;
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x50a>;
		};

		cti@6b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b04000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti0";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x50b>;
		};

		tgu@6b0c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b999>;
			reg = <0x6b0c000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x3>;
			tgu-conditions = <0x4>;
			tgu-regs = <0x4>;
			tgu-timer-counters = <0x8>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x50c>;
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0xd>;

			port {

				endpoint {
					remote-endpoint = <0x217>;
					phandle = <0x207>;
				};
			};
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			qcom,dummy-sink;
			phandle = <0x50d>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x218>;
					phandle = <0x1ad>;
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x2>;

			port {

				endpoint {
					remote-endpoint = <0x219>;
					phandle = <0x1cb>;
				};
			};
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x5>;

			port {

				endpoint {
					remote-endpoint = <0x21a>;
					phandle = <0x1e2>;
				};
			};
		};

		ssc_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-ssc-etm0";
			qcom,inst-id = <0x8>;

			port {

				endpoint {
					remote-endpoint = <0x21b>;
					phandle = <0x1b4>;
				};
			};
		};

		funnel@7810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss-merg";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x50e>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x21c>;
						phandle = <0x1cf>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x21d>;
						phandle = <0x22a>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x21e>;
						phandle = <0x20e>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x21f>;
						phandle = <0x1f9>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x220>;
						phandle = <0x1fc>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x221>;
						phandle = <0x1f6>;
					};
				};
			};
		};

		etm@7040000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7040000 0x1000>;
			cpu = <0x13>;
			coresight-name = "coresight-etm0";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x50f>;

			port {

				endpoint {
					remote-endpoint = <0x222>;
					phandle = <0x22b>;
				};
			};
		};

		etm@7140000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7140000 0x1000>;
			cpu = <0x14>;
			coresight-name = "coresight-etm1";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x510>;

			port {

				endpoint {
					remote-endpoint = <0x223>;
					phandle = <0x22c>;
				};
			};
		};

		etm@7240000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7240000 0x1000>;
			cpu = <0x15>;
			coresight-name = "coresight-etm2";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x511>;

			port {

				endpoint {
					remote-endpoint = <0x224>;
					phandle = <0x22d>;
				};
			};
		};

		etm@7340000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7340000 0x1000>;
			cpu = <0x16>;
			coresight-name = "coresight-etm3";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x512>;

			port {

				endpoint {
					remote-endpoint = <0x225>;
					phandle = <0x22e>;
				};
			};
		};

		etm@7440000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7440000 0x1000>;
			cpu = <0x17>;
			coresight-name = "coresight-etm4";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x513>;

			port {

				endpoint {
					remote-endpoint = <0x226>;
					phandle = <0x22f>;
				};
			};
		};

		etm@7540000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7540000 0x1000>;
			cpu = <0x18>;
			coresight-name = "coresight-etm5";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x514>;

			port {

				endpoint {
					remote-endpoint = <0x227>;
					phandle = <0x230>;
				};
			};
		};

		etm@7640000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7640000 0x1000>;
			cpu = <0x19>;
			coresight-name = "coresight-etm6";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x515>;

			port {

				endpoint {
					remote-endpoint = <0x228>;
					phandle = <0x231>;
				};
			};
		};

		etm@7740000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7740000 0x1000>;
			cpu = <0x1a>;
			coresight-name = "coresight-etm7";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x516>;

			port {

				endpoint {
					remote-endpoint = <0x229>;
					phandle = <0x232>;
				};
			};
		};

		funnel@7800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x43 0x0>;
			clock-names = "apb_pclk";
			phandle = <0x517>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x22a>;
						phandle = <0x21d>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22b>;
						phandle = <0x222>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22c>;
						phandle = <0x223>;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22d>;
						phandle = <0x224>;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22e>;
						phandle = <0x225>;
					};
				};

				port@5 {
					reg = <0x4>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22f>;
						phandle = <0x226>;
					};
				};

				port@6 {
					reg = <0x5>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x230>;
						phandle = <0x227>;
					};
				};

				port@7 {
					reg = <0x6>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x231>;
						phandle = <0x228>;
					};
				};

				port@8 {
					reg = <0x7>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x232>;
						phandle = <0x229>;
					};
				};
			};
		};

		apps-smmu@0x15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000 0x15182000 0x20>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <0x2>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,disable-atos;
			#global-interrupts = <0x1>;
			#size-cells = <0x1>;
			#address-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x41 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4 0x0 0x159 0x4 0x0 0x18b 0x4 0x0 0x18c 0x4 0x0 0x18d 0x4 0x0 0x18e 0x4 0x0 0x18f 0x4 0x0 0x190 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x194 0x4 0x0 0x195 0x4 0x0 0x196 0x4 0x0 0x197 0x4 0x0 0x198 0x4 0x0 0x199 0x4>;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
			qcom,actlr = <0x800 0x7ff 0x103 0x2000 0x3ff 0x103 0x1480 0x3 0x303 0x1484 0x1 0x303 0x1080 0x3 0x303 0x1084 0x1 0x303>;
			phandle = <0x26>;

			anoc_1_tbu@0x15185000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15185000 0x1000 0x15182200 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x0 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x233>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				phandle = <0x518>;
			};

			anoc_2_tbu@0x15189000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15189000 0x1000 0x15182208 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x234>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				phandle = <0x519>;
			};

			mnoc_hf_1_tbu@0x15191000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15191000 0x1000 0x15182218 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x235>;
				qcom,msm-bus,name = "mnoc_hf_1_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x0 0x0 0x16 0x305 0x0 0x3e8>;
				phandle = <0x51a>;
			};

			compute_dsp_0_tbu@0x15199000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15199000 0x1000 0x15182228 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x9a 0x2756 0x0 0x0 0x9a 0x2756 0x0 0x3e8>;
				phandle = <0x51b>;
			};

			mnoc_hf_0_tbu@0x1518d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1518d000 0x1000 0x15182210 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x236>;
				qcom,msm-bus,name = "mnoc_hf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x0 0x0 0x16 0x305 0x0 0x3e8>;
				phandle = <0x51c>;
			};

			compute_dsp_1_tbu@0x15195000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15195000 0x1000 0x15182220 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x9a 0x2756 0x0 0x0 0x9a 0x2756 0x0 0x3e8>;
				phandle = <0x51d>;
			};

			adsp_tbu@0x1519d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1519d000 0x1000 0x15182230 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x237>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				phandle = <0x51e>;
			};

			anoc_1_pcie_tbu@0x151a1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151a1000 0x1000 0x15182238 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1c00 0x400>;
				qcom,opt-out-tbu-halting;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x238>;
				clock-names = "gcc_aggre_noc_pcie_tbu_clk";
				clocks = <0x1b 0x0>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				phandle = <0x51f>;
			};

			mnoc_sf_0_tbu@0x151a5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x151a5000 0x1000 0x15182240 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x2000 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0x239>;
				qcom,msm-bus,name = "mnoc_sf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x89 0x304 0x0 0x0 0x89 0x304 0x0 0x3e8>;
				phandle = <0x520>;
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x23a 0x7 0x0>;
		};

		kgsl_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x23a 0x9 0x0>;
			dma-coherent;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x26 0x21 0x0>;
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x26 0x23 0x0>;
			dma-coherent;
		};

		qcom,qupv3_0_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x8c0000 0x6000>;
			qcom,bus-mas-id = <0x97>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0x23e>;

			qcom,iommu_qupv3_0_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x26 0xc3 0x0>;
				phandle = <0x521>;
			};
		};

		i2c@880000 {
			compatible = "qcom,i2c-geni";
			reg = <0x880000 0x4000>;
			interrupts = <0x0 0x259 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x51 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x23b 0x0 0x0 0x3 0x40 0x0 0x23b 0x1 0x0 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x23c>;
			pinctrl-1 = <0x23d>;
			qcom,wrapper-core = <0x23e>;
			status = "disabled";
			phandle = <0x522>;
		};

		i2c@884000 {
			compatible = "qcom,i2c-geni";
			reg = <0x884000 0x4000>;
			interrupts = <0x0 0x25a 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x53 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x23b 0x0 0x1 0x3 0x40 0x0 0x23b 0x1 0x1 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x23f>;
			pinctrl-1 = <0x240>;
			qcom,wrapper-core = <0x23e>;
			status = "disabled";
			phandle = <0x523>;
		};

		i2c@888000 {
			compatible = "qcom,i2c-geni";
			reg = <0x888000 0x4000>;
			interrupts = <0x0 0x25b 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x55 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x23b 0x0 0x2 0x3 0x40 0x0 0x23b 0x1 0x2 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x241>;
			pinctrl-1 = <0x242>;
			qcom,wrapper-core = <0x23e>;
			status = "disabled";
			phandle = <0x524>;
		};

		i2c@88c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x88c000 0x4000>;
			interrupts = <0x0 0x25c 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x57 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x23b 0x0 0x3 0x3 0x40 0x0 0x23b 0x1 0x3 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x243>;
			pinctrl-1 = <0x244>;
			qcom,wrapper-core = <0x23e>;
			status = "disabled";
			phandle = <0x525>;
		};

		i2c@890000 {
			compatible = "qcom,i2c-geni";
			reg = <0x890000 0x4000>;
			interrupts = <0x0 0x25d 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x59 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x23b 0x0 0x4 0x3 0x40 0x0 0x23b 0x1 0x4 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x245>;
			pinctrl-1 = <0x246>;
			qcom,wrapper-core = <0x23e>;
			status = "ok";
			phandle = <0x526>;

			fsa4480@43 {
				compatible = "qcom,fsa4480-i2c";
				reg = <0x43>;
				pinctrl-names = "default";
				pinctrl-0 = <0x247>;
				phandle = <0x2e4>;
			};
		};

		i2c@894000 {
			compatible = "qcom,i2c-geni";
			reg = <0x894000 0x4000>;
			interrupts = <0x0 0x25e 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x5b 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x23b 0x0 0x5 0x3 0x40 0x0 0x23b 0x1 0x5 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x248>;
			pinctrl-1 = <0x249>;
			qcom,wrapper-core = <0x23e>;
			status = "disabled";
			phandle = <0x527>;
		};

		i2c@898000 {
			compatible = "qcom,i2c-geni";
			reg = <0x898000 0x4000>;
			interrupts = <0x0 0x25f 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x5d 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x23b 0x0 0x6 0x3 0x40 0x0 0x23b 0x1 0x6 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x24a>;
			pinctrl-1 = <0x24b>;
			qcom,wrapper-core = <0x23e>;
			status = "disabled";
			phandle = <0x528>;
		};

		i2c@89c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x89c000 0x4000>;
			interrupts = <0x0 0x260 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x5f 0x1b 0x79 0x1b 0x7a>;
			dmas = <0x23b 0x0 0x7 0x3 0x40 0x0 0x23b 0x1 0x7 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x24c>;
			pinctrl-1 = <0x24d>;
			qcom,wrapper-core = <0x23e>;
			status = "disabled";
			phandle = <0x529>;
		};

		spi@880000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x51 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x24e>;
			pinctrl-1 = <0x24f>;
			interrupts = <0x0 0x259 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x23e>;
			dmas = <0x23b 0x0 0x0 0x1 0x40 0x0 0x23b 0x1 0x0 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x52a>;
		};

		spi@884000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x884000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x53 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x250>;
			pinctrl-1 = <0x251>;
			interrupts = <0x0 0x25a 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x23e>;
			dmas = <0x23b 0x0 0x1 0x1 0x40 0x0 0x23b 0x1 0x1 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x52b>;
		};

		spi@888000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x888000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x55 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x252>;
			pinctrl-1 = <0x253>;
			interrupts = <0x0 0x25b 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x23e>;
			dmas = <0x23b 0x0 0x2 0x1 0x40 0x0 0x23b 0x1 0x2 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x52c>;
		};

		spi@88c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x57 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x254>;
			pinctrl-1 = <0x255 0x256>;
			interrupts = <0x0 0x25c 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x23e>;
			dmas = <0x23b 0x0 0x3 0x1 0x40 0x0 0x23b 0x1 0x3 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x52d>;
		};

		spi@890000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x890000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x59 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x257>;
			pinctrl-1 = <0x258>;
			interrupts = <0x0 0x25d 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x23e>;
			dmas = <0x23b 0x0 0x4 0x1 0x40 0x0 0x23b 0x1 0x4 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x52e>;
		};

		spi@894000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x5b 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x259>;
			pinctrl-1 = <0x25a>;
			interrupts = <0x0 0x25e 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x23e>;
			dmas = <0x23b 0x0 0x5 0x1 0x40 0x0 0x23b 0x1 0x5 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x52f>;
		};

		spi@898000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x898000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x5d 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x25b>;
			pinctrl-1 = <0x25c>;
			interrupts = <0x0 0x25f 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x23e>;
			dmas = <0x23b 0x0 0x6 0x1 0x40 0x0 0x23b 0x1 0x6 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x530>;
		};

		spi@89c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x89c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x5f 0x1b 0x79 0x1b 0x7a>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x25d>;
			pinctrl-1 = <0x25e>;
			interrupts = <0x0 0x260 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x23e>;
			dmas = <0x23b 0x0 0x7 0x1 0x40 0x0 0x23b 0x1 0x7 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x531>;
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xac0000 0x6000>;
			qcom,bus-mas-id = <0x98>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0x261>;

			qcom,iommu_qupv3_1_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x26 0x603 0x0>;
				phandle = <0x532>;
			};
		};

		qcom,qup_uart@0xa90000 {
			compatible = "qcom,msm-geni-console";
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x69 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x25f>;
			pinctrl-1 = <0x260>;
			interrupts = <0x0 0x165 0x0>;
			qcom,wrapper-core = <0x261>;
			status = "disabled";
			phandle = <0x533>;
		};

		qcom,qup_uart@0xc8c000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0xc8c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x73 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x262 0x263 0x264>;
			pinctrl-1 = <0x265 0x266 0x267>;
			interrupts-extended = <0x1 0x0 0x249 0x0>;
			qcom,wrapper-core = <0x268>;
			status = "okay";
			phandle = <0x534>;
		};

		i2c@a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa80000 0x4000>;
			interrupts = <0x0 0x161 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x61 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x269 0x0 0x0 0x3 0x40 0x0 0x269 0x1 0x0 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x26a>;
			pinctrl-1 = <0x26b>;
			qcom,wrapper-core = <0x261>;
			status = "disabled";
			phandle = <0x535>;
		};

		i2c@a84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa84000 0x4000>;
			interrupts = <0x0 0x162 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x63 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x269 0x0 0x1 0x3 0x40 0x0 0x269 0x1 0x1 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x26c>;
			pinctrl-1 = <0x26d>;
			qcom,wrapper-core = <0x261>;
			status = "disabled";
			phandle = <0x536>;
		};

		i2c@a88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa88000 0x4000>;
			interrupts = <0x0 0x163 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x65 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x269 0x0 0x2 0x3 0x40 0x0 0x269 0x1 0x2 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x26e>;
			pinctrl-1 = <0x26f>;
			qcom,wrapper-core = <0x261>;
			status = "disabled";
			phandle = <0x537>;
		};

		i2c@a8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa8c000 0x4000>;
			interrupts = <0x0 0x164 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x67 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x269 0x0 0x3 0x3 0x40 0x0 0x269 0x1 0x3 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x270>;
			pinctrl-1 = <0x271>;
			qcom,wrapper-core = <0x261>;
			status = "disabled";
			phandle = <0x538>;
		};

		i2c@a90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa90000 0x4000>;
			interrupts = <0x0 0x165 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x69 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x269 0x0 0x4 0x3 0x40 0x0 0x269 0x1 0x4 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x272>;
			pinctrl-1 = <0x273>;
			qcom,wrapper-core = <0x261>;
			status = "disabled";
			phandle = <0x539>;
		};

		i2c@c8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc8c000 0x4000>;
			interrupts = <0x0 0x249 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x73 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x274 0x0 0x3 0x3 0x40 0x0 0x274 0x1 0x3 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x275>;
			pinctrl-1 = <0x276>;
			qcom,wrapper-core = <0x268>;
			status = "disabled";
			phandle = <0x53a>;
		};

		spi@a80000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x61 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x277>;
			pinctrl-1 = <0x277>;
			interrupts = <0x0 0x161 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x261>;
			dmas = <0x269 0x0 0x0 0x1 0x40 0x0 0x269 0x1 0x0 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x53b>;
		};

		spi@a84000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa84000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x63 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x278>;
			pinctrl-1 = <0x279>;
			interrupts = <0x0 0x162 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x261>;
			dmas = <0x269 0x0 0x1 0x1 0x40 0x0 0x269 0x1 0x1 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x53c>;
		};

		spi@a88000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x65 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x27a>;
			pinctrl-1 = <0x27b>;
			interrupts = <0x0 0x163 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x261>;
			dmas = <0x269 0x0 0x2 0x1 0x40 0x0 0x269 0x1 0x2 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x53d>;
		};

		spi@a8c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa8c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x67 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x27c>;
			pinctrl-1 = <0x27d>;
			interrupts = <0x0 0x164 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x261>;
			dmas = <0x269 0x0 0x3 0x1 0x40 0x0 0x269 0x1 0x3 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x53e>;
		};

		spi@a90000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x69 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x27e>;
			pinctrl-1 = <0x27f>;
			interrupts = <0x0 0x165 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x261>;
			dmas = <0x269 0x0 0x4 0x1 0x40 0x0 0x269 0x1 0x4 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x53f>;
		};

		spi@c8c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xc8c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x73 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x280>;
			pinctrl-1 = <0x281>;
			interrupts = <0x0 0x249 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x261>;
			dmas = <0x274 0x0 0x3 0x1 0x40 0x0 0x274 0x1 0x3 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x540>;
		};

		qcom,qupv3_2_geni_se@cc0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xcc0000 0x6000>;
			qcom,bus-mas-id = <0x99>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0x268>;

			qcom,iommu_qupv3_2_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x26 0x7a3 0x0>;
				phandle = <0x541>;
			};
		};

		i2c@0xc90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc90000 0x4000>;
			interrupts = <0x0 0x24a 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x75 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x274 0x0 0x4 0x3 0x40 0x0 0x274 0x1 0x4 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x282>;
			pinctrl-1 = <0x283>;
			qcom,wrapper-core = <0x268>;
			status = "disabled";
			phandle = <0x542>;
		};

		i2c@0xc94000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc94000 0x4000>;
			interrupts = <0x0 0x24b 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x77 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x274 0x0 0x5 0x3 0x40 0x0 0x274 0x1 0x5 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x284>;
			pinctrl-1 = <0x285>;
			qcom,wrapper-core = <0x268>;
			status = "disabled";
			phandle = <0x543>;
		};

		i2c@0xa94000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa94000 0x4000>;
			interrupts = <0x0 0x166 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x6b 0x1b 0x7b 0x1b 0x7c>;
			dmas = <0x274 0x0 0x5 0x3 0x40 0x0 0x274 0x1 0x5 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x286>;
			pinctrl-1 = <0x287>;
			qcom,wrapper-core = <0x261>;
			status = "disabled";
			phandle = <0x544>;
		};

		i2c@0xc80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc80000 0x4000>;
			interrupts = <0x0 0x175 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x6d 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x274 0x0 0x0 0x3 0x40 0x0 0x274 0x1 0x0 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x288>;
			pinctrl-1 = <0x289>;
			qcom,wrapper-core = <0x268>;
			status = "disabled";
			phandle = <0x545>;
		};

		i2c@0xc84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc84000 0x4000>;
			interrupts = <0x0 0x247 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x6f 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x274 0x0 0x1 0x3 0x40 0x0 0x274 0x1 0x1 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x28a>;
			pinctrl-1 = <0x28b>;
			qcom,wrapper-core = <0x268>;
			status = "disabled";
			phandle = <0x546>;
		};

		i2c@0xc88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xc88000 0x4000>;
			interrupts = <0x0 0x248 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x71 0x1b 0x7d 0x1b 0x7e>;
			dmas = <0x274 0x0 0x2 0x3 0x40 0x0 0x274 0x1 0x2 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x28c>;
			pinctrl-1 = <0x28d>;
			qcom,wrapper-core = <0x268>;
			status = "disabled";
			phandle = <0x547>;
		};

		spi@c90000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xc90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x77 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x28e>;
			pinctrl-1 = <0x28f>;
			interrupts = <0x0 0x24b 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x268>;
			dmas = <0x274 0x0 0x5 0x1 0x40 0x0 0x274 0x1 0x5 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x548>;
		};

		spi@a94000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xa94000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x6b 0x1b 0x7b 0x1b 0x7c>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x290>;
			pinctrl-1 = <0x291>;
			interrupts = <0x0 0x166 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x261>;
			dmas = <0x269 0x0 0x5 0x1 0x40 0x0 0x269 0x1 0x5 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x549>;
		};

		spi@c80000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xc80000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x6d 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x292>;
			pinctrl-1 = <0x293>;
			interrupts = <0x0 0x175 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x268>;
			dmas = <0x274 0x0 0x0 0x1 0x40 0x0 0x274 0x1 0x0 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x54a>;
		};

		spi@c84000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xc84000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x6f 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x294>;
			pinctrl-1 = <0x295>;
			interrupts = <0x0 0x247 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x268>;
			dmas = <0x274 0x0 0x1 0x1 0x40 0x0 0x274 0x1 0x1 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x54b>;
		};

		spi@c88000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0xc88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1b 0x71 0x1b 0x7d 0x1b 0x7e>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x296>;
			pinctrl-1 = <0x297>;
			interrupts = <0x0 0x248 0x0>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x268>;
			dmas = <0x274 0x0 0x2 0x1 0x40 0x0 0x274 0x1 0x2 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x54c>;
		};

		qcom,qupv3_3_geni_se@26c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x26c0000 0x6000>;
			qcom,bus-mas-id = <0xaa>;
			qcom,bus-slv-id = <0x200>;
			qcom,iommu-s1-bypass;
			phandle = <0x29b>;

			qcom,iommu_qupv3_3_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x26 0x4e3 0x0>;
				phandle = <0x54d>;
			};
		};

		i2c@2680000 {
			compatible = "qcom,i2c-geni";
			reg = <0x2680000 0x4000>;
			interrupts = <0x0 0x1ba 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x298 0x7 0x298 0x5 0x298 0x6>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x299>;
			pinctrl-1 = <0x29a>;
			qcom,wrapper-core = <0x29b>;
			status = "disabled";
			phandle = <0x54e>;
		};

		i2c@2684000 {
			compatible = "qcom,i2c-geni";
			reg = <0x2684000 0x4000>;
			interrupts = <0x0 0x1bb 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x298 0x9 0x298 0x5 0x298 0x6>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x29c>;
			pinctrl-1 = <0x29d>;
			qcom,wrapper-core = <0x29b>;
			status = "disabled";
			phandle = <0x54f>;
		};

		i2c@2688000 {
			compatible = "qcom,i2c-geni";
			reg = <0x2688000 0x4000>;
			interrupts = <0x0 0x1bc 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x298 0xb 0x298 0x5 0x298 0x6>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x29e>;
			pinctrl-1 = <0x29f>;
			qcom,wrapper-core = <0x29b>;
			status = "disabled";
			phandle = <0x550>;
		};

		i2c@268c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x268c000 0x4000>;
			interrupts = <0x0 0x1bd 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x298 0xd 0x298 0x5 0x298 0x6>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x2a0>;
			pinctrl-1 = <0x2a1>;
			qcom,wrapper-core = <0x29b>;
			status = "disabled";
			phandle = <0x551>;
		};

		spi@2684000 {
			compatible = "qcom,spi-geni";
			reg = <0x2684000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x0 0x1bb 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x298 0x9 0x298 0x5 0x298 0x6>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x2a2>;
			pinctrl-1 = <0x2a3>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x29b>;
			status = "disabled";
			phandle = <0x552>;
		};

		spi@2688000 {
			compatible = "qcom,spi-geni";
			reg = <0x2688000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x0 0x1bc 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x298 0xb 0x298 0x5 0x298 0x6>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x2a4>;
			pinctrl-1 = <0x2a5>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x29b>;
			status = "disabled";
			phandle = <0x553>;
		};

		qcom,msm_npu@9800000 {
			compatible = "qcom,msm-npu";
			status = "ok";
			reg = <0x9800000 0x40000 0x9900000 0x10000 0x9960200 0x600>;
			reg-names = "tcm", "core", "bwmon";
			interrupts = <0x0 0x16c 0x1 0x0 0x16e 0x1 0x0 0x170 0x4>;
			interrupt-names = "error_irq", "wdg_bite_irq", "ipc_irq";
			iommus = <0x26 0x1081 0x400>;
			cache-slice-names = "npu";
			cache-slices = <0x29 0x17>;
			clocks = <0x43 0x0 0x1b 0x2a 0x1b 0x2f 0x70 0x0 0x70 0x4 0x70 0x3 0x70 0x7 0x70 0x6 0x70 0xa 0x70 0xc 0x70 0x8 0x70 0x9 0x70 0xd 0x70 0xe 0x70 0x14 0x70 0x15 0x70 0x2 0x70 0xf 0x70 0x1 0x70 0x16>;
			clock-names = "qdss_clk", "at_clk", "trig_clk", "armwic_core_clk", "cal_dp_clk", "cal_dp_cdc_clk", "conf_noc_ahb_clk", "comp_noc_axi_clk", "npu_core_clk", "npu_core_cti_clk", "npu_core_apb_clk", "npu_core_atb_clk", "npu_cpc_clk", "npu_cpc_timer_clk", "qtimer_core_clk", "sleep_clk", "bwmon_clk", "perf_cnt_clk", "bto_core_clk", "xo_clk";
			vdd-supply = <0x69>;
			vdd_cx-supply = <0x20>;
			qcom,proxy-reg-names = "vdd", "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			mboxes = <0x1f 0x0>;
			mbox-names = "aop";
			#cooling-cells = <0x2>;
			qcom,npubw-dev = <0x4a>;
			qcom,npu-cxlimit-enable;
			phandle = <0xce>;

			qcom,npu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,npu-pwrlevels";
				initial-pwrlevel = <0x5>;

				qcom,npu-pwrlevel@0 {
					reg = <0x0>;
					vreg = <0x1>;
					clk-freq = <0x0 0x0 0x0 0x5f5e100 0x11e1a300 0x11e1a300 0x124f800 0x8f0d180 0x5f5e100 0x23c3460 0x124f800 0x3938700 0x5f5e100 0x124f800 0x124f800 0x0 0x124f800 0x11e1a300 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@1 {
					reg = <0x1>;
					vreg = <0x2>;
					clk-freq = <0x0 0x0 0x0 0x8f0d180 0x17d78400 0x17d78400 0x23c3460 0xbebc200 0x8f0d180 0x47868c0 0x124f800 0x7270e00 0x8f0d180 0x124f800 0x124f800 0x0 0x124f800 0x17d78400 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@2 {
					reg = <0x2>;
					vreg = <0x3>;
					clk-freq = <0x0 0x0 0x0 0xbebc200 0x1d0707c0 0x1d0707c0 0x23c3460 0x11e1a300 0xbebc200 0x8f0d180 0x124f800 0xe4e1c00 0xbebc200 0x124f800 0x124f800 0x0 0x124f800 0x1d0707c0 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@3 {
					reg = <0x3>;
					vreg = <0x4>;
					clk-freq = <0x0 0x0 0x0 0x11e1a300 0x26dcbb00 0x26dcbb00 0x47868c0 0x18054ac0 0x11e1a300 0x8f0d180 0x124f800 0xe4e1c00 0x11e1a300 0x124f800 0x124f800 0x0 0x124f800 0x26dcbb00 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@4 {
					reg = <0x4>;
					vreg = <0x6>;
					clk-freq = <0x0 0x0 0x0 0x17d78400 0x3056e0c0 0x3056e0c0 0x47868c0 0x1fc4ef40 0x17d78400 0x8f0d180 0x124f800 0x11e1a300 0x17d78400 0x124f800 0x124f800 0x0 0x124f800 0x3056e0c0 0x124f800 0x124f800>;
				};

				qcom,npu-pwrlevel@5 {
					reg = <0x5>;
					vreg = <0x7>;
					clk-freq = <0x0 0x0 0x0 0x17d78400 0x361efb00 0x361efb00 0x47868c0 0x1fc4ef40 0x17d78400 0x8f0d180 0x124f800 0x11e1a300 0x17d78400 0x124f800 0x124f800 0x0 0x124f800 0x361efb00 0x124f800 0x124f800>;
				};
			};
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			qcom,use-psci;
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,pm-cluster@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				label = "L3";
				qcom,clstr-tmr-add = <0x3e8>;
				qcom,psci-mode-shift = <0x4>;
				qcom,psci-mode-mask = <0xfff>;

				qcom,pm-cluster-level@0 {
					reg = <0x0>;
					label = "l3-wfi";
					qcom,psci-mode = <0x1>;
					qcom,entry-latency-us = <0x30>;
					qcom,exit-latency-us = <0x33>;
					qcom,min-residency-us = <0x63>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x1>;
					label = "llcc-off";
					qcom,psci-mode = <0xc24>;
					qcom,entry-latency-us = <0xcbf>;
					qcom,exit-latency-us = <0x19a2>;
					qcom,min-residency-us = <0x2703>;
					qcom,min-child-idx = <0x1>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cpu@0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,psci-mode-shift = <0x0>;
					qcom,psci-mode-mask = <0xf>;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;
					qcom,ref-premature-cnt = <0x1>;
					qcom,cpu = <0x13 0x14 0x15 0x16>;

					qcom,pm-cpu-level@0 {
						reg = <0x0>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x1>;
						qcom,entry-latency-us = <0x39>;
						qcom,exit-latency-us = <0x2b>;
						qcom,min-residency-us = <0x64>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x1>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x4>;
						qcom,entry-latency-us = <0x163>;
						qcom,exit-latency-us = <0x38d>;
						qcom,min-residency-us = <0xf5e>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};

				qcom,pm-cpu@1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,psci-mode-shift = <0x0>;
					qcom,psci-mode-mask = <0xf>;
					qcom,cpu = <0x17 0x18 0x19 0x1a>;

					qcom,pm-cpu-level@0 {
						reg = <0x0>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x1>;
						qcom,entry-latency-us = <0x39>;
						qcom,exit-latency-us = <0x2b>;
						qcom,min-residency-us = <0x53>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x1>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x4>;
						qcom,entry-latency-us = <0xf1>;
						qcom,exit-latency-us = <0x5b5>;
						qcom,min-residency-us = <0x1188>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};
			};
		};

		qcom,rpm-stats@c300000 {
			compatible = "qcom,rpm-stats";
			reg = <0xc300000 0x1000 0xc3f0004 0x4>;
			reg-names = "phys_addr_base", "offset_addr";
			qcom,num-records = <0x3>;
		};

		qcom,rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x0>;
			phandle = <0x2a6>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x2b0>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x2b1>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x2a7>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x2a8>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x2b2>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x554>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x2ac>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x2a9>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0x2aa>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x555>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x2ae>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x8>;
			phandle = <0x2b3>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x6020>;
			phandle = <0x2b4>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x2ab>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			qcom,msm-pcm-loopback-low-latency;
			phandle = <0x556>;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x557>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x558>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
				phandle = <0x2b5>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x0>;
				phandle = <0x2b6>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
				phandle = <0x2b7>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0x2b8>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				phandle = <0x2b9>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x6>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
				phandle = <0x559>;
			};
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x55a>;

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				phandle = <0x55b>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				phandle = <0x55c>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				phandle = <0x55d>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				phandle = <0x55e>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				phandle = <0x55f>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				phandle = <0x560>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				phandle = <0x561>;
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				phandle = <0x562>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				phandle = <0x563>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				phandle = <0x564>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				phandle = <0x565>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				phandle = <0x566>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				phandle = <0x567>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				phandle = <0x568>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				phandle = <0x569>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				phandle = <0x56a>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				phandle = <0x56b>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				phandle = <0x56c>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				phandle = <0x56d>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				phandle = <0x56e>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				phandle = <0x56f>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x2af>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4000>;
				phandle = <0x2bf>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4001>;
				phandle = <0x2c0>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4002>;
				phandle = <0x2c1>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4003>;
				phandle = <0x2c2>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4004>;
				phandle = <0x2c3>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4005>;
				phandle = <0x2c4>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4006>;
				phandle = <0x2c5>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4007>;
				phandle = <0x2c6>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4008>;
				phandle = <0x2c7>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4009>;
				phandle = <0x2c8>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400b>;
				phandle = <0x2c9>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400a>;
				phandle = <0x2d2>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400c>;
				phandle = <0x2d3>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				phandle = <0x2d4>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				phandle = <0x2d5>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4010>;
				phandle = <0x570>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				phandle = <0x2d6>;
			};

			qcom,msm-dai-q6-sb-9-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4012>;
				phandle = <0x571>;
			};

			qcom,msm-dai-q6-sb-9-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4013>;
				phandle = <0x572>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x573>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x574>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x575>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x576>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x2ca>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x2cb>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x2cc>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x2cd>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x2ce>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x2cf>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x2d0>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x2d1>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x2d7>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x2d8>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x2ad>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			qcom,subsys-name = "apr_adsp";
			phandle = <0x577>;

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				qcom,smmu-version = <0x2>;
				qcom,smmu-enabled;
				iommus = <0x26 0x1b21 0x0>;
				qcom,smmu-sid-mask = <0x0 0xf>;
				phandle = <0x578>;
			};

			sound-pahu {
				compatible = "qcom,sm8150-asoc-snd-pahu";
				qcom,model = "sm8150-pahu-snd-card";
				asoc-platform = <0x2a6 0x2a7 0x2a8 0x2a9 0x2aa 0x2ab 0x2ac 0x2ad 0x2ae 0x2af 0x2b0 0x2b1 0x2b2>;
				asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq";
				asoc-cpu = <0x2b3 0x2b4 0x2b5 0x2b6 0x2b7 0x2b8 0x2b9 0x2ba 0x2bb 0x2bc 0x2bd 0x2be 0x2bf 0x2c0 0x2c1 0x2c2 0x2c3 0x2c4 0x2c5 0x2c6 0x2c7 0x2c8 0x2c9 0x2ca 0x2cb 0x2cc 0x2cd 0x2ce 0x2cf 0x2d0 0x2d1 0x2d2 0x2d3 0x2d4 0x2d5 0x2d6 0x2d7 0x2d8 0x2d9 0x2da 0x2db 0x2dc 0x2dd 0x2de 0x2df 0x2e0 0x2e1 0x2e2>;
				asoc-cpu-names = "msm-dai-q6-hdmi.8", "msm-dai-q6-dp.24608", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385", "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387", "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389", "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391", "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393", "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394", "msm-dai-q6-dev.16396", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929";
				phandle = <0x579>;
			};

			sound-tavil {
				compatible = "qcom,sm8150-asoc-snd-tavil";
				qcom,model = "sm8150-tavil-snd-card";
				asoc-platform = <0x2a6 0x2a7 0x2a8 0x2a9 0x2aa 0x2ab 0x2ac 0x2ad 0x2ae 0x2af 0x2b0 0x2b1 0x2b2>;
				asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq";
				asoc-cpu = <0x2b3 0x2b4 0x2b5 0x2b6 0x2b7 0x2b8 0x2b9 0x2ba 0x2bb 0x2bc 0x2bd 0x2be 0x2bf 0x2c0 0x2c1 0x2c2 0x2c3 0x2c4 0x2c5 0x2c6 0x2c7 0x2c8 0x2c9 0x2ca 0x2cb 0x2cc 0x2cd 0x2ce 0x2cf 0x2d0 0x2d1 0x2d2 0x2d3 0x2d4 0x2d5 0x2d6 0x2d7 0x2d8 0x2d9 0x2da 0x2db 0x2dc 0x2dd 0x2de 0x2df 0x2e0 0x2e3 0x2e1 0x2e2>;
				asoc-cpu-names = "msm-dai-q6-hdmi.8", "msm-dai-q6-dp.24608", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385", "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387", "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389", "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391", "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393", "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394", "msm-dai-q6-dev.16396", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36914", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929";
				fsa4480-i2c-handle = <0x2e4>;
				phandle = <0x57a>;
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x2ba>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x2bb>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x2bc>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x2bd>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x2be>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			qcom,dba-bridge-chip = "adv7533";
			phandle = <0x57b>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x0>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x57c>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2d9>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x57d>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2da>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x57e>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2db>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x57f>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2dc>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x580>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2dd>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x581>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2de>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x2>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030 0x9032>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x582>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2df>;
			};

			qcom,msm-dai-q6-tdm-quat-rx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9032>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2e3>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x583>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2e0>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x584>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2e1>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x585>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x2e2>;
			};
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5000>;
			phandle = <0x586>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5001>;
			phandle = <0x587>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5002>;
			phandle = <0x588>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5003>;
			phandle = <0x589>;
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <0x6001>;
			phandle = <0x58a>;
		};

		qcom,avtimer@170f7000 {
			compatible = "qcom,avtimer";
			reg = <0x170f700c 0x4 0x170f7010 0x4>;
			reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
			qcom,clk-div = <0xc0>;
			qcom,clk-mult = <0xa>;
		};

		qcom,vidc@aa00000 {
			compatible = "qcom,msm-vidc", "qcom,sm8150-vidc";
			status = "ok";
			reg = <0xaa00000 0x200000>;
			interrupts = <0x0 0xae 0x4>;
			cache-slice-names = "vidsc0", "vidsc1";
			cache-slices = <0x29 0x2 0x29 0x3>;
			iris-ctl-supply = <0x84>;
			vcodec-supply = <0x2e5>;
			cvp-supply = <0x2e6>;
			clock-names = "gcc_video_axic", "gcc_video_axi0", "gcc_video_axi1", "core_clk", "vcodec_clk", "cvp_clk";
			clocks = <0x1b 0xc3 0x1b 0xc1 0x1b 0xc2 0x6f 0x4 0x6f 0x2 0x6f 0x3>;
			qcom,proxy-clock-names = "gcc_video_axic", "gcc_video_axi0", "gcc_video_axi1", "core_clk", "vcodec_clk", "cvp_clk";
			qcom,clock-configs = <0x0 0x0 0x0 0x1 0x1 0x1>;
			qcom,allowed-clock-rates = <0xe4e1c00 0x14257880 0x15c17540 0x1a76e700 0x1fc4ef40>;
			phandle = <0x58b>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x1>;
				qcom,bus-slave = <0x254>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x81>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "msm-vidc-ddr";
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			venus_bus_llcc {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-llcc";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x302>;
				qcom,bus-governor = "msm-vidc-llcc";
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x26 0x2300 0x60>;
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x25800000 0xba800000>;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x26 0x2304 0x60>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x26 0x2301 0x4>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x26 0x2303 0x20>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,secure-context-bank;
			};

			qcom,msm-vidc,mem_cdsp {
				compatible = "qcom,msm-vidc,mem-cdsp";
				memory-region = <0x2e7>;
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			modem0 {
				qcom,instance-id = <0x0>;

				modem0_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x2>;
					phandle = <0xdc>;
				};

				modem0_proc {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x2>;
					phandle = <0xdd>;
				};

				modem0_current {
					qcom,qmi-dev-name = "modem_current";
					#cooling-cells = <0x2>;
					phandle = <0xde>;
				};

				modem0_skin {
					qcom,qmi-dev-name = "modem_skin";
					#cooling-cells = <0x2>;
					phandle = <0xdf>;
				};

				modem0_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0xc3>;
				};
			};

			adsp {
				qcom,instance-id = <0x1>;

				adsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0xc4>;
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0xc5>;
				};
			};

			slpi {
				qcom,instance-id = <0x53>;

				slpi_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0xc6>;
				};
			};
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			iommus = <0x26 0x140 0x0>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x1e9 0x0 0x0 0x82 0x0 0x0 0x1e6 0x0 0x0 0x1e8 0x0>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0x2e8>;
			dpdm-supply = <0x2e9>;
			clocks = <0x1b 0xac 0x1b 0xc 0x1b 0x5 0x1b 0xae 0x1b 0xb0 0x1b 0xbb>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "xo";
			resets = <0x1b 0x1a>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x0 0x0 0x3d 0x2a4 0x0 0x0 0x1 0x247 0x0 0x0 0x3d 0x200 0xf4240 0x2625a0 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x1 0x1 0x3d 0x2a4 0x1 0x1 0x1 0x247 0x1 0x1>;
			phandle = <0x58c>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xcd00>;
				interrupts = <0x0 0x85 0x0>;
				usb-phy = <0x2e9 0x2ea>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,ssp-u3-u0-quirk;
				usb-core-id = <0x0>;
				tx-fifo-resize;
				maximum-speed = "super-speed-plus";
				dr_mode = "otg";
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0xa704000 0x17000>;
				interrupts = <0x0 0x84 0x0>;
				qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
				qcom,usb-bam-num-pipes = <0x4>;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x2>;
					qcom,dir = <0x1>;
					qcom,pipe-num = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};
		};

		hsphy@88e2000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e2000 0x110 0x7801f8 0x4>;
			reg-names = "hsusb_phy_base", "phy_rcal_reg";
			vdd-supply = <0x2b>;
			vdda18-supply = <0x2eb>;
			vdda33-supply = <0x2ec>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			clocks = <0x25 0x0>;
			clock-names = "ref_clk_src";
			resets = <0x1b 0xf>;
			reset-names = "phy_reset";
			qcom,param-override-seq = <0x43 0x70>;
			qcom,rcal-mask = <0x1e00000>;
			phandle = <0x2e9>;
		};

		ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			vdd-supply = <0x2b>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <0x2a>;
			qcom,vbus-valid-override;
			qcom,link-training-reset;
			qcom,qmp-phy-init-seq = <0x1010 0x1 0x0 0x101c 0x31 0x0 0x1020 0x1 0x0 0x1024 0xde 0x0 0x1028 0x7 0x0 0x1030 0xde 0x0 0x1034 0x7 0x0 0x1050 0xa 0x0 0x1060 0x20 0x0 0x1074 0x6 0x0 0x1078 0x6 0x0 0x107c 0x16 0x0 0x1080 0x16 0x0 0x1084 0x36 0x0 0x1088 0x36 0x0 0x1094 0x1a 0x0 0x10a4 0x4 0x0 0x10ac 0x14 0x0 0x10b0 0x34 0x0 0x10b4 0x34 0x0 0x10b8 0x82 0x0 0x10bc 0x82 0x0 0x10c4 0x82 0x0 0x10cc 0xab 0x0 0x10d0 0xea 0x0 0x10d4 0x2 0x0 0x10d8 0xab 0x0 0x10dc 0xea 0x0 0x10e0 0x2 0x0 0x110c 0x2 0x0 0x1110 0x24 0x0 0x1118 0x24 0x0 0x111c 0x2 0x0 0x1158 0x1 0x0 0x116c 0x8 0x0 0x11ac 0xca 0x0 0x11b0 0x1e 0x0 0x11b4 0xca 0x0 0x11b8 0x1e 0x0 0x11bc 0x11 0x0 0x1284 0xd5 0x0 0x129c 0x12 0x0 0x1234 0x0 0x0 0x1238 0x0 0x0 0x123c 0x16 0x0 0x1240 0x5 0x0 0x1304 0x20 0x0 0x1414 0x5 0x0 0x1430 0x2f 0x0 0x1434 0x7f 0x0 0x143c 0xff 0x0 0x1440 0xf 0x0 0x1444 0x99 0x0 0x144c 0x4 0x0 0x1450 0x8 0x0 0x1454 0x5 0x0 0x1458 0x5 0x0 0x1460 0xa0 0x0 0x14d4 0x54 0x0 0x14d8 0xe 0x0 0x14dc 0x1f 0x0 0x14ec 0xf 0x0 0x14f0 0x4a 0x0 0x14f4 0xa 0x0 0x14f8 0xc0 0x0 0x14fc 0x0 0x0 0x1510 0x77 0x0 0x151c 0x4 0x0 0x1524 0xe 0x0 0x1570 0xbf 0x0 0x1574 0xbf 0x0 0x1578 0x3f 0x0 0x157c 0x7f 0x0 0x1580 0x94 0x0 0x1584 0xdc 0x0 0x1588 0xdc 0x0 0x158c 0x5c 0x0 0x1590 0xb 0x0 0x1594 0xb3 0x0 0x15b4 0x4 0x0 0x15b8 0x38 0x0 0x15bc 0xc 0x0 0x15c4 0x10 0x0 0x1684 0xd5 0x0 0x169c 0x12 0x0 0x1634 0x0 0x0 0x1638 0x0 0x0 0x163c 0x16 0x0 0x1640 0x5 0x0 0x1704 0x1 0x0 0x1814 0x5 0x0 0x1830 0x2f 0x0 0x1834 0x7f 0x0 0x183c 0xff 0x0 0x1840 0xf 0x0 0x1844 0x99 0x0 0x184c 0x4 0x0 0x1850 0x8 0x0 0x1854 0x5 0x0 0x1858 0x5 0x0 0x1860 0xa0 0x0 0x18d4 0x54 0x0 0x18d8 0xe 0x0 0x18dc 0x1f 0x0 0x18ec 0xf 0x0 0x18f0 0x4a 0x0 0x18f4 0xa 0x0 0x18f8 0xc0 0x0 0x18fc 0x0 0x0 0x1910 0x77 0x0 0x191c 0x4 0x0 0x1924 0xe 0x0 0x1970 0xbf 0x0 0x1974 0xbf 0x0 0x1978 0x3f 0x0 0x197c 0x7f 0x0 0x1980 0x94 0x0 0x1984 0xdc 0x0 0x1988 0xdc 0x0 0x198c 0x5c 0x0 0x1990 0xb 0x0 0x1994 0xb3 0x0 0x19b4 0x4 0x0 0x19b8 0x38 0x0 0x19bc 0xc 0x0 0x19c4 0x10 0x0 0x1cc4 0xd0 0x0 0x1cc8 0x7 0x0 0x1ccc 0x20 0x0 0x1cd8 0x13 0x0 0x1cdc 0x21 0x0 0x1d88 0xaa 0x0 0x1db0 0xf 0x0 0x1dc0 0x88 0x0 0x1dc4 0x13 0x0 0x1dd0 0xc 0x0 0x1ddc 0x4b 0x0 0x1dec 0x10 0x0 0x1f18 0xf8 0x0 0x1f38 0x7 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x2a18 0x8 0x4 0x1c 0x0 0x10 0xc 0x1c8c 0x1c18 0x1c50 0x1c70 0x1140>;
			clocks = <0x1b 0xb7 0x1b 0xba 0x25 0x0 0x1b 0xb6 0x1b 0xb9>;
			clock-names = "aux_clk", "pipe_clk", "ref_clk_src", "ref_clk", "com_aux_clk";
			resets = <0x1b 0x12 0x1b 0x11>;
			reset-names = "global_phy_reset", "phy_reset";
			phandle = <0x2ea>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x26 0x1b2f 0x0>;
			qcom,usb-audio-stream-id = <0xf>;
			qcom,usb-audio-intr-num = <0x2>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x58d>;
		};

		ssusb@a800000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa800000 0x100000>;
			reg-names = "core_base";
			iommus = <0x26 0x160 0x0>;
			qcom,smmu-s1-bypass;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x1eb 0x0 0x0 0x87 0x0 0x0 0x1e7 0x0 0x0 0x1ea 0x0>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			qcom,use-pdc-interrupts;
			USB3_GDSC-supply = <0x2ed>;
			clocks = <0x1b 0xb1 0x1b 0xd 0x1b 0x6 0x1b 0xb3 0x1b 0xb5 0x1b 0xbb>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "xo";
			resets = <0x1b 0x1b>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x6c30>;
			qcom,charging-disabled;
			qcom,msm-bus,name = "usb1";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x65 0x200 0x0 0x0 0x65 0x2a4 0x0 0x0 0x1 0x2ef 0x0 0x0 0x65 0x200 0xf4240 0x2625a0 0x65 0x2a4 0x0 0x960 0x1 0x2ef 0x0 0x9c40 0x65 0x200 0x3a980 0xaae60 0x65 0x2a4 0x0 0x960 0x1 0x2ef 0x0 0x9c40>;
			status = "disabled";
			phandle = <0x58e>;

			dwc3@a800000 {
				compatible = "snps,dwc3";
				reg = <0xa800000 0xcd00>;
				interrupts = <0x0 0x8a 0x0>;
				usb-phy = <0x2ee 0x2ef>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3_lpm_capable;
				snps,bus-suspend-enable;
				usb-core-id = <0x1>;
				tx-fifo-resize;
				maximum-speed = "super-speed";
				dr_mode = "otg";
			};
		};

		hsphy@88e3000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x88e3000 0x110 0x7801f8 0x4>;
			reg-names = "hsusb_phy_base", "phy_rcal_reg";
			vdd-supply = <0x2b>;
			vdda18-supply = <0x2eb>;
			vdda33-supply = <0x2ec>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			clocks = <0x25 0x0>;
			clock-names = "ref_clk_src";
			resets = <0x1b 0x10>;
			reset-names = "phy_reset";
			qcom,rcal-mask = <0x1e00000>;
			status = "disabled";
			phandle = <0x2ee>;
		};

		ssphy@88eb000 {
			compatible = "qcom,usb-ssphy-qmp-v2";
			reg = <0x88eb000 0x1000 0x88eb88c 0x4>;
			reg-names = "qmp_phy_base", "pcs_clamp_enable_reg";
			vdd-supply = <0x2b>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			qcom,vdd-max-load-uA = <0xb798>;
			core-supply = <0x2a>;
			qcom,vbus-valid-override;
			qcom,qmp-phy-init-seq = <0x94 0x1a 0x0 0x1bc 0x11 0x0 0x158 0x1 0x0 0xbc 0x82 0x0 0xcc 0xab 0x0 0xd0 0xea 0x0 0xd4 0x2 0x0 0x1ac 0xca 0x0 0x1b0 0x1e 0x0 0x74 0x6 0x0 0x7c 0x16 0x0 0x84 0x36 0x0 0x110 0x24 0x0 0xb0 0x34 0x0 0xac 0x14 0x0 0xa4 0x4 0x0 0x50 0xa 0x0 0x11c 0x2 0x0 0x118 0x24 0x0 0x16c 0x8 0x0 0xc4 0x82 0x0 0xd8 0xab 0x0 0xdc 0xea 0x0 0xe0 0x2 0x0 0xb8 0x82 0x0 0xb4 0x34 0x0 0x78 0x6 0x0 0x80 0x16 0x0 0x88 0x36 0x0 0x1b4 0xca 0x0 0x1b8 0x1e 0x0 0x60 0x20 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x30 0xde 0x0 0x34 0x7 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x10c 0x2 0x0 0x580 0xb8 0x0 0x57c 0x7f 0x0 0x578 0x37 0x0 0x574 0x2f 0x0 0x570 0xef 0x0 0x594 0xb3 0x0 0x590 0xb 0x0 0x58c 0x5c 0x0 0x588 0xdc 0x0 0x584 0xdc 0x0 0x444 0x99 0x0 0x44c 0x4 0x0 0x450 0x8 0x0 0x454 0x5 0x0 0x458 0x5 0x0 0x430 0x2f 0x0 0x43c 0xff 0x0 0x440 0xf 0x0 0x434 0x7f 0x0 0x408 0x8 0x0 0x4d4 0x54 0x0 0x4d8 0xc 0x0 0x4dc 0x1f 0x0 0x4ec 0xf 0x0 0x4f0 0x4a 0x0 0x4f4 0xa 0x0 0x5b4 0x4 0x0 0x510 0x47 0x0 0x514 0x80 0x0 0x51c 0x4 0x0 0x524 0xe 0x0 0x4fc 0x0 0x0 0x4f8 0xc0 0x0 0x5b8 0x20 0x0 0x414 0x4 0x0 0x5bc 0xc 0x0 0x29c 0x12 0x0 0x284 0x95 0x0 0x304 0x40 0x0 0x23c 0x5 0x0 0x8c4 0xd0 0x0 0x8c8 0x7 0x0 0x8cc 0x20 0x0 0x8d8 0x13 0x0 0x990 0xe7 0x0 0x994 0x3 0x0 0x988 0xaa 0x0 0xe38 0x7 0x0 0xe18 0xf8 0x0 0x9b0 0xf 0x0 0x9c0 0x88 0x0 0x9c4 0x13 0x0 0x9dc 0x4b 0x0 0x9ec 0x10 0x0 0x8dc 0x21 0x0 0x9d0 0xc 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0x814 0xe08 0xe14 0x840 0x800 0x844>;
			clocks = <0x1b 0xbc 0x1b 0xbf 0x25 0x0 0x1b 0xbb 0x1b 0xbe>;
			clock-names = "aux_clk", "pipe_clk", "ref_clk_src", "ref_clk", "com_aux_clk";
			resets = <0x1b 0x13 0x1b 0x14>;
			reset-names = "phy_reset", "phy_phy_reset";
			status = "disabled";
			phandle = <0x2ef>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0xd>;
			qcom,firmware-name = "a640_zap";
			phandle = <0x58f>;
		};

		qcom,kgsl-busmon {
			label = "kgsl-busmon";
			compatible = "qcom,kgsl-busmon";
			phandle = <0x590>;
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			qcom,src-dst-ports = <0x1a 0x200>;
			operating-points-v2 = <0x49>;
			phandle = <0x2f0>;
		};

		gpu-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x591>;

			opp-600000000 {
				opp-hz = <0x0 0x23c34600>;
				opp-microvolt = <0x181>;
			};

			opp-553850000 {
				opp-hz = <0x0 0x21031490>;
				opp-microvolt = <0x141>;
			};

			opp-486460000 {
				opp-hz = <0x0 0x1cfeca60>;
				opp-microvolt = <0x101>;
			};

			opp-379650000 {
				opp-hz = <0x0 0x16a0ffd0>;
				opp-microvolt = <0xc1>;
			};

			opp-309110000 {
				opp-hz = <0x0 0x126ca4f0>;
				opp-microvolt = <0x81>;
			};

			opp-215000000 {
				opp-hz = <0x0 0xcd0a3c0>;
				opp-microvolt = <0x41>;
			};
		};

		qcom,kgsl-3d0@2C00000 {
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			status = "ok";
			reg = <0x2c00000 0x40000 0x2c61000 0x800 0x6900000 0x44000 0x780000 0x6fff>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "qdss_gfx", "qfprom_memory";
			interrupts = <0x0 0x12c 0x0>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,id = <0x0>;
			qcom,chipid = <0x6040001>;
			qcom,gpu-quirk-secvid-set-once;
			qcom,gpu-quirk-cx-gdsc;
			qcom,idle-timeout = <0x50>;
			qcom,no-nap;
			qcom,highest-bank-bit = <0xf>;
			qcom,min-access-length = <0x20>;
			qcom,ubwc-mode = <0x3>;
			qcom,snapshot-size = <0x100000>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			qcom,tsens-name = "tsens_tz_sensor12";
			#cooling-cells = <0x2>;
			qcom,pm-qos-active-latency = <0x2c>;
			clocks = <0x71 0x9 0x1b 0x13 0x1b 0x28 0x71 0x3 0x71 0x0 0x4b 0x4>;
			clock-names = "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "gmu_clk", "gpu_cc_ahb", "l3_vote";
			qcom,isense-clk-on-level = <0x1>;
			qcom,gpubw-dev = <0x2f0>;
			qcom,bus-control;
			qcom,msm-bus,name = "grp3d";
			qcom,bus-width = <0x20>;
			qcom,msm-bus,num-cases = <0xc>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0xc2178 0x1a 0x200 0x0 0x123bf8 0x1a 0x200 0x0 0x1b7358 0x1a 0x200 0x0 0x214f58 0x1a 0x200 0x0 0x297d18 0x1a 0x200 0x0 0x2ecc78 0x1a 0x200 0x0 0x3dff18 0x1a 0x200 0x0 0x528118 0x1a 0x200 0x0 0x5ed558 0x1a 0x200 0x0 0x6e07f8 0x1a 0x200 0x0 0x7f9bf8>;
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <0x2f1>;
			vdd-supply = <0x2f2>;
			operating-points-v2 = <0x2f3>;
			cache-slice-names = "gpu", "gpuhtw";
			cache-slices = <0x29 0xc 0x29 0xb>;
			qcom,throttle-pwrlevel = <0x0>;
			qcom,gpu-speed-bin = <0x4130 0xe0000000 0x1d>;
			phandle = <0xc7>;

			qcom,l3-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,l3-pwrlevels";

				qcom,l3-pwrlevel@0 {
					reg = <0x0>;
					qcom,l3-freq = <0x0>;
				};

				qcom,l3-pwrlevel@1 {
					reg = <0x1>;
					qcom,l3-freq = <0x501bd000>;
				};

				qcom,l3-pwrlevel@2 {
					reg = <0x2>;
					qcom,l3-freq = "`!`";
				};
			};

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x0>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <0x1>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <0x2>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x3>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x0>;
					qcom,initial-pwrlevel = <0x4>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x22de6440>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xb>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x1dc13000>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x197380c0>;
						qcom,bus-freq = <0x6>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x9>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x14904840>;
						qcom,bus-freq = <0x3>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x5>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0xf518240>;
						qcom,bus-freq = <0x3>;
						qcom,bus-min = <0x2>;
						qcom,bus-max = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x1>;
					qcom,initial-pwrlevel = <0x5>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x283baec0>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0xb>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x22de6440>;
						qcom,bus-freq = <0xa>;
						qcom,bus-min = <0x9>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x1dc13000>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x197380c0>;
						qcom,bus-freq = <0x6>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x9>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x14904840>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x5>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0xf518240>;
						qcom,bus-freq = <0x3>;
						qcom,bus-min = <0x2>;
						qcom,bus-max = <0x4>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0x0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};
			};
		};

		qcom,kgsl-iommu@0x02CA0000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x2ca0000 0x10000>;
			qcom,protect = <0xa0000 0xc000>;
			clocks = <0x1b 0x24 0x1b 0x13 0x1b 0x28>;
			clock-names = "iface_clk", "mem_clk", "mem_iface_clk";
			qcom,secure_align_mask = <0xfff>;
			qcom,retention;
			qcom,hyp_secure_alloc;
			phandle = <0x592>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_user";
				iommus = <0x23a 0x0 0x401>;
				qcom,gpu-offset = <0xa8000>;
				phandle = <0x593>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_secure";
				iommus = <0x23a 0x2 0x400>;
				phandle = <0x594>;
			};
		};

		qcom,gmu@0x2C6A000 {
			label = "kgsl-gmu";
			compatible = "qcom,gpu-gmu";
			reg = <0x2c6a000 0x30000 0xb290000 0x10000 0xb490000 0x10000>;
			reg-names = "kgsl_gmu_reg", "kgsl_gmu_pdc_cfg", "kgsl_gmu_pdc_seq";
			interrupts = <0x0 0x130 0x0 0x0 0x131 0x0>;
			interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";
			qcom,msm-bus,name = "cnoc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x2734 0x0 0x0 0x1a 0x2734 0x0 0x64>;
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <0x2f1>;
			vdd-supply = <0x2f2>;
			clocks = <0x71 0x3 0x71 0x9 0x1b 0x13 0x1b 0x28 0x71 0x0>;
			clock-names = "gmu_clk", "cxo_clk", "axi_clk", "memnoc_clk", "gpu_cc_ahb";
			mboxes = <0x1f 0x0>;
			mbox-names = "aop";
			phandle = <0x6a>;

			qcom,gmu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gmu-pwrlevels";

				qcom,gmu-pwrlevel@0 {
					reg = <0x0>;
					qcom,gmu-freq = <0x0>;
				};

				qcom,gmu-pwrlevel@1 {
					reg = <0x1>;
					qcom,gmu-freq = <0xbebc200>;
				};
			};

			gmu_user {
				compatible = "qcom,smmu-gmu-user-cb";
				iommus = <0x23a 0x4 0x400>;
				phandle = <0x595>;
			};

			gmu_kernel {
				compatible = "qcom,smmu-gmu-kernel-cb";
				iommus = <0x23a 0x5 0x400>;
				phandle = <0x596>;
			};

			qcom,gpu-acd-table {
				qcom,acd-enable-by-level = <0x7e>;
				qcom,acd-stride = <0x2>;
				qcom,acd-num-levels = <0x6>;
				qcom,acd-data = <0xa02d5ffd 0x7611 0xa02d5ffd 0x6911 0xa02d5ffd 0x6111 0xa02d5ffd 0x6011 0x802d5ffd 0x5411 0x802d5ffd 0x5411>;
			};
		};

		kgsl-smmu@0x02ca0000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x2ca0000 0x10000 0x2cc2000 0x20>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <0x2>;
			qcom,dynamic;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			qcom,disable-atos;
			#global-interrupts = <0x1>;
			qcom,regulator-names = "vdd";
			vdd-supply = <0x2f1>;
			clocks = <0x1b 0x28 0x1b 0x29 0x71 0x0>;
			clock-names = "gcc_gpu_memnoc_gfx_clk", "gcc_gpu_snoc_dvm_gfx_clk", "gpu_cc_ahb_clk";
			#size-cells = <0x1>;
			#address-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x2a2 0x4 0x0 0x2a9 0x4 0x0 0x2aa 0x4 0x0 0x2ab 0x4 0x0 0x2ac 0x4 0x0 0x2ad 0x4 0x0 0x2ae 0x4 0x0 0x2af 0x4 0x0 0x2b0 0x4>;
			qcom,actlr = <0x0 0x407 0x303>;
			phandle = <0x23a>;

			gfx_0_tbu@0x2cc5000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x2cc5000 0x1000 0x2cc2200 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x0 0x400>;
				phandle = <0x597>;
			};

			gfx_1_tbu@0x2cc9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x2cc9000 0x1000 0x2cc2208 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				phandle = <0x598>;
			};
		};

		gpu_opp_table_v2 {
			compatible = "operating-points-v2";
			phandle = <0x2f3>;

			opp-675000000 {
				opp-hz = <0x0 0x283baec0>;
				opp-microvolt = <0x141>;
			};

			opp-585000000 {
				opp-hz = <0x0 0x22de6440>;
				opp-microvolt = <0x101>;
			};

			opp-499200000 {
				opp-hz = <0x0 0x1dc13000>;
				opp-microvolt = <0xe1>;
			};

			opp-427000000 {
				opp-hz = <0x0 0x197380c0>;
				opp-microvolt = <0xc1>;
			};

			opp-345000000 {
				opp-hz = <0x0 0x14904840>;
				opp-microvolt = <0x81>;
			};

			opp-257000000 {
				opp-hz = <0x0 0xf518240>;
				opp-microvolt = <0x41>;
			};
		};
	};

	chosen {
		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7 cgroup.memory=nokmem,nosocket";
	};

	aliases {
		ufshc1 = "/soc/ufshc@1d84000";
		sdhc2 = "/soc/sdhci@8804000";
		pci-domain0 = "/soc/qcom,pcie@1c00000";
		pci-domain1 = "/soc/qcom,pcie@1c08000";
		mhi0 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0";
		mhi1 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0";
		mhi_netdev0 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		mhi_netdev1 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0/mhi_devices/mhi_rmnet@1";
		mhi_netdev2 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		mhi_netdev3 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0/mhi_devices/mhi_rmnet@1";
		serial0 = "/soc/qcom,qup_uart@0xa90000";
		hsuart0 = "/soc/qcom,qup_uart@0xc8c000";
		spi0 = "/soc/spi@88c000";
		i2c0 = "/soc/i2c@890000";
		phandle = <0x599>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		offline-sizes = <0x1 0x40000000 0x0 0x40000000 0x1 0xc0000000 0x0 0x80000000>;
		granule = <0x200>;
		mboxes = <0x1f 0x0>;
	};

	energy-costs {
		compatible = "sched-energy";
		phandle = <0x59a>;

		core-cost0 {
			busy-cost-data = <0x493e0 0x18 0x62700 0x19 0x79e00 0x1b 0x8ca00 0x1d 0xa4100 0x21 0xbb800 0x25 0xce400 0x2a 0xe5b00 0x2f 0xfd200 0x36 0x10fe00 0x3b 0x127500 0x42 0x13ec00 0x49 0x151800 0x4f 0x168f00 0x58 0x17bb00 0x60 0x18e700 0x69 0x1a1300 0x73 0x1b3f00 0x80>;
			idle-cost-data = <0x12 0xe 0xc>;
			phandle = <0x3>;
		};

		core-cost1 {
			busy-cost-data = <0xad700 0xa5 0xc9900 0xc3 0xe5b00 0xe4 0x101d00 0x108 0x11df00 0x12d 0x13a100 0x153 0x156300 0x17a 0x16da00 0x19b 0x189c00 0x1c5 0x1a1300 0x1eb 0x1b8a00 0x216 0x1d4c00 0x252 0x1ec300 0x28e 0x208500 0x2e4 0x21fc00 0x339 0x237300 0x398 0x24ea00 0x3fe>;
			idle-cost-data = <0x50 0x3c 0x28>;
			phandle = <0xb>;
		};

		core-cost2 {
			busy-cost-data = <0xc9900 0xe3 0xe5b00 0x106 0x101d00 0x12e 0x11df00 0x15c 0x13a100 0x18e 0x156300 0x1c3 0x16da00 0x1f2 0x189c00 0x22c 0x1a1300 0x25e 0x1b8a00 0x28f 0x1d4c00 0x2cc 0x1ec300 0x2fe 0x208500 0x33a 0x21fc00 0x36e 0x237300 0x3a5 0x24ea00 0x3e0 0x26ac00 0x433 0x286e00 0x49b 0x29e500 0x508 0x2b5c00 0x593 0x2d1e00 0x686>;
			idle-cost-data = <0x6e 0x5a 0x46>;
			phandle = <0x11>;
		};

		cluster-cost0 {
			busy-cost-data = <0x493e0 0x3 0x62700 0x4 0x79e00 0x4 0x8ca00 0x4 0xa4100 0x5 0xbb800 0x5 0xce400 0x6 0xe5b00 0x7 0xfd200 0x8 0x10fe00 0x9 0x127500 0xa 0x13ec00 0xb 0x151800 0xc 0x168f00 0xd 0x17bb00 0xe 0x18e700 0xf 0x1a1300 0x10 0x1b3f00 0x11>;
			idle-cost-data = <0x3 0x2 0x1>;
			phandle = <0x4>;
		};

		cluster-cost1 {
			busy-cost-data = <0xad700 0x19 0xc9900 0x1a 0xe5b00 0x1b 0x101d00 0x1c 0x11df00 0x1d 0x13a100 0x1e 0x156300 0x20 0x16da00 0x22 0x189c00 0x25 0x1a1300 0x28 0x1b8a00 0x2d 0x1d4c00 0x32 0x1ec300 0x39 0x208500 0x40 0x21fc00 0x4a 0x237300 0x5a 0x24ea00 0x6a>;
			idle-cost-data = <0x3 0x2 0x1>;
			phandle = <0xc>;
		};

		cluster-cost2 {
			busy-cost-data = <0xc9900 0x1e 0xe5b00 0x21 0x101d00 0x24 0x11df00 0x27 0x13a100 0x2a 0x156300 0x2e 0x16da00 0x31 0x189c00 0x37 0x1a1300 0x43 0x1b8a00 0x4d 0x1d4c00 0x57 0x1ec300 0x64 0x208500 0x6e 0x21fc00 0x78 0x237300 0x80 0x24ea00 0x87 0x26ac00 0x8c 0x286e00 0x93 0x29e500 0xa0 0x2b5c00 0xb4 0x2d1e00 0xc5>;
			idle-cost-data = <0x3 0x2 0x1>;
			phandle = <0x12>;
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	firmware {
		phandle = <0x59b>;

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,vm-linux";
			};

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/8804000.sdhci/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1,discard";
					fsmgr_flags = "wait,slotselect,avb";
					status = "ok";
				};

				vm-linux {
					compatible = "android,vm-linux";
					dev = "/dev/block/platform/soc/8804000.sdhci/by-name/vm-linux";
					type = "emmc";
					mnt_flags = "ro";
					fsmgr_flags = "wait,slotselect";
					status = [00];
				};
			};
		};
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;
		phandle = <0x59c>;

		hyp_mem@85700000 {
			no-map;
			reg = <0x0 0x85700000 0x0 0x600000>;
			phandle = <0x59d>;
		};

		xbl_aop_mem@85e00000 {
			no-map;
			reg = <0x0 0x85e00000 0x0 0x140000>;
			phandle = <0x59e>;
		};

		smem@86000000 {
			no-map;
			reg = <0x0 0x86000000 0x0 0x200000>;
			phandle = <0xa7>;
		};

		removed_regions@86200000 {
			no-map;
			reg = <0x0 0x86200000 0x0 0x5500000>;
			phandle = <0x59f>;
		};

		camera_region@8b700000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8b700000 0x0 0x500000>;
			phandle = <0x3c>;
		};

		pil_wlan_fw_region@8bc00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8bc00000 0x0 0x180000>;
			phandle = <0xe8>;
		};

		pil_npu_region@8bd80000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8bd80000 0x0 0x80000>;
			phandle = <0x80>;
		};

		pil_adsp_region@8be00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8be00000 0x0 0x1a00000>;
			phandle = <0x78>;
		};

		modem_region@8d800000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8d800000 0x0 0x9600000>;
			phandle = <0x75>;
		};

		pil_video_region@96e00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x96e00000 0x0 0x500000>;
			phandle = <0x85>;
		};

		pil_slpi_region@97300000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x97300000 0x0 0x1400000>;
			phandle = <0x7c>;
		};

		pil_ipa_fw_region@98700000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x98700000 0x0 0x10000>;
			phandle = <0xe5>;
		};

		pil_ipa_gsi_region@98710000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x98710000 0x0 0x5000>;
			phandle = <0x5a0>;
		};

		pil_gpu_region@98715000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x98715000 0x0 0x2000>;
			phandle = <0x5a1>;
		};

		pil_spss_region@98800000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x98800000 0x0 0x100000>;
			phandle = <0x7f>;
		};

		cdsp_regions@98900000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x98900000 0x0 0x1400000>;
			phandle = <0x81>;
		};

		qseecom_region@0x9e400000 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0x0 0x9e400000 0x0 0x1400000>;
			phandle = <0xba>;
		};

		cdsp_sec_regions@0xa4c00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0xa4c00000 0x0 0x3c00000>;
			phandle = <0xfc>;
		};

		cont_splash_region@9c000000 {
			reg = <0x0 0x9c400000 0x0 0x2000000>;
			label = "cont_splash_region";
			phandle = <0x5a2>;
		};

		disp_rdump_region@9c000000 {
			reg = <0x0 0x9c400000 0x0 0x2000000>;
			label = "disp_rdump_region";
			phandle = <0x5a3>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x1000000>;
			phandle = <0xae>;
		};

		cdsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x400000>;
			phandle = <0x2e7>;
		};

		user_contig_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x1000000>;
			phandle = <0xf8>;
		};

		qseecom_ta_region {
			reg = <0x0 0xff000000 0x0 0x1000000>;
			phandle = <0xf9>;
		};

		sp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x800000>;
			phandle = <0xfa>;
		};

		secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0xa000000>;
			phandle = <0xfb>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x0 0x2400000>;
			phandle = <0xbb>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x2800000>;
			linux,cma-default;
		};
	};

	vendor {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x5a4>;
	};

	__symbols__ {
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L2_TLB_0 = "/cpus/cpu@0/l2-tlb";
		CPU1 = "/cpus/cpu@100";
		L2_1 = "/cpus/cpu@100/l2-cache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		L2_TLB_100 = "/cpus/cpu@100/l2-tlb";
		CPU2 = "/cpus/cpu@200";
		L2_2 = "/cpus/cpu@200/l2-cache";
		L1_I_200 = "/cpus/cpu@200/l1-icache";
		L1_D_200 = "/cpus/cpu@200/l1-dcache";
		L2_TLB_200 = "/cpus/cpu@200/l2-tlb";
		CPU3 = "/cpus/cpu@300";
		L2_3 = "/cpus/cpu@300/l2-cache";
		L1_I_300 = "/cpus/cpu@300/l1-icache";
		L1_D_300 = "/cpus/cpu@300/l1-dcache";
		L2_TLB_300 = "/cpus/cpu@300/l2-tlb";
		CPU4 = "/cpus/cpu@400";
		L2_4 = "/cpus/cpu@400/l2-cache";
		L1_I_400 = "/cpus/cpu@400/l1-icache";
		L1_D_400 = "/cpus/cpu@400/l1-dcache";
		L1_ITLB_400 = "/cpus/cpu@400/l1-itlb";
		L1_DTLB_400 = "/cpus/cpu@400/l1-dtlb";
		L2_TLB_400 = "/cpus/cpu@400/l2-tlb";
		CPU5 = "/cpus/cpu@500";
		L2_5 = "/cpus/cpu@500/l2-cache";
		L1_I_500 = "/cpus/cpu@500/l1-icache";
		L1_D_500 = "/cpus/cpu@500/l1-dcache";
		L1_ITLB_500 = "/cpus/cpu@500/l1-itlb";
		L1_DTLB_500 = "/cpus/cpu@500/l1-dtlb";
		L2_TLB_500 = "/cpus/cpu@500/l2-tlb";
		CPU6 = "/cpus/cpu@600";
		L2_6 = "/cpus/cpu@600/l2-cache";
		L1_I_600 = "/cpus/cpu@600/l1-icache";
		L1_D_600 = "/cpus/cpu@600/l1-dcache";
		L1_ITLB_600 = "/cpus/cpu@600/l1-itlb";
		L1_DTLB_600 = "/cpus/cpu@600/l1-dtlb";
		L2_TLB_600 = "/cpus/cpu@600/l2-tlb";
		CPU7 = "/cpus/cpu@700";
		L2_7 = "/cpus/cpu@700/l2-cache";
		L1_I_700 = "/cpus/cpu@700/l1-icache";
		L1_D_700 = "/cpus/cpu@700/l1-dcache";
		L1_ITLB_700 = "/cpus/cpu@700/l1-itlb";
		L1_DTLB_700 = "/cpus/cpu@700/l1-dtlb";
		L2_TLB_700 = "/cpus/cpu@700/l2-tlb";
		soc = "/soc";
		emac_gdsc = "/soc/qcom,gdsc@0x106004";
		pcie_0_gdsc = "/soc/qcom,gdsc@0x16b004";
		pcie_1_gdsc = "/soc/qcom,gdsc@0x18d004";
		ufs_card_gdsc = "/soc/qcom,gdsc@0x175004";
		ufs_phy_gdsc = "/soc/qcom,gdsc@0x177004";
		usb30_prim_gdsc = "/soc/qcom,gdsc@0x10f004";
		usb30_sec_gdsc = "/soc/qcom,gdsc@0x110004";
		hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc = "/soc/qcom,gdsc@0x17d040";
		hlos1_vote_aggre_noc_mmu_tbu1_gdsc = "/soc/qcom,gdsc@0x17d044";
		hlos1_vote_aggre_noc_mmu_tbu2_gdsc = "/soc/qcom,gdsc@0x17d048";
		hlos1_vote_aggre_noc_mmu_pcie_tbu_gdsc = "/soc/qcom,gdsc@0x17d04c";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@0x17d050";
		hlos1_vote_mmnoc_mmu_tbu_sf_gdsc = "/soc/qcom,gdsc@0x17d054";
		hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = "/soc/qcom,gdsc@0x17d058";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@0x17d05c";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@0x17d060";
		bps_gdsc = "/soc/qcom,gdsc@0xad07004";
		ipe_0_gdsc = "/soc/qcom,gdsc@0xad08004";
		ipe_1_gdsc = "/soc/qcom,gdsc@0xad09004";
		ife_0_gdsc = "/soc/qcom,gdsc@0xad0a004";
		ife_1_gdsc = "/soc/qcom,gdsc@0xad0b004";
		titan_top_gdsc = "/soc/qcom,gdsc@0xad0c1bc";
		mdss_core_gdsc = "/soc/qcom,gdsc@0xaf03000";
		gpu_cx_hw_ctrl = "/soc/syscon@0x2c91540";
		gpu_cx_gdsc = "/soc/qcom,gdsc@0x2c9106c";
		gpu_gx_domain_addr = "/soc/syscon@0x2c91508";
		gpu_gx_sw_reset = "/soc/syscon@0x2c91008";
		gpu_gx_gdsc = "/soc/qcom,gdsc@0x2c9100c";
		mvsc_gdsc = "/soc/qcom,gdsc@0xab00814";
		mvs0_gdsc = "/soc/qcom,gdsc@0xab00874";
		mvs1_gdsc = "/soc/qcom,gdsc@0xab008b4";
		npu_core_gdsc = "/soc/qcom,gdsc@0x9911028";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi_pll@ae94900";
		mdss_dsi1_pll = "/soc/qcom,mdss_dsi_pll@ae96900";
		mdss_dp_pll = "/soc/qcom,mdss_dp_pll@c011000";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		smmu_sde_sec = "/soc/qcom,mdss_mdp@ae00000/qcom,smmu_sde_sec_cb";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		mdss_rotator = "/soc/qcom,mdss_rotator@ae00000";
		rot_reg = "/soc/qcom,mdss_rotator@ae00000/qcom,rot-reg-bus";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_unsec_cb";
		smmu_rot_sec = "/soc/qcom,mdss_rotator@ae00000/qcom,smmu_rot_sec_cb";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi1 = "/soc/qcom,mdss_dsi_ctrl1@ae96000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94400";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy0@ae96400";
		sde_dp = "/soc/qcom,dp_display@0";
		cam_csiphy0 = "/soc/qcom,csiphy@ac65000";
		cam_csiphy1 = "/soc/qcom,csiphy@ac66000";
		cam_csiphy2 = "/soc/qcom,csiphy@ac67000";
		cam_csiphy3 = "/soc/qcom,csiphy@ac68000";
		cam_cci0 = "/soc/qcom,cci@ac4a000";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_plus_mode";
		cam_cci1 = "/soc/qcom,cci@ac4b000";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_fast_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_fast_plus_mode";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		fd_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_fd/iova-mem-map";
		lrme_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_lrme/iova-mem-map";
		cam_csid0 = "/soc/qcom,csid0@acb3000";
		cam_vfe0 = "/soc/qcom,vfe0@acaf000";
		cam_csid1 = "/soc/qcom,csid1@acba000";
		cam_vfe1 = "/soc/qcom,vfe1@acb6000";
		cam_csid_lite0 = "/soc/qcom,csid-lite0@acc8000";
		cam_vfe_lite0 = "/soc/qcom,vfe-lite0@acc4000";
		cam_csid_lite1 = "/soc/qcom,csid-lite1@accf000";
		cam_vfe_lite1 = "/soc/qcom,vfe-lite1@accb000";
		cam_a5 = "/soc/qcom,a5@ac00000";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_ipe1 = "/soc/qcom,ipe1";
		cam_bps = "/soc/qcom,bps";
		cam_jpeg_enc = "/soc/qcom,jpegenc@ac4e000";
		cam_jpeg_dma = "/soc/qcom,jpegdma@0xac52000";
		cam_fd = "/soc/qcom,fd@ac5a000";
		cam_lrme = "/soc/qcom,lrme@ac6b000";
		spss_utils = "/soc/qcom,spss_utils";
		jtag_mm0 = "/soc/jtagmm@7040000";
		jtag_mm1 = "/soc/jtagmm@7140000";
		jtag_mm2 = "/soc/jtagmm@7240000";
		jtag_mm3 = "/soc/jtagmm@7340000";
		jtag_mm4 = "/soc/jtagmm@7440000";
		jtag_mm5 = "/soc/jtagmm@7540000";
		jtag_mm6 = "/soc/jtagmm@7640000";
		jtag_mm7 = "/soc/jtagmm@7740000";
		intc = "/soc/interrupt-controller@17a00000";
		gict = "/soc/gict@17a20000";
		pdc = "/soc/interrupt-controller@0xb220000";
		llcc_pmu = "/soc/llcc-pmu@90cc000";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6400";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@90cd000";
		suspendable_ddr_bw_opp_table = "/soc/suspendable-ddr-bw-opp-table";
		npu_npu_ddr_bw = "/soc/qcom,npu-npu-ddr-bw";
		npu_npu_ddr_bwmon = "/soc/qcom,npu-npu-ddr-bwmon@9960300";
		cdsp_cdsp_l3_lat = "/soc/qcom,cdsp-cdsp-l3-lat";
		cpu0_cpu_l3_lat = "/soc/qcom,cpu0-cpu-l3-lat";
		cpu0_cpu_l3_latmon = "/soc/qcom,cpu0-cpu-l3-latmon";
		cpu4_cpu_l3_lat = "/soc/qcom,cpu4-cpu-l3-lat";
		cpu4_cpu_l3_latmon = "/soc/qcom,cpu4-cpu-l3-latmon";
		cpu7_cpu_l3_lat = "/soc/qcom,cpu7-cpu-l3-lat";
		cpu7_cpu_l3_latmon = "/soc/qcom,cpu7-cpu-l3-latmon";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu0_cpu_llcc_latmon = "/soc/qcom,cpu0-cpu-llcc-latmon";
		cpu4_cpu_llcc_lat = "/soc/qcom,cpu4-cpu-llcc-lat";
		cpu4_cpu_llcc_latmon = "/soc/qcom,cpu4-cpu-llcc-latmon";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu0_llcc_ddr_latmon = "/soc/qcom,cpu0-llcc-ddr-latmon";
		cpu4_llcc_ddr_lat = "/soc/qcom,cpu4-llcc-ddr-lat";
		cpu4_llcc_ddr_latmon = "/soc/qcom,cpu4-llcc-ddr-latmon";
		cpu4_cpu_ddr_latfloor = "/soc/qcom,cpu4-cpu-ddr-latfloor";
		cpu4_computemon = "/soc/qcom,cpu4-computemon";
		cpu_pmu = "/soc/cpu-pmu";
		bus_proxy_client = "/soc/qcom,bus_proxy_client";
		keepalive_opp_table = "/soc/keepalive-opp-table";
		snoc_cnoc_keepalive = "/soc/qcom,snoc_cnoc_keepalive";
		cdsp_keepalive = "/soc/qcom,cdsp_keepalive";
		clock_rpmh = "/soc/qcom,rpmhclk";
		clock_aop = "/soc/qcom,aopclk";
		clock_gcc = "/soc/qcom,gcc";
		clock_videocc = "/soc/qcom,videocc@ab00000";
		clock_camcc = "/soc/qcom,camcc";
		clock_dispcc = "/soc/qcom,dispcc";
		clock_npucc = "/soc/qcom,npucc";
		clock_gpucc = "/soc/qcom,gpucc";
		clock_scc = "/soc/qcom,scc@2b10000";
		cpucc_debug = "/soc/syscon@182a0018";
		mccc_debug = "/soc/syscon@90b0000";
		clock_cpucc = "/soc/qcom,cpucc";
		lmh_dcvs0 = "/soc/qcom,cpucc/qcom,limits-dcvs@18358800";
		lmh_dcvs1 = "/soc/qcom,cpucc/qcom,limits-dcvs@18350800";
		clock_debugcc = "/soc/qcom,cc-debug";
		spmi_bus = "/soc/qcom,spmi@c440000";
		spmi_debug_bus = "/soc/qcom,spmi-debug@6b22000";
		eud = "/soc/qcom,msm-eud@88e0000";
		pil_modem = "/soc/qcom,mss@4080000";
		pil_ssc = "/soc/qcom,ssc@5c00000";
		wdog = "/soc/qcom,wdt@17c10000";
		llcc = "/soc/qcom,llcc@9200000/qcom,sm8150-llcc";
		ssc_sensors = "/soc/qcom,msm-ssc-sensors";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsr_mutex = "/soc/hwlock@1f40000";
		smem = "/soc/qcom,smem@8600000";
		apcs = "/soc/syscon@17c0000c";
		ufs_ice = "/soc/ufsice@1d90000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		ufshc_mem = "/soc/ufshc@1d84000";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		sdhc_2 = "/soc/sdhci@8804000";
		apps_rsc = "/soc/mailbox@18220000";
		disp_rsc = "/soc/mailbox@af20000";
		apcs_glb = "/soc/mailbox@17c00000";
		sp_scsr = "/soc/mailbox@188501c";
		sp_scsr_block = "/soc/syscon@1880000";
		intsp = "/soc/qcom,qsee_irq";
		glink_modem = "/soc/qcom,glink/modem";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_slpi = "/soc/qcom,glink/dsps";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		msm_hvx_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_hvx_rm";
		glink_spss = "/soc/qcom,glink/spss";
		glink_spi_xprt_wdsp = "/soc/qcom,glink/wdsp";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		qmp_npu0 = "/soc/qcom,qmp-npu-low@9818000";
		qmp_npu1 = "/soc/qcom,qmp-npu-high@9818000";
		cmd_db = "/soc/qcom,cmd-db@c3f000c";
		qcom_seecom = "/soc/qseecom@87900000";
		qcom_smcinvoke = "/soc/smcinvoke@87900000";
		qcom_rng = "/soc/qrng@793000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_tzlog = "/soc/tz-log@146bf720";
		dcc = "/soc/dcc_v2@10a2000";
		tsens0 = "/soc/tsens@c222000";
		tsens1 = "/soc/tsens@c223000";
		thermal_zones = "/soc/thermal-zones";
		cpu17_trip = "/soc/thermal-zones/cpu-1-7-lowf/trips/cpu17-trip";
		gpuss0_trip = "/soc/thermal-zones/gpuss-0-lowf/trips/gpuss0-trip";
		camera_trip = "/soc/thermal-zones/camera-lowf/trips/camera-trip";
		mdms_trip = "/soc/thermal-zones/mdm-scl-lowf/trips/mdms-trip";
		gpu_trip0 = "/soc/thermal-zones/gpuss-max-step/trips/gpu-trip0";
		pop_trip = "/soc/thermal-zones/pop-mem-step/trips/pop-trip";
		npu_trip0 = "/soc/thermal-zones/npu-step/trips/npu-trip0";
		cpu00_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config";
		cpu01_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config";
		cpu02_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config";
		cpu03_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config";
		cpu10_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config";
		cpu11_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config";
		cpu12_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config";
		cpu13_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config";
		cpu14_config = "/soc/thermal-zones/cpu-1-4-step/trips/cpu14-config";
		cpu15_config = "/soc/thermal-zones/cpu-1-5-step/trips/cpu15-config";
		cpu16_config = "/soc/thermal-zones/cpu-1-6-step/trips/cpu16-config";
		cpu17_config = "/soc/thermal-zones/cpu-1-7-step/trips/cpu17-config";
		pop_test_trip = "/soc/thermal-zones/pop-mem-test/trips/pop-test-trip";
		q6_hvx_step0 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-step0";
		q6_hvx_step1 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-step1";
		slim_aud = "/soc/slim@171c0000";
		iommu_slim_aud_ctrl_cb = "/soc/slim@171c0000/qcom,iommu_slim_ctrl_cb";
		slim_qca = "/soc/slim@17240000";
		iommu_slim_qca_ctrl_cb = "/soc/slim@17240000/qcom,iommu_slim_ctrl_cb";
		btfmslim_codec = "/soc/slim@17240000/wcn3990";
		gpi_dma0 = "/soc/qcom,gpi-dma@0x800000";
		gpi_dma1 = "/soc/qcom,gpi-dma@0xa00000";
		gpi_dma2 = "/soc/qcom,gpi-dma@0xc00000";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		ipa_smmu_ap = "/soc/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/ipa_smmu_uc";
		icnss = "/soc/qcom,icnss@18800000";
		wil6210 = "/soc/qcom,wil6210";
		tspp = "/soc/msm_tspp@0x8880000";
		tlmm = "/soc/pinctrl@03000000";
		ufs_dev_reset_assert = "/soc/pinctrl@03000000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@03000000/ufs_dev_reset_deassert";
		storage_cd = "/soc/pinctrl@03000000/storage_cd";
		sdc2_clk_on = "/soc/pinctrl@03000000/sdc2_clk_on";
		sdc2_clk_off = "/soc/pinctrl@03000000/sdc2_clk_off";
		sdc2_clk_ds_400KHz = "/soc/pinctrl@03000000/sdc2_clk_ds_400KHz";
		sdc2_clk_ds_50MHz = "/soc/pinctrl@03000000/sdc2_clk_ds_50MHz";
		sdc2_clk_ds_100MHz = "/soc/pinctrl@03000000/sdc2_clk_ds_100MHz";
		sdc2_clk_ds_200MHz = "/soc/pinctrl@03000000/sdc2_clk_ds_200MHz";
		sdc2_cmd_on = "/soc/pinctrl@03000000/sdc2_cmd_on";
		sdc2_cmd_off = "/soc/pinctrl@03000000/sdc2_cmd_off";
		sdc2_cmd_ds_400KHz = "/soc/pinctrl@03000000/sdc2_cmd_ds_400KHz";
		sdc2_cmd_ds_50MHz = "/soc/pinctrl@03000000/sdc2_cmd_ds_50MHz";
		sdc2_cmd_ds_100MHz = "/soc/pinctrl@03000000/sdc2_cmd_ds_100MHz";
		sdc2_cmd_ds_200MHz = "/soc/pinctrl@03000000/sdc2_cmd_ds_200MHz";
		sdc2_data_on = "/soc/pinctrl@03000000/sdc2_data_on";
		sdc2_data_off = "/soc/pinctrl@03000000/sdc2_data_off";
		sdc2_data_ds_400KHz = "/soc/pinctrl@03000000/sdc2_data_ds_400KHz";
		sdc2_data_ds_50MHz = "/soc/pinctrl@03000000/sdc2_data_ds_50MHz";
		sdc2_data_ds_100MHz = "/soc/pinctrl@03000000/sdc2_data_ds_100MHz";
		sdc2_data_ds_200MHz = "/soc/pinctrl@03000000/sdc2_data_ds_200MHz";
		qupv3_se12_2uart_pins = "/soc/pinctrl@03000000/qupv3_se12_2uart_pins";
		qupv3_se12_2uart_active = "/soc/pinctrl@03000000/qupv3_se12_2uart_pins/qupv3_se12_2uart_active";
		qupv3_se12_2uart_sleep = "/soc/pinctrl@03000000/qupv3_se12_2uart_pins/qupv3_se12_2uart_sleep";
		qupv3_se13_4uart_pins = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins";
		qupv3_se13_ctsrx = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins/qupv3_se13_ctsrx";
		qupv3_se13_rts = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins/qupv3_se13_rts";
		qupv3_se13_tx = "/soc/pinctrl@03000000/qupv3_se13_4uart_pins/qupv3_se13_tx";
		qupv3_se13_uart_pins = "/soc/pinctrl@03000000/qupv3_se13_uart_pins";
		qupv3_se13_cts_active = "/soc/pinctrl@03000000/qupv3_se13_uart_pins/qupv3_se13_cts_active";
		qupv3_se13_cts_sleep = "/soc/pinctrl@03000000/qupv3_se13_uart_pins/qupv3_se13_cts_sleep";
		qupv3_se13_rtstx_active = "/soc/pinctrl@03000000/qupv3_se13_uart_pins/qupv3_se13_rtstx_active";
		qupv3_se13_rtstx_sleep = "/soc/pinctrl@03000000/qupv3_se13_uart_pins/qupv3_se13_rtstx_sleep";
		qupv3_se13_rx_active = "/soc/pinctrl@03000000/qupv3_se13_uart_pins/qupv3_se13_rx_active";
		qupv3_se13_rx_sleep = "/soc/pinctrl@03000000/qupv3_se13_uart_pins/qupv3_se13_rx_sleep";
		pcie0_clkreq_default = "/soc/pinctrl@03000000/pcie0/pcie0_clkreq_default";
		pcie0_perst_default = "/soc/pinctrl@03000000/pcie0/pcie0_perst_default";
		pcie0_wake_default = "/soc/pinctrl@03000000/pcie0/pcie0_wake_default";
		pcie1_clkreq_default = "/soc/pinctrl@03000000/pcie1/pcie1_clkreq_default";
		pcie1_perst_default = "/soc/pinctrl@03000000/pcie1/pcie1_perst_default";
		pcie1_wake_default = "/soc/pinctrl@03000000/pcie1/pcie1_wake_default";
		cnss_wlan_en_active = "/soc/pinctrl@03000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@03000000/cnss_pins/cnss_wlan_en_sleep";
		wil6210_refclk3_en_pin = "/soc/pinctrl@03000000/wil6210_refclk3_en_pin";
		qupv3_se0_i2c_pins = "/soc/pinctrl@03000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_active = "/soc/pinctrl@03000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi_pins = "/soc/pinctrl@03000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_active = "/soc/pinctrl@03000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@03000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_i2c_pins = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_active = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@03000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_active = "/soc/pinctrl@03000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@03000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@03000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_active = "/soc/pinctrl@03000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@03000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_i2c_pins = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_active = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi_pins = "/soc/pinctrl@03000000/qupv3_se3_spi_pins";
		qupv3_se3_spi_active = "/soc/pinctrl@03000000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		qupv3_se3_spi_sleep = "/soc/pinctrl@03000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se3_spi_miso_sleep = "/soc/pinctrl@03000000/qupv3_se3_spi_pins/qupv3_se3_spi_miso_sleep";
		qupv3_se4_i2c_pins = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_active = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi_pins = "/soc/pinctrl@03000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_active = "/soc/pinctrl@03000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		qupv3_se4_spi_sleep = "/soc/pinctrl@03000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_i2c_pins = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_active = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi_pins = "/soc/pinctrl@03000000/qupv3_se5_spi_pins";
		qupv3_se5_spi_active = "/soc/pinctrl@03000000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_sleep = "/soc/pinctrl@03000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_active = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@03000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@03000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@03000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_i2c_pins = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_active = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se7_spi_pins = "/soc/pinctrl@03000000/qupv3_se7_spi_pins";
		qupv3_se7_spi_active = "/soc/pinctrl@03000000/qupv3_se7_spi_pins/qupv3_se7_spi_active";
		qupv3_se7_spi_sleep = "/soc/pinctrl@03000000/qupv3_se7_spi_pins/qupv3_se7_spi_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@03000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_active = "/soc/pinctrl@03000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi_pins = "/soc/pinctrl@03000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_active = "/soc/pinctrl@03000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_sleep = "/soc/pinctrl@03000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c_pins = "/soc/pinctrl@03000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_active = "/soc/pinctrl@03000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		nfc_int_active = "/soc/pinctrl@03000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@03000000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@03000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@03000000/nfc/nfc_enable_suspend";
		nfc_clk_req_active = "/soc/pinctrl@03000000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@03000000/nfc/nfc_clk_req_suspend";
		qupv3_se9_spi_pins = "/soc/pinctrl@03000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_active = "/soc/pinctrl@03000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		qupv3_se9_spi_sleep = "/soc/pinctrl@03000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		qupv3_se10_i2c_pins = "/soc/pinctrl@03000000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_active = "/soc/pinctrl@03000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se10_spi_pins = "/soc/pinctrl@03000000/qupv3_se10_spi_pins";
		qupv3_se10_spi_active = "/soc/pinctrl@03000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_sleep = "/soc/pinctrl@03000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_i2c_pins = "/soc/pinctrl@03000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_active = "/soc/pinctrl@03000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_spi_pins = "/soc/pinctrl@03000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_active = "/soc/pinctrl@03000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_sleep = "/soc/pinctrl@03000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_i2c_pins = "/soc/pinctrl@03000000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_active = "/soc/pinctrl@03000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se12_spi_pins = "/soc/pinctrl@03000000/qupv3_se12_spi_pins";
		qupv3_se12_spi_active = "/soc/pinctrl@03000000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		qupv3_se12_spi_sleep = "/soc/pinctrl@03000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se13_i2c_pins = "/soc/pinctrl@03000000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_active = "/soc/pinctrl@03000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se13_spi_pins = "/soc/pinctrl@03000000/qupv3_se13_spi_pins";
		qupv3_se13_spi_active = "/soc/pinctrl@03000000/qupv3_se13_spi_pins/qupv3_se13_spi_active";
		qupv3_se13_spi_sleep = "/soc/pinctrl@03000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se14_i2c_pins = "/soc/pinctrl@03000000/qupv3_se14_i2c_pins";
		qupv3_se14_i2c_active = "/soc/pinctrl@03000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		qupv3_se14_spi_pins = "/soc/pinctrl@03000000/qupv3_se14_spi_pins";
		qupv3_se14_spi_active = "/soc/pinctrl@03000000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		qupv3_se14_spi_sleep = "/soc/pinctrl@03000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		qupv3_se15_i2c_pins = "/soc/pinctrl@03000000/qupv3_se15_i2c_pins";
		qupv3_se15_i2c_active = "/soc/pinctrl@03000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_active";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		qupv3_se15_spi_pins = "/soc/pinctrl@03000000/qupv3_se15_spi_pins";
		qupv3_se15_spi_active = "/soc/pinctrl@03000000/qupv3_se15_spi_pins/qupv3_se15_spi_active";
		qupv3_se15_spi_sleep = "/soc/pinctrl@03000000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep";
		qupv3_se16_i2c_pins = "/soc/pinctrl@03000000/qupv3_se16_i2c_pins";
		qupv3_se16_i2c_active = "/soc/pinctrl@03000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_active";
		qupv3_se16_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_sleep";
		qupv3_se16_spi_pins = "/soc/pinctrl@03000000/qupv3_se16_spi_pins";
		qupv3_se16_spi_active = "/soc/pinctrl@03000000/qupv3_se16_spi_pins/qupv3_se16_spi_active";
		qupv3_se16_spi_sleep = "/soc/pinctrl@03000000/qupv3_se16_spi_pins/qupv3_se16_spi_sleep";
		qupv3_se17_i2c_pins = "/soc/pinctrl@03000000/qupv3_se17_i2c_pins";
		qupv3_se17_i2c_active = "/soc/pinctrl@03000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_active";
		qupv3_se17_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_sleep";
		qupv3_se17_spi_pins = "/soc/pinctrl@03000000/qupv3_se17_spi_pins";
		qupv3_se17_spi_active = "/soc/pinctrl@03000000/qupv3_se17_spi_pins/qupv3_se17_spi_active";
		qupv3_se17_spi_sleep = "/soc/pinctrl@03000000/qupv3_se17_spi_pins/qupv3_se17_spi_sleep";
		qupv3_se18_i2c_pins = "/soc/pinctrl@03000000/qupv3_se18_i2c_pins";
		qupv3_se18_i2c_active = "/soc/pinctrl@03000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_active";
		qupv3_se18_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_sleep";
		qupv3_se18_spi_pins = "/soc/pinctrl@03000000/qupv3_se18_spi_pins";
		qupv3_se18_spi_active = "/soc/pinctrl@03000000/qupv3_se18_spi_pins/qupv3_se18_spi_active";
		qupv3_se18_spi_sleep = "/soc/pinctrl@03000000/qupv3_se18_spi_pins/qupv3_se18_spi_sleep";
		qupv3_se19_i2c_pins = "/soc/pinctrl@03000000/qupv3_se19_i2c_pins";
		qupv3_se19_i2c_active = "/soc/pinctrl@03000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_active";
		qupv3_se19_i2c_sleep = "/soc/pinctrl@03000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_sleep";
		qupv3_se19_spi_pins = "/soc/pinctrl@03000000/qupv3_se19_spi_pins";
		qupv3_se19_spi_active = "/soc/pinctrl@03000000/qupv3_se19_spi_pins/qupv3_se19_spi_active";
		qupv3_se19_spi_sleep = "/soc/pinctrl@03000000/qupv3_se19_spi_pins/qupv3_se19_spi_sleep";
		aqt_intr_default = "/soc/pinctrl@03000000/aqt_intr/aqt_intr_default";
		wcd_intr_default = "/soc/pinctrl@03000000/wcd9xxx_intr/wcd_intr_default";
		cdc_reset_sleep = "/soc/pinctrl@03000000/cdc_reset_ctrl/cdc_reset_sleep";
		cdc_reset_active = "/soc/pinctrl@03000000/cdc_reset_ctrl/cdc_reset_active";
		sec_aux_pcm_sleep = "/soc/pinctrl@03000000/sec_aux_pcm/sec_aux_pcm_sleep";
		sec_aux_pcm_active = "/soc/pinctrl@03000000/sec_aux_pcm/sec_aux_pcm_active";
		sec_aux_pcm_din_sleep = "/soc/pinctrl@03000000/sec_aux_pcm_din/sec_aux_pcm_din_sleep";
		sec_aux_pcm_din_active = "/soc/pinctrl@03000000/sec_aux_pcm_din/sec_aux_pcm_din_active";
		sec_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/sec_aux_pcm_dout/sec_aux_pcm_dout_sleep";
		sec_aux_pcm_dout_active = "/soc/pinctrl@03000000/sec_aux_pcm_dout/sec_aux_pcm_dout_active";
		tert_aux_pcm_sleep = "/soc/pinctrl@03000000/tert_aux_pcm/tert_aux_pcm_sleep";
		tert_aux_pcm_active = "/soc/pinctrl@03000000/tert_aux_pcm/tert_aux_pcm_active";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@03000000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		tert_aux_pcm_din_active = "/soc/pinctrl@03000000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		tert_aux_pcm_dout_active = "/soc/pinctrl@03000000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		quat_aux_pcm_sleep = "/soc/pinctrl@03000000/quat_aux_pcm/quat_aux_pcm_sleep";
		quat_aux_pcm_active = "/soc/pinctrl@03000000/quat_aux_pcm/quat_aux_pcm_active";
		quat_aux_pcm_din_sleep = "/soc/pinctrl@03000000/quat_aux_pcm_din/quat_aux_pcm_din_sleep";
		quat_aux_pcm_din_active = "/soc/pinctrl@03000000/quat_aux_pcm_din/quat_aux_pcm_din_active";
		quat_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/quat_aux_pcm_dout/quat_aux_pcm_dout_sleep";
		quat_aux_pcm_dout_active = "/soc/pinctrl@03000000/quat_aux_pcm_dout/quat_aux_pcm_dout_active";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		pri_aux_pcm_clk_active = "/soc/pinctrl@03000000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		pri_aux_pcm_sync_active = "/soc/pinctrl@03000000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		pri_aux_pcm_din_active = "/soc/pinctrl@03000000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		pri_aux_pcm_dout_active = "/soc/pinctrl@03000000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		quin_aux_pcm_sleep = "/soc/pinctrl@03000000/quin_aux_pcm/quin_aux_pcm_sleep";
		quin_aux_pcm_active = "/soc/pinctrl@03000000/quin_aux_pcm/quin_aux_pcm_active";
		quin_aux_pcm_din_sleep = "/soc/pinctrl@03000000/quin_aux_pcm_din/quin_aux_pcm_din_sleep";
		quin_aux_pcm_din_active = "/soc/pinctrl@03000000/quin_aux_pcm_din/quin_aux_pcm_din_active";
		quin_aux_pcm_dout_sleep = "/soc/pinctrl@03000000/quin_aux_pcm_dout/quin_aux_pcm_dout_sleep";
		quin_aux_pcm_dout_active = "/soc/pinctrl@03000000/quin_aux_pcm_dout/quin_aux_pcm_dout_active";
		sec_tdm_sleep = "/soc/pinctrl@03000000/sec_tdm/sec_tdm_sleep";
		sec_tdm_active = "/soc/pinctrl@03000000/sec_tdm/sec_tdm_active";
		sec_tdm_din_sleep = "/soc/pinctrl@03000000/sec_tdm_din/sec_tdm_din_sleep";
		sec_tdm_din_active = "/soc/pinctrl@03000000/sec_tdm_din/sec_tdm_din_active";
		sec_tdm_dout_sleep = "/soc/pinctrl@03000000/sec_tdm_dout/sec_tdm_dout_sleep";
		sec_tdm_dout_active = "/soc/pinctrl@03000000/sec_tdm_dout/sec_tdm_dout_active";
		tert_tdm_sleep = "/soc/pinctrl@03000000/tert_tdm/tert_tdm_sleep";
		tert_tdm_active = "/soc/pinctrl@03000000/tert_tdm/tert_tdm_active";
		tert_tdm_din_sleep = "/soc/pinctrl@03000000/tert_tdm_din/tert_tdm_din_sleep";
		tert_tdm_din_active = "/soc/pinctrl@03000000/tert_tdm_din/tert_tdm_din_active";
		tert_tdm_dout_sleep = "/soc/pinctrl@03000000/tert_tdm_dout/tert_tdm_dout_sleep";
		tert_tdm_dout_active = "/soc/pinctrl@03000000/tert_tdm_dout/tert_tdm_dout_active";
		quat_tdm_sleep = "/soc/pinctrl@03000000/quat_tdm/quat_tdm_sleep";
		quat_tdm_active = "/soc/pinctrl@03000000/quat_tdm/quat_tdm_active";
		quat_tdm_din_sleep = "/soc/pinctrl@03000000/quat_tdm_din/quat_tdm_din_sleep";
		quat_tdm_din_active = "/soc/pinctrl@03000000/quat_tdm_din/quat_tdm_din_active";
		quat_tdm_dout_sleep = "/soc/pinctrl@03000000/quat_tdm_dout/quat_tdm_dout_sleep";
		quat_tdm_dout_active = "/soc/pinctrl@03000000/quat_tdm_dout/quat_tdm_dout_active";
		pri_tdm_clk_sleep = "/soc/pinctrl@03000000/pri_tdm_clk/pri_tdm_clk_sleep";
		pri_tdm_clk_active = "/soc/pinctrl@03000000/pri_tdm_clk/pri_tdm_clk_active";
		pri_tdm_sync_sleep = "/soc/pinctrl@03000000/pri_tdm_sync/pri_tdm_sync_sleep";
		pri_tdm_sync_active = "/soc/pinctrl@03000000/pri_tdm_sync/pri_tdm_sync_active";
		pri_tdm_din_sleep = "/soc/pinctrl@03000000/pri_tdm_din/pri_tdm_din_sleep";
		pri_tdm_din_active = "/soc/pinctrl@03000000/pri_tdm_din/pri_tdm_din_active";
		pri_tdm_dout_sleep = "/soc/pinctrl@03000000/pri_tdm_dout/pri_tdm_dout_sleep";
		pri_tdm_dout_active = "/soc/pinctrl@03000000/pri_tdm_dout/pri_tdm_dout_active";
		quin_tdm_sleep = "/soc/pinctrl@03000000/quin_tdm/quin_tdm_sleep";
		quin_tdm_active = "/soc/pinctrl@03000000/quin_tdm/quin_tdm_active";
		quin_tdm_din_sleep = "/soc/pinctrl@03000000/quin_tdm_din/quin_tdm_din_sleep";
		quin_tdm_din_active = "/soc/pinctrl@03000000/quin_tdm_din/quin_tdm_din_active";
		quin_tdm_dout_sleep = "/soc/pinctrl@03000000/quin_tdm_dout/quin_tdm_dout_sleep";
		quin_tdm_dout_active = "/soc/pinctrl@03000000/quin_tdm_dout/quin_tdm_dout_active";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@03000000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		sec_mi2s_mclk_active = "/soc/pinctrl@03000000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		sec_mi2s_sleep = "/soc/pinctrl@03000000/sec_mi2s/sec_mi2s_sleep";
		sec_mi2s_active = "/soc/pinctrl@03000000/sec_mi2s/sec_mi2s_active";
		sec_mi2s_sd0_sleep = "/soc/pinctrl@03000000/sec_mi2s_sd0/sec_mi2s_sd0_sleep";
		sec_mi2s_sd0_active = "/soc/pinctrl@03000000/sec_mi2s_sd0/sec_mi2s_sd0_active";
		sec_mi2s_sd1_sleep = "/soc/pinctrl@03000000/sec_mi2s_sd1/sec_mi2s_sd1_sleep";
		sec_mi2s_sd1_active = "/soc/pinctrl@03000000/sec_mi2s_sd1/sec_mi2s_sd1_active";
		tert_mi2s_mclk_sleep = "/soc/pinctrl@03000000/tert_mi2s_mclk/tert_mi2s_mclk_sleep";
		tert_mi2s_mclk_active = "/soc/pinctrl@03000000/tert_mi2s_mclk/tert_mi2s_mclk_active";
		tert_mi2s_sleep = "/soc/pinctrl@03000000/tert_mi2s/tert_mi2s_sleep";
		tert_mi2s_active = "/soc/pinctrl@03000000/tert_mi2s/tert_mi2s_active";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@03000000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		tert_mi2s_sd0_active = "/soc/pinctrl@03000000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@03000000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		tert_mi2s_sd1_active = "/soc/pinctrl@03000000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		quat_mi2s_mclk_sleep = "/soc/pinctrl@03000000/quat_mi2s_mclk/quat_mi2s_mclk_sleep";
		quat_mi2s_mclk_active = "/soc/pinctrl@03000000/quat_mi2s_mclk/quat_mi2s_mclk_active";
		quat_mi2s_sleep = "/soc/pinctrl@03000000/quat_mi2s/quat_mi2s_sleep";
		quat_mi2s_active = "/soc/pinctrl@03000000/quat_mi2s/quat_mi2s_active";
		quat_mi2s_sd0_sleep = "/soc/pinctrl@03000000/quat_mi2s_sd0/quat_mi2s_sd0_sleep";
		quat_mi2s_sd0_active = "/soc/pinctrl@03000000/quat_mi2s_sd0/quat_mi2s_sd0_active";
		quat_mi2s_sd1_sleep = "/soc/pinctrl@03000000/quat_mi2s_sd1/quat_mi2s_sd1_sleep";
		quat_mi2s_sd1_active = "/soc/pinctrl@03000000/quat_mi2s_sd1/quat_mi2s_sd1_active";
		quat_mi2s_sd2_sleep = "/soc/pinctrl@03000000/quat_mi2s_sd2/quat_mi2s_sd2_sleep";
		quat_mi2s_sd2_active = "/soc/pinctrl@03000000/quat_mi2s_sd2/quat_mi2s_sd2_active";
		quat_mi2s_sd3_sleep = "/soc/pinctrl@03000000/quat_mi2s_sd3/quat_mi2s_sd3_sleep";
		quat_mi2s_sd3_active = "/soc/pinctrl@03000000/quat_mi2s_sd3/quat_mi2s_sd3_active";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@03000000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		pri_mi2s_mclk_active = "/soc/pinctrl@03000000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		pri_mi2s_sck_sleep = "/soc/pinctrl@03000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		pri_mi2s_sck_active = "/soc/pinctrl@03000000/pri_mi2s_sck/pri_mi2s_sck_active";
		pri_mi2s_ws_sleep = "/soc/pinctrl@03000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		pri_mi2s_ws_active = "/soc/pinctrl@03000000/pri_mi2s_ws/pri_mi2s_ws_active";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@03000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		pri_mi2s_sd0_active = "/soc/pinctrl@03000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@03000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		pri_mi2s_sd1_active = "/soc/pinctrl@03000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		quin_mi2s_mclk_sleep = "/soc/pinctrl@03000000/quin_mi2s_mclk/quin_mi2s_mclk_sleep";
		quin_mi2s_mclk_active = "/soc/pinctrl@03000000/quin_mi2s_mclk/quin_mi2s_mclk_active";
		quin_mi2s_sleep = "/soc/pinctrl@03000000/quin_mi2s/quin_mi2s_sleep";
		quin_mi2s_active = "/soc/pinctrl@03000000/quin_mi2s/quin_mi2s_active";
		quin_mi2s_sd0_sleep = "/soc/pinctrl@03000000/quin_mi2s_sd0/quin_mi2s_sd0_sleep";
		quin_mi2s_sd0_active = "/soc/pinctrl@03000000/quin_mi2s_sd0/quin_mi2s_sd0_active";
		quin_mi2s_sd1_sleep = "/soc/pinctrl@03000000/quin_mi2s_sd1/quin_mi2s_sd1_sleep";
		quin_mi2s_sd1_active = "/soc/pinctrl@03000000/quin_mi2s_sd1/quin_mi2s_sd1_active";
		pmx_sde = "/soc/pinctrl@03000000/pmx_sde";
		sde_dsi_active = "/soc/pinctrl@03000000/pmx_sde/sde_dsi_active";
		sde_dsi_suspend = "/soc/pinctrl@03000000/pmx_sde/sde_dsi_suspend";
		sde_dsi1_active = "/soc/pinctrl@03000000/pmx_sde/sde_dsi1_active";
		sde_dsi1_suspend = "/soc/pinctrl@03000000/pmx_sde/sde_dsi1_suspend";
		sde_te_active = "/soc/pinctrl@03000000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@03000000/pmx_sde_te/sde_te_suspend";
		sde_te1_active = "/soc/pinctrl@03000000/pmx_sde_te/sde_te1_active";
		sde_te1_suspend = "/soc/pinctrl@03000000/pmx_sde_te/sde_te1_suspend";
		sde_dp_usbplug_cc_active = "/soc/pinctrl@03000000/sde_dp_usbplug_cc_active";
		sde_dp_usbplug_cc_suspend = "/soc/pinctrl@03000000/sde_dp_usbplug_cc_suspend";
		ap2mdm_active = "/soc/pinctrl@03000000/ap2mdm/ap2mdm_active";
		ap2mdm_sleep = "/soc/pinctrl@03000000/ap2mdm/ap2mdm_sleep";
		mdm2ap_active = "/soc/pinctrl@03000000/mdm2ap/mdm2ap_active";
		mdm2ap_sleep = "/soc/pinctrl@03000000/mdm2ap/mdm2ap_sleep";
		fsa_usbc_ana_en = "/soc/pinctrl@03000000/fsa_usbc_ana_en_n@100/fsa_usbc_ana_en";
		cam_sensor_mclk0_active = "/soc/pinctrl@03000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@03000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@03000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@03000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk3_suspend";
		cam_sensor_eldo2_default = "/soc/pinctrl@03000000/cam_sensor_eldo2_default";
		camera_vaf_en_default = "/soc/pinctrl@03000000/camera_vaf_en_default";
		camera_vana_en_default = "/soc/pinctrl@03000000/camera_vana_en_default";
		cam_sensor_active_rear = "/soc/pinctrl@03000000/cam_sensor_active_rear";
		cam_sensor_suspend_rear = "/soc/pinctrl@03000000/cam_sensor_suspend_rear";
		cam_sensor_active_rear_aux = "/soc/pinctrl@03000000/cam_sensor_active_rear_aux";
		cam_sensor_suspend_rear_aux = "/soc/pinctrl@03000000/cam_sensor_suspend_rear_aux";
		cam_sensor_active_front = "/soc/pinctrl@03000000/cam_sensor_active_front";
		cam_sensor_suspend_front = "/soc/pinctrl@03000000/cam_sensor_suspend_front";
		cam_sensor_active_iris = "/soc/pinctrl@03000000/cam_sensor_active_iris";
		cam_sensor_suspend_iris = "/soc/pinctrl@03000000/cam_sensor_suspend_iris";
		cam_sensor_active_triple_rear = "/soc/pinctrl@03000000/cam_sensor_active_triple_rear";
		cam_sensor_suspend_triple_rear = "/soc/pinctrl@03000000/cam_sensor_suspend_triple_rear";
		cam_sensor_active_triple_rear_aux = "/soc/pinctrl@03000000/cam_sensor_active_triple_rear_aux";
		cam_sensor_suspend_triple_rear_aux = "/soc/pinctrl@03000000/cam_sensor_suspend_triple_rear_aux";
		cam_sensor_active_triple_rear_aux2 = "/soc/pinctrl@03000000/cam_sensor_active_triple_rear_aux2";
		cam_sensor_suspend_triple_rear_aux2 = "/soc/pinctrl@03000000/cam_sensor_suspend_triple_rear_aux2";
		cci0_active = "/soc/pinctrl@03000000/cci0_active";
		cci0_suspend = "/soc/pinctrl@03000000/cci0_suspend";
		cci1_active = "/soc/pinctrl@03000000/cci1_active";
		cci1_suspend = "/soc/pinctrl@03000000/cci1_suspend";
		cci2_active = "/soc/pinctrl@03000000/cci2_active";
		cci2_suspend = "/soc/pinctrl@03000000/cci2_suspend";
		cci3_active = "/soc/pinctrl@03000000/cci3_active";
		cci3_suspend = "/soc/pinctrl@03000000/cci3_suspend";
		tsif0_signals_active = "/soc/pinctrl@03000000/tsif0_signals_active";
		tsif0_sync_active = "/soc/pinctrl@03000000/tsif0_sync_active";
		tsif1_signals_active = "/soc/pinctrl@03000000/tsif1_signals_active";
		tsif1_sync_active = "/soc/pinctrl@03000000/tsif1_sync_active";
		trigout_a = "/soc/pinctrl@03000000/trigout_a";
		usb2_id_det_default = "/soc/pinctrl@03000000/usb2_id_det_default";
		emac_mdc = "/soc/pinctrl@03000000/emac/emac_mdc";
		emac_mdio = "/soc/pinctrl@03000000/emac/emac_mdio";
		emac_rgmii_txd0 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd0";
		emac_rgmii_txd1 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd1";
		emac_rgmii_txd2 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd2";
		emac_rgmii_txd3 = "/soc/pinctrl@03000000/emac/emac_rgmii_txd3";
		emac_rgmii_txc = "/soc/pinctrl@03000000/emac/emac_rgmii_txc";
		emac_rgmii_tx_ctl = "/soc/pinctrl@03000000/emac/emac_rgmii_tx_ctl";
		emac_rgmii_rxd0 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd0";
		emac_rgmii_rxd1 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd1";
		emac_rgmii_rxd2 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd2";
		emac_rgmii_rxd3 = "/soc/pinctrl@03000000/emac/emac_rgmii_rxd3";
		emac_rgmii_rxc = "/soc/pinctrl@03000000/emac/emac_rgmii_rxc";
		emac_rgmii_rx_ctl = "/soc/pinctrl@03000000/emac/emac_rgmii_rx_ctl";
		emac_phy_intr = "/soc/pinctrl@03000000/emac/emac_phy_intr";
		emac_phy_reset_state = "/soc/pinctrl@03000000/emac/emac_phy_reset_state";
		emac_pin_pps_0 = "/soc/pinctrl@03000000/emac/emac_pin_pps_0";
		bt_en_active = "/soc/pinctrl@03000000/bt_en_active";
		conn_power_1p8_active = "/soc/pinctrl@03000000/conn_power_1p8_active";
		conn_power_pa_active = "/soc/pinctrl@03000000/conn_power_pa_active";
		slpi_tlmm = "/soc/slpi_pinctrl@02B40000";
		qupv3_se20_i2c_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se20_i2c_pins";
		qupv3_se20_i2c_active = "/soc/slpi_pinctrl@02B40000/qupv3_se20_i2c_pins/qupv3_se20_i2c_active";
		qupv3_se20_i2c_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se20_i2c_pins/qupv3_se20_i2c_sleep";
		qupv3_se21_i2c_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se21_i2c_pins";
		qupv3_se21_i2c_active = "/soc/slpi_pinctrl@02B40000/qupv3_se21_i2c_pins/qupv3_se21_i2c_active";
		qupv3_se21_i2c_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se21_i2c_pins/qupv3_se21_i2c_sleep";
		qupv3_se22_i2c_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se22_i2c_pins";
		qupv3_se22_i2c_active = "/soc/slpi_pinctrl@02B40000/qupv3_se22_i2c_pins/qupv3_se22_i2c_active";
		qupv3_se22_i2c_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se22_i2c_pins/qupv3_se22_i2c_sleep";
		qupv3_se23_i2c_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se23_i2c_pins";
		qupv3_se23_i2c_active = "/soc/slpi_pinctrl@02B40000/qupv3_se23_i2c_pins/qupv3_se23_i2c_active";
		qupv3_se23_i2c_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se23_i2c_pins/qupv3_se23_i2c_sleep";
		qupv3_se21_spi_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se21_spi_pins";
		qupv3_se21_spi_active = "/soc/slpi_pinctrl@02B40000/qupv3_se21_spi_pins/qupv3_se21_spi_active";
		qupv3_se21_spi_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se21_spi_pins/qupv3_se21_spi_sleep";
		qupv3_se22_spi_pins = "/soc/slpi_pinctrl@02B40000/qupv3_se22_spi_pins";
		qupv3_se22_spi_active = "/soc/slpi_pinctrl@02B40000/qupv3_se22_spi_pins/qupv3_se22_spi_active";
		qupv3_se22_spi_sleep = "/soc/slpi_pinctrl@02B40000/qupv3_se22_spi_pins/qupv3_se22_spi_sleep";
		S4A = "/soc/regulator-pm8150-s4";
		pm8150_s4 = "/soc/regulator-pm8150-s4";
		S1A_LEVEL = "/soc/rpmh-regulator-msslvl/regulator-pm8150-s1-level";
		pm8150_s1_level = "/soc/rpmh-regulator-msslvl/regulator-pm8150-s1-level";
		S2A = "/soc/rpmh-regulator-smpa2/regulator-pm8150-s2";
		pm8150_s2 = "/soc/rpmh-regulator-smpa2/regulator-pm8150-s2";
		S3A_LEVEL = "/soc/rpmh-regulator-ebilvl/regulator-pm8150-s3-level";
		pm8150_s3_level = "/soc/rpmh-regulator-ebilvl/regulator-pm8150-s3-level";
		ebi_cdev = "/soc/rpmh-regulator-ebilvl/regulator-cdev";
		S5A = "/soc/rpmh-regulator-smpa5/regulator-pm8150-s5";
		pm8150_s5 = "/soc/rpmh-regulator-smpa5/regulator-pm8150-s5";
		S6A = "/soc/rpmh-regulator-smpa6/regulator-pm8150-s6";
		pm8150_s6 = "/soc/rpmh-regulator-smpa6/regulator-pm8150-s6";
		L1A = "/soc/rpmh-regulator-ldoa1/regulator-pm8150-l1";
		pm8150_l1 = "/soc/rpmh-regulator-ldoa1/regulator-pm8150-l1";
		L2A = "/soc/rpmh-regulator-ldoa2/regulator-pm8150-l2";
		pm8150_l2 = "/soc/rpmh-regulator-ldoa2/regulator-pm8150-l2";
		L3A = "/soc/rpmh-regulator-ldoa3/regulator-pm8150-l3";
		pm8150_l3 = "/soc/rpmh-regulator-ldoa3/regulator-pm8150-l3";
		L4A_LEVEL = "/soc/rpmh-regulator-lmxlvl/regulator-pm8150-l4-level";
		pm8150_l4_level = "/soc/rpmh-regulator-lmxlvl/regulator-pm8150-l4-level";
		L5A = "/soc/rpmh-regulator-ldoa5/regulator-pm8150-l5";
		pm8150_l5 = "/soc/rpmh-regulator-ldoa5/regulator-pm8150-l5";
		L5A_AO = "/soc/rpmh-regulator-ldoa5/regulator-pm8150-l5-ao";
		pm8150_l5_ao = "/soc/rpmh-regulator-ldoa5/regulator-pm8150-l5-ao";
		L6A = "/soc/rpmh-regulator-ldoa6/regulator-pm8150-l6";
		pm8150_l6 = "/soc/rpmh-regulator-ldoa6/regulator-pm8150-l6";
		L7A = "/soc/rpmh-regulator-ldoa7/regulator-pm8150-l7";
		pm8150_l7 = "/soc/rpmh-regulator-ldoa7/regulator-pm8150-l7";
		L8A_LEVEL = "/soc/rpmh-regulator-lcxlvl/regulator-pm8150-l8-level";
		pm8150_l8_level = "/soc/rpmh-regulator-lcxlvl/regulator-pm8150-l8-level";
		L9A = "/soc/rpmh-regulator-ldoa9/regulator-pm8150-l9";
		pm8150_l9 = "/soc/rpmh-regulator-ldoa9/regulator-pm8150-l9";
		L10A = "/soc/rpmh-regulator-ldoa10/regulator-pm8150-l10";
		pm8150_l10 = "/soc/rpmh-regulator-ldoa10/regulator-pm8150-l10";
		L11A = "/soc/rpmh-regulator-ldoa11/regulator-pm8150-l11";
		pm8150_l11 = "/soc/rpmh-regulator-ldoa11/regulator-pm8150-l11";
		L12A = "/soc/rpmh-regulator-ldoa12/regulator-pm8150-l12";
		pm8150_l12 = "/soc/rpmh-regulator-ldoa12/regulator-pm8150-l12";
		L12A_AO = "/soc/rpmh-regulator-ldoa12/regulator-pm8150-l12-ao";
		pm8150_l12_ao = "/soc/rpmh-regulator-ldoa12/regulator-pm8150-l12-ao";
		L13A = "/soc/rpmh-regulator-ldoa13/regulator-pm8150-l13";
		pm8150_l13 = "/soc/rpmh-regulator-ldoa13/regulator-pm8150-l13";
		L14A = "/soc/rpmh-regulator-ldoa14/regulator-pm8150-l14";
		pm8150_l14 = "/soc/rpmh-regulator-ldoa14/regulator-pm8150-l14";
		L14A_BTP = "/soc/rpmh-regulator-ldoa14/regulator-pm8150-l14-btp";
		pm8150_l14_btp = "/soc/rpmh-regulator-ldoa14/regulator-pm8150-l14-btp";
		L15A = "/soc/rpmh-regulator-ldoa15/regulator-pm8150-l15";
		pm8150_l15 = "/soc/rpmh-regulator-ldoa15/regulator-pm8150-l15";
		L16A = "/soc/rpmh-regulator-ldoa16/regulator-pm8150-l16";
		pm8150_l16 = "/soc/rpmh-regulator-ldoa16/regulator-pm8150-l16";
		L17A = "/soc/rpmh-regulator-ldoa17/regulator-pm8150-l17";
		pm8150_l17 = "/soc/rpmh-regulator-ldoa17/regulator-pm8150-l17";
		L18A = "/soc/rpmh-regulator-ldoa18/regulator-pm8150-l18";
		pm8150_l18 = "/soc/rpmh-regulator-ldoa18/regulator-pm8150-l18";
		S1C = "/soc/rpmh-regulator-smpc1/regulator-pm8150l-s1";
		pm8150l_s1 = "/soc/rpmh-regulator-smpc1/regulator-pm8150l-s1";
		S2C_LEVEL = "/soc/rpmh-regulator-gfxlvl/regulator-pm8150l-s2-level";
		pm8150l_s2_level = "/soc/rpmh-regulator-gfxlvl/regulator-pm8150l-s2-level";
		VDD_MX_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level";
		S4C_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level";
		pm8150l_s4_level = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level";
		VDD_MX_LEVEL_AO = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level-ao";
		S4C_LEVEL_AO = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level-ao";
		pm8150l_s4_level_ao = "/soc/rpmh-regulator-mxlvl/regulator-pm8150l-s4-level-ao";
		mx_cdev = "/soc/rpmh-regulator-mxlvl/mx-cdev-lvl";
		VDD_MMCX_LEVEL = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level";
		S5C_LEVEL = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level";
		pm8150l_s5_level = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level";
		VDD_MMCX_LEVEL_AO = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level-ao";
		S5C_LEVEL_AO = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level-ao";
		pm8150l_s5_level_ao = "/soc/rpmh-regulator-mmcxlvl/regulator-pm8150l-s5-level-ao";
		mm_cx_cdev = "/soc/rpmh-regulator-mmcxlvl/mm-cx-cdev-lvl";
		VDD_CX_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level";
		S6C_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level";
		pm8150l_s6_level = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level";
		VDD_CX_LEVEL_AO = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level-ao";
		S6C_LEVEL_AO = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level-ao";
		pm8150l_s6_level_ao = "/soc/rpmh-regulator-cxlvl/regulator-pm8150l-s6-level-ao";
		cx_cdev = "/soc/rpmh-regulator-cxlvl/regulator-cdev";
		S8C = "/soc/rpmh-regulator-smpc8/regulator-pm8150l-s8";
		pm8150l_s8 = "/soc/rpmh-regulator-smpc8/regulator-pm8150l-s8";
		L1C = "/soc/rpmh-regulator-ldoc1/regulator-pm8150l-l1";
		pm8150l_l1 = "/soc/rpmh-regulator-ldoc1/regulator-pm8150l-l1";
		L2C = "/soc/rpmh-regulator-ldoc2/regulator-pm8150l-l2";
		pm8150l_l2 = "/soc/rpmh-regulator-ldoc2/regulator-pm8150l-l2";
		L3C = "/soc/rpmh-regulator-ldoc3/regulator-pm8150l-l3";
		pm8150l_l3 = "/soc/rpmh-regulator-ldoc3/regulator-pm8150l-l3";
		L4C = "/soc/rpmh-regulator-ldoc4/regulator-pm8150l-l4";
		pm8150l_l4 = "/soc/rpmh-regulator-ldoc4/regulator-pm8150l-l4";
		L5C = "/soc/rpmh-regulator-ldoc5/regulator-pm8150l-l5";
		pm8150l_l5 = "/soc/rpmh-regulator-ldoc5/regulator-pm8150l-l5";
		L6C = "/soc/rpmh-regulator-ldoc6/regulator-pm8150l-l6";
		pm8150l_l6 = "/soc/rpmh-regulator-ldoc6/regulator-pm8150l-l6";
		L7C = "/soc/rpmh-regulator-ldoc7/regulator-pm8150l-l7";
		pm8150l_l7 = "/soc/rpmh-regulator-ldoc7/regulator-pm8150l-l7";
		L8C = "/soc/rpmh-regulator-ldoc8/regulator-pm8150l-l8";
		pm8150l_l8 = "/soc/rpmh-regulator-ldoc8/regulator-pm8150l-l8";
		L9C = "/soc/rpmh-regulator-ldoc9/regulator-pm8150l-l9";
		pm8150l_l9 = "/soc/rpmh-regulator-ldoc9/regulator-pm8150l-l9";
		L10C = "/soc/rpmh-regulator-ldoc10/regulator-pm8150l-l10";
		pm8150l_l10 = "/soc/rpmh-regulator-ldoc10/regulator-pm8150l-l10";
		L11C = "/soc/rpmh-regulator-ldoc11/regulator-pm8150l-l11";
		pm8150l_l11 = "/soc/rpmh-regulator-ldoc11/regulator-pm8150l-l11";
		BOB = "/soc/rpmh-regulator-bobc1/regulator-pm8150l-bob";
		pm8150l_bob = "/soc/rpmh-regulator-bobc1/regulator-pm8150l-bob";
		BOB_AO = "/soc/rpmh-regulator-bobc1/regulator-pm8150l-bob-ao";
		pm8150l_bob_ao = "/soc/rpmh-regulator-bobc1/regulator-pm8150l-bob-ao";
		S2F = "/soc/rpmh-regulator-smpf2/regulator-pm8009-s2";
		pm8009_s2 = "/soc/rpmh-regulator-smpf2/regulator-pm8009-s2";
		L2F = "/soc/rpmh-regulator-ldof2/regulator-pm8009-l2";
		pm8009_l2 = "/soc/rpmh-regulator-ldof2/regulator-pm8009-l2";
		L5F = "/soc/rpmh-regulator-ldof5/regulator-pm8009-l5";
		pm8009_l5 = "/soc/rpmh-regulator-ldof5/regulator-pm8009-l5";
		L6F = "/soc/rpmh-regulator-ldof6/regulator-pm8009-l6";
		pm8009_l6 = "/soc/rpmh-regulator-ldof6/regulator-pm8009-l6";
		refgen = "/soc/refgen-regulator@88e7000";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		rsc_apps = "/soc/ad-hoc-bus/rsc-apps";
		rsc_disp = "/soc/ad-hoc-bus/rsc-disp";
		bcm_acv = "/soc/ad-hoc-bus/bcm-acv";
		bcm_alc = "/soc/ad-hoc-bus/bcm-alc";
		bcm_mc0 = "/soc/ad-hoc-bus/bcm-mc0";
		bcm_sh0 = "/soc/ad-hoc-bus/bcm-sh0";
		bcm_mm0 = "/soc/ad-hoc-bus/bcm-mm0";
		bcm_mm1 = "/soc/ad-hoc-bus/bcm-mm1";
		bcm_sh2 = "/soc/ad-hoc-bus/bcm-sh2";
		bcm_mm2 = "/soc/ad-hoc-bus/bcm-mm2";
		bcm_sh3 = "/soc/ad-hoc-bus/bcm-sh3";
		bcm_mm3 = "/soc/ad-hoc-bus/bcm-mm3";
		bcm_sh4 = "/soc/ad-hoc-bus/bcm-sh4";
		bcm_sh5 = "/soc/ad-hoc-bus/bcm-sh5";
		bcm_sn0 = "/soc/ad-hoc-bus/bcm-sn0";
		bcm_co0 = "/soc/ad-hoc-bus/bcm-co0";
		bcm_ce0 = "/soc/ad-hoc-bus/bcm-ce0";
		bcm_sn1 = "/soc/ad-hoc-bus/bcm-sn1";
		bcm_co1 = "/soc/ad-hoc-bus/bcm-co1";
		bcm_ip0 = "/soc/ad-hoc-bus/bcm-ip0";
		bcm_cn0 = "/soc/ad-hoc-bus/bcm-cn0";
		bcm_qup0 = "/soc/ad-hoc-bus/bcm-qup0";
		bcm_sn2 = "/soc/ad-hoc-bus/bcm-sn2";
		bcm_sn3 = "/soc/ad-hoc-bus/bcm-sn3";
		bcm_sn4 = "/soc/ad-hoc-bus/bcm-sn4";
		bcm_sn5 = "/soc/ad-hoc-bus/bcm-sn5";
		bcm_sn8 = "/soc/ad-hoc-bus/bcm-sn8";
		bcm_sn9 = "/soc/ad-hoc-bus/bcm-sn9";
		bcm_sn11 = "/soc/ad-hoc-bus/bcm-sn11";
		bcm_sn12 = "/soc/ad-hoc-bus/bcm-sn12";
		bcm_sn14 = "/soc/ad-hoc-bus/bcm-sn14";
		bcm_sn15 = "/soc/ad-hoc-bus/bcm-sn15";
		bcm_acv_display = "/soc/ad-hoc-bus/bcm-acv_display";
		bcm_alc_display = "/soc/ad-hoc-bus/bcm-alc_display";
		bcm_mc0_display = "/soc/ad-hoc-bus/bcm-mc0_display";
		bcm_sh0_display = "/soc/ad-hoc-bus/bcm-sh0_display";
		bcm_mm0_display = "/soc/ad-hoc-bus/bcm-mm0_display";
		bcm_mm1_display = "/soc/ad-hoc-bus/bcm-mm1_display";
		bcm_mm2_display = "/soc/ad-hoc-bus/bcm-mm2_display";
		bcm_mm3_display = "/soc/ad-hoc-bus/bcm-mm3_display";
		fab_aggre1_noc = "/soc/ad-hoc-bus/fab-aggre1_noc";
		fab_aggre2_noc = "/soc/ad-hoc-bus/fab-aggre2_noc";
		fab_camnoc_virt = "/soc/ad-hoc-bus/fab-camnoc_virt";
		fab_compute_noc = "/soc/ad-hoc-bus/fab-compute_noc";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_dc_noc = "/soc/ad-hoc-bus/fab-dc_noc";
		fab_gem_noc = "/soc/ad-hoc-bus/fab-gem_noc";
		fab_ipa_virt = "/soc/ad-hoc-bus/fab-ipa_virt";
		fab_mc_virt = "/soc/ad-hoc-bus/fab-mc_virt";
		fab_mmss_noc = "/soc/ad-hoc-bus/fab-mmss_noc";
		fab_system_noc = "/soc/ad-hoc-bus/fab-system_noc";
		fab_gem_noc_display = "/soc/ad-hoc-bus/fab-gem_noc_display";
		fab_mc_virt_display = "/soc/ad-hoc-bus/fab-mc_virt_display";
		fab_mmss_noc_display = "/soc/ad-hoc-bus/fab-mmss_noc_display";
		mas_qhm_a1noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a1noc-cfg";
		mas_qhm_qup0 = "/soc/ad-hoc-bus/mas-qhm-qup0";
		mas_xm_emac = "/soc/ad-hoc-bus/mas-xm-emac";
		mas_xm_ufs_mem = "/soc/ad-hoc-bus/mas-xm-ufs-mem";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mas_xm_usb3_1 = "/soc/ad-hoc-bus/mas-xm-usb3-1";
		mas_qhm_a2noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a2noc-cfg";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qspi = "/soc/ad-hoc-bus/mas-qhm-qspi";
		mas_qhm_qup1 = "/soc/ad-hoc-bus/mas-qhm-qup1";
		mas_qhm_qup2 = "/soc/ad-hoc-bus/mas-qhm-qup2";
		mas_qhm_sensorss_ahb = "/soc/ad-hoc-bus/mas-qhm-sensorss-ahb";
		mas_qhm_tsif = "/soc/ad-hoc-bus/mas-qhm-tsif";
		mas_qnm_cnoc = "/soc/ad-hoc-bus/mas-qnm-cnoc";
		mas_qxm_crypto = "/soc/ad-hoc-bus/mas-qxm-crypto";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_xm_pcie3_0 = "/soc/ad-hoc-bus/mas-xm-pcie3-0";
		mas_xm_pcie3_1 = "/soc/ad-hoc-bus/mas-xm-pcie3-1";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_xm_sdc4 = "/soc/ad-hoc-bus/mas-xm-sdc4";
		mas_qxm_camnoc_hf0_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0-uncomp";
		mas_qxm_camnoc_hf1_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1-uncomp";
		mas_qxm_camnoc_sf_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf-uncomp";
		mas_qnm_npu = "/soc/ad-hoc-bus/mas-qnm-npu";
		mas_qhm_spdm = "/soc/ad-hoc-bus/mas-qhm-spdm";
		mas_qnm_snoc = "/soc/ad-hoc-bus/mas-qnm-snoc";
		mas_xm_qdss_dap = "/soc/ad-hoc-bus/mas-xm-qdss-dap";
		mas_qhm_cnoc_dc_noc = "/soc/ad-hoc-bus/mas-qhm-cnoc-dc-noc";
		mas_acm_apps = "/soc/ad-hoc-bus/mas-acm-apps";
		mas_acm_gpu_tcu = "/soc/ad-hoc-bus/mas-acm-gpu-tcu";
		mas_acm_sys_tcu = "/soc/ad-hoc-bus/mas-acm-sys-tcu";
		mas_qhm_gemnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-gemnoc-cfg";
		mas_qnm_cmpnoc = "/soc/ad-hoc-bus/mas-qnm-cmpnoc";
		mas_qnm_gpu = "/soc/ad-hoc-bus/mas-qnm-gpu";
		mas_qnm_mnoc_hf = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf";
		mas_qnm_mnoc_sf = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf";
		mas_qnm_pcie = "/soc/ad-hoc-bus/mas-qnm-pcie";
		mas_qnm_snoc_gc = "/soc/ad-hoc-bus/mas-qnm-snoc-gc";
		mas_qnm_snoc_sf = "/soc/ad-hoc-bus/mas-qnm-snoc-sf";
		mas_qxm_ecc = "/soc/ad-hoc-bus/mas-qxm-ecc";
		mas_ipa_core_master = "/soc/ad-hoc-bus/mas-ipa-core-master";
		mas_llcc_mc = "/soc/ad-hoc-bus/mas-llcc-mc";
		mas_qhm_mnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-mnoc-cfg";
		mas_qxm_camnoc_hf0 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0";
		mas_qxm_camnoc_hf1 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1";
		mas_qxm_camnoc_sf = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_qxm_mdp1 = "/soc/ad-hoc-bus/mas-qxm-mdp1";
		mas_qxm_rot = "/soc/ad-hoc-bus/mas-qxm-rot";
		mas_qxm_venus0 = "/soc/ad-hoc-bus/mas-qxm-venus0";
		mas_qxm_venus1 = "/soc/ad-hoc-bus/mas-qxm-venus1";
		mas_qxm_venus_arm9 = "/soc/ad-hoc-bus/mas-qxm-venus-arm9";
		mas_qhm_snoc_cfg = "/soc/ad-hoc-bus/mas-qhm-snoc-cfg";
		mas_qnm_aggre1_noc = "/soc/ad-hoc-bus/mas-qnm-aggre1-noc";
		mas_qnm_aggre2_noc = "/soc/ad-hoc-bus/mas-qnm-aggre2-noc";
		mas_qnm_gemnoc = "/soc/ad-hoc-bus/mas-qnm-gemnoc";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_xm_gic = "/soc/ad-hoc-bus/mas-xm-gic";
		mas_alc = "/soc/ad-hoc-bus/mas-alc";
		mas_qnm_mnoc_hf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf_display";
		mas_qnm_mnoc_sf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf_display";
		mas_llcc_mc_display = "/soc/ad-hoc-bus/mas-llcc-mc_display";
		mas_qxm_mdp0_display = "/soc/ad-hoc-bus/mas-qxm-mdp0_display";
		mas_qxm_mdp1_display = "/soc/ad-hoc-bus/mas-qxm-mdp1_display";
		mas_qxm_rot_display = "/soc/ad-hoc-bus/mas-qxm-rot_display";
		slv_qns_a1noc_snoc = "/soc/ad-hoc-bus/slv-qns-a1noc-snoc";
		slv_srvc_aggre1_noc = "/soc/ad-hoc-bus/slv-srvc-aggre1-noc";
		slv_qns_a2noc_snoc = "/soc/ad-hoc-bus/slv-qns-a2noc-snoc";
		slv_qns_pcie_mem_noc = "/soc/ad-hoc-bus/slv-qns-pcie-mem-noc";
		slv_srvc_aggre2_noc = "/soc/ad-hoc-bus/slv-srvc-aggre2-noc";
		slv_qns_camnoc_uncomp = "/soc/ad-hoc-bus/slv-qns-camnoc-uncomp";
		slv_qns_cdsp_mem_noc = "/soc/ad-hoc-bus/slv-qns-cdsp-mem-noc";
		slv_qhs_a1_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a1-noc-cfg";
		slv_qhs_a2_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a2-noc-cfg";
		slv_qhs_ahb2phy_south = "/soc/ad-hoc-bus/slv-qhs-ahb2phy-south";
		slv_qhs_aop = "/soc/ad-hoc-bus/slv-qhs-aop";
		slv_qhs_aoss = "/soc/ad-hoc-bus/slv-qhs-aoss";
		slv_qhs_camera_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_compute_dsp = "/soc/ad-hoc-bus/slv-qhs-compute-dsp";
		slv_qhs_cpr_cx = "/soc/ad-hoc-bus/slv-qhs-cpr-cx";
		slv_qhs_cpr_mmcx = "/soc/ad-hoc-bus/slv-qhs-cpr-mmcx";
		slv_qhs_cpr_mx = "/soc/ad-hoc-bus/slv-qhs-cpr-mx";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_ddrss_cfg = "/soc/ad-hoc-bus/slv-qhs-ddrss-cfg";
		slv_qhs_display_cfg = "/soc/ad-hoc-bus/slv-qhs-display-cfg";
		slv_qhs_emac_cfg = "/soc/ad-hoc-bus/slv-qhs-emac-cfg";
		slv_qhs_glm = "/soc/ad-hoc-bus/slv-qhs-glm";
		slv_qhs_gpuss_cfg = "/soc/ad-hoc-bus/slv-qhs-gpuss-cfg";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa = "/soc/ad-hoc-bus/slv-qhs-ipa";
		slv_qhs_mnoc_cfg = "/soc/ad-hoc-bus/slv-qhs-mnoc-cfg";
		slv_qhs_npu_cfg = "/soc/ad-hoc-bus/slv-qhs-npu-cfg";
		slv_qhs_pcie0_cfg = "/soc/ad-hoc-bus/slv-qhs-pcie0-cfg";
		slv_qhs_pcie1_cfg = "/soc/ad-hoc-bus/slv-qhs-pcie1-cfg";
		slv_qhs_phy_refgen_north = "/soc/ad-hoc-bus/slv-qhs-phy-refgen-north";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qspi = "/soc/ad-hoc-bus/slv-qhs-qspi";
		slv_qhs_qupv3_east = "/soc/ad-hoc-bus/slv-qhs-qupv3-east";
		slv_qhs_qupv3_north = "/soc/ad-hoc-bus/slv-qhs-qupv3-north";
		slv_qhs_qupv3_south = "/soc/ad-hoc-bus/slv-qhs-qupv3-south";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_qhs_sdc4 = "/soc/ad-hoc-bus/slv-qhs-sdc4";
		slv_qhs_snoc_cfg = "/soc/ad-hoc-bus/slv-qhs-snoc-cfg";
		slv_qhs_spdm = "/soc/ad-hoc-bus/slv-qhs-spdm";
		slv_qhs_spss_cfg = "/soc/ad-hoc-bus/slv-qhs-spss-cfg";
		slv_qhs_ssc_cfg = "/soc/ad-hoc-bus/slv-qhs-ssc-cfg";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_tlmm_east = "/soc/ad-hoc-bus/slv-qhs-tlmm-east";
		slv_qhs_tlmm_north = "/soc/ad-hoc-bus/slv-qhs-tlmm-north";
		slv_qhs_tlmm_south = "/soc/ad-hoc-bus/slv-qhs-tlmm-south";
		slv_qhs_tlmm_west = "/soc/ad-hoc-bus/slv-qhs-tlmm-west";
		slv_qhs_tsif = "/soc/ad-hoc-bus/slv-qhs-tsif";
		slv_qhs_ufs_card_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-card-cfg";
		slv_qhs_ufs_mem_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-mem-cfg";
		slv_qhs_usb3_0 = "/soc/ad-hoc-bus/slv-qhs-usb3-0";
		slv_qhs_usb3_1 = "/soc/ad-hoc-bus/slv-qhs-usb3-1";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_qns_cnoc_a2noc = "/soc/ad-hoc-bus/slv-qns-cnoc-a2noc";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_qhs_llcc = "/soc/ad-hoc-bus/slv-qhs-llcc";
		slv_qhs_memnoc = "/soc/ad-hoc-bus/slv-qhs-memnoc";
		slv_qhs_mdsp_ms_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-mdsp-ms-mpu-cfg";
		slv_qns_ecc = "/soc/ad-hoc-bus/slv-qns-ecc";
		slv_qns_gem_noc_snoc = "/soc/ad-hoc-bus/slv-qns-gem-noc-snoc";
		slv_qns_llcc = "/soc/ad-hoc-bus/slv-qns-llcc";
		slv_srvc_gemnoc = "/soc/ad-hoc-bus/slv-srvc-gemnoc";
		slv_ipa_core_slave = "/soc/ad-hoc-bus/slv-ipa-core-slave";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_qns2_mem_noc = "/soc/ad-hoc-bus/slv-qns2-mem-noc";
		slv_qns_mem_noc_hf = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf";
		slv_srvc_mnoc = "/soc/ad-hoc-bus/slv-srvc-mnoc";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_qns_cnoc = "/soc/ad-hoc-bus/slv-qns-cnoc";
		slv_qns_gemnoc_gc = "/soc/ad-hoc-bus/slv-qns-gemnoc-gc";
		slv_qns_gemnoc_sf = "/soc/ad-hoc-bus/slv-qns-gemnoc-sf";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_xs_pcie_0 = "/soc/ad-hoc-bus/slv-xs-pcie-0";
		slv_xs_pcie_1 = "/soc/ad-hoc-bus/slv-xs-pcie-1";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		slv_qns_llcc_display = "/soc/ad-hoc-bus/slv-qns-llcc_display";
		slv_ebi_display = "/soc/ad-hoc-bus/slv-ebi_display";
		slv_qns2_mem_noc_display = "/soc/ad-hoc-bus/slv-qns2-mem-noc_display";
		slv_qns_mem_noc_hf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf_display";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie_rc0 = "/soc/qcom,pcie@1c00000/pcie_rc0";
		mhi_1 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0";
		mhi_netdev_2 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		mhi_netdev_3 = "/soc/qcom,pcie@1c00000/pcie_rc0/qcom,mhi@0/mhi_devices/mhi_rmnet@1";
		pcie0_msi = "/soc/qcom,pcie0_msi@17a00040";
		pcie1 = "/soc/qcom,pcie@1c08000";
		pcie_rc1 = "/soc/qcom,pcie@1c08000/pcie_rc1";
		mhi_0 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0";
		mhi_netdev_0 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0/mhi_devices/mhi_rmnet@0";
		mhi_netdev_1 = "/soc/qcom,pcie@1c08000/pcie_rc1/qcom,mhi@0/mhi_devices/mhi_rmnet@1";
		pcie1_msi = "/soc/qcom,pcie1_msi@17a00040";
		modem_smp2p_out = "/soc/qcom,smp2p-modem@1799000c/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem@1799000c/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem@1799000c/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem@1799000c/qcom,smp2p-ipa-1-in";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem@1799000c/qcom,smp2p-wlan-1-in";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp@1799000c/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp@1799000c/slave-kernel";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp@1799000c/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp@1799000c/qcom,smp2p-rdbg2-in";
		dsps_smp2p_out = "/soc/qcom,smp2p-dsps@1799000c/master-kernel";
		dsps_smp2p_in = "/soc/qcom,smp2p-dsps@1799000c/slave-kernel";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-dsps@1799000c/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-dsps@1799000c/qcom,sleepstate-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp@1799000c/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp@1799000c/slave-kernel";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp@1799000c/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp@1799000c/qcom,smp2p-rdbg5-in";
		smp2p_qvrexternal5_out = "/soc/qcom,smp2p-cdsp@1799000c/qcom,smp2p-qvrexternal5-out";
		replicator_qdss = "/soc/replicator@6046000";
		replicator0_out_tmc_etr = "/soc/replicator@6046000/ports/port@0/endpoint";
		replicator0_out_replicator1_in = "/soc/replicator@6046000/ports/port@1/endpoint";
		replicator0_in_tmc_etf = "/soc/replicator@6046000/ports/port@2/endpoint";
		replicator_qdss1 = "/soc/replicator@604A000";
		replicator1_out_funnel_swao = "/soc/replicator@604A000/ports/port@0/endpoint";
		replicator1_in_replicator0_out = "/soc/replicator@604A000/ports/port@1/endpoint";
		replicator_swao = "/soc/replicator@6b0a000";
		replicator_swao_out_eud = "/soc/replicator@6b0a000/ports/port@0/endpoint";
		replicator_swao_out_funnel_in1 = "/soc/replicator@6b0a000/ports/port@1/endpoint";
		replicator_swao_in_tmc_etf_swao = "/soc/replicator@6b0a000/ports/port@2/endpoint";
		tmc_etf_swao = "/soc/tmc@6b09000";
		tmc_etf_swao_out_replicator_swao = "/soc/tmc@6b09000/ports/port@0/endpoint";
		tmc_etf_swao_in_funnel_swao = "/soc/tmc@6b09000/ports/port@1/endpoint";
		funnel_swao = "/soc/funnel@0x6b08000";
		funnel_swao_out_tmc_etf_swao = "/soc/funnel@0x6b08000/ports/port@0/endpoint";
		funnel_swao_in_ssc_etm0 = "/soc/funnel@0x6b08000/ports/port@1/endpoint";
		funnel_swao_in_replicator1_out = "/soc/funnel@0x6b08000/ports/port@2/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@0x6b08000/ports/port@3/endpoint";
		tpda_swao = "/soc/tpda@6b01000";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b01000/ports/port@0/endpoint";
		tpda_swao_in_tpdm_swao0 = "/soc/tpda@6b01000/ports/port@1/endpoint";
		tpda_swao_in_tpdm_swao1 = "/soc/tpda@6b01000/ports/port@2/endpoint";
		tpdm_swao0 = "/soc/tpdm@6b02000";
		tpdm_swao0_out_tpda_swao = "/soc/tpdm@6b02000/port/endpoint";
		tpdm_swao1 = "/soc/tpdm@6b03000";
		tpdm_swao1_out_tpda_swao = "/soc/tpdm@6b03000/port/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator0 = "/soc/tmc@6048000/port/endpoint";
		tmc_etf = "/soc/tmc@6047000";
		tmc_etf_out_replicator0 = "/soc/tmc@6047000/ports/port@0/endpoint";
		tmc_etf_in_funnel_merg = "/soc/tmc@6047000/ports/port@1/endpoint";
		funnel_merg = "/soc/funnel@6045000";
		funnel_merg_out_tmc_etf = "/soc/funnel@6045000/ports/port@0/endpoint";
		funnel_merg_in_funnel_in0 = "/soc/funnel@6045000/ports/port@1/endpoint";
		funnel_merg_in_funnel_in1 = "/soc/funnel@6045000/ports/port@2/endpoint";
		funnel_merg_in_funnel_in2 = "/soc/funnel@6045000/ports/port@3/endpoint";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/port/endpoint";
		hwevent = "/soc/hwevent@0x091866F0";
		csr = "/soc/csr@0x6001000";
		swao_csr = "/soc/csr@6b0e000";
		funnel_in0 = "/soc/funnel@0x6041000";
		funnel_in0_out_funnel_merg = "/soc/funnel@0x6041000/ports/port@0/endpoint";
		funnel_in0_in_funnel_spss = "/soc/funnel@0x6041000/ports/port@1/endpoint";
		funnel_in0_in_funnel_qatb = "/soc/funnel@0x6041000/ports/port@2/endpoint";
		funnel_in0_in_stm = "/soc/funnel@0x6041000/ports/port@3/endpoint";
		funnel_in1 = "/soc/funnel@0x6042000";
		funnel_in1_out_funnel_merg = "/soc/funnel@0x6042000/ports/port@0/endpoint";
		funnel_in1_in_funnel_dl_south = "/soc/funnel@0x6042000/ports/port@1/endpoint";
		funnel_in1_in_modem_etm0 = "/soc/funnel@0x6042000/ports/port@2/endpoint";
		funnel_in1_in_replicator_swao = "/soc/funnel@0x6042000/ports/port@3/endpoint";
		funnel_in1_in_funnel_dl_north = "/soc/funnel@0x6042000/ports/port@4/endpoint";
		funnel_in2 = "/soc/funnel@0x6043000";
		funnel_in2_out_funnel_merg = "/soc/funnel@0x6043000/ports/port@0/endpoint";
		funnel_in2_in_funnel_apss_merg = "/soc/funnel@0x6043000/ports/port@1/endpoint";
		funnel_in2_in_tpda_modem = "/soc/funnel@0x6043000/ports/port@2/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/ports/port@0/endpoint";
		tpda_in_funnel_dl_mm = "/soc/tpda@6004000/ports/port@1/endpoint";
		tpda_in_funnel_dl_mm1 = "/soc/tpda@6004000/ports/port@2/endpoint";
		tpda_in_tpdm_center = "/soc/tpda@6004000/ports/port@3/endpoint";
		tpda_in_funnel_lpass = "/soc/tpda@6004000/ports/port@4/endpoint";
		tpda_in_funnel_turing = "/soc/tpda@6004000/ports/port@5/endpoint";
		tpda_in_funnel_ddr_0 = "/soc/tpda@6004000/ports/port@6/endpoint";
		tpda_in_tpdm_vsense = "/soc/tpda@6004000/ports/port@7/endpoint";
		tpda_in_tpdm_prng = "/soc/tpda@6004000/ports/port@8/endpoint";
		tpda_in_tpdm_pimem = "/soc/tpda@6004000/ports/port@9/endpoint";
		tpda_in_tpdm_npu = "/soc/tpda@6004000/ports/port@10/endpoint";
		tpda_modem = "/soc/tpda@6832000";
		tpda_modem_out_funnel_in2 = "/soc/tpda@6832000/ports/port@0/endpoint";
		tpda_modem_in_tpdm_modem = "/soc/tpda@6832000/ports/port@1/endpoint";
		tpdm_modem = "/soc/tpdm@6830000";
		tpdm_modem_out_tpda_modem = "/soc/tpdm@6830000/port/endpoint";
		funnel_lpass = "/soc/funnel@6846000";
		funnel_lpass_out_tpda = "/soc/funnel@6846000/ports/port@0/endpoint";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@6846000/ports/port@1/endpoint";
		funnel_lpass_1 = "/soc/funnel_1@6846000";
		funnel_lpass_1_out_funnel_qatb = "/soc/funnel_1@6846000/ports/port@0/endpoint";
		funnel_lpass_1_in_audio_etm0 = "/soc/funnel_1@6846000/ports/port@1/endpoint";
		tpdm_lpass = "/soc/tpdm@6844000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@6844000/port/endpoint";
		tpdm_center = "/soc/tpdm@6c28000";
		tpdm_center_out_tpda = "/soc/tpdm@6c28000/port/endpoint";
		tpdm_dl_north = "/soc/tpdm@6ac0000";
		tpdm_dl_north_out_tpda_dl_north = "/soc/tpdm@6ac0000/port/endpoint";
		tpda_dl_north = "/soc/tpda@6ac1000";
		tpda_dl_north_out_funnel_dl_north = "/soc/tpda@6ac1000/ports/port@0/endpoint";
		tpda_dl_north_in_tpdm_dl_north = "/soc/tpda@6ac1000/ports/port@1/endpoint";
		funnel_dl_south = "/soc/funnel@69c2000";
		funnel_dl_south_out_funnel_in1 = "/soc/funnel@69c2000/ports/port@0/endpoint";
		funnel_dl_south_in_tpdm_dl_south = "/soc/funnel@69c2000/ports/port@1/endpoint";
		tpdm_dl_south = "/soc/tpdm@69c0000";
		tpdm_dl_south_out_funnel_dl_south = "/soc/tpdm@69c0000/port/endpoint";
		funnel_dl_north = "/soc/funnel@6ac2000";
		funnel_dl_north_out_funnel_in1 = "/soc/funnel@6ac2000/ports/port@0/endpoint";
		funnel_dl_north_in_tpda_dl_north = "/soc/funnel@6ac2000/ports/port@1/endpoint";
		funnel_dl_north_in_tpdm_wcss = "/soc/funnel@6ac2000/ports/port@2/endpoint";
		tpdm_wcss = "/soc/tpdm@699c000";
		tpdm_wcss_out_funnel_dl_north = "/soc/tpdm@699c000/port/endpoint";
		tpdm_prng = "/soc/tpdm@684c000";
		tpdm_prng_out_tpda = "/soc/tpdm@684c000/port/endpoint";
		funnel_spss = "/soc/funnel@6883000";
		funnel_spss_out_funnel_in0 = "/soc/funnel@6883000/ports/port@0/endpoint";
		funnel_spss_in_tpda_spss = "/soc/funnel@6883000/ports/port@1/endpoint";
		tpda_spss = "/soc/tpda@6882000";
		tpda_spss_out_funnel_spss = "/soc/tpda@6882000/ports/port@0/endpoint";
		tpda_spss_in_tpdm_spss = "/soc/tpda@6882000/ports/port@1/endpoint";
		tpdm_spss = "/soc/tpdm@6880000";
		tpdm_spss_out_tpda_spss = "/soc/tpdm@6880000/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_funnel_dl_mm = "/soc/tpdm@69d0000/port/endpoint";
		tpda_apss = "/soc/tpda@7862000";
		tpda_apss_out_funnel_apss_merg = "/soc/tpda@7862000/ports/port@0/endpoint";
		tpda_apss_in_tpdm_apss = "/soc/tpda@7862000/ports/port@1/endpoint";
		tpdm_apss = "/soc/tpdm@7860000";
		tpdm_apss_out_tpda_apss = "/soc/tpdm@7860000/port/endpoint";
		tpda_llm_silver = "/soc/tpda@78c0000";
		tpda_llm_silver_out_funnel_apss_merg = "/soc/tpda@78c0000/ports/port@0/endpoint";
		tpda_llm_silver_in_tpdm_llm_silver = "/soc/tpda@78c0000/ports/port@1/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_llm_silver = "/soc/tpdm@78a0000/port/endpoint";
		tpda_llm_gold = "/soc/tpda@78d0000";
		tpda_llm_gold_out_funnel_apss_merg = "/soc/tpda@78d0000/ports/port@0/endpoint";
		tpda_llm_gold_in_tpdm_llm_gold = "/soc/tpda@78d0000/ports/port@1/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_llm_gold = "/soc/tpdm@78b0000/port/endpoint";
		funnel_dl_mm = "/soc/funnel@6c0b000";
		funnel_dl_mm_out_tpda = "/soc/funnel@6c0b000/ports/port@0/endpoint";
		funnel_dl_mm_in_tpdm_qm = "/soc/funnel@6c0b000/ports/port@1/endpoint";
		funnel_dl_mm1 = "/soc/funnel_1@6c0b000";
		funnel_dl_mm1_out_tpda = "/soc/funnel_1@6c0b000/ports/port@0/endpoint";
		funnel_dl_mm1_in_tpdm_mm = "/soc/funnel_1@6c0b000/ports/port@1/endpoint";
		tpdm_mm = "/soc/tpdm@6c08000";
		tpdm_mm_out_funnel_dl_mm1 = "/soc/tpdm@6c08000/port/endpoint";
		funnel_turing = "/soc/funnel@6861000";
		funnel_turing_out_tpda = "/soc/funnel@6861000/ports/port@0/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6861000/ports/port@1/endpoint";
		funnel_turing_1 = "/soc/funnel_1@6861000";
		funnel_turing_1_out_funnel_qatb = "/soc/funnel_1@6861000/ports/port@0/endpoint";
		funnel_turing_1_in_turing_etm0 = "/soc/funnel_1@6861000/ports/port@1/endpoint";
		tpdm_turing = "/soc/tpdm@6860000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6860000/port/endpoint";
		funnel_ddr_0 = "/soc/funnel@6a05000";
		funnel_ddr_0_out_tpda = "/soc/funnel@6a05000/ports/port@0/endpoint";
		funnel_ddr_0_in_tpdm_ddr = "/soc/funnel@6a05000/ports/port@1/endpoint";
		tpdm_ddr = "/soc/tpdm@6A00000";
		tpdm_ddr_out_funnel_ddr_0 = "/soc/tpdm@6A00000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda = "/soc/tpdm@6850000/port/endpoint";
		tpdm_vsense = "/soc/tpdm@6840000";
		tpdm_vsense_out_tpda = "/soc/tpdm@6840000/port/endpoint";
		tpda_olc = "/soc/tpda@7832000";
		tpda_olc_out_funnel_apss_merg = "/soc/tpda@7832000/ports/port@0/endpoint";
		tpda_olc_in_tpdm_olc = "/soc/tpda@7832000/ports/port@1/endpoint";
		tpdm_olc = "/soc/tpdm@7830000";
		tpdm_olc_out_tpda_olc = "/soc/tpdm@7830000/port/endpoint";
		tpdm_npu = "/soc/tpdm@6980000";
		tpdm_npu_out_tpda = "/soc/tpdm@6980000/port/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/ports/port@0/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/ports/port@1/endpoint";
		funnel_qatb_in_funnel_lpass_1 = "/soc/funnel@6005000/ports/port@2/endpoint";
		funnel_qatb_in_funnel_turing_1 = "/soc/funnel@6005000/ports/port@3/endpoint";
		cti0_apss = "/soc/cti@78e0000";
		cti1_apss = "/soc/cti@78f0000";
		cti2_apss = "/soc/cti@7900000";
		cti0_ddr0 = "/soc/cti@6a02000";
		cti1_ddr0 = "/soc/cti@6a03000";
		cti0_ddr1 = "/soc/cti@6a10000";
		cti1_ddr1 = "/soc/cti@6a11000";
		cti0_dlmm = "/soc/cti@6c09000";
		cti1_dlmm = "/soc/cti@6c0a000";
		cti0_dlct = "/soc/cti@6c29000";
		cti1_dlct = "/soc/cti@6c2a000";
		cti0 = "/soc/cti@6010000";
		cti1 = "/soc/cti@6011000";
		cti2 = "/soc/cti@6012000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti_cpu0 = "/soc/cti@7020000";
		cti_cpu1 = "/soc/cti@7120000";
		cti_cpu2 = "/soc/cti@7220000";
		cti_cpu3 = "/soc/cti@7320000";
		cti_cpu4 = "/soc/cti@7420000";
		cti_cpu5 = "/soc/cti@7520000";
		cti_cpu6 = "/soc/cti@7620000";
		cti_cpu7 = "/soc/cti@7720000";
		cti0_swao = "/soc/cti@6b04000";
		ipcb_tgu = "/soc/tgu@6b0c000";
		turing_etm0_out_funnel_turing_1 = "/soc/turing_etm0/port/endpoint";
		dummy_eud = "/soc/dummy_sink";
		eud_in_replicator_swao = "/soc/dummy_sink/port/endpoint";
		modem_etm0_out_funnel_in1 = "/soc/modem_etm0/port/endpoint";
		audio_etm0_out_funnel_lpass_1 = "/soc/audio_etm0/port/endpoint";
		ssc_etm0_out_funnel_swao = "/soc/ssc_etm0/port/endpoint";
		funnel_apss_merg = "/soc/funnel@7810000";
		funnel_apss_merg_out_funnel_in2 = "/soc/funnel@7810000/ports/port@0/endpoint";
		funnel_apss_merg_in_funnel_apss = "/soc/funnel@7810000/ports/port@1/endpoint";
		funnel_apss_merg_in_tpda_olc = "/soc/funnel@7810000/ports/port@2/endpoint";
		funnel_apss_merg_in_tpda_llm_silver = "/soc/funnel@7810000/ports/port@3/endpoint";
		funnel_apss_merg_in_tpda_llm_gold = "/soc/funnel@7810000/ports/port@4/endpoint";
		funnel_apss_merg_in_tpda_apss = "/soc/funnel@7810000/ports/port@5/endpoint";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/port/endpoint";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_out_funnel_apss_merg = "/soc/funnel@7800000/ports/port@0/endpoint";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/ports/port@1/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/ports/port@2/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/ports/port@3/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/ports/port@4/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/ports/port@5/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/ports/port@6/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/ports/port@7/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/ports/port@8/endpoint";
		apps_smmu = "/soc/apps-smmu@0x15000000";
		anoc_1_tbu = "/soc/apps-smmu@0x15000000/anoc_1_tbu@0x15185000";
		anoc_2_tbu = "/soc/apps-smmu@0x15000000/anoc_2_tbu@0x15189000";
		mnoc_hf_1_tbu = "/soc/apps-smmu@0x15000000/mnoc_hf_1_tbu@0x15191000";
		compute_dsp_0_tbu = "/soc/apps-smmu@0x15000000/compute_dsp_0_tbu@0x15199000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_hf_0_tbu@0x1518d000";
		compute_dsp_1_tbu = "/soc/apps-smmu@0x15000000/compute_dsp_1_tbu@0x15195000";
		adsp_tbu = "/soc/apps-smmu@0x15000000/adsp_tbu@0x1519d000";
		anoc_1_pcie_tbu = "/soc/apps-smmu@0x15000000/anoc_1_pcie_tbu@0x151a1000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_sf_0_tbu@0x151a5000";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@8c0000";
		iommu_qupv3_0_geni_se_cb = "/soc/qcom,qupv3_0_geni_se@8c0000/qcom,iommu_qupv3_0_geni_se_cb";
		qupv3_se0_i2c = "/soc/i2c@880000";
		qupv3_se1_i2c = "/soc/i2c@884000";
		qupv3_se2_i2c = "/soc/i2c@888000";
		qupv3_se3_i2c = "/soc/i2c@88c000";
		qupv3_se4_i2c = "/soc/i2c@890000";
		fsa4480 = "/soc/i2c@890000/fsa4480@43";
		qupv3_se5_i2c = "/soc/i2c@894000";
		qupv3_se6_i2c = "/soc/i2c@898000";
		qupv3_se7_i2c = "/soc/i2c@89c000";
		qupv3_se0_spi = "/soc/spi@880000";
		qupv3_se1_spi = "/soc/spi@884000";
		qupv3_se2_spi = "/soc/spi@888000";
		qupv3_se3_spi = "/soc/spi@88c000";
		qupv3_se4_spi = "/soc/spi@890000";
		qupv3_se5_spi = "/soc/spi@894000";
		qupv3_se6_spi = "/soc/spi@898000";
		qupv3_se7_spi = "/soc/spi@89c000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		iommu_qupv3_1_geni_se_cb = "/soc/qcom,qupv3_1_geni_se@ac0000/qcom,iommu_qupv3_1_geni_se_cb";
		qupv3_se12_2uart = "/soc/qcom,qup_uart@0xa90000";
		qupv3_se13_4uart = "/soc/qcom,qup_uart@0xc8c000";
		qupv3_se8_i2c = "/soc/i2c@a80000";
		qupv3_se9_i2c = "/soc/i2c@a84000";
		qupv3_se10_i2c = "/soc/i2c@a88000";
		qupv3_se11_i2c = "/soc/i2c@a8c000";
		qupv3_se12_i2c = "/soc/i2c@a90000";
		qupv3_se13_i2c = "/soc/i2c@c8c000";
		qupv3_se8_spi = "/soc/spi@a80000";
		qupv3_se9_spi = "/soc/spi@a84000";
		qupv3_se10_spi = "/soc/spi@a88000";
		qupv3_se11_spi = "/soc/spi@a8c000";
		qupv3_se12_spi = "/soc/spi@a90000";
		qupv3_se13_spi = "/soc/spi@c8c000";
		qupv3_2 = "/soc/qcom,qupv3_2_geni_se@cc0000";
		iommu_qupv3_2_geni_se_cb = "/soc/qcom,qupv3_2_geni_se@cc0000/qcom,iommu_qupv3_2_geni_se_cb";
		qupv3_se14_i2c = "/soc/i2c@0xc90000";
		qupv3_se15_i2c = "/soc/i2c@0xc94000";
		qupv3_se16_i2c = "/soc/i2c@0xa94000";
		qupv3_se17_i2c = "/soc/i2c@0xc80000";
		qupv3_se18_i2c = "/soc/i2c@0xc84000";
		qupv3_se19_i2c = "/soc/i2c@0xc88000";
		qupv3_se15_spi = "/soc/spi@c90000";
		qupv3_se14_spi = "/soc/spi@c90000";
		qupv3_se16_spi = "/soc/spi@a94000";
		qupv3_se17_spi = "/soc/spi@c80000";
		qupv3_se18_spi = "/soc/spi@c84000";
		qupv3_se19_spi = "/soc/spi@c88000";
		qupv3_3 = "/soc/qcom,qupv3_3_geni_se@26c0000";
		iommu_qupv3_3_geni_se_cb = "/soc/qcom,qupv3_3_geni_se@26c0000/qcom,iommu_qupv3_3_geni_se_cb";
		qupv3_se20_i2c = "/soc/i2c@2680000";
		qupv3_se21_i2c = "/soc/i2c@2684000";
		qupv3_se22_i2c = "/soc/i2c@2688000";
		qupv3_se23_i2c = "/soc/i2c@268c000";
		qupv3_se21_spi = "/soc/spi@2684000";
		qupv3_se22_spi = "/soc/spi@2688000";
		msm_npu = "/soc/qcom,msm_npu@9800000";
		pcm0 = "/soc/qcom,msm-pcm";
		routing = "/soc/qcom,msm-pcm-routing";
		compr = "/soc/qcom,msm-compr-dsp";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		compress = "/soc/qcom,msm-compress-dsp";
		voip = "/soc/qcom,msm-voip-dsp";
		voice = "/soc/qcom,msm-pcm-voice";
		stub_codec = "/soc/qcom,msm-stub-codec";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		lsm = "/soc/qcom,msm-lsm-client";
		sb_0_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx";
		sb_0_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx";
		sb_1_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx";
		sb_1_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx";
		sb_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx";
		sb_2_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx";
		sb_3_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx";
		sb_3_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx";
		sb_4_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx";
		sb_4_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx";
		sb_5_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx";
		sb_5_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx";
		sb_6_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sb_9_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-rx";
		sb_9_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		audio_apr = "/soc/qcom,msm-audio-apr";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		snd_9360 = "/soc/qcom,msm-audio-apr/sound-pahu";
		snd_934x = "/soc/qcom,msm-audio-apr/sound-tavil";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_rx_1 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-1";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		modem0_pa = "/soc/qmi-tmd-devices/modem0/modem0_pa";
		modem0_proc = "/soc/qmi-tmd-devices/modem0/modem0_proc";
		modem0_current = "/soc/qmi-tmd-devices/modem0/modem0_current";
		modem0_skin = "/soc/qmi-tmd-devices/modem0/modem0_skin";
		modem0_vdd = "/soc/qmi-tmd-devices/modem0/modem0_vdd";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		cdsp_vdd = "/soc/qmi-tmd-devices/cdsp/cdsp_vdd";
		slpi_vdd = "/soc/qmi-tmd-devices/slpi/slpi_vdd";
		usb0 = "/soc/ssusb@a600000";
		usb2_phy0 = "/soc/hsphy@88e2000";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb1 = "/soc/ssusb@a800000";
		usb2_phy1 = "/soc/hsphy@88e3000";
		usb_qmp_phy = "/soc/ssphy@88eb000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		msm_bus = "/soc/qcom,kgsl-busmon";
		gpubw = "/soc/qcom,gpubw";
		gpu_opp_table = "/soc/gpu-opp-table";
		msm_gpu = "/soc/qcom,kgsl-3d0@2C00000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@0x02CA0000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@0x02CA0000/gfx3d_user";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@0x02CA0000/gfx3d_secure";
		gmu = "/soc/qcom,gmu@0x2C6A000";
		gmu_user = "/soc/qcom,gmu@0x2C6A000/gmu_user";
		gmu_kernel = "/soc/qcom,gmu@0x2C6A000/gmu_kernel";
		kgsl_smmu = "/soc/kgsl-smmu@0x02ca0000";
		gfx_0_tbu = "/soc/kgsl-smmu@0x02ca0000/gfx_0_tbu@0x2cc5000";
		gfx_1_tbu = "/soc/kgsl-smmu@0x02ca0000/gfx_1_tbu@0x2cc9000";
		gpu_opp_table_v2 = "/soc/gpu_opp_table_v2";
		aliases = "/aliases";
		energy_costs = "/energy-costs";
		CPU_COST_0 = "/energy-costs/core-cost0";
		CPU_COST_1 = "/energy-costs/core-cost1";
		CPU_COST_2 = "/energy-costs/core-cost2";
		CLUSTER_COST_0 = "/energy-costs/cluster-cost0";
		CLUSTER_COST_1 = "/energy-costs/cluster-cost1";
		CLUSTER_COST_2 = "/energy-costs/cluster-cost2";
		firmware = "/firmware";
		reserved_memory = "/reserved-memory";
		hyp_mem = "/reserved-memory/hyp_mem@85700000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem@85e00000";
		smem_region = "/reserved-memory/smem@86000000";
		removed_regions = "/reserved-memory/removed_regions@86200000";
		pil_camera_mem = "/reserved-memory/camera_region@8b700000";
		pil_wlan_fw_mem = "/reserved-memory/pil_wlan_fw_region@8bc00000";
		pil_npu_mem = "/reserved-memory/pil_npu_region@8bd80000";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@8be00000";
		pil_modem_mem = "/reserved-memory/modem_region@8d800000";
		pil_video_mem = "/reserved-memory/pil_video_region@96e00000";
		pil_slpi_mem = "/reserved-memory/pil_slpi_region@97300000";
		pil_ipa_fw_mem = "/reserved-memory/pil_ipa_fw_region@98700000";
		pil_ipa_gsi_mem = "/reserved-memory/pil_ipa_gsi_region@98710000";
		pil_gpu_mem = "/reserved-memory/pil_gpu_region@98715000";
		pil_spss_mem = "/reserved-memory/pil_spss_region@98800000";
		pil_cdsp_mem = "/reserved-memory/cdsp_regions@98900000";
		qseecom_mem = "/reserved-memory/qseecom_region@0x9e400000";
		cdsp_sec_mem = "/reserved-memory/cdsp_sec_regions@0xa4c00000";
		cont_splash_memory = "/reserved-memory/cont_splash_region@9c000000";
		disp_rdump_memory = "/reserved-memory/disp_rdump_region@9c000000";
		adsp_mem = "/reserved-memory/adsp_region";
		cdsp_mem = "/reserved-memory/cdsp_region";
		user_contig_mem = "/reserved-memory/user_contig_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		sp_mem = "/reserved-memory/sp_region";
		secure_display_memory = "/reserved-memory/secure_display_region";
		dump_mem = "/reserved-memory/mem_dump_region";
		vendor = "/vendor";
	};
};
