//===-- QISAMCCodeEmitter.cpp - Convert QISA code to machine code ---------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file implements the QISAMCCodeEmitter class.
//
//===----------------------------------------------------------------------===//

//#include "MCTargetDesc/QISAMCFixups.h"
#include "MCTargetDesc/QISAMCTargetDesc.h"
#include "QISACondCode.h"
#include "llvm/ADT/SmallVector.h"
#include "llvm/MC/MCCodeEmitter.h"
#include "llvm/MC/MCContext.h"
#include "llvm/MC/MCExpr.h"
#include "llvm/MC/MCFixup.h"
#include "llvm/MC/MCInst.h"
#include "llvm/MC/MCInstrInfo.h"
#include "llvm/MC/MCRegisterInfo.h"
#include "llvm/MC/MCSubtargetInfo.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/raw_ostream.h"
#include <cassert>
#include <cstdint>

using namespace llvm;

#define DEBUG_TYPE "mccodeemitter"

namespace {

class QISAMCCodeEmitter : public MCCodeEmitter {
  const MCInstrInfo &MCII;
  const MCRegisterInfo &MRI;
  MCContext &Ctx;

public:
  QISAMCCodeEmitter(const MCInstrInfo &MCII, const MCRegisterInfo &MRI,
                    MCContext &Ctx)
      : MCII(MCII), MRI(MRI), Ctx(Ctx) {}

  ~QISAMCCodeEmitter() override = default;

  // OVerride MCCodeEmitter.
  void encodeInstruction(const MCInst &MI, raw_ostream &OS,
                         SmallVectorImpl<MCFixup> &Fixups,
                         const MCSubtargetInfo &STI) const override;

  // Generated by TableGen.
  uint64_t getBinaryCodeForInstr(const MCInst &MI,
                                 SmallVectorImpl<MCFixup> &Fixups,
                                 const MCSubtargetInfo &STI) const;

  // Functions called by the generated function.

  /// \brief Return the binary encoding of operand. If the machine
  /// operand requires relocation, record the relocation and return zero.
  unsigned getMachineOpValue(const MCInst &MI, const MCOperand &MO,
                             SmallVectorImpl<MCFixup> &Fixups,
                             const MCSubtargetInfo &STI) const;

  unsigned getPC26Encoding(const MCInst &MI, unsigned OpNo,
                           SmallVectorImpl<MCFixup> &Fixups,
                           const MCSubtargetInfo &STI) const;

  unsigned getCCOpValue(const MCInst &MI, unsigned OpNo,
                           SmallVectorImpl<MCFixup> &Fixups,
                           const MCSubtargetInfo &STI) const;
};

} // end anonymous namespace

void QISAMCCodeEmitter::encodeInstruction(const MCInst &MI, raw_ostream &OS,
                                          SmallVectorImpl<MCFixup> &Fixups,
                                          const MCSubtargetInfo &STI) const {
  uint64_t Bits = getBinaryCodeForInstr(MI, Fixups, STI);
  assert(MCII.get(MI.getOpcode()).getSize() == 4 && "Unexpected instr length");

  // Emit bytes in big-endian
  for (int I = (4 - 1) * 8; I >= 0; I -= 8)
    OS << static_cast<uint8_t>((Bits >> I) & 0xff);
}

unsigned
QISAMCCodeEmitter::getMachineOpValue(const MCInst &MI, const MCOperand &MO,
                                     SmallVectorImpl<MCFixup> &Fixups,
                                     const MCSubtargetInfo &STI) const {
  if (MO.isReg())
    return MRI.getEncodingValue(MO.getReg());
  if (MO.isImm())
    return static_cast<uint64_t>(MO.getImm());
  llvm_unreachable("Unexpected operand type!");
}

unsigned QISAMCCodeEmitter::getPC26Encoding(const MCInst &MI, unsigned OpNo,
                                            SmallVectorImpl<MCFixup> &Fixups,
                                            const MCSubtargetInfo &STI) const {
  // TODO Implement.
  return 0;
}

unsigned QISAMCCodeEmitter::getCCOpValue(const MCInst &MI, unsigned OpNo,
                           SmallVectorImpl<MCFixup> &Fixups,
                           const MCSubtargetInfo &STI) const {
  
  // TODO: Update the switch case and return value
  const MCOperand &MO = MI.getOperand(OpNo);
  assert(MO.isImm() && "Immediate operand expected");
  switch (MO.getImm()) {
  case QISACC::NE: return 0;
  case QISACC::EQ:  return 1;
  case QISACC::LO: return 2;
  case QISACC::HS: return 3;
  case QISACC::NB:  return 4;
  case QISACC::GE: return 5;
  case QISACC::LT:  return 6;
  default:
    llvm_unreachable("Unknown condition code");
  }
}

//#define ENABLE_INSTR_PREDICATE_VERIFIER
#include "QISAGenMCCodeEmitter.inc"

MCCodeEmitter *llvm::createQISAMCCodeEmitter(const MCInstrInfo &MCII,
                                             const MCRegisterInfo &MRI,
                                             MCContext &Ctx) {
  return new QISAMCCodeEmitter(MCII, MRI, Ctx);
}
