{
  "design": {
    "design_info": {
      "boundary_crc": "0x7DDB7795FABA81A9",
      "device": "xc7s25csga225-1",
      "gen_directory": "../../../../CMOD_S7_Pulse.gen/sources_1/bd/clock_wizard",
      "name": "clock_wizard",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": ""
    },
    "ports": {
      "reset": {
        "direction": "I"
      },
      "clk_in1": {
        "direction": "I"
      },
      "clk_out1": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "locked": {
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "clock_wizard_clk_wiz_0_0",
        "xci_path": "ip\\clock_wizard_clk_wiz_0_0\\clock_wizard_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "833.33"
          },
          "CLKOUT1_JITTER": {
            "value": "430.512"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "668.310"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "250.000"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "62.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "83.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "3.000"
          },
          "PRIM_IN_FREQ": {
            "value": "12.000"
          }
        }
      }
    },
    "nets": {
      "clk_in1_1": {
        "ports": [
          "clk_in1",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "clk_out1"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "locked"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset"
        ]
      }
    }
  }
}