Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 17 18:01:52 2022
| Host         : EECS-DIGITAL-14 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 filtern/mconv/total_b0__9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            filtern/mconv/total_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.418ns  (logic 7.373ns (54.949%)  route 6.045ns (45.051%))
  Logic Levels:           13  (CARRY4=11 LUT3=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 13.147 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    clk_gen/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    clk_gen/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  clk_gen/clkout1_buf/O
                         net (fo=2665, unplaced)      0.584    -1.562    filtern/mconv/clk_out1
                         FDRE                                         r  filtern/mconv/total_b0__9/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 r  filtern/mconv/total_b0__9/Q
                         net (fo=2, unplaced)         0.774    -0.310    filtern/mconv/total_b0__9_n_0
                         LUT3 (Prop_lut3_I0_O)        0.295    -0.015 r  filtern/mconv/total_b0_carry_i_7__0/O
                         net (fo=1, unplaced)         0.000    -0.015    filtern/mconv/total_b0_carry_i_7__0_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     0.628 r  filtern/mconv/total_b0_carry/O[3]
                         net (fo=2, unplaced)         0.459     1.087    filtern/mconv/total_b0_carry_n_4
                         LUT3 (Prop_lut3_I2_O)        0.307     1.394 r  filtern/mconv/total_b0__14_carry_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.394    filtern/mconv/total_b0__14_carry_i_1__0_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.770 r  filtern/mconv/total_b0__14_carry/CO[3]
                         net (fo=1, unplaced)         0.000     1.770    filtern/mconv/total_b0__14_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.107 r  filtern/mconv/total_b0__14_carry__0/O[1]
                         net (fo=1, unplaced)         0.715     2.822    filtern/mconv/total_b0__14_carry__0_n_6
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884     3.706 r  filtern/mconv/total_b0__31_carry__0/O[2]
                         net (fo=1, unplaced)         0.804     4.510    filtern/mconv/total_b0__31_carry__0_n_5
                         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.653     5.163 r  filtern/mconv/total_b0__50_carry__0/O[3]
                         net (fo=1, unplaced)         0.813     5.976    filtern/mconv/total_b0__50_carry__0_n_4
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.683     6.659 r  filtern/mconv/total_b0__71_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     6.659    filtern/mconv/total_b0__71_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.891 r  filtern/mconv/total_b0__71_carry__1/O[0]
                         net (fo=1, unplaced)         0.813     7.704    filtern/mconv/total_b0__71_carry__1_n_7
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     8.254 r  filtern/mconv/total_b0__94_carry__0/O[3]
                         net (fo=4, unplaced)         0.854     9.108    filtern/mconv/total_b0__94_carry__0_n_4
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.915    10.023 r  filtern/mconv/total_b0__117_carry__1/O[3]
                         net (fo=1, unplaced)         0.813    10.836    filtern/mconv/total_b0__117_carry__1_n_4
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.683    11.519 r  filtern/mconv/total_b0__148_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000    11.519    filtern/mconv/total_b0__148_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.856 r  filtern/mconv/total_b0__148_carry__2/O[1]
                         net (fo=1, unplaced)         0.000    11.856    filtern/mconv/total_b0[13]
                         FDRE                                         r  filtern/mconv/total_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    17.235    clk_gen/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    11.854 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    12.617    clk_gen/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    12.708 r  clk_gen/clkout1_buf/O
                         net (fo=2665, unplaced)      0.439    13.147    filtern/mconv/clk_out1
                         FDRE                                         r  filtern/mconv/total_b_reg[13]/C
                         clock pessimism              0.531    13.677    
                         clock uncertainty           -0.130    13.547    
                         FDRE (Setup_fdre_C_D)        0.076    13.623    filtern/mconv/total_b_reg[13]
  -------------------------------------------------------------------
                         required time                         13.623    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  1.767    




