#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5eafd91fa4f0 .scope module, "tb_design6" "tb_design6" 2 3;
 .timescale -9 -12;
P_0x5eafd923a430 .param/l "WIDTH" 1 2 4, +C4<00000000000000000000000000000100>;
v0x5eafd92617c0_0 .var "A", 3 0;
v0x5eafd92618a0_0 .var "B", 3 0;
v0x5eafd9261940_0 .var "C", 3 0;
v0x5eafd92619e0_0 .var "D", 3 0;
v0x5eafd9261a80_0 .net "F", 5 0, v0x5eafd9224f90_0;  1 drivers
v0x5eafd9261b20_0 .var "clk", 0 0;
v0x5eafd9261bc0_0 .var "rst_n", 0 0;
v0x5eafd9261c60_0 .var "start", 0 0;
v0x5eafd9261d30_0 .net "valid", 0 0, v0x5eafd92615e0_0;  1 drivers
E_0x5eafd923d9f0 .event posedge, v0x5eafd9260ea0_0;
E_0x5eafd92396f0 .event anyedge, v0x5eafd92615e0_0;
S_0x5eafd91fa6d0 .scope module, "dut" "design6_seq" 2 13, 3 2 0, S_0x5eafd91fa4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "A";
    .port_info 4 /INPUT 4 "B";
    .port_info 5 /INPUT 4 "C";
    .port_info 6 /INPUT 4 "D";
    .port_info 7 /OUTPUT 6 "F";
    .port_info 8 /OUTPUT 1 "valid";
P_0x5eafd9238c40 .param/l "ADD_A" 1 3 23, C4<001>;
P_0x5eafd9238c80 .param/l "ADD_B" 1 3 24, C4<010>;
P_0x5eafd9238cc0 .param/l "ADD_C" 1 3 25, C4<011>;
P_0x5eafd9238d00 .param/l "ADD_D" 1 3 26, C4<100>;
P_0x5eafd9238d40 .param/l "DONE" 1 3 27, C4<101>;
P_0x5eafd9238d80 .param/l "IDLE" 1 3 22, C4<000>;
P_0x5eafd9238dc0 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000000100>;
v0x5eafd9229700_0 .net "A", 3 0, v0x5eafd92617c0_0;  1 drivers
v0x5eafd9229a70_0 .net "B", 3 0, v0x5eafd92618a0_0;  1 drivers
v0x5eafd922a1a0_0 .net "C", 3 0, v0x5eafd9261940_0;  1 drivers
v0x5eafd9224ef0_0 .net "D", 3 0, v0x5eafd92619e0_0;  1 drivers
v0x5eafd9224f90_0 .var "F", 5 0;
v0x5eafd9225a30_0 .net *"_ivl_0", 5 0, L_0x5eafd9261e00;  1 drivers
L_0x7f28384a2018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5eafd9225ad0_0 .net *"_ivl_3", 1 0, L_0x7f28384a2018;  1 drivers
v0x5eafd9260c20_0 .var "acc_reg", 5 0;
v0x5eafd9260d00_0 .net "add_out", 5 0, L_0x5eafd9261f30;  1 drivers
v0x5eafd9260de0_0 .var "clear_acc", 0 0;
v0x5eafd9260ea0_0 .net "clk", 0 0, v0x5eafd9261b20_0;  1 drivers
v0x5eafd9260f60_0 .var "current_state", 2 0;
v0x5eafd9261040_0 .var "enable_acc", 0 0;
v0x5eafd9261100_0 .var "load_output", 0 0;
v0x5eafd92611c0_0 .var "mux_out", 3 0;
v0x5eafd92612a0_0 .var "mux_sel", 1 0;
v0x5eafd9261380_0 .var "next_state", 2 0;
v0x5eafd9261460_0 .net "rst_n", 0 0, v0x5eafd9261bc0_0;  1 drivers
v0x5eafd9261520_0 .net "start", 0 0, v0x5eafd9261c60_0;  1 drivers
v0x5eafd92615e0_0 .var "valid", 0 0;
E_0x5eafd9239940 .event anyedge, v0x5eafd9260f60_0, v0x5eafd9261520_0;
E_0x5eafd923b6c0/0 .event negedge, v0x5eafd9261460_0;
E_0x5eafd923b6c0/1 .event posedge, v0x5eafd9260ea0_0;
E_0x5eafd923b6c0 .event/or E_0x5eafd923b6c0/0, E_0x5eafd923b6c0/1;
E_0x5eafd921e1d0/0 .event anyedge, v0x5eafd92612a0_0, v0x5eafd9229700_0, v0x5eafd9229a70_0, v0x5eafd922a1a0_0;
E_0x5eafd921e1d0/1 .event anyedge, v0x5eafd9224ef0_0;
E_0x5eafd921e1d0 .event/or E_0x5eafd921e1d0/0, E_0x5eafd921e1d0/1;
L_0x5eafd9261e00 .concat [ 4 2 0 0], v0x5eafd92611c0_0, L_0x7f28384a2018;
L_0x5eafd9261f30 .arith/sum 6, L_0x5eafd9261e00, v0x5eafd9260c20_0;
    .scope S_0x5eafd91fa6d0;
T_0 ;
    %wait E_0x5eafd921e1d0;
    %load/vec4 v0x5eafd92612a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5eafd92611c0_0, 0, 4;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x5eafd9229700_0;
    %store/vec4 v0x5eafd92611c0_0, 0, 4;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x5eafd9229a70_0;
    %store/vec4 v0x5eafd92611c0_0, 0, 4;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x5eafd922a1a0_0;
    %store/vec4 v0x5eafd92611c0_0, 0, 4;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x5eafd9224ef0_0;
    %store/vec4 v0x5eafd92611c0_0, 0, 4;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5eafd91fa6d0;
T_1 ;
    %wait E_0x5eafd923b6c0;
    %load/vec4 v0x5eafd9261460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5eafd9260c20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5eafd9260de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5eafd9260c20_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5eafd9261040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5eafd9260d00_0;
    %assign/vec4 v0x5eafd9260c20_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5eafd91fa6d0;
T_2 ;
    %wait E_0x5eafd923b6c0;
    %load/vec4 v0x5eafd9261460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5eafd9224f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5eafd92615e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5eafd9261100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5eafd9260c20_0;
    %assign/vec4 v0x5eafd9224f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5eafd92615e0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5eafd92615e0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5eafd91fa6d0;
T_3 ;
    %wait E_0x5eafd923b6c0;
    %load/vec4 v0x5eafd9261460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5eafd9260f60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5eafd9261380_0;
    %assign/vec4 v0x5eafd9260f60_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5eafd91fa6d0;
T_4 ;
    %wait E_0x5eafd9239940;
    %load/vec4 v0x5eafd9260f60_0;
    %store/vec4 v0x5eafd9261380_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5eafd92612a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eafd9260de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eafd9261040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eafd9261100_0, 0, 1;
    %load/vec4 v0x5eafd9260f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5eafd9261380_0, 0, 3;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eafd9260de0_0, 0, 1;
    %load/vec4 v0x5eafd9261520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5eafd9261380_0, 0, 3;
T_4.8 ;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5eafd92612a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eafd9261040_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5eafd9261380_0, 0, 3;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5eafd92612a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eafd9261040_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5eafd9261380_0, 0, 3;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5eafd92612a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eafd9261040_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5eafd9261380_0, 0, 3;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5eafd92612a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eafd9261040_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5eafd9261380_0, 0, 3;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eafd9261100_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5eafd9261380_0, 0, 3;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5eafd91fa4f0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eafd9261b20_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5eafd9261b20_0;
    %inv;
    %store/vec4 v0x5eafd9261b20_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5eafd91fa4f0;
T_6 ;
    %vpi_call 2 31 "$dumpfile", "design6.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5eafd91fa4f0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5eafd91fa4f0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eafd9261bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eafd9261c60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5eafd92617c0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5eafd92618a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5eafd9261940_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5eafd92619e0_0, 0, 4;
    %pushi/vec4 2, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5eafd923d9f0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eafd9261bc0_0, 0, 1;
    %wait E_0x5eafd923d9f0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5eafd92617c0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5eafd92618a0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5eafd9261940_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5eafd92619e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5eafd9261c60_0, 0, 1;
    %wait E_0x5eafd923d9f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5eafd9261c60_0, 0, 1;
T_7.2 ;
    %load/vec4 v0x5eafd9261d30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.3, 6;
    %wait E_0x5eafd92396f0;
    %jmp T_7.2;
T_7.3 ;
    %load/vec4 v0x5eafd9261a80_0;
    %load/vec4 v0x5eafd92617c0_0;
    %pad/u 6;
    %load/vec4 v0x5eafd92618a0_0;
    %pad/u 6;
    %add;
    %load/vec4 v0x5eafd9261940_0;
    %pad/u 6;
    %add;
    %load/vec4 v0x5eafd92619e0_0;
    %pad/u 6;
    %add;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x5eafd92617c0_0;
    %load/vec4 v0x5eafd92618a0_0;
    %add;
    %load/vec4 v0x5eafd9261940_0;
    %add;
    %load/vec4 v0x5eafd92619e0_0;
    %add;
    %vpi_call 2 50 "$display", "ERROR: Expected %0d, got %0d", S<0,vec4,u4>, v0x5eafd9261a80_0 {1 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call 2 52 "$display", "PASS: Result %0d valid", v0x5eafd9261a80_0 {0 0 0};
T_7.5 ;
    %pushi/vec4 5, 0, 32;
T_7.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.7, 5;
    %jmp/1 T_7.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5eafd923d9f0;
    %jmp T_7.6;
T_7.7 ;
    %pop/vec4 1;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_design6.v";
    "design6_seq.v";
