#ifndef __DE2-115_H
#define __DE2-115_H

#define APBPERIPH_BASE	((unsigned int)0x40010000)

#define GPIO_BASE	(APBPERIPH_BASE+0x4000)
#define GPIO_DR		*(unsigned int*)(GPIO_BASE+0x00) //out data register
#define GPIO_DDR	*(unsigned int*)(GPIO_BASE+0x04) //direction data register
#define GPIO_CTL	*(unsigned int*)(GPIO_BASE+0x08)
#define GPIO_INTEN	*(unsigned int*)(GPIO_BASE+0x30)
#define GPIO_INTMASK	*(unsigned int*)(GPIO_BASE+0x34)
#define GPIO_INTTYPE	*(unsigned int*)(GPIO_BASE+0x38)
#define GPIO_INTPOL	*(unsigned int*)(GPIO_BASE+0x3C)
#define GPIO_INTSTA	*(unsigned int*)(GPIO_BASE+0x40)
#define GPIO_INTRAW	*(unsigned int*)(GPIO_BASE+0x44)
#define GPIO_EOI	*(unsigned int*)(GPIO_BASE+0x4C) //interrupt clear
#define GPIO_EXT	*(unsigned int*)(GPIO_BASE+0x50) //pod data register
#define GPIO_SYNC	*(unsigned int*)(GPIO_BASE+0x60) //level sensitive interrupt synchronization register

#define GPIOA ((GPIO_TypeDef*)GPIO_BASE)

typedef unsigned int uint32_t;
typedef unsigned short int uint16_t;
typedef struct
{
uint32_t DR;		
uint32_t DDR;	
uint32_t CTL;	
uint32_t INTEN;	
uint32_t INTMASK;	
uint32_t INTTYPE;	
uint32_t INTPOL;	
uint32_t INTSTA;	
uint32_t INTRAW;	
uint32_t EOI;	
uint32_t EXT;	
uint32_t SYNC;	
}GPIO_TypeDef;

#endif
