--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml ULA_Test.twx ULA_Test.ncd -o ULA_Test.twr ULA_Test.pcf

Design file:              ULA_Test.ncd
Physical constraint file: ULA_Test.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock entrada<0> to Pad
------------+------------+----------------------------+--------+
            | clk (edge) |                            | Clock  |
Destination |   to PAD   |Internal Clock(s)           | Phase  |
------------+------------+----------------------------+--------+
carryOut    |   12.907(R)|ula1/entradaSomadorA_not0001|   0.000|
saida<0>    |   10.076(R)|ula1/entradaSomadorA_not0001|   0.000|
saida<1>    |    9.868(R)|ula1/entradaSomadorA_not0001|   0.000|
saida<2>    |   11.069(R)|ula1/entradaSomadorA_not0001|   0.000|
saida<3>    |   13.057(R)|ula1/entradaSomadorA_not0001|   0.000|
------------+------------+----------------------------+--------+

Clock entrada<1> to Pad
------------+------------+----------------------------+--------+
            | clk (edge) |                            | Clock  |
Destination |   to PAD   |Internal Clock(s)           | Phase  |
------------+------------+----------------------------+--------+
carryOut    |   12.798(R)|ula1/entradaSomadorA_not0001|   0.000|
saida<0>    |    9.967(R)|ula1/entradaSomadorA_not0001|   0.000|
saida<1>    |    9.759(R)|ula1/entradaSomadorA_not0001|   0.000|
saida<2>    |   10.960(R)|ula1/entradaSomadorA_not0001|   0.000|
saida<3>    |   12.948(R)|ula1/entradaSomadorA_not0001|   0.000|
------------+------------+----------------------------+--------+

Clock entrada<2> to Pad
------------+------------+----------------------------+--------+
            | clk (edge) |                            | Clock  |
Destination |   to PAD   |Internal Clock(s)           | Phase  |
------------+------------+----------------------------+--------+
carryOut    |   13.337(R)|ula1/entradaSomadorA_not0001|   0.000|
saida<0>    |   10.506(R)|ula1/entradaSomadorA_not0001|   0.000|
saida<1>    |   10.298(R)|ula1/entradaSomadorA_not0001|   0.000|
saida<2>    |   11.499(R)|ula1/entradaSomadorA_not0001|   0.000|
saida<3>    |   13.487(R)|ula1/entradaSomadorA_not0001|   0.000|
------------+------------+----------------------------+--------+

Clock entrada<3> to Pad
------------+------------+----------------------------+--------+
            | clk (edge) |                            | Clock  |
Destination |   to PAD   |Internal Clock(s)           | Phase  |
------------+------------+----------------------------+--------+
carryOut    |   12.521(R)|ula1/entradaSomadorA_not0001|   0.000|
saida<0>    |    9.690(R)|ula1/entradaSomadorA_not0001|   0.000|
saida<1>    |    9.482(R)|ula1/entradaSomadorA_not0001|   0.000|
saida<2>    |   10.683(R)|ula1/entradaSomadorA_not0001|   0.000|
saida<3>    |   12.671(R)|ula1/entradaSomadorA_not0001|   0.000|
------------+------------+----------------------------+--------+

Clock to Setup on destination clock CLKIN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKIN          |    6.173|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct  8 20:52:54 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 368 MB



