# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd" \
"../../../../project_CLOCK.srcs/sources_1/new/design_project.vhd" \
"../../../../../../labs/04-segment/display/display.srcs/sources_1/new/hex_7seg.vhd" \
"../../../../../../labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd" \

# Do not sort compile order
nosort
