

================================================================
== Vitis HLS Report for 'conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1'
================================================================
* Date:           Thu Apr 18 02:53:08 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mixed_conv_w2a8
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.164 ns|        0 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadBiasStreamsLOOP_VITIS_LOOP_240_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1512|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     438|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     438|    1575|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln239_1_fu_447_p2             |         +|   0|  0|   71|          64|           1|
    |add_ln239_fu_421_p2               |         +|   0|  0|   75|          68|           1|
    |j_1_fu_498_p2                     |         +|   0|  0|   12|           5|           1|
    |sub_ln247_fu_529_p2               |         -|   0|  0|   14|           5|           7|
    |sub_ln628_1_fu_569_p2             |         -|   0|  0|   14|           7|           7|
    |sub_ln628_fu_557_p2               |         -|   0|  0|   14|           7|           7|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op42_read_state2     |       and|   0|  0|    2|           1|           1|
    |p_Result_s_fu_625_p2              |       and|   0|  0|  128|         128|         128|
    |cmp6_i29221305_fu_458_p2          |      icmp|   0|  0|   29|          64|          64|
    |cmp6_i2922_mid1_fu_453_p2         |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln239_fu_416_p2              |      icmp|   0|  0|   30|          68|          68|
    |icmp_ln240_fu_433_p2              |      icmp|   0|  0|   10|           5|           6|
    |icmp_ln243_fu_479_p2              |      icmp|   0|  0|    9|           5|           1|
    |icmp_ln628_fu_541_p2              |      icmp|   0|  0|   10|           7|           7|
    |lshr_ln628_1_fu_619_p2            |      lshr|   0|  0|  423|           2|         128|
    |lshr_ln628_fu_613_p2              |      lshr|   0|  0|  423|         128|         128|
    |or_ln628_fu_563_p2                |        or|   0|  0|    7|           7|           3|
    |select_ln232_1_fu_463_p3          |    select|   0|  0|    2|           1|           1|
    |select_ln232_fu_439_p3            |    select|   0|  0|    5|           1|           1|
    |select_ln239_fu_471_p3            |    select|   0|  0|   64|           1|          64|
    |select_ln628_1_fu_583_p3          |    select|   0|  0|  107|           1|         128|
    |select_ln628_2_fu_591_p3          |    select|   0|  0|    7|           1|           7|
    |select_ln628_fu_575_p3            |    select|   0|  0|    7|           1|           7|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln628_1_fu_599_p2             |       xor|   0|  0|    7|           7|           2|
    |xor_ln628_fu_535_p2               |       xor|   0|  0|    7|           7|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1512|         658|         838|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_1_fu_142               |   9|          2|   64|        128|
    |indvar_flatten_fu_146    |   9|          2|   68|        136|
    |j_fu_138                 |   9|          2|    5|         10|
    |strm_in_TDATA_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  141|        282|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                     |    1|   0|    1|          0|
    |ap_done_reg                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |    1|   0|    1|          0|
    |i_1_fu_142                    |   64|   0|   64|          0|
    |indvar_flatten_fu_146         |   68|   0|   68|          0|
    |j_fu_138                      |    5|   0|    5|          0|
    |select_ln232_1_reg_692        |    1|   0|    1|          0|
    |select_ln239_reg_696          |   64|   0|   64|          0|
    |tmp_data_V_fu_150             |  128|   0|  128|          0|
    |trunc_ln246_reg_719           |    4|   0|    4|          0|
    |zext_ln239_cast_cast_reg_683  |   32|   0|   64|         32|
    |zext_ln276_cast_reg_678       |   68|   0|   68|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         |  438|   0|  470|         32|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1|  return value|
|strm_in_TVALID      |   in|    1|        axis|                                       strm_in_V_data_V|       pointer|
|strm_in_TDATA       |   in|  128|        axis|                                       strm_in_V_data_V|       pointer|
|zext_ln276          |   in|   37|     ap_none|                                             zext_ln276|        scalar|
|zext_ln239          |   in|   30|     ap_none|                                             zext_ln239|        scalar|
|bias_V_15_address0  |  out|    5|   ap_memory|                                              bias_V_15|         array|
|bias_V_15_ce0       |  out|    1|   ap_memory|                                              bias_V_15|         array|
|bias_V_15_we0       |  out|    1|   ap_memory|                                              bias_V_15|         array|
|bias_V_15_d0        |  out|    8|   ap_memory|                                              bias_V_15|         array|
|bias_V_14_address0  |  out|    5|   ap_memory|                                              bias_V_14|         array|
|bias_V_14_ce0       |  out|    1|   ap_memory|                                              bias_V_14|         array|
|bias_V_14_we0       |  out|    1|   ap_memory|                                              bias_V_14|         array|
|bias_V_14_d0        |  out|    8|   ap_memory|                                              bias_V_14|         array|
|bias_V_13_address0  |  out|    5|   ap_memory|                                              bias_V_13|         array|
|bias_V_13_ce0       |  out|    1|   ap_memory|                                              bias_V_13|         array|
|bias_V_13_we0       |  out|    1|   ap_memory|                                              bias_V_13|         array|
|bias_V_13_d0        |  out|    8|   ap_memory|                                              bias_V_13|         array|
|bias_V_12_address0  |  out|    5|   ap_memory|                                              bias_V_12|         array|
|bias_V_12_ce0       |  out|    1|   ap_memory|                                              bias_V_12|         array|
|bias_V_12_we0       |  out|    1|   ap_memory|                                              bias_V_12|         array|
|bias_V_12_d0        |  out|    8|   ap_memory|                                              bias_V_12|         array|
|bias_V_11_address0  |  out|    5|   ap_memory|                                              bias_V_11|         array|
|bias_V_11_ce0       |  out|    1|   ap_memory|                                              bias_V_11|         array|
|bias_V_11_we0       |  out|    1|   ap_memory|                                              bias_V_11|         array|
|bias_V_11_d0        |  out|    8|   ap_memory|                                              bias_V_11|         array|
|bias_V_10_address0  |  out|    5|   ap_memory|                                              bias_V_10|         array|
|bias_V_10_ce0       |  out|    1|   ap_memory|                                              bias_V_10|         array|
|bias_V_10_we0       |  out|    1|   ap_memory|                                              bias_V_10|         array|
|bias_V_10_d0        |  out|    8|   ap_memory|                                              bias_V_10|         array|
|bias_V_9_address0   |  out|    5|   ap_memory|                                               bias_V_9|         array|
|bias_V_9_ce0        |  out|    1|   ap_memory|                                               bias_V_9|         array|
|bias_V_9_we0        |  out|    1|   ap_memory|                                               bias_V_9|         array|
|bias_V_9_d0         |  out|    8|   ap_memory|                                               bias_V_9|         array|
|bias_V_8_address0   |  out|    5|   ap_memory|                                               bias_V_8|         array|
|bias_V_8_ce0        |  out|    1|   ap_memory|                                               bias_V_8|         array|
|bias_V_8_we0        |  out|    1|   ap_memory|                                               bias_V_8|         array|
|bias_V_8_d0         |  out|    8|   ap_memory|                                               bias_V_8|         array|
|bias_V_7_address0   |  out|    5|   ap_memory|                                               bias_V_7|         array|
|bias_V_7_ce0        |  out|    1|   ap_memory|                                               bias_V_7|         array|
|bias_V_7_we0        |  out|    1|   ap_memory|                                               bias_V_7|         array|
|bias_V_7_d0         |  out|    8|   ap_memory|                                               bias_V_7|         array|
|bias_V_6_address0   |  out|    5|   ap_memory|                                               bias_V_6|         array|
|bias_V_6_ce0        |  out|    1|   ap_memory|                                               bias_V_6|         array|
|bias_V_6_we0        |  out|    1|   ap_memory|                                               bias_V_6|         array|
|bias_V_6_d0         |  out|    8|   ap_memory|                                               bias_V_6|         array|
|bias_V_5_address0   |  out|    5|   ap_memory|                                               bias_V_5|         array|
|bias_V_5_ce0        |  out|    1|   ap_memory|                                               bias_V_5|         array|
|bias_V_5_we0        |  out|    1|   ap_memory|                                               bias_V_5|         array|
|bias_V_5_d0         |  out|    8|   ap_memory|                                               bias_V_5|         array|
|bias_V_4_address0   |  out|    5|   ap_memory|                                               bias_V_4|         array|
|bias_V_4_ce0        |  out|    1|   ap_memory|                                               bias_V_4|         array|
|bias_V_4_we0        |  out|    1|   ap_memory|                                               bias_V_4|         array|
|bias_V_4_d0         |  out|    8|   ap_memory|                                               bias_V_4|         array|
|bias_V_3_address0   |  out|    5|   ap_memory|                                               bias_V_3|         array|
|bias_V_3_ce0        |  out|    1|   ap_memory|                                               bias_V_3|         array|
|bias_V_3_we0        |  out|    1|   ap_memory|                                               bias_V_3|         array|
|bias_V_3_d0         |  out|    8|   ap_memory|                                               bias_V_3|         array|
|bias_V_2_address0   |  out|    5|   ap_memory|                                               bias_V_2|         array|
|bias_V_2_ce0        |  out|    1|   ap_memory|                                               bias_V_2|         array|
|bias_V_2_we0        |  out|    1|   ap_memory|                                               bias_V_2|         array|
|bias_V_2_d0         |  out|    8|   ap_memory|                                               bias_V_2|         array|
|bias_V_1_address0   |  out|    5|   ap_memory|                                               bias_V_1|         array|
|bias_V_1_ce0        |  out|    1|   ap_memory|                                               bias_V_1|         array|
|bias_V_1_we0        |  out|    1|   ap_memory|                                               bias_V_1|         array|
|bias_V_1_d0         |  out|    8|   ap_memory|                                               bias_V_1|         array|
|bias_V_address0     |  out|    5|   ap_memory|                                                 bias_V|         array|
|bias_V_ce0          |  out|    1|   ap_memory|                                                 bias_V|         array|
|bias_V_we0          |  out|    1|   ap_memory|                                                 bias_V|         array|
|bias_V_d0           |  out|    8|   ap_memory|                                                 bias_V|         array|
|strm_in_TREADY      |  out|    1|        axis|                                       strm_in_V_last_V|       pointer|
|strm_in_TLAST       |   in|    1|        axis|                                       strm_in_V_last_V|       pointer|
|strm_in_TKEEP       |   in|   16|        axis|                                       strm_in_V_keep_V|       pointer|
|strm_in_TSTRB       |   in|   16|        axis|                                       strm_in_V_strb_V|       pointer|
+--------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_V = alloca i32 1"   --->   Operation 8 'alloca' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln239_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %zext_ln239"   --->   Operation 9 'read' 'zext_ln239_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln276_read = read i37 @_ssdm_op_Read.ap_auto.i37, i37 %zext_ln276"   --->   Operation 10 'read' 'zext_ln276_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln276_cast = sext i37 %zext_ln276_read"   --->   Operation 11 'sext' 'zext_ln276_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln239_cast = sext i30 %zext_ln239_read"   --->   Operation 12 'sext' 'zext_ln239_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln239_cast_cast = zext i32 %zext_ln239_cast"   --->   Operation 13 'zext' 'zext_ln239_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 0, i1 %strm_in_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 14 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_in_V_last_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_in_V_strb_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_in_V_keep_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %strm_in_V_data_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i68 0, i68 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %i_1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i68 %indvar_flatten" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.14ns)   --->   "%icmp_ln239 = icmp_eq  i68 %indvar_flatten_load, i68 %zext_ln276_cast" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 24 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.11ns)   --->   "%add_ln239 = add i68 %indvar_flatten_load, i68 1" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 25 'add' 'add_ln239' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %icmp_ln239, void %for.inc16.i, void %for.body.i2947.preheader.exitStub" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 26 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [sources/mixed_conv_w2/mixed_conv.cpp:240]   --->   Operation 27 'load' 'j_load' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_1_load = load i64 %i_1" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 28 'load' 'i_1_load' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadBiasStreamsLOOP_VITIS_LOOP_240_1_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.75ns)   --->   "%icmp_ln240 = icmp_eq  i5 %j_load, i5 16" [sources/mixed_conv_w2/mixed_conv.cpp:240]   --->   Operation 30 'icmp' 'icmp_ln240' <Predicate = (!icmp_ln239)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.41ns)   --->   "%select_ln232 = select i1 %icmp_ln240, i5 0, i5 %j_load" [sources/mixed_conv_w2/mixed_conv.cpp:232]   --->   Operation 31 'select' 'select_ln232' <Predicate = (!icmp_ln239)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.08ns)   --->   "%add_ln239_1 = add i64 %i_1_load, i64 1" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 32 'add' 'add_ln239_1' <Predicate = (!icmp_ln239)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.13ns)   --->   "%cmp6_i2922_mid1 = icmp_ult  i64 %add_ln239_1, i64 %zext_ln239_cast_cast" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 33 'icmp' 'cmp6_i2922_mid1' <Predicate = (!icmp_ln239)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.13ns)   --->   "%cmp6_i29221305 = icmp_ult  i64 %i_1_load, i64 %zext_ln239_cast_cast" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 34 'icmp' 'cmp6_i29221305' <Predicate = (!icmp_ln239)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.17ns)   --->   "%select_ln232_1 = select i1 %icmp_ln240, i1 %cmp6_i2922_mid1, i1 %cmp6_i29221305" [sources/mixed_conv_w2/mixed_conv.cpp:232]   --->   Operation 35 'select' 'select_ln232_1' <Predicate = (!icmp_ln239)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%select_ln239 = select i1 %icmp_ln240, i64 %add_ln239_1, i64 %i_1_load" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 36 'select' 'select_ln239' <Predicate = (!icmp_ln239)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln241 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [sources/mixed_conv_w2/mixed_conv.cpp:241]   --->   Operation 37 'specpipeline' 'specpipeline_ln241' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln232 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [sources/mixed_conv_w2/mixed_conv.cpp:232]   --->   Operation 38 'specloopname' 'specloopname_ln232' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %select_ln232_1, void %for.inc.i, void %if.then.i2924" [sources/mixed_conv_w2/mixed_conv.cpp:242]   --->   Operation 39 'br' 'br_ln242' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.75ns)   --->   "%icmp_ln243 = icmp_eq  i5 %select_ln232, i5 0" [sources/mixed_conv_w2/mixed_conv.cpp:243]   --->   Operation 40 'icmp' 'icmp_ln243' <Predicate = (!icmp_ln239 & select_ln232_1)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %icmp_ln243, void %if.end.i2928, void %if.then8.i2925" [sources/mixed_conv_w2/mixed_conv.cpp:243]   --->   Operation 41 'br' 'br_ln243' <Predicate = (!icmp_ln239 & select_ln232_1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 42 'read' 'empty' <Predicate = (!icmp_ln239 & select_ln232_1 & icmp_ln243)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue i161 %empty"   --->   Operation 43 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln239 & select_ln232_1 & icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln245 = store i128 %tmp_data_V_1, i128 %tmp_data_V" [sources/mixed_conv_w2/mixed_conv.cpp:245]   --->   Operation 44 'store' 'store_ln245' <Predicate = (!icmp_ln239 & select_ln232_1 & icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln245 = br void %if.end.i2928" [sources/mixed_conv_w2/mixed_conv.cpp:245]   --->   Operation 45 'br' 'br_ln245' <Predicate = (!icmp_ln239 & select_ln232_1 & icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i5 %select_ln232" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 46 'trunc' 'trunc_ln246' <Predicate = (!icmp_ln239 & select_ln232_1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.44ns)   --->   "%switch_ln246 = switch i4 %trunc_ln246, void %arrayidx.i2991.case.15, i4 0, void %arrayidx.i2991.case.0, i4 1, void %arrayidx.i2991.case.1, i4 2, void %arrayidx.i2991.case.2, i4 3, void %arrayidx.i2991.case.3, i4 4, void %arrayidx.i2991.case.4, i4 5, void %arrayidx.i2991.case.5, i4 6, void %arrayidx.i2991.case.6, i4 7, void %arrayidx.i2991.case.7, i4 8, void %arrayidx.i2991.case.8, i4 9, void %arrayidx.i2991.case.9, i4 10, void %arrayidx.i2991.case.10, i4 11, void %arrayidx.i2991.case.11, i4 12, void %arrayidx.i2991.case.12, i4 13, void %arrayidx.i2991.case.13, i4 14, void %arrayidx.i2991.case.14" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 47 'switch' 'switch_ln246' <Predicate = (!icmp_ln239 & select_ln232_1)> <Delay = 0.44>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2991.exit" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 48 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 14)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2991.exit" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 49 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 13)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2991.exit" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 50 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 12)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2991.exit" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 51 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 11)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2991.exit" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 52 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2991.exit" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 53 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 9)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2991.exit" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 54 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2991.exit" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 55 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2991.exit" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 56 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 6)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2991.exit" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 57 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 5)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2991.exit" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 58 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 4)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2991.exit" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 59 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 3)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2991.exit" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 60 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2991.exit" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 61 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2991.exit" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 62 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 0)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln246 = br void %arrayidx.i2991.exit" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 63 'br' 'br_ln246' <Predicate = (!icmp_ln239 & select_ln232_1 & trunc_ln246 == 15)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.78ns)   --->   "%j_1 = add i5 %select_ln232, i5 1" [sources/mixed_conv_w2/mixed_conv.cpp:240]   --->   Operation 64 'add' 'j_1' <Predicate = (!icmp_ln239)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln240 = store i68 %add_ln239, i68 %indvar_flatten" [sources/mixed_conv_w2/mixed_conv.cpp:240]   --->   Operation 65 'store' 'store_ln240' <Predicate = (!icmp_ln239)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln240 = store i64 %select_ln239, i64 %i_1" [sources/mixed_conv_w2/mixed_conv.cpp:240]   --->   Operation 66 'store' 'store_ln240' <Predicate = (!icmp_ln239)> <Delay = 0.42>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln240 = store i5 %j_1, i5 %j" [sources/mixed_conv_w2/mixed_conv.cpp:240]   --->   Operation 67 'store' 'store_ln240' <Predicate = (!icmp_ln239)> <Delay = 0.42>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln240 = br void %for.body5.i" [sources/mixed_conv_w2/mixed_conv.cpp:240]   --->   Operation 68 'br' 'br_ln240' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (icmp_ln239)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.16>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = load i128 %tmp_data_V"   --->   Operation 69 'load' 'tmp_data_V_3' <Predicate = (select_ln232_1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln246, i3 0" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 70 'bitconcatenate' 'shl_ln1' <Predicate = (select_ln232_1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.77ns)   --->   "%sub_ln247 = sub i7 120, i7 %shl_ln1" [sources/mixed_conv_w2/mixed_conv.cpp:247]   --->   Operation 71 'sub' 'sub_ln247' <Predicate = (select_ln232_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.35ns)   --->   "%xor_ln628 = xor i7 %shl_ln1, i7 127"   --->   Operation 72 'xor' 'xor_ln628' <Predicate = (select_ln232_1)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.81ns)   --->   "%icmp_ln628 = icmp_ugt  i7 %sub_ln247, i7 %xor_ln628"   --->   Operation 73 'icmp' 'icmp_ln628' <Predicate = (select_ln232_1)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628)   --->   "%tmp = partselect i128 @llvm.part.select.i128, i128 %tmp_data_V_3, i32 127, i32 0"   --->   Operation 74 'partselect' 'tmp' <Predicate = (select_ln232_1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.77ns)   --->   "%sub_ln628 = sub i7 %sub_ln247, i7 %xor_ln628"   --->   Operation 75 'sub' 'sub_ln628' <Predicate = (select_ln232_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628)   --->   "%or_ln628 = or i7 %shl_ln1, i7 7"   --->   Operation 76 'or' 'or_ln628' <Predicate = (select_ln232_1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.77ns)   --->   "%sub_ln628_1 = sub i7 %xor_ln628, i7 %sub_ln247"   --->   Operation 77 'sub' 'sub_ln628_1' <Predicate = (select_ln232_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_1)   --->   "%select_ln628 = select i1 %icmp_ln628, i7 %sub_ln628, i7 %sub_ln628_1"   --->   Operation 78 'select' 'select_ln628' <Predicate = (select_ln232_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628)   --->   "%select_ln628_1 = select i1 %icmp_ln628, i128 %tmp, i128 %tmp_data_V_3"   --->   Operation 79 'select' 'select_ln628_1' <Predicate = (select_ln232_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628)   --->   "%select_ln628_2 = select i1 %icmp_ln628, i7 %or_ln628, i7 %sub_ln247"   --->   Operation 80 'select' 'select_ln628_2' <Predicate = (select_ln232_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_1)   --->   "%xor_ln628_1 = xor i7 %select_ln628, i7 127"   --->   Operation 81 'xor' 'xor_ln628_1' <Predicate = (select_ln232_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628)   --->   "%zext_ln628 = zext i7 %select_ln628_2"   --->   Operation 82 'zext' 'zext_ln628' <Predicate = (select_ln232_1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_1)   --->   "%zext_ln628_1 = zext i7 %xor_ln628_1"   --->   Operation 83 'zext' 'zext_ln628_1' <Predicate = (select_ln232_1)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln628 = lshr i128 %select_ln628_1, i128 %zext_ln628"   --->   Operation 84 'lshr' 'lshr_ln628' <Predicate = (select_ln232_1)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.73ns) (out node of the LUT)   --->   "%lshr_ln628_1 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln628_1"   --->   Operation 85 'lshr' 'lshr_ln628_1' <Predicate = (select_ln232_1)> <Delay = 0.73> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.37ns) (out node of the LUT)   --->   "%p_Result_s = and i128 %lshr_ln628, i128 %lshr_ln628_1"   --->   Operation 86 'and' 'p_Result_s' <Predicate = (select_ln232_1)> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln358 = trunc i128 %p_Result_s"   --->   Operation 87 'trunc' 'trunc_ln358' <Predicate = (select_ln232_1)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%bias_V_14_addr = getelementptr i8 %bias_V_14, i64 0, i64 %select_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 88 'getelementptr' 'bias_V_14_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 14)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i5 %bias_V_14_addr" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 89 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 14)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%bias_V_13_addr = getelementptr i8 %bias_V_13, i64 0, i64 %select_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 90 'getelementptr' 'bias_V_13_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 13)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i5 %bias_V_13_addr" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 91 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%bias_V_12_addr = getelementptr i8 %bias_V_12, i64 0, i64 %select_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 92 'getelementptr' 'bias_V_12_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 12)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i5 %bias_V_12_addr" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 93 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 12)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%bias_V_11_addr = getelementptr i8 %bias_V_11, i64 0, i64 %select_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 94 'getelementptr' 'bias_V_11_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 11)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i5 %bias_V_11_addr" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 95 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 11)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%bias_V_10_addr = getelementptr i8 %bias_V_10, i64 0, i64 %select_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 96 'getelementptr' 'bias_V_10_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 10)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i5 %bias_V_10_addr" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 97 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 10)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%bias_V_9_addr = getelementptr i8 %bias_V_9, i64 0, i64 %select_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 98 'getelementptr' 'bias_V_9_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 9)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i5 %bias_V_9_addr" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 99 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 9)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%bias_V_8_addr = getelementptr i8 %bias_V_8, i64 0, i64 %select_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 100 'getelementptr' 'bias_V_8_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 8)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i5 %bias_V_8_addr" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 101 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%bias_V_7_addr = getelementptr i8 %bias_V_7, i64 0, i64 %select_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 102 'getelementptr' 'bias_V_7_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 7)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i5 %bias_V_7_addr" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 103 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%bias_V_6_addr = getelementptr i8 %bias_V_6, i64 0, i64 %select_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 104 'getelementptr' 'bias_V_6_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 6)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i5 %bias_V_6_addr" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 105 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%bias_V_5_addr = getelementptr i8 %bias_V_5, i64 0, i64 %select_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 106 'getelementptr' 'bias_V_5_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 5)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i5 %bias_V_5_addr" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 107 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%bias_V_4_addr = getelementptr i8 %bias_V_4, i64 0, i64 %select_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 108 'getelementptr' 'bias_V_4_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 4)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i5 %bias_V_4_addr" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 109 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%bias_V_3_addr = getelementptr i8 %bias_V_3, i64 0, i64 %select_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 110 'getelementptr' 'bias_V_3_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 3)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i5 %bias_V_3_addr" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 111 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%bias_V_2_addr = getelementptr i8 %bias_V_2, i64 0, i64 %select_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 112 'getelementptr' 'bias_V_2_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 2)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i5 %bias_V_2_addr" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 113 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%bias_V_1_addr = getelementptr i8 %bias_V_1, i64 0, i64 %select_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 114 'getelementptr' 'bias_V_1_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 1)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i5 %bias_V_1_addr" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 115 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%bias_V_addr = getelementptr i8 %bias_V, i64 0, i64 %select_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 116 'getelementptr' 'bias_V_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 0)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i5 %bias_V_addr" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 117 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%bias_V_15_addr = getelementptr i8 %bias_V_15, i64 0, i64 %select_ln239" [sources/mixed_conv_w2/mixed_conv.cpp:239]   --->   Operation 118 'getelementptr' 'bias_V_15_addr' <Predicate = (select_ln232_1 & trunc_ln246 == 15)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.67ns)   --->   "%store_ln246 = store i8 %trunc_ln358, i5 %bias_V_15_addr" [sources/mixed_conv_w2/mixed_conv.cpp:246]   --->   Operation 119 'store' 'store_ln246' <Predicate = (select_ln232_1 & trunc_ln246 == 15)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.inc.i" [sources/mixed_conv_w2/mixed_conv.cpp:249]   --->   Operation 120 'br' 'br_ln249' <Predicate = (select_ln232_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln276]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln239]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ strm_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca             ) [ 0110]
i_1                     (alloca             ) [ 0110]
indvar_flatten          (alloca             ) [ 0110]
tmp_data_V              (alloca             ) [ 0111]
zext_ln239_read         (read               ) [ 0000]
zext_ln276_read         (read               ) [ 0000]
zext_ln276_cast         (sext               ) [ 0110]
zext_ln239_cast         (sext               ) [ 0000]
zext_ln239_cast_cast    (zext               ) [ 0110]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
store_ln0               (store              ) [ 0000]
store_ln0               (store              ) [ 0000]
store_ln0               (store              ) [ 0000]
br_ln0                  (br                 ) [ 0000]
indvar_flatten_load     (load               ) [ 0000]
icmp_ln239              (icmp               ) [ 0110]
add_ln239               (add                ) [ 0000]
br_ln239                (br                 ) [ 0000]
j_load                  (load               ) [ 0000]
i_1_load                (load               ) [ 0000]
specloopname_ln0        (specloopname       ) [ 0000]
icmp_ln240              (icmp               ) [ 0000]
select_ln232            (select             ) [ 0000]
add_ln239_1             (add                ) [ 0000]
cmp6_i2922_mid1         (icmp               ) [ 0000]
cmp6_i29221305          (icmp               ) [ 0000]
select_ln232_1          (select             ) [ 0111]
select_ln239            (select             ) [ 0101]
specpipeline_ln241      (specpipeline       ) [ 0000]
specloopname_ln232      (specloopname       ) [ 0000]
br_ln242                (br                 ) [ 0000]
icmp_ln243              (icmp               ) [ 0110]
br_ln243                (br                 ) [ 0000]
empty                   (read               ) [ 0000]
tmp_data_V_1            (extractvalue       ) [ 0000]
store_ln245             (store              ) [ 0000]
br_ln245                (br                 ) [ 0000]
trunc_ln246             (trunc              ) [ 0111]
switch_ln246            (switch             ) [ 0000]
br_ln246                (br                 ) [ 0000]
br_ln246                (br                 ) [ 0000]
br_ln246                (br                 ) [ 0000]
br_ln246                (br                 ) [ 0000]
br_ln246                (br                 ) [ 0000]
br_ln246                (br                 ) [ 0000]
br_ln246                (br                 ) [ 0000]
br_ln246                (br                 ) [ 0000]
br_ln246                (br                 ) [ 0000]
br_ln246                (br                 ) [ 0000]
br_ln246                (br                 ) [ 0000]
br_ln246                (br                 ) [ 0000]
br_ln246                (br                 ) [ 0000]
br_ln246                (br                 ) [ 0000]
br_ln246                (br                 ) [ 0000]
br_ln246                (br                 ) [ 0000]
j_1                     (add                ) [ 0000]
store_ln240             (store              ) [ 0000]
store_ln240             (store              ) [ 0000]
store_ln240             (store              ) [ 0000]
br_ln240                (br                 ) [ 0000]
tmp_data_V_3            (load               ) [ 0000]
shl_ln1                 (bitconcatenate     ) [ 0000]
sub_ln247               (sub                ) [ 0000]
xor_ln628               (xor                ) [ 0000]
icmp_ln628              (icmp               ) [ 0000]
tmp                     (partselect         ) [ 0000]
sub_ln628               (sub                ) [ 0000]
or_ln628                (or                 ) [ 0000]
sub_ln628_1             (sub                ) [ 0000]
select_ln628            (select             ) [ 0000]
select_ln628_1          (select             ) [ 0000]
select_ln628_2          (select             ) [ 0000]
xor_ln628_1             (xor                ) [ 0000]
zext_ln628              (zext               ) [ 0000]
zext_ln628_1            (zext               ) [ 0000]
lshr_ln628              (lshr               ) [ 0000]
lshr_ln628_1            (lshr               ) [ 0000]
p_Result_s              (and                ) [ 0000]
trunc_ln358             (trunc              ) [ 0000]
bias_V_14_addr          (getelementptr      ) [ 0000]
store_ln246             (store              ) [ 0000]
bias_V_13_addr          (getelementptr      ) [ 0000]
store_ln246             (store              ) [ 0000]
bias_V_12_addr          (getelementptr      ) [ 0000]
store_ln246             (store              ) [ 0000]
bias_V_11_addr          (getelementptr      ) [ 0000]
store_ln246             (store              ) [ 0000]
bias_V_10_addr          (getelementptr      ) [ 0000]
store_ln246             (store              ) [ 0000]
bias_V_9_addr           (getelementptr      ) [ 0000]
store_ln246             (store              ) [ 0000]
bias_V_8_addr           (getelementptr      ) [ 0000]
store_ln246             (store              ) [ 0000]
bias_V_7_addr           (getelementptr      ) [ 0000]
store_ln246             (store              ) [ 0000]
bias_V_6_addr           (getelementptr      ) [ 0000]
store_ln246             (store              ) [ 0000]
bias_V_5_addr           (getelementptr      ) [ 0000]
store_ln246             (store              ) [ 0000]
bias_V_4_addr           (getelementptr      ) [ 0000]
store_ln246             (store              ) [ 0000]
bias_V_3_addr           (getelementptr      ) [ 0000]
store_ln246             (store              ) [ 0000]
bias_V_2_addr           (getelementptr      ) [ 0000]
store_ln246             (store              ) [ 0000]
bias_V_1_addr           (getelementptr      ) [ 0000]
store_ln246             (store              ) [ 0000]
bias_V_addr             (getelementptr      ) [ 0000]
store_ln246             (store              ) [ 0000]
bias_V_15_addr          (getelementptr      ) [ 0000]
store_ln246             (store              ) [ 0000]
br_ln249                (br                 ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln276">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln276"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln239">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_V_15">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias_V_14">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bias_V_13">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bias_V_12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias_V_11">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bias_V_10">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bias_V_9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bias_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias_V_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bias_V_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="bias_V_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bias_V_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="bias_V_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bias_V_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="bias_V_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="bias_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="strm_in_V_data_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="strm_in_V_keep_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="strm_in_V_strb_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="strm_in_V_last_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i37"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadBiasStreamsLOOP_VITIS_LOOP_240_1_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i128"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="j_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_data_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln239_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="30" slack="0"/>
<pin id="156" dir="0" index="1" bw="30" slack="0"/>
<pin id="157" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln239_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln276_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="37" slack="0"/>
<pin id="162" dir="0" index="1" bw="37" slack="0"/>
<pin id="163" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln276_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="empty_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="161" slack="0"/>
<pin id="168" dir="0" index="1" bw="128" slack="0"/>
<pin id="169" dir="0" index="2" bw="16" slack="0"/>
<pin id="170" dir="0" index="3" bw="16" slack="0"/>
<pin id="171" dir="0" index="4" bw="1" slack="0"/>
<pin id="172" dir="1" index="5" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="bias_V_14_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="64" slack="1"/>
<pin id="182" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_14_addr/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln246_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="bias_V_13_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="64" slack="1"/>
<pin id="195" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_13_addr/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln246_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="bias_V_12_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="64" slack="1"/>
<pin id="208" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_12_addr/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln246_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="bias_V_11_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="64" slack="1"/>
<pin id="221" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_11_addr/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln246_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="bias_V_10_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="64" slack="1"/>
<pin id="234" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_10_addr/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln246_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="bias_V_9_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="64" slack="1"/>
<pin id="247" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_9_addr/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln246_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="bias_V_8_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="64" slack="1"/>
<pin id="260" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_8_addr/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln246_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="bias_V_7_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="64" slack="1"/>
<pin id="273" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_7_addr/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln246_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="bias_V_6_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="64" slack="1"/>
<pin id="286" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_6_addr/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln246_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="bias_V_5_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="64" slack="1"/>
<pin id="299" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_5_addr/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln246_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="bias_V_4_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="64" slack="1"/>
<pin id="312" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_4_addr/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln246_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="bias_V_3_addr_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="64" slack="1"/>
<pin id="325" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_3_addr/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln246_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="bias_V_2_addr_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="64" slack="1"/>
<pin id="338" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_2_addr/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln246_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="bias_V_1_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="64" slack="1"/>
<pin id="351" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_1_addr/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln246_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="0"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="bias_V_addr_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="64" slack="1"/>
<pin id="364" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln246_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="bias_V_15_addr_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="64" slack="1"/>
<pin id="377" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_15_addr/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln246_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="5" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln276_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="37" slack="0"/>
<pin id="388" dir="1" index="1" bw="68" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="zext_ln276_cast/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln239_cast_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="30" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="zext_ln239_cast/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln239_cast_cast_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="30" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln239_cast_cast/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="store_ln0_store_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="68" slack="0"/>
<pin id="401" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln0_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="64" slack="0"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln0_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="5" slack="0"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="indvar_flatten_load_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="68" slack="1"/>
<pin id="415" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln239_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="68" slack="0"/>
<pin id="418" dir="0" index="1" bw="68" slack="1"/>
<pin id="419" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln239/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln239_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="68" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln239/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="j_load_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="1"/>
<pin id="429" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="i_1_load_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="1"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln240_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="0"/>
<pin id="435" dir="0" index="1" bw="5" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln232_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="5" slack="0"/>
<pin id="442" dir="0" index="2" bw="5" slack="0"/>
<pin id="443" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln232/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln239_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln239_1/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="cmp6_i2922_mid1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="0"/>
<pin id="455" dir="0" index="1" bw="64" slack="1"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp6_i2922_mid1/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="cmp6_i29221305_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="0"/>
<pin id="460" dir="0" index="1" bw="64" slack="1"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp6_i29221305/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln232_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln232_1/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln239_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="64" slack="0"/>
<pin id="474" dir="0" index="2" bw="64" slack="0"/>
<pin id="475" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln239/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln243_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln243/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_data_V_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="161" slack="0"/>
<pin id="487" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln245_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="128" slack="0"/>
<pin id="491" dir="0" index="1" bw="128" slack="1"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln246_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln246/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="j_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln240_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="68" slack="0"/>
<pin id="506" dir="0" index="1" bw="68" slack="1"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="store_ln240_store_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="0"/>
<pin id="511" dir="0" index="1" bw="64" slack="1"/>
<pin id="512" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="store_ln240_store_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="0"/>
<pin id="516" dir="0" index="1" bw="5" slack="1"/>
<pin id="517" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_data_V_3_load_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="128" slack="2"/>
<pin id="521" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V_3/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="shl_ln1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="0"/>
<pin id="524" dir="0" index="1" bw="4" slack="1"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sub_ln247_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="0"/>
<pin id="531" dir="0" index="1" bw="7" slack="0"/>
<pin id="532" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln247/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="xor_ln628_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="7" slack="0"/>
<pin id="537" dir="0" index="1" bw="7" slack="0"/>
<pin id="538" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln628/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln628_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="7" slack="0"/>
<pin id="543" dir="0" index="1" bw="7" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="128" slack="0"/>
<pin id="549" dir="0" index="1" bw="128" slack="0"/>
<pin id="550" dir="0" index="2" bw="8" slack="0"/>
<pin id="551" dir="0" index="3" bw="1" slack="0"/>
<pin id="552" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sub_ln628_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="0"/>
<pin id="559" dir="0" index="1" bw="7" slack="0"/>
<pin id="560" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln628/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="or_ln628_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="7" slack="0"/>
<pin id="565" dir="0" index="1" bw="7" slack="0"/>
<pin id="566" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln628/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sub_ln628_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="7" slack="0"/>
<pin id="571" dir="0" index="1" bw="7" slack="0"/>
<pin id="572" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln628_1/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln628_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="7" slack="0"/>
<pin id="578" dir="0" index="2" bw="7" slack="0"/>
<pin id="579" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln628/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="select_ln628_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="128" slack="0"/>
<pin id="586" dir="0" index="2" bw="128" slack="0"/>
<pin id="587" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln628_1/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="select_ln628_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="7" slack="0"/>
<pin id="594" dir="0" index="2" bw="7" slack="0"/>
<pin id="595" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln628_2/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="xor_ln628_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="7" slack="0"/>
<pin id="601" dir="0" index="1" bw="7" slack="0"/>
<pin id="602" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln628_1/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln628_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="7" slack="0"/>
<pin id="607" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln628_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="7" slack="0"/>
<pin id="611" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_1/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="lshr_ln628_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="128" slack="0"/>
<pin id="615" dir="0" index="1" bw="7" slack="0"/>
<pin id="616" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="lshr_ln628_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="7" slack="0"/>
<pin id="622" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_1/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="p_Result_s_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="128" slack="0"/>
<pin id="627" dir="0" index="1" bw="128" slack="0"/>
<pin id="628" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="trunc_ln358_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="128" slack="0"/>
<pin id="633" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln358/3 "/>
</bind>
</comp>

<comp id="651" class="1005" name="j_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="5" slack="0"/>
<pin id="653" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="658" class="1005" name="i_1_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="0"/>
<pin id="660" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="665" class="1005" name="indvar_flatten_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="68" slack="0"/>
<pin id="667" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="672" class="1005" name="tmp_data_V_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="128" slack="1"/>
<pin id="674" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="678" class="1005" name="zext_ln276_cast_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="68" slack="1"/>
<pin id="680" dir="1" index="1" bw="68" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln276_cast "/>
</bind>
</comp>

<comp id="683" class="1005" name="zext_ln239_cast_cast_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="64" slack="1"/>
<pin id="685" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln239_cast_cast "/>
</bind>
</comp>

<comp id="692" class="1005" name="select_ln232_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="1"/>
<pin id="694" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln232_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="select_ln239_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="64" slack="1"/>
<pin id="698" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln239 "/>
</bind>
</comp>

<comp id="719" class="1005" name="trunc_ln246_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="4" slack="1"/>
<pin id="721" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln246 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="173"><net_src comp="88" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="38" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="166" pin=4"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="70" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="70" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="70" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="70" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="70" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="70" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="70" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="256" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="20" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="70" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="269" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="70" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="24" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="70" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="308" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="28" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="70" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="321" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="70" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="334" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="352"><net_src comp="32" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="70" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="347" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="34" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="70" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="360" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="4" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="70" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="373" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="160" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="154" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="68" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="70" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="72" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="420"><net_src comp="413" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="413" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="74" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="80" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="72" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="427" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="430" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="82" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="430" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="433" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="453" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="458" pin="2"/><net_sink comp="463" pin=2"/></net>

<net id="476"><net_src comp="433" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="447" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="430" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="439" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="72" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="166" pin="5"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="439" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="439" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="120" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="421" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="513"><net_src comp="471" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="498" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="527"><net_src comp="122" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="124" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="126" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="522" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="522" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="128" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="529" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="535" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="553"><net_src comp="130" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="519" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="132" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="60" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="561"><net_src comp="529" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="535" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="522" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="134" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="535" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="529" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="541" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="557" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="569" pin="2"/><net_sink comp="575" pin=2"/></net>

<net id="588"><net_src comp="541" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="547" pin="4"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="519" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="596"><net_src comp="541" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="563" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="529" pin="2"/><net_sink comp="591" pin=2"/></net>

<net id="603"><net_src comp="575" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="128" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="591" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="599" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="583" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="605" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="136" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="609" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="613" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="619" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="638"><net_src comp="631" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="639"><net_src comp="631" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="640"><net_src comp="631" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="641"><net_src comp="631" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="642"><net_src comp="631" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="643"><net_src comp="631" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="644"><net_src comp="631" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="645"><net_src comp="631" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="646"><net_src comp="631" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="647"><net_src comp="631" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="648"><net_src comp="631" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="649"><net_src comp="631" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="650"><net_src comp="631" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="654"><net_src comp="138" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="661"><net_src comp="142" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="668"><net_src comp="146" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="675"><net_src comp="150" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="681"><net_src comp="386" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="686"><net_src comp="394" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="695"><net_src comp="463" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="471" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="703"><net_src comp="696" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="704"><net_src comp="696" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="705"><net_src comp="696" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="706"><net_src comp="696" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="707"><net_src comp="696" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="708"><net_src comp="696" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="709"><net_src comp="696" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="710"><net_src comp="696" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="711"><net_src comp="696" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="712"><net_src comp="696" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="713"><net_src comp="696" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="714"><net_src comp="696" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="715"><net_src comp="696" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="722"><net_src comp="494" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="522" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bias_V_15 | {3 }
	Port: bias_V_14 | {3 }
	Port: bias_V_13 | {3 }
	Port: bias_V_12 | {3 }
	Port: bias_V_11 | {3 }
	Port: bias_V_10 | {3 }
	Port: bias_V_9 | {3 }
	Port: bias_V_8 | {3 }
	Port: bias_V_7 | {3 }
	Port: bias_V_6 | {3 }
	Port: bias_V_5 | {3 }
	Port: bias_V_4 | {3 }
	Port: bias_V_3 | {3 }
	Port: bias_V_2 | {3 }
	Port: bias_V_1 | {3 }
	Port: bias_V | {3 }
	Port: strm_in_V_data_V | {}
	Port: strm_in_V_keep_V | {}
	Port: strm_in_V_strb_V | {}
	Port: strm_in_V_last_V | {}
 - Input state : 
	Port: conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 : zext_ln276 | {1 }
	Port: conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 : zext_ln239 | {1 }
	Port: conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 : strm_in_V_data_V | {2 }
	Port: conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 : strm_in_V_keep_V | {2 }
	Port: conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 : strm_in_V_strb_V | {2 }
	Port: conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 : strm_in_V_last_V | {2 }
  - Chain level:
	State 1
		zext_ln239_cast_cast : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln239 : 1
		add_ln239 : 1
		br_ln239 : 2
		icmp_ln240 : 1
		select_ln232 : 2
		add_ln239_1 : 1
		cmp6_i2922_mid1 : 2
		cmp6_i29221305 : 1
		select_ln232_1 : 3
		select_ln239 : 2
		br_ln242 : 4
		icmp_ln243 : 3
		br_ln243 : 4
		store_ln245 : 1
		trunc_ln246 : 3
		switch_ln246 : 4
		j_1 : 3
		store_ln240 : 2
		store_ln240 : 3
		store_ln240 : 4
	State 3
		sub_ln247 : 1
		xor_ln628 : 1
		icmp_ln628 : 1
		tmp : 1
		sub_ln628 : 1
		or_ln628 : 1
		sub_ln628_1 : 1
		select_ln628 : 2
		select_ln628_1 : 2
		select_ln628_2 : 2
		xor_ln628_1 : 3
		zext_ln628 : 3
		zext_ln628_1 : 3
		lshr_ln628 : 4
		lshr_ln628_1 : 4
		p_Result_s : 5
		trunc_ln358 : 5
		store_ln246 : 6
		store_ln246 : 6
		store_ln246 : 6
		store_ln246 : 6
		store_ln246 : 6
		store_ln246 : 6
		store_ln246 : 6
		store_ln246 : 6
		store_ln246 : 6
		store_ln246 : 6
		store_ln246 : 6
		store_ln246 : 6
		store_ln246 : 6
		store_ln246 : 6
		store_ln246 : 6
		store_ln246 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   lshr   |      lshr_ln628_fu_613      |    0    |   423   |
|          |     lshr_ln628_1_fu_619     |    0    |    14   |
|----------|-----------------------------|---------|---------|
|          |     select_ln232_fu_439     |    0    |    5    |
|          |    select_ln232_1_fu_463    |    0    |    2    |
|  select  |     select_ln239_fu_471     |    0    |    64   |
|          |     select_ln628_fu_575     |    0    |    7    |
|          |    select_ln628_1_fu_583    |    0    |   107   |
|          |    select_ln628_2_fu_591    |    0    |    7    |
|----------|-----------------------------|---------|---------|
|          |       add_ln239_fu_421      |    0    |    75   |
|    add   |      add_ln239_1_fu_447     |    0    |    71   |
|          |          j_1_fu_498         |    0    |    12   |
|----------|-----------------------------|---------|---------|
|    and   |      p_Result_s_fu_625      |    0    |   128   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln239_fu_416      |    0    |    30   |
|          |      icmp_ln240_fu_433      |    0    |    9    |
|   icmp   |    cmp6_i2922_mid1_fu_453   |    0    |    29   |
|          |    cmp6_i29221305_fu_458    |    0    |    29   |
|          |      icmp_ln243_fu_479      |    0    |    9    |
|          |      icmp_ln628_fu_541      |    0    |    10   |
|----------|-----------------------------|---------|---------|
|          |       sub_ln247_fu_529      |    0    |    14   |
|    sub   |       sub_ln628_fu_557      |    0    |    14   |
|          |      sub_ln628_1_fu_569     |    0    |    14   |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln628_fu_535      |    0    |    7    |
|          |      xor_ln628_1_fu_599     |    0    |    7    |
|----------|-----------------------------|---------|---------|
|          | zext_ln239_read_read_fu_154 |    0    |    0    |
|   read   | zext_ln276_read_read_fu_160 |    0    |    0    |
|          |      empty_read_fu_166      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    zext_ln276_cast_fu_386   |    0    |    0    |
|          |    zext_ln239_cast_fu_390   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          | zext_ln239_cast_cast_fu_394 |    0    |    0    |
|   zext   |      zext_ln628_fu_605      |    0    |    0    |
|          |     zext_ln628_1_fu_609     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|extractvalue|     tmp_data_V_1_fu_485     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln246_fu_494     |    0    |    0    |
|          |      trunc_ln358_fu_631     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln1_fu_522       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|          tmp_fu_547         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln628_fu_563       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   1087  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         i_1_reg_658        |   64   |
|   indvar_flatten_reg_665   |   68   |
|          j_reg_651         |    5   |
|   select_ln232_1_reg_692   |    1   |
|    select_ln239_reg_696    |   64   |
|     tmp_data_V_reg_672     |   128  |
|     trunc_ln246_reg_719    |    4   |
|zext_ln239_cast_cast_reg_683|   64   |
|   zext_ln276_cast_reg_678  |   68   |
+----------------------------+--------+
|            Total           |   466  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1087  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   466  |    -   |
+-----------+--------+--------+
|   Total   |   466  |  1087  |
+-----------+--------+--------+
