{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577372964454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577372964455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 07:09:24 2019 " "Processing started: Thu Dec 26 07:09:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577372964455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577372964455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577372964455 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1577372964739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "E:/altera/13.0sp1/test/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577372964779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577372964779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577372964782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577372964782 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1577372964805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst1 " "Elaborating entity \"controller\" for hierarchy \"controller:inst1\"" {  } { { "test.bdf" "inst1" { Schematic "E:/altera/13.0sp1/test/test.bdf" { { 264 624 768 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577372964826 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataSize controller.v(43) " "Verilog HDL Always Construct warning at controller.v(43): variable \"dataSize\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577372964829 "|test|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Count controller.v(6) " "Verilog HDL Always Construct warning at controller.v(6): inferring latch(es) for variable \"Count\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577372964831 "|test|controller:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataSize controller.v(6) " "Verilog HDL Always Construct warning at controller.v(6): inferring latch(es) for variable \"dataSize\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577372964831 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[0\] controller.v(6) " "Inferred latch for \"dataSize\[0\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964833 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[1\] controller.v(6) " "Inferred latch for \"dataSize\[1\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964833 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[2\] controller.v(6) " "Inferred latch for \"dataSize\[2\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964834 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[3\] controller.v(6) " "Inferred latch for \"dataSize\[3\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964834 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[4\] controller.v(6) " "Inferred latch for \"dataSize\[4\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964834 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[5\] controller.v(6) " "Inferred latch for \"dataSize\[5\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964834 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[0\] controller.v(6) " "Inferred latch for \"Count\[0\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964834 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[1\] controller.v(6) " "Inferred latch for \"Count\[1\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964834 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[2\] controller.v(6) " "Inferred latch for \"Count\[2\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964834 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[3\] controller.v(6) " "Inferred latch for \"Count\[3\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964834 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[4\] controller.v(6) " "Inferred latch for \"Count\[4\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964835 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[5\] controller.v(6) " "Inferred latch for \"Count\[5\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964835 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[6\] controller.v(6) " "Inferred latch for \"Count\[6\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964835 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[7\] controller.v(6) " "Inferred latch for \"Count\[7\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964835 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[8\] controller.v(6) " "Inferred latch for \"Count\[8\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964835 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[9\] controller.v(6) " "Inferred latch for \"Count\[9\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964836 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[10\] controller.v(6) " "Inferred latch for \"Count\[10\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964836 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[11\] controller.v(6) " "Inferred latch for \"Count\[11\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964836 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[12\] controller.v(6) " "Inferred latch for \"Count\[12\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964836 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[13\] controller.v(6) " "Inferred latch for \"Count\[13\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964837 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[14\] controller.v(6) " "Inferred latch for \"Count\[14\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964837 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[15\] controller.v(6) " "Inferred latch for \"Count\[15\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964837 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[16\] controller.v(6) " "Inferred latch for \"Count\[16\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964837 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[17\] controller.v(6) " "Inferred latch for \"Count\[17\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964837 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[18\] controller.v(6) " "Inferred latch for \"Count\[18\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964838 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[19\] controller.v(6) " "Inferred latch for \"Count\[19\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964838 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[20\] controller.v(6) " "Inferred latch for \"Count\[20\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964838 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[21\] controller.v(6) " "Inferred latch for \"Count\[21\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964838 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[22\] controller.v(6) " "Inferred latch for \"Count\[22\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964838 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[23\] controller.v(6) " "Inferred latch for \"Count\[23\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964839 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[24\] controller.v(6) " "Inferred latch for \"Count\[24\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964839 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[25\] controller.v(6) " "Inferred latch for \"Count\[25\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964839 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[26\] controller.v(6) " "Inferred latch for \"Count\[26\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964839 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[27\] controller.v(6) " "Inferred latch for \"Count\[27\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964840 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[28\] controller.v(6) " "Inferred latch for \"Count\[28\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964840 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[29\] controller.v(6) " "Inferred latch for \"Count\[29\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964840 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[30\] controller.v(6) " "Inferred latch for \"Count\[30\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964840 "|test|controller:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[31\] controller.v(6) " "Inferred latch for \"Count\[31\]\" at controller.v(6)" {  } { { "controller.v" "" { Text "E:/altera/13.0sp1/test/controller.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577372964840 "|test|controller:inst1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1577372965622 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1577372965782 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1577372965944 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577372965944 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1577372966282 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1577372966282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1577372966282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1577372966282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577372966310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 07:09:26 2019 " "Processing ended: Thu Dec 26 07:09:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577372966310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577372966310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577372966310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577372966310 ""}
