[submodule "verilog"]
	path = verilog
	url = https://github.com/Virviglaz/verilog.git
