

================================================================
== Vivado HLS Report for 'mnist_fp32_naive'
================================================================
* Date:           Tue Apr 10 00:18:55 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mnist_fp32_naive
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.43|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  4004|  4004|  4004|  4004| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +------------------------+---------------------+------+------+------+------+---------+
        |                        |                     |   Latency   |   Interval  | Pipeline|
        |        Instance        |        Module       |  min |  max |  min |  max |   Type  |
        +------------------------+---------------------+------+------+------+------+---------+
        |linear_activation_U0    |linear_activation    |  4003|  4003|  4003|  4003|   none  |
        |linear_activation_1_U0  |linear_activation_1  |   349|   349|   349|   349|   none  |
        |relu_U0                 |relu                 |   129|   129|   129|   129|   none  |
        |packer_U0               |packer               |    13|    13|    13|    13|   none  |
        |unpacker_U0             |unpacker             |   786|   786|   786|   786|   none  |
        +------------------------+---------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        0|      -|      20|    176|
|Instance         |      124|     75|   15150|  15238|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      124|     75|   15170|  15414|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       44|     34|      14|     28|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+-------+-------+-------+
    |        Instance        |        Module       | BRAM_18K| DSP48E|   FF  |  LUT  |
    +------------------------+---------------------+---------+-------+-------+-------+
    |linear_activation_U0    |linear_activation    |      115|     65|  12613|  11959|
    |linear_activation_1_U0  |linear_activation_1  |        9|     10|   2214|   2191|
    |packer_U0               |packer               |        0|      0|    118|    451|
    |relu_U0                 |relu                 |        0|      0|    117|    423|
    |unpacker_U0             |unpacker             |        0|      0|     88|    214|
    +------------------------+---------------------+---------+-------+-------+-------+
    |Total                   |                     |      124|     75|  15150|  15238|
    +------------------------+---------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+---+----+------+-----+---------+
    |      Name     | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +---------------+---------+---+----+------+-----+---------+
    |data_in_V_U    |        0|  5|  44|     1|   32|       32|
    |data_out_V_U   |        0|  5|  44|     1|   32|       32|
    |l1_relu_V_U    |        0|  5|  44|     1|   32|       32|
    |l1_result_V_U  |        0|  5|  44|     1|   32|       32|
    +---------------+---------+---+----+------+-----+---------+
    |Total          |        0| 20| 176|     4|  128|      128|
    +---------------+---------+---+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+------------------+-----+-----+--------------+--------------------+--------------+
|sdata_in_TDATA    |  in |   32|     axis     |  sdata_in_V_data_V |    pointer   |
|sdata_in_TKEEP    |  in |    4|     axis     |  sdata_in_V_keep_V |    pointer   |
|sdata_in_TSTRB    |  in |    4|     axis     |  sdata_in_V_strb_V |    pointer   |
|sdata_in_TUSER    |  in |    1|     axis     |  sdata_in_V_user_V |    pointer   |
|sdata_in_TLAST    |  in |    1|     axis     |  sdata_in_V_last_V |    pointer   |
|sdata_in_TID      |  in |    1|     axis     |   sdata_in_V_id_V  |    pointer   |
|sdata_in_TDEST    |  in |    1|     axis     |  sdata_in_V_dest_V |    pointer   |
|sdata_in_TVALID   |  in |    1|     axis     |  sdata_in_V_dest_V |    pointer   |
|sdata_in_TREADY   | out |    1|     axis     |  sdata_in_V_dest_V |    pointer   |
|sdata_out_TDATA   | out |   32|     axis     | sdata_out_V_data_V |    pointer   |
|sdata_out_TKEEP   | out |    4|     axis     | sdata_out_V_keep_V |    pointer   |
|sdata_out_TSTRB   | out |    4|     axis     | sdata_out_V_strb_V |    pointer   |
|sdata_out_TUSER   | out |    1|     axis     | sdata_out_V_user_V |    pointer   |
|sdata_out_TLAST   | out |    1|     axis     | sdata_out_V_last_V |    pointer   |
|sdata_out_TID     | out |    1|     axis     |  sdata_out_V_id_V  |    pointer   |
|sdata_out_TDEST   | out |    1|     axis     | sdata_out_V_dest_V |    pointer   |
|sdata_out_TVALID  | out |    1|     axis     | sdata_out_V_dest_V |    pointer   |
|sdata_out_TREADY  |  in |    1|     axis     | sdata_out_V_dest_V |    pointer   |
|ap_clk            |  in |    1| ap_ctrl_none |  mnist_fp32_naive  | return value |
|ap_rst_n          |  in |    1| ap_ctrl_none |  mnist_fp32_naive  | return value |
+------------------+-----+-----+--------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_in_V = alloca float, align 4" [mnist_fp32_naive/mnist_fp32_naive.cpp:23]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_out_V = alloca float, align 4" [mnist_fp32_naive/mnist_fp32_naive.cpp:24]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%l1_result_V = alloca float, align 4" [mnist_fp32_naive/mnist_fp32_naive.cpp:30]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%l1_relu_V = alloca float, align 4" [mnist_fp32_naive/mnist_fp32_naive.cpp:30]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>

 <State 2> : 0.00ns
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @unpacker(i32* %sdata_in_V_data_V, i4* %sdata_in_V_keep_V, i4* %sdata_in_V_strb_V, i1* %sdata_in_V_user_V, i1* %sdata_in_V_last_V, i1* %sdata_in_V_id_V, i1* %sdata_in_V_dest_V, float* %data_in_V)" [mnist_fp32_naive/mnist_fp32_naive.cpp:27]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @unpacker(i32* %sdata_in_V_data_V, i4* %sdata_in_V_keep_V, i4* %sdata_in_V_strb_V, i1* %sdata_in_V_user_V, i1* %sdata_in_V_last_V, i1* %sdata_in_V_id_V, i1* %sdata_in_V_dest_V, float* %data_in_V)" [mnist_fp32_naive/mnist_fp32_naive.cpp:27]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @linear_activation(float* %data_in_V, float* %l1_result_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @linear_activation(float* %data_in_V, float* %l1_result_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @relu(float* %l1_result_V, float* %l1_relu_V)" [mnist_fp32_naive/mnist_fp32_naive.cpp:32]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 22 [1/2] (0.00ns)   --->   "call fastcc void @relu(float* %l1_result_V, float* %l1_relu_V)" [mnist_fp32_naive/mnist_fp32_naive.cpp:32]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.00ns
ST_8 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @linear_activation.1(float* %l1_relu_V, float* %data_out_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 0.00ns
ST_9 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @linear_activation.1(float* %l1_relu_V, float* %data_out_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 10> : 0.00ns
ST_10 : Operation 25 [2/2] (0.00ns)   --->   "call fastcc void @packer(float* %data_out_V, i32* %sdata_out_V_data_V, i4* %sdata_out_V_keep_V, i4* %sdata_out_V_strb_V, i1* %sdata_out_V_user_V, i1* %sdata_out_V_last_V, i1* %sdata_out_V_id_V, i1* %sdata_out_V_dest_V)" [mnist_fp32_naive/mnist_fp32_naive.cpp:38]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 11> : 0.00ns
ST_11 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @packer(float* %data_out_V, i32* %sdata_out_V_data_V, i4* %sdata_out_V_keep_V, i4* %sdata_out_V_strb_V, i1* %sdata_out_V_user_V, i1* %sdata_out_V_last_V, i1* %sdata_out_V_id_V, i1* %sdata_out_V_dest_V)" [mnist_fp32_naive/mnist_fp32_naive.cpp:38]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 12> : 0.00ns
ST_12 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str2) nounwind" [mnist_fp32_naive/mnist_fp32_naive.cpp:21]
ST_12 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %sdata_in_V_data_V), !map !123"
ST_12 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %sdata_in_V_keep_V), !map !127"
ST_12 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %sdata_in_V_strb_V), !map !131"
ST_12 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sdata_in_V_user_V), !map !135"
ST_12 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sdata_in_V_last_V), !map !139"
ST_12 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sdata_in_V_id_V), !map !143"
ST_12 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sdata_in_V_dest_V), !map !147"
ST_12 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %sdata_out_V_data_V), !map !151"
ST_12 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %sdata_out_V_keep_V), !map !155"
ST_12 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %sdata_out_V_strb_V), !map !159"
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sdata_out_V_user_V), !map !163"
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sdata_out_V_last_V), !map !167"
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sdata_out_V_id_V), !map !171"
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sdata_out_V_dest_V), !map !175"
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @mnist_fp32_naive_str) nounwind"
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @data_in_OC_V_str, i32 1, [1 x i8]* @p_str44, [1 x i8]* @p_str44, i32 1, i32 1, float* %data_in_V, float* %data_in_V)"
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str45, i32 0, i32 0, [1 x i8]* @p_str46, [1 x i8]* @p_str47, [1 x i8]* @p_str48, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str49, [1 x i8]* @p_str50)"
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @data_out_OC_V_str, i32 1, [1 x i8]* @p_str51, [1 x i8]* @p_str51, i32 1, i32 1, float* %data_out_V, float* %data_out_V)"
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str53, [1 x i8]* @p_str54, [1 x i8]* @p_str55, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str56, [1 x i8]* @p_str57)"
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @l1_result_OC_V_str, i32 1, [1 x i8]* @p_str58, [1 x i8]* @p_str58, i32 1, i32 1, float* %l1_result_V, float* %l1_result_V)"
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %l1_result_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str60, [1 x i8]* @p_str61, [1 x i8]* @p_str62, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str63, [1 x i8]* @p_str64)"
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @l1_relu_OC_V_str, i32 1, [1 x i8]* @p_str65, [1 x i8]* @p_str65, i32 1, i32 1, float* %l1_relu_V, float* %l1_relu_V)"
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %l1_relu_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [1 x i8]* @p_str71)"
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %sdata_in_V_data_V, i4* %sdata_in_V_keep_V, i4* %sdata_in_V_strb_V, i1* %sdata_in_V_user_V, i1* %sdata_in_V_last_V, i1* %sdata_in_V_id_V, i1* %sdata_in_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mnist_fp32_naive/mnist_fp32_naive.cpp:17]
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %sdata_out_V_data_V, i4* %sdata_out_V_keep_V, i4* %sdata_out_V_strb_V, i1* %sdata_out_V_user_V, i1* %sdata_out_V_last_V, i1* %sdata_out_V_id_V, i1* %sdata_out_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mnist_fp32_naive/mnist_fp32_naive.cpp:18]
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mnist_fp32_naive/mnist_fp32_naive.cpp:19]
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [mnist_fp32_naive/mnist_fp32_naive.cpp:39]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ sdata_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sdata_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ L1_WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ L1_BIAS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ L2_WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ L2_BIAS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_in_V   (alloca              ) [ 0011111111111]
data_out_V  (alloca              ) [ 0011111111111]
l1_result_V (alloca              ) [ 0011111111111]
l1_relu_V   (alloca              ) [ 0011111111111]
StgValue_18 (call                ) [ 0000000000000]
StgValue_20 (call                ) [ 0000000000000]
StgValue_22 (call                ) [ 0000000000000]
StgValue_24 (call                ) [ 0000000000000]
StgValue_26 (call                ) [ 0000000000000]
StgValue_27 (specdataflowpipeline) [ 0000000000000]
StgValue_28 (specbitsmap         ) [ 0000000000000]
StgValue_29 (specbitsmap         ) [ 0000000000000]
StgValue_30 (specbitsmap         ) [ 0000000000000]
StgValue_31 (specbitsmap         ) [ 0000000000000]
StgValue_32 (specbitsmap         ) [ 0000000000000]
StgValue_33 (specbitsmap         ) [ 0000000000000]
StgValue_34 (specbitsmap         ) [ 0000000000000]
StgValue_35 (specbitsmap         ) [ 0000000000000]
StgValue_36 (specbitsmap         ) [ 0000000000000]
StgValue_37 (specbitsmap         ) [ 0000000000000]
StgValue_38 (specbitsmap         ) [ 0000000000000]
StgValue_39 (specbitsmap         ) [ 0000000000000]
StgValue_40 (specbitsmap         ) [ 0000000000000]
StgValue_41 (specbitsmap         ) [ 0000000000000]
StgValue_42 (spectopmodule       ) [ 0000000000000]
empty       (specchannel         ) [ 0000000000000]
StgValue_44 (specinterface       ) [ 0000000000000]
empty_13    (specchannel         ) [ 0000000000000]
StgValue_46 (specinterface       ) [ 0000000000000]
empty_14    (specchannel         ) [ 0000000000000]
StgValue_48 (specinterface       ) [ 0000000000000]
empty_15    (specchannel         ) [ 0000000000000]
StgValue_50 (specinterface       ) [ 0000000000000]
StgValue_51 (specinterface       ) [ 0000000000000]
StgValue_52 (specinterface       ) [ 0000000000000]
StgValue_53 (specinterface       ) [ 0000000000000]
StgValue_54 (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sdata_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sdata_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sdata_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sdata_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sdata_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sdata_in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sdata_in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sdata_out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sdata_out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sdata_out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sdata_out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sdata_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sdata_out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sdata_out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sdata_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="L1_WEIGHTS">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L1_WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="L1_BIAS">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L1_BIAS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="L2_WEIGHTS">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L2_WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="L2_BIAS">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L2_BIAS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unpacker"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_activation"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_activation.1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packer"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mnist_fp32_naive_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l1_result_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l1_relu_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str65"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="data_in_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_in_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="data_out_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_out_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="l1_result_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l1_result_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="l1_relu_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l1_relu_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_linear_activation_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="3"/>
<pin id="163" dir="0" index="2" bw="32" slack="3"/>
<pin id="164" dir="0" index="3" bw="2048" slack="0"/>
<pin id="165" dir="0" index="4" bw="32" slack="0"/>
<pin id="166" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_19/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_linear_activation_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="7"/>
<pin id="173" dir="0" index="2" bw="32" slack="7"/>
<pin id="174" dir="0" index="3" bw="320" slack="0"/>
<pin id="175" dir="0" index="4" bw="32" slack="0"/>
<pin id="176" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_23/8 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_relu_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="5"/>
<pin id="183" dir="0" index="2" bw="32" slack="5"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_packer_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="9"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="0" index="3" bw="4" slack="0"/>
<pin id="191" dir="0" index="4" bw="4" slack="0"/>
<pin id="192" dir="0" index="5" bw="1" slack="0"/>
<pin id="193" dir="0" index="6" bw="1" slack="0"/>
<pin id="194" dir="0" index="7" bw="1" slack="0"/>
<pin id="195" dir="0" index="8" bw="1" slack="0"/>
<pin id="196" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_25/10 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_unpacker_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="0" index="3" bw="4" slack="0"/>
<pin id="210" dir="0" index="4" bw="1" slack="0"/>
<pin id="211" dir="0" index="5" bw="1" slack="0"/>
<pin id="212" dir="0" index="6" bw="1" slack="0"/>
<pin id="213" dir="0" index="7" bw="1" slack="0"/>
<pin id="214" dir="0" index="8" bw="32" slack="1"/>
<pin id="215" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_17/2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="data_in_V_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_in_V "/>
</bind>
</comp>

<comp id="230" class="1005" name="data_out_V_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="7"/>
<pin id="232" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="data_out_V "/>
</bind>
</comp>

<comp id="236" class="1005" name="l1_result_V_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="3"/>
<pin id="238" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="l1_result_V "/>
</bind>
</comp>

<comp id="242" class="1005" name="l1_relu_V_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="5"/>
<pin id="244" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="l1_relu_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="186" pin=6"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="186" pin=7"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="186" pin=8"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="205" pin=4"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="205" pin=5"/></net>

<net id="222"><net_src comp="10" pin="0"/><net_sink comp="205" pin=6"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="205" pin=7"/></net>

<net id="227"><net_src comp="144" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="205" pin=8"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="233"><net_src comp="148" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="239"><net_src comp="152" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="245"><net_src comp="156" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="170" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sdata_out_V_data_V | {10 11 }
	Port: sdata_out_V_keep_V | {10 11 }
	Port: sdata_out_V_strb_V | {10 11 }
	Port: sdata_out_V_user_V | {10 11 }
	Port: sdata_out_V_last_V | {10 11 }
	Port: sdata_out_V_id_V | {10 11 }
	Port: sdata_out_V_dest_V | {10 11 }
 - Input state : 
	Port: mnist_fp32_naive : sdata_in_V_data_V | {2 3 }
	Port: mnist_fp32_naive : sdata_in_V_keep_V | {2 3 }
	Port: mnist_fp32_naive : sdata_in_V_strb_V | {2 3 }
	Port: mnist_fp32_naive : sdata_in_V_user_V | {2 3 }
	Port: mnist_fp32_naive : sdata_in_V_last_V | {2 3 }
	Port: mnist_fp32_naive : sdata_in_V_id_V | {2 3 }
	Port: mnist_fp32_naive : sdata_in_V_dest_V | {2 3 }
	Port: mnist_fp32_naive : L1_WEIGHTS | {4 5 }
	Port: mnist_fp32_naive : L1_BIAS | {4 5 }
	Port: mnist_fp32_naive : L2_WEIGHTS | {8 9 }
	Port: mnist_fp32_naive : L2_BIAS | {8 9 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |  grp_linear_activation_fu_160  |    0    |    65   | 192.928 |  14918  |  11255  |
|          | grp_linear_activation_1_fu_170 |    0    |    10   | 34.8151 |   2426  |   1856  |
|   call   |         grp_relu_fu_180        |    0    |    0    |  1.769  |   112   |   319   |
|          |        grp_packer_fu_186       |    0    |    0    |  12.383 |    63   |    97   |
|          |       grp_unpacker_fu_205      |    0    |    0    |    0    |    21   |    30   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    0    |    75   | 241.895 |  17540  |  13557  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|  L1_BIAS |    1   |    0   |    0   |
|L1_WEIGHTS|   114  |    0   |    0   |
|  L2_BIAS |    0   |   32   |    5   |
|L2_WEIGHTS|    9   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   124  |   32   |    5   |
+----------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| data_in_V_reg_224 |   32   |
| data_out_V_reg_230|   32   |
| l1_relu_V_reg_242 |   32   |
|l1_result_V_reg_236|   32   |
+-------------------+--------+
|       Total       |   128  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   75   |   241  |  17540 |  13557 |
|   Memory  |   124  |    -   |    -   |   32   |    5   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   124  |   75   |   241  |  17700 |  13562 |
+-----------+--------+--------+--------+--------+--------+
