<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw</TD>
<TD >110</TD>
<TD >4</TD>
<TD >5</TD>
<TD >4</TD>
<TD >107</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|staging_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >222</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >222</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >109</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >68</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >77</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >70</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >186</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.global_icavmm_1_rw</TD>
<TD >250</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >178</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.t[2].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.t[1].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|avmm_1_.t[0].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thereset_wire_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B0_runOnce|thegetTanh_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B0_runOnce|thebb_getTanh_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_gettanh0|thei_llvm_fpga_pop_token_i1_wt_limpop_gettanh0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B0_runOnce|thebb_getTanh_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_gettanh0|thei_llvm_fpga_pop_token_i1_wt_limpop_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B0_runOnce|thebb_getTanh_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_gettanh0|thei_llvm_fpga_pop_token_i1_wt_limpop_gettanh1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B0_runOnce|thebb_getTanh_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_gettanh0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B0_runOnce|thebb_getTanh_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1|thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B0_runOnce|thebb_getTanh_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1|thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B0_runOnce|thebb_getTanh_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1|thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B0_runOnce|thebb_getTanh_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1|thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B0_runOnce|thebb_getTanh_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1|thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B0_runOnce|thebb_getTanh_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_gettanh1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B0_runOnce|thebb_getTanh_B0_runOnce_stall_region|thegetTanh_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B0_runOnce|thebb_getTanh_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B0_runOnce|thegetTanh_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B0_runOnce</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thegetTanh_B3_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thegetTanh_B3_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thegetTanh_B1_start_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thegetTanh_B1_start_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2|thebb_getTanh_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0|thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2|thebb_getTanh_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0|thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2|thebb_getTanh_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_3_gettanh0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2|thebb_getTanh_B2_stall_region|thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2|thebb_getTanh_B2_stall_region|thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >40</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2|thebb_getTanh_B2_stall_region|thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1|theiowr</TD>
<TD >104</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >36</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2|thebb_getTanh_B2_stall_region|thei_iowr_bl_return_gettanh_unnamed_gettanh5_gettanh1</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2|thebb_getTanh_B2_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_gettanh2|thei_llvm_fpga_push_token_i1_throttle_push_gettanh2_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2|thebb_getTanh_B2_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_gettanh2|thei_llvm_fpga_push_token_i1_throttle_push_gettanh1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2|thebb_getTanh_B2_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_gettanh2|thei_llvm_fpga_push_token_i1_throttle_push_gettanh1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2|thebb_getTanh_B2_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_gettanh2|thei_llvm_fpga_push_token_i1_throttle_push_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2|thebb_getTanh_B2_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_gettanh2|thei_llvm_fpga_push_token_i1_throttle_push_gettanh1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2|thebb_getTanh_B2_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_gettanh2</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2|thebb_getTanh_B2_stall_region</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2|thegetTanh_B2_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2|thegetTanh_B2_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >136</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >136</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x|theiord</TD>
<TD >169</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >132</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_iord_bl_call_gettanh_unnamed_gettanh2_gettanh2_aunroll_x</TD>
<TD >134</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh3_gettanh6|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh3_gettanh1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh3_gettanh6</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh4_gettanh7|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh4_gettanh1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_gettanh4_gettanh7</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_gettanh1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gettanhs_c0_exit_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gettanhs_c0_exit_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gettanhs_c0_exit_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gettanhs_c0_exit_gettanh1</TD>
<TD >23</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >20</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_gettanhs_c0_exit_gettanh1_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond7_gettanh2|thei_llvm_fpga_push_i1_notexitcond7_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond7_gettanh2|thei_llvm_fpga_push_i1_notexitcond7_gettanh1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond7_gettanh2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going6_gettanh1|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going6_gettanh1|thei_llvm_fpga_pipeline_keep_going6_gettanh1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going6_gettanh1|thei_llvm_fpga_pipeline_keep_going6_gettanh1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going6_gettanh1|thei_llvm_fpga_pipeline_keep_going6_gettanh1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_llvm_fpga_pipeline_keep_going6_gettanh1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_gettanhs_c0_enter1_gettanh0_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region|thegetTanh_B1_start_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thebb_getTanh_B1_start_stall_region</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thegetTanh_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start|thegetTanh_B1_start_merge</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B1_start</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thei_llvm_fpga_pipeline_keep_going6_gettanh1_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|theloop_limiter_getTanh0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15|thereaddata_reg_unnamed_getTanh7_getTanh0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh7_gettanh15</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14|thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14|thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14|thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist28_i_llvm_fpga_pop_i1_memdep_phi_pop8_gettanh14_out_data_out_34_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast37412_gettanh17</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_getTanh_B3_merge_reg_aunroll_x_2_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thegetTanh_B3_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_getTanh_B3_merge_reg_aunroll_x_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist36_getTanh_B3_merge_reg_aunroll_x_out_data_out_0_tpl_114_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thei_llvm_fpga_pipeline_keep_going_gettanh1|push|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thei_llvm_fpga_pipeline_keep_going_gettanh1|push|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thei_llvm_fpga_pipeline_keep_going_gettanh1|push|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thei_llvm_fpga_pipeline_keep_going_gettanh1|push|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thei_llvm_fpga_pipeline_keep_going_gettanh1|push|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thei_llvm_fpga_pipeline_keep_going_gettanh1|push|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thei_llvm_fpga_pipeline_keep_going_gettanh1|push|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thei_llvm_fpga_pipeline_keep_going_gettanh1|push|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thei_llvm_fpga_pipeline_keep_going_gettanh1|push|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thei_llvm_fpga_pipeline_keep_going_gettanh1|push</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thei_llvm_fpga_pipeline_keep_going_gettanh1|pop2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thei_llvm_fpga_pipeline_keep_going_gettanh1|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thei_llvm_fpga_pipeline_keep_going_gettanh1|pop1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thei_llvm_fpga_pipeline_keep_going_gettanh1|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thei_llvm_fpga_pipeline_keep_going_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thei_llvm_fpga_pipeline_keep_going_gettanh1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4|thei_llvm_fpga_pipeline_keep_going_gettanh4_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_gettanh4</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|thei_llvm_fpga_pop_i32_i_036_pop7_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10|thei_llvm_fpga_pop_i32_i_036_pop7_gettanh1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i32_i_036_pop7_gettanh10</TD>
<TD >71</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i32_i_036_push7_gettanh31|thei_llvm_fpga_push_i32_i_036_push7_gettanh31_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i32_i_036_push7_gettanh31|thei_llvm_fpga_push_i32_i_036_push7_gettanh1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i32_i_036_push7_gettanh31|thei_llvm_fpga_push_i32_i_036_push7_gettanh1|fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i32_i_036_push7_gettanh31|thei_llvm_fpga_push_i32_i_036_push7_gettanh1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i32_i_036_push7_gettanh31|thei_llvm_fpga_push_i32_i_036_push7_gettanh1|fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i32_i_036_push7_gettanh31|thei_llvm_fpga_push_i32_i_036_push7_gettanh1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i32_i_036_push7_gettanh31|thei_llvm_fpga_push_i32_i_036_push7_gettanh1|fifo|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >38</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i32_i_036_push7_gettanh31|thei_llvm_fpga_push_i32_i_036_push7_gettanh1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i32_i_036_push7_gettanh31|thei_llvm_fpga_push_i32_i_036_push7_gettanh1|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i32_i_036_push7_gettanh31|thei_llvm_fpga_push_i32_i_036_push7_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i32_i_036_push7_gettanh31|thei_llvm_fpga_push_i32_i_036_push7_gettanh1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i32_i_036_push7_gettanh31</TD>
<TD >38</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast39431_gettanh12</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_gettanh4_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_gettanh4_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist30_i_llvm_fpga_pipeline_keep_going_gettanh4_out_data_out_116_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push8_gettanh29</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|data_fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|pipelined_write</TD>
<TD >75</TD>
<TD >13</TD>
<TD >4</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28|thei_llvm_fpga_mem_memdep_gettanh1</TD>
<TD >242</TD>
<TD >12</TD>
<TD >130</TD>
<TD >12</TD>
<TD >76</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_memdep_gettanh28</TD>
<TD >137</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|hld_fifo_inst</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist35_i_mptr_bitcast_index38_gettanh0_dupName_0_trunc_sel_x_b_49_fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42|thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_gettanh10_gettanh42_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i4_initerations_pop9_gettanh5_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist27_i_masked_gettanh43_q_114_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|i_masked_gettanh43_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0|thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0_reg</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0|thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0|thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh1</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop10_gettanh0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|thei_llvm_fpga_push_i4_cleanups_push10_gettanh39_reg</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|fifo|staging_reg</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|fifo|fifo|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|fifo|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >14</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|thei_llvm_fpga_push_i4_cleanups_push10_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_gettanh39|thei_llvm_fpga_push_i4_cleanups_push10_gettanh1</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_cleanups_push10_gettanh39</TD>
<TD >10</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32_reg</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh1</TD>
<TD >39</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop6_gettanh32</TD>
<TD >34</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >14</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41_reg</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|fifo|staging_reg</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|fifo|fifo|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|fifo|fifo</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >22</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|fifo</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh1</TD>
<TD >23</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >35</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i11_fpga_indvars_iv_push6_gettanh41</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_gettanh36|thei_llvm_fpga_push_i1_notexitcond_gettanh36_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_gettanh36|thei_llvm_fpga_push_i1_notexitcond_gettanh1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_gettanh36|thei_llvm_fpga_push_i1_notexitcond_gettanh1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_gettanh36|thei_llvm_fpga_push_i1_notexitcond_gettanh1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_gettanh36|thei_llvm_fpga_push_i1_notexitcond_gettanh1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_gettanh36|thei_llvm_fpga_push_i1_notexitcond_gettanh1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_gettanh36|thei_llvm_fpga_push_i1_notexitcond_gettanh1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_gettanh36|thei_llvm_fpga_push_i1_notexitcond_gettanh1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_gettanh36|thei_llvm_fpga_push_i1_notexitcond_gettanh1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_gettanh36|thei_llvm_fpga_push_i1_notexitcond_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_gettanh36|thei_llvm_fpga_push_i1_notexitcond_gettanh1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_gettanh36</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5|thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5_reg</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5|thei_llvm_fpga_pop_i4_initerations_pop9_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5|thei_llvm_fpga_pop_i4_initerations_pop9_gettanh1</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_pop_i4_initerations_pop9_gettanh5</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_initerations_push9_gettanh7|thei_llvm_fpga_push_i4_initerations_push9_gettanh7_reg</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_initerations_push9_gettanh7|thei_llvm_fpga_push_i4_initerations_push9_gettanh1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_initerations_push9_gettanh7|thei_llvm_fpga_push_i4_initerations_push9_gettanh1|fifo|staging_reg</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_initerations_push9_gettanh7|thei_llvm_fpga_push_i4_initerations_push9_gettanh1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_initerations_push9_gettanh7|thei_llvm_fpga_push_i4_initerations_push9_gettanh1|fifo|fifo|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_initerations_push9_gettanh7|thei_llvm_fpga_push_i4_initerations_push9_gettanh1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_initerations_push9_gettanh7|thei_llvm_fpga_push_i4_initerations_push9_gettanh1|fifo|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >14</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_initerations_push9_gettanh7|thei_llvm_fpga_push_i4_initerations_push9_gettanh1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_initerations_push9_gettanh7|thei_llvm_fpga_push_i4_initerations_push9_gettanh1|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_initerations_push9_gettanh7|thei_llvm_fpga_push_i4_initerations_push9_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_initerations_push9_gettanh7|thei_llvm_fpga_push_i4_initerations_push9_gettanh1</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i4_initerations_push9_gettanh7</TD>
<TD >10</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gettanh9|thei_llvm_fpga_push_i1_lastiniteration_gettanh9_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gettanh9|thei_llvm_fpga_push_i1_lastiniteration_gettanh1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gettanh9|thei_llvm_fpga_push_i1_lastiniteration_gettanh1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gettanh9|thei_llvm_fpga_push_i1_lastiniteration_gettanh1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gettanh9|thei_llvm_fpga_push_i1_lastiniteration_gettanh1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gettanh9|thei_llvm_fpga_push_i1_lastiniteration_gettanh1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gettanh9|thei_llvm_fpga_push_i1_lastiniteration_gettanh1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gettanh9|thei_llvm_fpga_push_i1_lastiniteration_gettanh1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gettanh9|thei_llvm_fpga_push_i1_lastiniteration_gettanh1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gettanh9|thei_llvm_fpga_push_i1_lastiniteration_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gettanh9|thei_llvm_fpga_push_i1_lastiniteration_gettanh1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gettanh9</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist32_i_first_cleanup_xor_gettanh2_q_83_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|staging_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|fifo</TD>
<TD >37</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >40</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_ma3_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_ma3_cma_data_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_im0_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_im0_cma_data_reg|staging_reg</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_im0_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_im0_cma_data_reg|fifo</TD>
<TD >40</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >43</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_im0_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_im0_cma_data_reg</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|i_add6_gettanh26_im0_cma_delay</TD>
<TD >39</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_im8_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_im8_cma_data_reg|staging_reg</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_im8_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_im8_cma_data_reg|fifo</TD>
<TD >32</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >35</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_im8_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_add6_gettanh26_im8_cma_data_reg</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|i_add6_gettanh26_im8_cma_delay</TD>
<TD >31</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|i_add6_gettanh26_ma3_cma_delay</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_im0_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_im0_cma_data_reg|staging_reg</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_im0_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_im0_cma_data_reg|fifo</TD>
<TD >40</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >43</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_im0_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_im0_cma_data_reg</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|i_mul_gettanh22_im0_cma_delay</TD>
<TD >39</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_im8_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_im8_cma_data_reg|staging_reg</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_im8_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_im8_cma_data_reg|fifo</TD>
<TD >32</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >35</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_im8_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_im8_cma_data_reg</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|i_mul_gettanh22_im8_cma_delay</TD>
<TD >31</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_ma3_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_ma3_cma_data_reg|staging_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_ma3_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_ma3_cma_data_reg|fifo</TD>
<TD >37</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >40</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_ma3_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul_gettanh22_ma3_cma_data_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|staging_reg</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|fifo</TD>
<TD >40</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >43</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_im0_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_im0_cma_data_reg</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im0_cma_delay</TD>
<TD >39</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_im8_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_im8_cma_data_reg|staging_reg</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_im8_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_im8_cma_data_reg|fifo</TD>
<TD >31</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >34</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_im8_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_im8_cma_data_reg</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|i_mul3_gettanh24_im8_cma_delay</TD>
<TD >30</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|staging_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|fifo</TD>
<TD >37</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >40</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thebubble_out_i_mul3_gettanh24_ma3_cma_data_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|i_mul3_gettanh24_ma3_cma_delay</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|i_mul_gettanh22_ma3_cma_delay</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist33_i_cmp2_gettanh20_c_17_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19|thereaddata_reg_unnamed_getTanh9_getTanh1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_llvm_fpga_mem_unnamed_gettanh9_gettanh19</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|theredist31_i_first_cleanup_xor_gettanh2_q_34_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region</TD>
<TD >240</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >255</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thegetTanh_B3_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thegetTanh_B3_branch</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3</TD>
<TD >243</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thei_llvm_fpga_pipeline_keep_going_gettanh4_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B2_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thei_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo|thei_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thei_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo|thei_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thei_llvm_fpga_pipeline_keep_going6_gettanh1_valid_fifo</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function</TD>
<TD >496</TD>
<TD >1</TD>
<TD >257</TD>
<TD >1</TD>
<TD >251</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst|getTanh_internal</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >250</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst|gettanh_internal_inst</TD>
<TD >164</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >getTanh_inst</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
