<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE model SYSTEM "embsysregview.dtd">
<model chipname="STM32F40x">
	<chip_description>Based on (RM0090 rel.1, PM0081 rel.1, PM0214 rel.1, 
STM32F4yx Errata rel.2)
Chip features :
- Core: ARM 32-bit Cortex-M4 CPU with FPU,
  Adaptive real-time accelerator (ART Accelerator)
  allowing 0-wait state execution from Flash memory,
  frequency up to 168 MHz,memory protection unit,
  210 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1), and DSP
  instructions
- Memories
  Up to 1 Mbyte of Flash memory,
  Up to 192+4 Kbytes of SRAM including 64Kbyte
  of CCM(core coupled memory) data RAM,
  Flexible static memory controller supporting
  Compact Flash, SRAM, PSRAM, NOR and NAND memories
- LCD parallel interface, 8080/6800 modes
- Clock, reset and supply management:
  1.8 V to 3.6 V application supply and I/Os,
  POR, PDR, PVD and BOR,
  4-to-26 MHz crystal oscillator,
  Internal 16 MHz factory-trimmed RC (1% accuracy),
  32 kHz oscillator for RTC with calibration,
  Internal 32 kHz RC with calibration
- Low power:
  Sleep, Stop and Standby modes,
  Vbat supply for RTC, 20*32 bit backup registers
  + optional 4 KB backup SRAM
- 3*12-bit, 2.4 MSPS A/D converters: up to 24
  channels and 7.2 MSPS in triple interleaved
  mode
- 2*12-bit D/A converters
- General-purpose DMA: 16-stream DMA controller
  with FIFOs and burst support
- Up to 17 timers: up to twelve 16-bit and two 32-bit
  timers up to 168MHz, each with up to 4 IC/OC/PWM
  or pulse counter and quadrature(incremental) encoder
  input
- Debug mode:
  Serial wire debug (SWD) + JTAG interfaces
  Cortex-M4 Embedded Trace Macrocell
- Up to 140 I/O ports with interrupt capability
  Up to 136 fast I/Os up to 84 MHz,
  Up to 138 5 V-tolerant I/Os
- Up to 15 communication interfaces:
  Up to 3 I2C interfaces (SMBus/PMBus),
  Up to 4 USARTs/2 UARTs (10.5 Mbit/s, ISO 7816
  interface, LIN, IrDA, modem control),
  Up to 3 SPIs (37.5 Mbits/s), 2 with muxed
  full-duplex I2S to achieve audio class accuracy
  via internal audio PLL or external clock,
  2 CAN interfaces (2.0B Active), SDIO interface
- Advanced connectivity:
  USB 2.0 full-speed device/host/OTG controller
  with on-chip PHY,
  USB 2.0 high-speed/full-speed device/host/OTG
  controller with dedicated DMA, on-chip full-speed
  PHY and ULPI,
  10/100 Ethernet MAC with dedicated DMA:
  supports IEEE 1588v2 hardware, MII/RMII
- 8- to 14-bit parallel camera interface
  up to 54 Mbytes/s
- True random number generator
- CRC calculation unit
- 96-bit unique ID
- RTC: subsecond accuracy, hardware calendar
Copyright © 2012 Jacon. All rights reserved.
  </chip_description>
	<boards>
		<board id="STM32F4DISCOVERY" name="STM32F4DISCOVERY" designer="STM"/>
	</boards>
	<group name="CRC" description="CRC calculation unit">
		<registergroup name="CRC" description="CRC registers">
			<register name="CRC_DR" description="Data register" address="0x40023000" resetvalue="0xFFFFFFFF" access="rw">
				<field bitoffset="0" bitlength="32" name="DR" description="Data register bits"/>
			</register>
			<register name="CRC_IDR" description="Independent data register" address="0x40023004" access="rw">
				<field bitoffset="0" bitlength="8" name="IDR" description="General-purpose 8-bit data register bits"/>
			</register>
			<register name="CRC_CR" description="Control register" address="0x40023008" access="rw">
				<field bitoffset="0" bitlength="1" name="RESET" description="Resets the CRC calculation unit"/>
			</register>
		</registergroup>
	</group>
	<group name="PWR" description="Power control ">
		<registergroup name="PWR" description="Power control registers">
			<register name="PWR_CR" description="Power control register" address="0x40007000" resetvalue="0x00004000" access="rw">
				<field bitoffset="0" bitlength="1" name="LPDS" description="Low-power deep sleep"/>
				<field bitoffset="1" bitlength="1" name="PDDS" description="Power down deepsleep"/>
				<field bitoffset="2" bitlength="1" name="CWUF" description="Clear wakeup flag"/>
				<field bitoffset="3" bitlength="1" name="CSBF" description="Clear standby flag"/>
				<field bitoffset="4" bitlength="1" name="PVDE" description="Power voltage detector enable"/>
				<field bitoffset="5" bitlength="3" name="PLS" description="PLS[2:0] bits (PVD level selection)">
					<interpretation key="0" text="PVD level 2.0V"/>
					<interpretation key="1" text="PVD level 2.1V"/>
					<interpretation key="2" text="PVD level 2.3V"/>
					<interpretation key="3" text="PVD level 2.5V"/>
					<interpretation key="4" text="PVD level 2.6V"/>
					<interpretation key="5" text="PVD level 2.7V"/>
					<interpretation key="6" text="PVD level 2.8V"/>
					<interpretation key="7" text="PVD level 2.9V"/>
				</field>
				<field bitoffset="8" bitlength="1" name="DBP" description="Disable backup domain write protection"/>
				<field bitoffset="9" bitlength="1" name="FPDS" description="Flash power down in Stop mode"/>
				<field bitoffset="14" bitlength="1" name="VOS" description="Regulator voltage scaling output selection"/>
			</register>
			<register name="PWR_CSR" description="Power control/status register" address="0x40007004" access="rw">
				<field bitoffset="0" bitlength="1" name="WUF" description="Wakeup flag"/>
				<field bitoffset="1" bitlength="1" name="SBF" description="Standby flag"/>
				<field bitoffset="2" bitlength="1" name="PVDO" description="PVD output"/>
				<field bitoffset="3" bitlength="1" name="BRR" description="Backup regulator ready"/>
				<field bitoffset="8" bitlength="1" name="EWUP" description="Enable WKUP pin"/>
				<field bitoffset="9" bitlength="1" name="BRE" description="Backup regulator enable"/>
				<field bitoffset="14" bitlength="1" name="VOSRDY" description="Regulator voltage scaling output selection ready bit"/>
			</register>
		</registergroup>
	</group>
	<group name="RCC" description="Reset and clock control">
		<registergroup name="RCC" description="RCC registers">
			<register name="RCC_CR" description="Clock control register" address="0x40023800" resetvalue="0x00000083" access="rw">
				<field bitoffset="0" bitlength="1" name="HSION" description="Internal high-speed clock enable"/>
				<field bitoffset="1" bitlength="1" name="HSIRDY" description="Internal high-speed clock ready flag"/>
				<field bitoffset="3" bitlength="5" name="HSITRIM" description="HSITRIM[4:0] bits (Internal high-speed clock trimming)"/>
				<field bitoffset="8" bitlength="8" name="HSICAL" description="HSICAL[7:0] bits (Internal high-speed clock calibration)"/>
				<field bitoffset="16" bitlength="1" name="HSEON" description="HSE clock enable"/>
				<field bitoffset="17" bitlength="1" name="HSERDY" description="HSE clock ready flag"/>
				<field bitoffset="18" bitlength="1" name="HSEBYP" description="HSE clock bypass"/>
				<field bitoffset="19" bitlength="1" name="CSSON" description="Clock security system enable"/>
				<field bitoffset="24" bitlength="1" name="PLLON" description="Main PLL enable"/>
				<field bitoffset="25" bitlength="1" name="PLLRDY" description="Main PLL clock ready flag"/>
				<field bitoffset="26" bitlength="1" name="PLLI2SON" description="PLLI2S enable"/>
				<field bitoffset="27" bitlength="1" name="PLLI2SRDY" description="PLLI2S clock ready flag"/>
			</register>
			<register name="RCC_PLLCFGR" description="PLL configuration register" address="0x40023804" resetvalue="0x24003010" access="rw">
				<field bitoffset="0" bitlength="6" name="PLLM" description="PLLM[5:0] bits (Division factor for the main PLL and audio PLL input clock)">
					<description>Division factor for the main PLL and audio PLL input clock bits
VCO input frequency = PLL input clock frequency / PLLM with (2 LE PLLM LE 63)
The software has to set these bits correctly to ensure that the VCO input
frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
of 2 MHz to limit PLL jitter.
000010: PLLM = 2
.....
111111: PLLM = 63</description>
				</field>
				<field bitoffset="6" bitlength="9" name="PLLN" description="PLLN[8:0] bits (Main PLL multiplication factor)">
					<description>Main PLL multiplication factor bits
VCO output frequency = VCO input frequency * PLLN with (64 LE PLLN LE 432)
The software has to set these bits correctly to ensure that the VCO output
frequency is between 64 and 432 MHz:
001000000: PLLN = 64
.....
110110000: PLLN = 432</description>
				</field>
				<field bitoffset="16" bitlength="2" name="PLLP" description="PLLP[1:0] bits (Main PLL division factor for main system clock)">
					<interpretation key="0" text="PLL output clock / 2"/>
					<interpretation key="1" text="PLL output clock / 4"/>
					<interpretation key="2" text="PLL output clock / 6"/>
					<interpretation key="3" text="PLL output clock / 8"/>
				</field>
				<field bitoffset="22" bitlength="1" name="PLLSRC" description="Main PLL and audio PLL entry clock source"/>
				<field bitoffset="24" bitlength="4" name="PLLQ" description="MCO[3:0] bits (Main PLL division factor for USB OTG FS, SDIO and RNG clocks)">
					<interpretation key="2" text="PLL output clock / 2"/>
					<interpretation key="3" text="PLL output clock / 3"/>
					<interpretation key="4" text="PLL output clock / 4"/>
					<interpretation key="5" text="PLL output clock / 5"/>
					<interpretation key="6" text="PLL output clock / 6"/>
					<interpretation key="7" text="PLL output clock / 7"/>
					<interpretation key="8" text="PLL output clock / 8"/>
					<interpretation key="9" text="PLL output clock / 9"/>
					<interpretation key="10" text="PLL output clock / 10"/>
					<interpretation key="11" text="PLL output clock / 11"/>
					<interpretation key="12" text="PLL output clock / 12"/>
					<interpretation key="13" text="PLL output clock / 13"/>
					<interpretation key="14" text="PLL output clock / 14"/>
					<interpretation key="15" text="PLL output clock / 15"/>
				</field>
			</register>
			<register name="RCC_CFGR" description="Clock configuration register" address="0x40023808" access="rw">
				<field bitoffset="0" bitlength="2" name="SW" description="SW[1:0] bits (System clock switch)">
					<interpretation key="0" text="HSI selected as system clock"/>
					<interpretation key="1" text="HSE selected as system clock"/>
					<interpretation key="2" text="PLL selected as system clock"/>
				</field>
				<field bitoffset="2" bitlength="2" name="SWS" description="SWS[1:0] bits (System clock switch status)">
					<interpretation key="0" text="HSI oscillator used as system clock"/>
					<interpretation key="1" text="HSE oscillator used as system clock"/>
					<interpretation key="2" text="PLL used as system clock"/>
				</field>
				<field bitoffset="4" bitlength="4" name="HPRE" description="HPRE[3:0] bits (AHB prescaler)">
					<interpretation key="0" text="SYSCLK not divided"/>
					<interpretation key="8" text="SYSCLK divided by 2"/>
					<interpretation key="9" text="SYSCLK divided by 4"/>
					<interpretation key="10" text="SYSCLK divided by 8"/>
					<interpretation key="11" text="SYSCLK divided by 16"/>
					<interpretation key="12" text="SYSCLK divided by 64"/>
					<interpretation key="13" text="SYSCLK divided by 128"/>
					<interpretation key="14" text="SYSCLK divided by 256"/>
					<interpretation key="15" text="SYSCLK divided by 512"/>
				</field>
				<field bitoffset="10" bitlength="3" name="PPRE1" description="PRE2[2:0] bits (APB low-speed prescaler(APB1))">
					<description>APB low-speed prescaler (APB1)
The software has to set these bits correctly not to exceed 42 MHz
on this domain.
The clocks are divided with the new prescaler factor from 1 to 16
AHB cycles after PPRE1 write.</description>
					<interpretation key="0" text="AHB not divided"/>
					<interpretation key="4" text="AHB divided by 2"/>
					<interpretation key="5" text="AHB divided by 4"/>
					<interpretation key="6" text="AHB divided by 8"/>
					<interpretation key="7" text="AHB divided by 16"/>
				</field>
				<field bitoffset="13" bitlength="3" name="PPRE2" description="PRE2[2:0] bits (APB high-speed prescaler(APB2))">
					<description>APB high-speed prescaler (APB2)
The software has to set these bits correctly not to exceed 84 MHz
on this domain.
The clocks are divided with the new prescaler factor from 1 to 16
AHB cycles after PPRE2 write.</description>
					<interpretation key="0" text="AHB not divided"/>
					<interpretation key="4" text="AHB divided by 2"/>
					<interpretation key="5" text="AHB divided by 4"/>
					<interpretation key="6" text="AHB divided by 8"/>
					<interpretation key="7" text="AHB divided by 16"/>
				</field>
				<field bitoffset="16" bitlength="5" name="RTCPRE" description="PLLMUL[4:0] bits (HSE division factor for RTC clock)">
					<description>HSE division factor for RTC clock bits
The software has to set these bits correctly to ensure that the clock
supplied to the RTC is 1 MHz. These bits must be configured if needed
before selecting the RTC clock source.
00010: HSE / 2
.....
11111: HSE / 31</description>
				</field>
				<field bitoffset="21" bitlength="2" name="MCO1" description="MCO1[1:0] bits (Microcontroller clock output 1)">
					<interpretation key="0" text="HSI clock selected"/>
					<interpretation key="1" text="LSE oscillator selected"/>
					<interpretation key="2" text="HSE oscillator clock selected"/>
					<interpretation key="3" text="PLL clock selected"/>
				</field>
				<field bitoffset="23" bitlength="1" name="I2SSRC" description="I2S clock selection"/>
				<field bitoffset="24" bitlength="3" name="MCO1PRE" description="MCO1PRE[2:0] bits (MCO1 prescaler)">
					<interpretation key="0" text="MCO1 sel not divided"/>
					<interpretation key="4" text="MCO1 sel divided by 2"/>
					<interpretation key="5" text="MCO1 sel divided by 3"/>
					<interpretation key="6" text="MCO1 sel divided by 4"/>
					<interpretation key="7" text="MCO1 sel divided by 5"/>
				</field>
				<field bitoffset="27" bitlength="3" name="MCO2PRE" description="MCO2PRE[2:0] bits (MCO2 prescaler)">
					<interpretation key="0" text="MCO2 sel not divided"/>
					<interpretation key="4" text="MCO2 sel divided by 2"/>
					<interpretation key="5" text="MCO2 sel divided by 3"/>
					<interpretation key="6" text="MCO2 sel divided by 4"/>
					<interpretation key="7" text="MCO2 sel divided by 5"/>
				</field>
				<field bitoffset="30" bitlength="2" name="MCO2" description="MCO2[1:0] bits (Microcontroller clock output 2)">
					<interpretation key="0" text="System clock (SYSCLK) selected"/>
					<interpretation key="1" text="PLLI2S clock selected"/>
					<interpretation key="2" text="HSE oscillator clock selected"/>
					<interpretation key="3" text="PLL clock selected"/>
				</field>
			</register>
			<register name="RCC_CIR" description="Clock interrupt register" address="0x4002380C" access="rw">
				<field bitoffset="0" bitlength="1" name="LSIRDYF" description="LSI ready interrupt flag"/>
				<field bitoffset="1" bitlength="1" name="LSERDYF" description="LSE ready interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="HSIRDYF" description="HSI ready interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="HSERDYF" description="HSE ready interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="PLLRDYF" description="Main PLL ready interrupt flag"/>
				<field bitoffset="5" bitlength="1" name="PLLI2SRDYF" description="PLLI2S ready interrupt flag"/>
				<field bitoffset="7" bitlength="1" name="CSSF" description="Clock security system interrupt flag"/>
				<field bitoffset="8" bitlength="1" name="LSIRDYIE" description="LSI ready interrupt enable"/>
				<field bitoffset="9" bitlength="1" name="LSERDYIE" description="LSE ready interrupt enable"/>
				<field bitoffset="10" bitlength="1" name="HSIRDYIE" description="HSI ready interrupt enable"/>
				<field bitoffset="11" bitlength="1" name="HSERDYIE" description="HSE ready interrupt enable"/>
				<field bitoffset="12" bitlength="1" name="PLLRDYIE" description="Main PLL ready interrupt enable"/>
				<field bitoffset="13" bitlength="1" name="PLLI2SRDYIE" description="PLLI2S ready interrupt enable"/>
				<field bitoffset="16" bitlength="1" name="LSIRDYC" description="LSI ready interrupt clear"/>
				<field bitoffset="17" bitlength="1" name="LSERDYC" description="LSE ready interrupt clear"/>
				<field bitoffset="18" bitlength="1" name="HSIRDYC" description="HSI ready interrupt clear"/>
				<field bitoffset="19" bitlength="1" name="HSERDYC" description="HSE ready interrupt clear"/>
				<field bitoffset="20" bitlength="1" name="PLLRDYC" description="Main PLL ready interrupt clear"/>
				<field bitoffset="21" bitlength="1" name="PLLI2SRDYC" description="PLLI2S ready interrupt clear"/>
				<field bitoffset="23" bitlength="1" name="CSSC" description="Clock security system interrupt clear"/>
			</register>
			<register name="RCC_AHB1RSTR" description="AHB1 peripheral reset register" address="0x40023810" access="rw">
				<field bitoffset="0" bitlength="1" name="GPIOARST" description="IO port A reset"/>
				<field bitoffset="1" bitlength="1" name="GPIOBRST" description="IO port B reset"/>
				<field bitoffset="2" bitlength="1" name="GPIOCRST" description="IO port C reset"/>
				<field bitoffset="3" bitlength="1" name="GPIODRST" description="IO port D reset"/>
				<field bitoffset="4" bitlength="1" name="GPIOERST" description="IO port E reset"/>
				<field bitoffset="5" bitlength="1" name="GPIOFRST" description="IO port F reset"/>
				<field bitoffset="6" bitlength="1" name="GPIOGRST" description="IO port G reset"/>
				<field bitoffset="7" bitlength="1" name="GPIOHRST" description="IO port H reset"/>
				<field bitoffset="8" bitlength="1" name="GPIOIRST" description="IO port I reset"/>
				<field bitoffset="12" bitlength="1" name="CRCRST" description="CRC reset"/>
				<field bitoffset="21" bitlength="1" name="DMA1RST" description="DMA1 reset"/>
				<field bitoffset="22" bitlength="1" name="DMA2RST" description="DMA2 reset"/>
				<field bitoffset="26" bitlength="1" name="ETHMACRST" description="Ethernet MAC reset"/>
				<field bitoffset="29" bitlength="1" name="OTGHSRST" description="USB OTG HS module reset"/>
			</register>
			<register name="RCC_AHB2RSTR" description="AHB2 peripheral reset register" address="0x40023814" access="rw">
				<field bitoffset="0" bitlength="1" name="DCMIRST" description="Camera interface module reset"/>
				<field bitoffset="4" bitlength="1" name="CRYPRST" description="Cryptographic module reset"/>
				<field bitoffset="5" bitlength="1" name="HASHRST" description="Hash module reset"/>
				<field bitoffset="6" bitlength="1" name="RNGRST" description="Random number generator module reset"/>
				<field bitoffset="7" bitlength="1" name="OTGFSRST" description="USB OTG FS module reset"/>
			</register>
			<register name="RCC_AHB3RSTR" description="AHB3 peripheral reset register" address="0x40023818" access="rw">
				<field bitoffset="0" bitlength="1" name="FSMCRSTT" description="Flexible static memory controller module reset"/>
			</register>
			<register name="RCC_APB1RSTR" description="APB1 peripheral reset register" address="0x40023820" access="rw">
				<field bitoffset="0" bitlength="1" name="TIM2RST" description="Timer 2 reset"/>
				<field bitoffset="1" bitlength="1" name="TIM3RST" description="Timer 3 reset"/>
				<field bitoffset="2" bitlength="1" name="TIM4RST" description="Timer 4 reset"/>
				<field bitoffset="3" bitlength="1" name="TIM5RST" description="Timer 5 reset"/>
				<field bitoffset="4" bitlength="1" name="TIM6RST" description="Timer 6 reset"/>
				<field bitoffset="5" bitlength="1" name="TIM7RST" description="Timer 7 reset"/>
				<field bitoffset="6" bitlength="1" name="TIM12RST" description="Timer 12 reset"/>
				<field bitoffset="7" bitlength="1" name="TIM13RST" description="Timer 13 reset"/>
				<field bitoffset="8" bitlength="1" name="TIM14RST" description="Timer 14 reset"/>
				<field bitoffset="11" bitlength="1" name="WWDGRST" description="Window watchdog reset"/>
				<field bitoffset="14" bitlength="1" name="SPI2RST" description="SPI 2 reset"/>
				<field bitoffset="15" bitlength="1" name="SPI3RST" description="SPI 3 reset"/>
				<field bitoffset="17" bitlength="1" name="USART2RST" description="USART 2 reset"/>
				<field bitoffset="18" bitlength="1" name="USART3RST" description="USART 3 reset"/>
				<field bitoffset="19" bitlength="1" name="UART4RST" description="UART 4 reset"/>
				<field bitoffset="20" bitlength="1" name="UART5RST" description="UART 5 reset"/>
				<field bitoffset="21" bitlength="1" name="I2C1RST" description="I2C 1 reset"/>
				<field bitoffset="22" bitlength="1" name="I2C2RST" description="I2C 2 reset"/>
				<field bitoffset="23" bitlength="1" name="I2C3RST" description="I2C 3 reset"/>
				<field bitoffset="25" bitlength="1" name="CAN1RST" description="CAN1 reset"/>
				<field bitoffset="26" bitlength="1" name="CAN2RST" description="CAN2 reset"/>
				<field bitoffset="28" bitlength="1" name="PWRRST" description="Power interface reset"/>
				<field bitoffset="29" bitlength="1" name="DACRST" description="DAC interface reset"/>
			</register>
			<register name="RCC_APB2RSTR" description="APB2 peripheral reset register" address="0x40023824" access="rw">
				<field bitoffset="0" bitlength="1" name="TIM1RST" description="TIM1 reset"/>
				<field bitoffset="1" bitlength="1" name="TIM8RST" description="TIM8 reset"/>
				<field bitoffset="4" bitlength="1" name="USART1RST" description="USART 1 reset"/>
				<field bitoffset="5" bitlength="1" name="USART6RST" description="USART 6 reset"/>
				<field bitoffset="8" bitlength="1" name="ADCRST" description="ADC interface reset (common to all ADCs)"/>
				<field bitoffset="11" bitlength="1" name="SDIORST" description="SDIO reset"/>
				<field bitoffset="12" bitlength="1" name="SPI1RST" description="SPI 1 reset"/>
				<field bitoffset="14" bitlength="1" name="SYSCFGRST" description="System configuration controller reset"/>
				<field bitoffset="16" bitlength="1" name="TIM9RST" description="TIM9 reset"/>
				<field bitoffset="17" bitlength="1" name="TIM10RST" description="TIM10 reset"/>
				<field bitoffset="18" bitlength="1" name="TIM11RST" description="TIM11 reset"/>
			</register>
			<register name="RCC_AHB1ENR" description="AHB1 peripheral clock enable register" address="0x40023830" resetvalue="0x00100000" access="rw">
				<field bitoffset="0" bitlength="1" name="GPIOAEN" description="IO port A clock enable"/>
				<field bitoffset="1" bitlength="1" name="GPIOBEN" description="IO port B clock enable"/>
				<field bitoffset="2" bitlength="1" name="GPIOCEN" description="IO port C clock enable"/>
				<field bitoffset="3" bitlength="1" name="GPIODEN" description="IO port D clock enable"/>
				<field bitoffset="4" bitlength="1" name="GPIOEEN" description="IO port E clock enable"/>
				<field bitoffset="5" bitlength="1" name="GPIOFEN" description="IO port F clock enable"/>
				<field bitoffset="6" bitlength="1" name="GPIOGEN" description="IO port G clock enable"/>
				<field bitoffset="7" bitlength="1" name="GPIOHEN" description="IO port H clock enable"/>
				<field bitoffset="8" bitlength="1" name="GPIOIEN" description="IO port I clock enable"/>
				<field bitoffset="12" bitlength="1" name="CRCEN" description="CRC clock enable"/>
				<field bitoffset="18" bitlength="1" name="BKPSRAMEN" description="Backup SRAM interface clock enable"/>
				<field bitoffset="20" bitlength="1" name="CCMDATARAMEN" description="CCM data RAM cloc enable"/>
				<field bitoffset="21" bitlength="1" name="DMA1EN" description="DMA1 clock enable"/>
				<field bitoffset="22" bitlength="1" name="DMA2EN" description="DMA2 clock enable"/>
				<field bitoffset="25" bitlength="1" name="ETHMACEN" description="Ethernet MAC clock enable"/>
				<field bitoffset="26" bitlength="1" name="ETHMACTXEN" description="Ethernet transmission clock enable"/>
				<field bitoffset="27" bitlength="1" name="ETHMACRXEN" description="Ethernet reception clock enable"/>
				<field bitoffset="28" bitlength="1" name="ETHMACPTPEN" description="Ethernet PTP clock enable"/>
				<field bitoffset="29" bitlength="1" name="OTGHSEN" description="USB OTG HS clock enable"/>
				<field bitoffset="30" bitlength="1" name="OTGHSULPIEN" description="USB OTG HSULPI clock enable"/>
			</register>
			<register name="RCC_AHB2ENR" description="AHB2 peripheral clock enable register" address="0x40023834" access="rw">
				<field bitoffset="0" bitlength="1" name="DCMIEN" description="Camera interface module clock enable"/>
				<field bitoffset="4" bitlength="1" name="CRYPEN" description="Cryptographic module clock enable"/>
				<field bitoffset="5" bitlength="1" name="HASHEN" description="Hash module clock enable"/>
				<field bitoffset="6" bitlength="1" name="RNGEN" description="Random number generator clock enable"/>
				<field bitoffset="7" bitlength="1" name="OTGFSEN" description="USB OTG FS clock enable"/>
			</register>
			<register name="RCC_AHB3ENR" description="AHB3 peripheral clock enable register" address="0x40023838" access="rw">
				<field bitoffset="0" bitlength="1" name="FSMCEN" description="Flexible static memory controller module clock enable"/>
			</register>
			<register name="RCC_APB1ENR" description="APB1 peripheral clock enable register" address="0x40023840" access="rw">
				<field bitoffset="0" bitlength="1" name="TIM2EN" description="Timer 2 clock enable"/>
				<field bitoffset="1" bitlength="1" name="TIM3EN" description="Timer 3 clock enable"/>
				<field bitoffset="2" bitlength="1" name="TIM4EN" description="Timer 4 clock enable"/>
				<field bitoffset="3" bitlength="1" name="TIM5EN" description="Timer 5 clock enable"/>
				<field bitoffset="4" bitlength="1" name="TIM6EN" description="Timer 6 clock enable"/>
				<field bitoffset="5" bitlength="1" name="TIM7EN" description="Timer 7 clock enable"/>
				<field bitoffset="6" bitlength="1" name="TIM12EN" description="Timer 12 clock enable"/>
				<field bitoffset="7" bitlength="1" name="TIM13EN" description="Timer 13 clock enable"/>
				<field bitoffset="8" bitlength="1" name="TIM14EN" description="Timer 14 clock enable"/>
				<field bitoffset="11" bitlength="1" name="WWDGEN" description="Window watchdog clock enable"/>
				<field bitoffset="14" bitlength="1" name="SPI2EN" description="SPI 2 clock enable"/>
				<field bitoffset="15" bitlength="1" name="SPI3EN" description="SPI 3 clock enable"/>
				<field bitoffset="17" bitlength="1" name="USART2EN" description="USART 2 clock enable"/>
				<field bitoffset="18" bitlength="1" name="USART3EN" description="USART 3 clock enable"/>
				<field bitoffset="19" bitlength="1" name="UART4EN" description="UART 4 clock enable"/>
				<field bitoffset="20" bitlength="1" name="UART5EN" description="UART 5 clock enable"/>
				<field bitoffset="21" bitlength="1" name="I2C1EN" description="I2C 1 clock enable"/>
				<field bitoffset="22" bitlength="1" name="I2C2EN" description="I2C 2 clock enable"/>
				<field bitoffset="23" bitlength="1" name="I2C3EN" description="I2C 3 clock enable"/>
				<field bitoffset="25" bitlength="1" name="CAN1EN" description="CAN1 clock enable"/>
				<field bitoffset="26" bitlength="1" name="CAN2EN" description="CAN2 clock enable"/>
				<field bitoffset="28" bitlength="1" name="PWREN" description="Power interface clock enable"/>
				<field bitoffset="29" bitlength="1" name="DACEN" description="DAC interface clock enable"/>
			</register>
			<register name="RCC_APB2ENR" description="APB2 peripheral clock enable register" address="0x40023844" access="rw">
				<field bitoffset="0" bitlength="1" name="TIM1EN" description="TIM 1 clock enable"/>
				<field bitoffset="1" bitlength="1" name="TIM8EN" description="TIM 8 clock enable"/>
				<field bitoffset="4" bitlength="1" name="USART1EN:" description="USART 1 clock enable"/>
				<field bitoffset="5" bitlength="1" name="USART6EN:" description="USART 6 clock enable"/>
				<field bitoffset="8" bitlength="1" name="ADC1EN" description="ADC 1 clock enable"/>
				<field bitoffset="9" bitlength="1" name="ADC2EN" description="ADC 2 clock enable"/>
				<field bitoffset="10" bitlength="1" name="ADC3EN" description="ADC 3 clock enable"/>
				<field bitoffset="11" bitlength="1" name="SDIOEN" description="SDIO clock enable"/>
				<field bitoffset="12" bitlength="1" name="SPI1EN" description="SPI 1 clock enable"/>
				<field bitoffset="14" bitlength="1" name="SYSCFGEN" description="System configuration controller clock enable"/>
				<field bitoffset="16" bitlength="1" name="TIM9EN" description="Timer 9 clock enable"/>
				<field bitoffset="17" bitlength="1" name="TIM10EN" description="Timer 10 clock enable"/>
				<field bitoffset="18" bitlength="1" name="TIM11EN" description="Timer 11 clock enable"/>
			</register>
			<register name="RCC_AHB1LPENR" description="AHB1 peripheral clock enable in LPm register" address="0x40023850" resetvalue="0x7E6791FF" access="rw">
				<field bitoffset="0" bitlength="1" name="GPIOALPEN" description="IO port A clock enable during Sleep mode"/>
				<field bitoffset="1" bitlength="1" name="GPIOBLPEN" description="IO port B clock enable during Sleep mode"/>
				<field bitoffset="2" bitlength="1" name="GPIOCLPEN" description="IO port C clock enable during Sleep mode"/>
				<field bitoffset="3" bitlength="1" name="GPIODLPEN" description="IO port D clock enable during Sleep mode"/>
				<field bitoffset="4" bitlength="1" name="GPIOELPEN" description="IO port E clock enable during Sleep mode"/>
				<field bitoffset="5" bitlength="1" name="GPIOFLPEN" description="IO port F clock enable during Sleep mode"/>
				<field bitoffset="6" bitlength="1" name="GPIOGLPEN" description="IO port G clock enable during Sleep mode"/>
				<field bitoffset="7" bitlength="1" name="GPIOHLPEN" description="IO port H clock enable during Sleep mode"/>
				<field bitoffset="8" bitlength="1" name="GPIOILPEN" description="IO port I clock enable during Sleep mode"/>
				<field bitoffset="12" bitlength="1" name="CRCLPEN" description="CRC clock enable during Sleep mode"/>
				<field bitoffset="15" bitlength="1" name="FLITFLPEN" description="Flash interface clock enable during Sleep mode"/>
				<field bitoffset="16" bitlength="1" name="SRAM1LPEN" description="SRAM 1 interface clock enable during Sleep mode"/>
				<field bitoffset="17" bitlength="1" name="SRAM2LPEN" description="SRAM 2 interface clock enable during Sleep mode"/>
				<field bitoffset="18" bitlength="1" name="BKPSRAMLPEN" description="Backup SRAM interface clock enable during Sleep mode"/>
				<field bitoffset="21" bitlength="1" name="DMA1LPEN" description="DMA1 clock enable"/>
				<field bitoffset="22" bitlength="1" name="DMA2LPEN" description="DMA2 clock enable during Sleep mode"/>
				<field bitoffset="25" bitlength="1" name="ETHMACLPEN" description="Ethernet MAC clock enable during Sleep mode"/>
				<field bitoffset="26" bitlength="1" name="ETHMACTXLPEN" description="Ethernet Transmission clock enable during Sleep mode"/>
				<field bitoffset="27" bitlength="1" name="ETHMACRXLPEN" description="Ethernet Reception clock enable during Sleep mode"/>
				<field bitoffset="28" bitlength="1" name="ETHMACPTPLPEN" description="Ethernet PTP clock enable during Sleep mode"/>
				<field bitoffset="29" bitlength="1" name="OTGHSLPEN" description="USB OTG HS clock enable during Sleep mode"/>
				<field bitoffset="30" bitlength="1" name="OTGHSULPILPEN" description="USB OTG HSULPI clock enable during Sleep mode"/>
			</register>
			<register name="RCC_AHB2LPENR" description="AHB2 peripheral clock enable in LPm register" address="0x40023854" resetvalue="0x000000F1" access="rw">
				<field bitoffset="0" bitlength="1" name="DCMILPEN" description="Camera interface module clock enable during Sleep mode"/>
				<field bitoffset="4" bitlength="1" name="CRYPEN" description="Cryptographic module clock enable during Sleep mode"/>
				<field bitoffset="5" bitlength="1" name="HASHLPEN" description="Hash module clock enable during Sleep mode"/>
				<field bitoffset="6" bitlength="1" name="RNGLPEN" description="Random number generator clock enable during Sleep mode"/>
				<field bitoffset="7" bitlength="1" name="OTGFSLPEN" description="USB OTG FS clock enable during Sleep mode"/>
			</register>
			<register name="RCC_AHB3LPENR" description="AHB3 peripheral clock enable in LPm register" address="0x40023858" resetvalue="0x00000001" access="rw">
				<field bitoffset="0" bitlength="1" name="FSMCLPEN" description="Flexible static memory controller module clock enable during Sleep mode"/>
			</register>
			<register name="RCC_APB1LPENR" description="APB1 peripheral clock enable in LPm register" address="0x40023860" resetvalue="0x36FEC9FF" access="rw">
				<field bitoffset="0" bitlength="1" name="TIM2LPEN" description="Timer 2 clock enable during Sleep mode"/>
				<field bitoffset="1" bitlength="1" name="TIM3LPEN" description="Timer 3 clock enable during Sleep mode"/>
				<field bitoffset="2" bitlength="1" name="TIM4LPEN" description="Timer 4 clock enable during Sleep mode"/>
				<field bitoffset="3" bitlength="1" name="TIM5LPEN" description="Timer 5 clock enable during Sleep mode"/>
				<field bitoffset="4" bitlength="1" name="TIM6LPEN" description="Timer 6 clock enable during Sleep mode"/>
				<field bitoffset="5" bitlength="1" name="TIM7LPEN" description="Timer 7 clock enable during Sleep mode"/>
				<field bitoffset="6" bitlength="1" name="TIM12LPEN" description="Timer 12 clock enable during Sleep mode"/>
				<field bitoffset="7" bitlength="1" name="TIM13LPEN" description="Timer 13 clock enable during Sleep mode"/>
				<field bitoffset="8" bitlength="1" name="TIM14LPEN" description="Timer 14 clock enable during Sleep mode"/>
				<field bitoffset="11" bitlength="1" name="WWDGLPEN" description="Window watchdog clock enable during Sleep mode"/>
				<field bitoffset="14" bitlength="1" name="SPI2LPEN" description="SPI 2 clock enable during Sleep mode"/>
				<field bitoffset="15" bitlength="1" name="SPI3LPEN" description="SPI 3 clock enable during Sleep mode"/>
				<field bitoffset="17" bitlength="1" name="USART2LPEN" description="USART 2 clock enable during Sleep mode"/>
				<field bitoffset="18" bitlength="1" name="USART3LPEN" description="USART 3 clock enable during Sleep mode"/>
				<field bitoffset="19" bitlength="1" name="UART4LPEN" description="UART 4 clock enable during Sleep mode"/>
				<field bitoffset="20" bitlength="1" name="UART5LPEN" description="UART 5 clock enable during Sleep mode"/>
				<field bitoffset="21" bitlength="1" name="I2C1LPEN" description="I2C 1 clock enable during Sleep mode"/>
				<field bitoffset="22" bitlength="1" name="I2C2LPEN" description="I2C 2 clock enable during Sleep mode"/>
				<field bitoffset="23" bitlength="1" name="I2C3LPEN" description="I2C 3 clock enable during Sleep mode"/>
				<field bitoffset="25" bitlength="1" name="CAN1LPEN" description="CAN1 clock enable during Sleep mode"/>
				<field bitoffset="26" bitlength="1" name="CAN2LPEN" description="CAN2 clock enable during Sleep mode"/>
				<field bitoffset="28" bitlength="1" name="PWRLPEN" description="Power interface clock enable during Sleep mode"/>
				<field bitoffset="29" bitlength="1" name="DACLPEN" description="DAC interface clock enable during Sleep mode"/>
			</register>
			<register name="RCC_APB2LPENR" description="APB2 peripheral clock enable in LPm register" address="0x40023864" resetvalue="0x00075F33" access="rw">
				<field bitoffset="0" bitlength="1" name="TIM1LPEN" description="TIM 1 clock enable during Sleep mode"/>
				<field bitoffset="1" bitlength="1" name="TIM8LPEN" description="TIM 8 clock enable during Sleep mode"/>
				<field bitoffset="4" bitlength="1" name="USART1LPEN:" description="USART 1 clock enable during Sleep mode"/>
				<field bitoffset="5" bitlength="1" name="USART6LPEN:" description="USART 6 clock enable during Sleep mode"/>
				<field bitoffset="8" bitlength="1" name="ADC1LPEN" description="ADC 1 clock enable during Sleep mode"/>
				<field bitoffset="9" bitlength="1" name="ADC2LPEN" description="ADC 2 clock enable during Sleep mode"/>
				<field bitoffset="10" bitlength="1" name="ADC3LPEN" description="ADC 3 clock enable during Sleep mode"/>
				<field bitoffset="11" bitlength="1" name="SDIOLPEN" description="SDIO clock enable during Sleep mode"/>
				<field bitoffset="12" bitlength="1" name="SPI1LPEN" description="SPI 1 clock enable during Sleep mode"/>
				<field bitoffset="14" bitlength="1" name="SYSCFGLPEN" description="System configuration controller clock enable during Sleep mode"/>
				<field bitoffset="16" bitlength="1" name="TIM9LPEN" description="Timer 9 clock enable during Sleep mode"/>
				<field bitoffset="17" bitlength="1" name="TIM10LPEN" description="Timer 10 clock enable during Sleep mode"/>
				<field bitoffset="18" bitlength="1" name="TIM11LPEN" description="Timer 11 clock enable during Sleep mode"/>
			</register>
			<register name="RCC_BDCR" description="Backup domain control register" address="0x40023870" access="rw">
				<field bitoffset="0" bitlength="1" name="LSEON" description="External low-speed oscillator enable"/>
				<field bitoffset="1" bitlength="1" name="LSERDY" description="External low-speed oscillator ready"/>
				<field bitoffset="2" bitlength="1" name="LSEBYP" description="External low-speed oscillator bypass"/>
				<field bitoffset="8" bitlength="2" name="RTCSEL" description="RTCSEL[1:0] bits (RTC clock source selection)">
					<interpretation key="0" text="No clock"/>
					<interpretation key="1" text="LSE oscillator clock used as RTC clock"/>
					<interpretation key="2" text="LSI oscillator clock used as RTC clock"/>
					<interpretation key="3" text="HSE oscillator clock divided by a programmable prescaler used as RTC clock"/>
				</field>
				<field bitoffset="15" bitlength="1" name="RTCEN" description="RTC clock enable"/>
				<field bitoffset="16" bitlength="1" name="BDRST" description="Backup domain software reset"/>
			</register>
			<register name="RCC_CSR" description="Clock control and status register" address="0x40023874" resetvalue="0x0E000000" access="rw">
				<field bitoffset="0" bitlength="1" name="LSION" description="Internal low-speed oscillator enable"/>
				<field bitoffset="1" bitlength="1" name="LSIRDY" description="Internal low-speed oscillator ready"/>
				<field bitoffset="24" bitlength="1" name="RMVF" description="Remove reset flag"/>
				<field bitoffset="25" bitlength="1" name="BORRSTF:" description="BOR reset flag"/>
				<field bitoffset="26" bitlength="1" name="PINRSTF" description="PIN reset flag"/>
				<field bitoffset="27" bitlength="1" name="PORRSTF" description="POR/PDR reset flag"/>
				<field bitoffset="28" bitlength="1" name="SFTRSTF" description="Software reset flag"/>
				<field bitoffset="29" bitlength="1" name="IWDGRSTF" description="Independent Watchdog reset flag"/>
				<field bitoffset="30" bitlength="1" name="WWDGRSTF" description="Window watchdog reset flag"/>
				<field bitoffset="31" bitlength="1" name="LPWRRSTF" description="Low-power reset flag"/>
			</register>
			<register name="RCC_SSCGR" description="Spread spectrum clock generation register" address="0x40023880" access="rw">
				<field bitoffset="0" bitlength="13" name="MODPER" description="MODPER[12:0] bits (Modulation period)"/>
				<field bitoffset="13" bitlength="15" name="INCSTEP" description="INCSTEP[14:0] bits (Incrementation step)"/>
				<field bitoffset="30" bitlength="1" name="SPREADSEL" description="Spread select"/>
				<field bitoffset="31" bitlength="1" name="SSCGEN" description="Spread spectrum modulation enable"/>
			</register>
			<register name="RCC_PLLI2SCFGR" description="PLLI2S configuration register" address="0x40023884" resetvalue="0x20003000" access="rw">
				<field bitoffset="6" bitlength="9" name="PLLI2SN" description="PLLI2SN[8:0] bits (Multiplication factor for VCO)">
					<description>PLLI2S multiplication factor for VCO bits:
The software has to set these bits correctly to ensure that
the VCO output frequency is between 192 and 432 MHz.
VCO output frequency = VCO input frequency * PLLI2SN with (192 LE PLLI2SN LE 432)
011000000: PLLI2SN = 192
.....
110110000: PLLI2SN = 432</description>
				</field>
				<field bitoffset="28" bitlength="3" name="PLLI2SR" description="PLLI2SR[2:0] bits (Division factor for I2S clocks)">
					<interpretation key="2" text="VCO frequency / 2"/>
					<interpretation key="3" text="VCO frequency / 3"/>
					<interpretation key="4" text="VCO frequency / 4"/>
					<interpretation key="5" text="VCO frequency / 5"/>
					<interpretation key="6" text="VCO frequency / 6"/>
					<interpretation key="7" text="VCO frequency / 7"/>
				</field>
			</register>
		</registergroup>
	</group>
	<group name="GPIO" description="General-purpose I/Os">
		<registergroup name="GPIOA" description="Port A">
			<register name="GPIOA_MODER" description="GPIO port mode register" address="0x40020000" resetvalue="0xA8000000" access="rw">
				<field bitoffset="0" name="MODER0" bitlength="2">
					<description>Port A configuration bits
These bits are written by software to configure the I/O direction mode.
00: Input (reset state)
01: General purpose output mode
10: Alternate function mode
11: Analog mode</description>
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="2" name="MODER1" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="4" name="MODER2" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="6" name="MODER3" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="8" name="MODER4" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="10" name="MODER5" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="12" name="MODER6" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="14" name="MODER7" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="16" name="MODER8" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="18" name="MODER9" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="20" name="MODER10" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="22" name="MODER11" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="24" name="MODER12" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="26" name="MODER13" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="28" name="MODER14" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="30" name="MODER15" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
			</register>
			<register name="GPIOA_OTYPER" description="GPIO port output type register" address="0x40020004" access="rw">
				<field bitoffset="0" name="OT0" bitlength="1">
					<description>Port A output type configuration bits
These bits are written by software to configure the output type of the I/O port.
0: Output push-pull (reset state)
1: Output open-drain</description>
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="1" name="OT1" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="2" name="OT2" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="3" name="OT3" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="4" name="OT4" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="5" name="OT5" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="6" name="OT6" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="7" name="OT7" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="8" name="OT8" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="9" name="OT9" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="10" name="OT10" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="11" name="OT11" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="12" name="OT12" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="13" name="OT13" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="14" name="OT14" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="15" name="OT15" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
			</register>
			<register name="GPIOA_OSPEEDR" description="GPIO port output speed register" address="0x40020008" access="rw">
				<field bitoffset="0" name="OSPEEDR0" bitlength="2">
					<description>Port A configuration bits
These bits are written by software to configure the I/O output speed.
00: 2 MHz Low speed
01: 25 MHz Medium speed
10: 50 MHz Fast speed
11: 100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)</description>
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="2" name="OSPEEDR1" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="4" name="OSPEEDR2" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="6" name="OSPEEDR3" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="8" name="OSPEEDR4" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="10" name="OSPEEDR5" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="12" name="OSPEEDR6" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="14" name="OSPEEDR7" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="16" name="OSPEEDR8" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="18" name="OSPEEDR9" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="20" name="OSPEEDR10" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="22" name="OSPEEDR11" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="24" name="OSPEEDR12" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="26" name="OSPEEDR13" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="28" name="OSPEEDR14" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="30" name="OSPEEDR15" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
			</register>
			<register name="GPIOA_PUPDR" description="GPIO port pull-up/pull-down register" address="0x4002000C" resetvalue="0x64000000" access="rw">
				<field bitoffset="0" name="PUPDR0" bitlength="2">
					<description>Port A configuration bits
These bits are written by software to configure the I/O pull-up/pull-down.
00: No pull-up, pull-down
01: Pull-up
10: Pull-down</description>
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="2" name="PUPDR1" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="4" name="PUPDR2" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="6" name="PUPDR3" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="8" name="PUPDR4" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="10" name="PUPDR5" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="12" name="PUPDR6" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="14" name="PUPDR7" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="16" name="PUPDR8" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="18" name="PUPDR9" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="20" name="PUPDR10" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="22" name="PUPDR11" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="24" name="PUPDR12" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="26" name="PUPDR13" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="28" name="PUPDR14" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="30" name="PUPDR15" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
			</register>
			<register name="GPIOA_IDR" description="GPIO port input data register" address="0x40020010" access="r">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port A input pins in one package.
All pins are read only</description>
				</field>
				<field bitoffset="0" name="Pin_0" bitlength="1" board_id="STM32F4DISCOVERY" description="User Pushbutton">
					<interpretation key="0" text="User Off"/>
					<interpretation key="1" text="User On"/>
				</field>
			</register>
			<register name="GPIOA_ODR" description="GPIO port output data register" address="0x40020014" access="rw">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port A output pins in one package.
All pins are RW</description>
				</field>
				<field bitoffset="0" name="Pin_0" bitlength="1"/>
				<field bitoffset="1" name="Pin_1" bitlength="1"/>
				<field bitoffset="2" name="Pin_2" bitlength="1"/>
				<field bitoffset="3" name="Pin_3" bitlength="1"/>
				<field bitoffset="4" name="Pin_4" bitlength="1"/>
				<field bitoffset="5" name="Pin_5" bitlength="1"/>
				<field bitoffset="6" name="Pin_6" bitlength="1"/>
				<field bitoffset="7" name="Pin_7" bitlength="1"/>
				<field bitoffset="8" name="Pin_8" bitlength="1"/>
				<field bitoffset="9" name="Pin_9" bitlength="1"/>
				<field bitoffset="10" name="Pin_10" bitlength="1"/>
				<field bitoffset="11" name="Pin_11" bitlength="1"/>
				<field bitoffset="12" name="Pin_12" bitlength="1"/>
				<field bitoffset="13" name="Pin_13" bitlength="1"/>
				<field bitoffset="14" name="Pin_14" bitlength="1"/>
				<field bitoffset="15" name="Pin_15" bitlength="1"/>
			</register>
			<register name="GPIOA_BSRR" description="GPIO port bit set/reset register" address="0x40020018" access="w">
				<field bitoffset="0" name="BS" bitlength="16">
					<description>All GPIO Port A set bits in one package.
All pins are write only</description>
				</field>
				<field bitoffset="16" name="BR" bitlength="16">
					<description>All GPIO Port A reset bits in one package.
All pins are write only</description>
				</field>
			</register>
			<register name="GPIOA_LCKR" description="GPIO port configuration lock register" address="0x4002001C" access="rw">
				<field bitoffset="0" name="LCK" bitlength="16">
					<description>All GPIO Port A lock bits in one package.
All pins are RW</description>
				</field>
				<field bitoffset="16" name="LCKK" bitlength="1">
					<description>GPIO Port A lock key</description>
				</field>
			</register>
			<register name="GPIOA_AFRL" description="GPIO alternate function low register" address="0x40020020" access="rw">
				<field bitoffset="0" name="AFRL0" bitlength="4">
					<description>Alternate function selection for low byte of port A
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRL1" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRL2" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRL3" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRL4" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRL5" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRL6" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRL7" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
			<register name="GPIOA_AFRH" description="GPIO alternate function high register" address="0x40020024" access="rw">
				<field bitoffset="0" name="AFRH8" bitlength="4">
					<description>Alternate function selection for high byte of port A
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRH9" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRH10" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRH11" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRH12" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRH13" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRH14" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRH15" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="GPIOB" description="Port B">
			<register name="GPIOB_MODER" description="GPIO port mode register" address="0x40020400" resetvalue="0x00000280" access="rw">
				<field bitoffset="0" name="MODER0" bitlength="2">
					<description>Port B configuration bits
These bits are written by software to configure the I/O direction mode.
00: Input (reset state)
01: General purpose output mode
10: Alternate function mode
11: Analog mode</description>
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="2" name="MODER1" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="4" name="MODER2" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="6" name="MODER3" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="8" name="MODER4" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="10" name="MODER5" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="12" name="MODER6" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="14" name="MODER7" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="16" name="MODER8" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="18" name="MODER9" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="20" name="MODER10" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="22" name="MODER11" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="24" name="MODER12" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="26" name="MODER13" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="28" name="MODER14" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="30" name="MODER15" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
			</register>
			<register name="GPIOB_OTYPER" description="GPIO port output type register" address="0x40020404" access="rw">
				<field bitoffset="0" name="OT0" bitlength="1">
					<description>Port B output type configuration bits
These bits are written by software to configure the output type of the I/O port.
0: Output push-pull (reset state)
1: Output open-drain</description>
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="1" name="OT1" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="2" name="OT2" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="3" name="OT3" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="4" name="OT4" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="5" name="OT5" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="6" name="OT6" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="7" name="OT7" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="8" name="OT8" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="9" name="OT9" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="10" name="OT10" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="11" name="OT11" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="12" name="OT12" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="13" name="OT13" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="14" name="OT14" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="15" name="OT15" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
			</register>
			<register name="GPIOB_OSPEEDR" description="GPIO port output speed register" address="0x40020408" resetvalue="0x000000C0" access="rw">
				<field bitoffset="0" name="OSPEEDR0" bitlength="2">
					<description>Port B configuration bits
These bits are written by software to configure the I/O output speed.
00: 2 MHz Low speed
01: 25 MHz Medium speed
10: 50 MHz Fast speed
11: 100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)</description>
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="2" name="OSPEEDR1" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="4" name="OSPEEDR2" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="6" name="OSPEEDR3" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="8" name="OSPEEDR4" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="10" name="OSPEEDR5" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="12" name="OSPEEDR6" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="14" name="OSPEEDR7" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="16" name="OSPEEDR8" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="18" name="OSPEEDR9" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="20" name="OSPEEDR10" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="22" name="OSPEEDR11" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="24" name="OSPEEDR12" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="26" name="OSPEEDR13" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="28" name="OSPEEDR14" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="30" name="OSPEEDR15" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
			</register>
			<register name="GPIOB_PUPDR" description="GPIO port pull-up/pull-down register" address="0x4002040C" resetvalue="0x00000100" access="rw">
				<field bitoffset="0" name="PUPDR0" bitlength="2">
					<description>Port B configuration bits
These bits are written by software to configure the I/O pull-up/pull-down.
00: No pull-up, pull-down
01: Pull-up
10: Pull-down</description>
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="2" name="PUPDR1" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="4" name="PUPDR2" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="6" name="PUPDR3" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="8" name="PUPDR4" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="10" name="PUPDR5" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="12" name="PUPDR6" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="14" name="PUPDR7" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="16" name="PUPDR8" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="18" name="PUPDR9" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="20" name="PUPDR10" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="22" name="PUPDR11" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="24" name="PUPDR12" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="26" name="PUPDR13" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="28" name="PUPDR14" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="30" name="PUPDR15" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
			</register>
			<register name="GPIOB_IDR" description="GPIO port input data register" address="0x40020410" access="r">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port B input pins in one package.
All pins are read only</description>
				</field>
			</register>
			<register name="GPIOB_ODR" description="GPIO port output data register" address="0x40020414" access="rw">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port B output pins in one package.
All pins are RW</description>
				</field>
				<field bitoffset="0" name="Pin_0" bitlength="1"/>
				<field bitoffset="1" name="Pin_1" bitlength="1"/>
				<field bitoffset="2" name="Pin_2" bitlength="1"/>
				<field bitoffset="3" name="Pin_3" bitlength="1"/>
				<field bitoffset="4" name="Pin_4" bitlength="1"/>
				<field bitoffset="5" name="Pin_5" bitlength="1"/>
				<field bitoffset="6" name="Pin_6" bitlength="1"/>
				<field bitoffset="7" name="Pin_7" bitlength="1"/>
				<field bitoffset="8" name="Pin_8" bitlength="1"/>
				<field bitoffset="9" name="Pin_9" bitlength="1"/>
				<field bitoffset="10" name="Pin_10" bitlength="1"/>
				<field bitoffset="11" name="Pin_11" bitlength="1"/>
				<field bitoffset="12" name="Pin_12" bitlength="1"/>
				<field bitoffset="13" name="Pin_13" bitlength="1"/>
				<field bitoffset="14" name="Pin_14" bitlength="1"/>
				<field bitoffset="15" name="Pin_15" bitlength="1"/>
			</register>
			<register name="GPIOB_BSRR" description="GPIO port bit set/reset register" address="0x40020418" access="w">
				<field bitoffset="0" name="BS" bitlength="16">
					<description>All GPIO Port B set bits in one package.
All pins are write only</description>
				</field>
				<field bitoffset="16" name="BR" bitlength="16">
					<description>All GPIO Port B reset bits in one package.
All pins are write only</description>
				</field>
			</register>
			<register name="GPIOB_LCKR" description="GPIO port configuration lock register" address="0x4002041C" access="rw">
				<field bitoffset="0" name="LCK" bitlength="16">
					<description>All GPIO Port B lock bits in one package.
All pins are RW</description>
				</field>
				<field bitoffset="16" name="LCKK" bitlength="1">
					<description>GPIO Port B lock key</description>
				</field>
			</register>
			<register name="GPIOB_AFRL" description="GPIO alternate function low register" address="0x40020420" access="rw">
				<field bitoffset="0" name="AFRL0" bitlength="4">
					<description>Alternate function selection for low byte of port B
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRL1" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRL2" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRL3" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRL4" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRL5" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRL6" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRL7" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
			<register name="GPIOB_AFRH" description="GPIO alternate function high register" address="0x40020424" access="rw">
				<field bitoffset="0" name="AFRH8" bitlength="4">
					<description>Alternate function selection for high byte of port B
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRH9" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRH10" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRH11" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRH12" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRH13" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRH14" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRH15" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="GPIOC" description="Port C">
			<register name="GPIOC_MODER" description="GPIO port mode register" address="0x40020800" access="rw">
				<field bitoffset="0" name="MODER0" bitlength="2">
					<description>Port C configuration bits
These bits are written by software to configure the I/O direction mode.
00: Input (reset state)
01: General purpose output mode
10: Alternate function mode
11: Analog mode</description>
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="2" name="MODER1" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="4" name="MODER2" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="6" name="MODER3" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="8" name="MODER4" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="10" name="MODER5" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="12" name="MODER6" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="14" name="MODER7" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="16" name="MODER8" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="18" name="MODER9" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="20" name="MODER10" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="22" name="MODER11" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="24" name="MODER12" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="26" name="MODER13" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="28" name="MODER14" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="30" name="MODER15" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
			</register>
			<register name="GPIOC_OTYPER" description="GPIO port output type register" address="0x40020804" access="rw">
				<field bitoffset="0" name="OT0" bitlength="1">
					<description>Port C output type configuration bits
These bits are written by software to configure the output type of the I/O port.
0: Output push-pull (reset state)
1: Output open-drain</description>
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="1" name="OT1" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="2" name="OT2" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="3" name="OT3" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="4" name="OT4" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="5" name="OT5" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="6" name="OT6" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="7" name="OT7" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="8" name="OT8" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="9" name="OT9" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="10" name="OT10" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="11" name="OT11" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="12" name="OT12" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="13" name="OT13" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="14" name="OT14" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="15" name="OT15" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
			</register>
			<register name="GPIOC_OSPEEDR" description="GPIO port output speed register" address="0x40020808" access="rw">
				<field bitoffset="0" name="OSPEEDR0" bitlength="2">
					<description>Port C configuration bits
These bits are written by software to configure the I/O output speed.
00: 2 MHz Low speed
01: 25 MHz Medium speed
10: 50 MHz Fast speed
11: 100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)</description>
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="2" name="OSPEEDR1" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="4" name="OSPEEDR2" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="6" name="OSPEEDR3" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="8" name="OSPEEDR4" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="10" name="OSPEEDR5" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="12" name="OSPEEDR6" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="14" name="OSPEEDR7" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="16" name="OSPEEDR8" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="18" name="OSPEEDR9" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="20" name="OSPEEDR10" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="22" name="OSPEEDR11" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="24" name="OSPEEDR12" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="26" name="OSPEEDR13" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="28" name="OSPEEDR14" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="30" name="OSPEEDR15" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
			</register>
			<register name="GPIOC_PUPDR" description="GPIO port pull-up/pull-down register" address="0x4002080C" access="rw">
				<field bitoffset="0" name="PUPDR0" bitlength="2">
					<description>Port C configuration bits
These bits are written by software to configure the I/O pull-up/pull-down.
00: No pull-up, pull-down
01: Pull-up
10: Pull-down</description>
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="2" name="PUPDR1" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="4" name="PUPDR2" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="6" name="PUPDR3" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="8" name="PUPDR4" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="10" name="PUPDR5" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="12" name="PUPDR6" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="14" name="PUPDR7" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="16" name="PUPDR8" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="18" name="PUPDR9" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="20" name="PUPDR10" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="22" name="PUPDR11" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="24" name="PUPDR12" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="26" name="PUPDR13" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="28" name="PUPDR14" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="30" name="PUPDR15" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
			</register>
			<register name="GPIOC_IDR" description="GPIO port input data register" address="0x40020810" access="r">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port C input pins in one package.
All pins are read only</description>
				</field>
			</register>
			<register name="GPIOC_ODR" description="GPIO port output data register" address="0x40020814" access="rw">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port C output pins in one package.
All pins are RW</description>
				</field>
				<field bitoffset="0" name="Pin_0" bitlength="1" board_id="STM32F4DISCOVERY" description="USB OTG Pwr">
					<interpretation key="0" text="USB OTG Pwr On"/>
					<interpretation key="1" text="USB OTG Pwr Off"/>
				</field>
				<field bitoffset="1" name="Pin_1" bitlength="1"/>
				<field bitoffset="2" name="Pin_2" bitlength="1"/>
				<field bitoffset="3" name="Pin_3" bitlength="1"/>
				<field bitoffset="4" name="Pin_4" bitlength="1"/>
				<field bitoffset="5" name="Pin_5" bitlength="1"/>
				<field bitoffset="6" name="Pin_6" bitlength="1"/>
				<field bitoffset="7" name="Pin_7" bitlength="1"/>
				<field bitoffset="8" name="Pin_8" bitlength="1"/>
				<field bitoffset="9" name="Pin_9" bitlength="1"/>
				<field bitoffset="10" name="Pin_10" bitlength="1"/>
				<field bitoffset="11" name="Pin_11" bitlength="1"/>
				<field bitoffset="12" name="Pin_12" bitlength="1"/>
				<field bitoffset="13" name="Pin_13" bitlength="1"/>
				<field bitoffset="14" name="Pin_14" bitlength="1"/>
				<field bitoffset="15" name="Pin_15" bitlength="1"/>
			</register>
			<register name="GPIOC_BSRR" description="GPIO port bit set/reset register" address="0x40020818" access="w">
				<field bitoffset="0" name="BS" bitlength="16">
					<description>All GPIO Port C set bits in one package.
All pins are write only</description>
				</field>
				<field bitoffset="16" name="BR" bitlength="16">
					<description>All GPIO Port C reset bits in one package.
All pins are write only</description>
				</field>
			</register>
			<register name="GPIOC_LCKR" description="GPIO port configuration lock register" address="0x4002081C" access="rw">
				<field bitoffset="0" name="LCK" bitlength="16">
					<description>All GPIO Port C lock bits in one package.
All pins are RW</description>
				</field>
				<field bitoffset="16" name="LCKK" bitlength="1">
					<description>GPIO Port C lock key</description>
				</field>
			</register>
			<register name="GPIOC_AFRL" description="GPIO alternate function low register" address="0x40020820" access="rw">
				<field bitoffset="0" name="AFRL0" bitlength="4">
					<description>Alternate function selection for low byte of port C
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRL1" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRL2" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRL3" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRL4" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRL5" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRL6" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRL7" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
			<register name="GPIOC_AFRH" description="GPIO alternate function high register" address="0x40020824" access="rw">
				<field bitoffset="0" name="AFRH8" bitlength="4">
					<description>Alternate function selection for high byte of port C
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRH9" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRH10" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRH11" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRH12" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRH13" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRH14" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRH15" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="GPIOD" description="Port D">
			<register name="GPIOD_MODER" description="GPIO port mode register" address="0x40020C00" access="rw">
				<field bitoffset="0" name="MODER0" bitlength="2">
					<description>Port D configuration bits
These bits are written by software to configure the I/O direction mode.
00: Input (reset state)
01: General purpose output mode
10: Alternate function mode
11: Analog mode</description>
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="2" name="MODER1" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="4" name="MODER2" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="6" name="MODER3" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="8" name="MODER4" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="10" name="MODER5" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="12" name="MODER6" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="14" name="MODER7" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="16" name="MODER8" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="18" name="MODER9" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="20" name="MODER10" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="22" name="MODER11" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="24" name="MODER12" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="26" name="MODER13" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="28" name="MODER14" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="30" name="MODER15" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
			</register>
			<register name="GPIOD_OTYPER" description="GPIO port output type register" address="0x40020C04" access="rw">
				<field bitoffset="0" name="OT0" bitlength="1">
					<description>Port D output type configuration bits
These bits are written by software to configure the output type of the I/O port.
0: Output push-pull (reset state)
1: Output open-drain</description>
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="1" name="OT1" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="2" name="OT2" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="3" name="OT3" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="4" name="OT4" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="5" name="OT5" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="6" name="OT6" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="7" name="OT7" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="8" name="OT8" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="9" name="OT9" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="10" name="OT10" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="11" name="OT11" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="12" name="OT12" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="13" name="OT13" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="14" name="OT14" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="15" name="OT15" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
			</register>
			<register name="GPIOD_OSPEEDR" description="GPIO port output speed register" address="0x40020C08" access="rw">
				<field bitoffset="0" name="OSPEEDR0" bitlength="2">
					<description>Port D configuration bits
These bits are written by software to configure the I/O output speed.
00: 2 MHz Low speed
01: 25 MHz Medium speed
10: 50 MHz Fast speed
11: 100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)</description>
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="2" name="OSPEEDR1" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="4" name="OSPEEDR2" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="6" name="OSPEEDR3" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="8" name="OSPEEDR4" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="10" name="OSPEEDR5" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="12" name="OSPEEDR6" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="14" name="OSPEEDR7" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="16" name="OSPEEDR8" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="18" name="OSPEEDR9" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="20" name="OSPEEDR10" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="22" name="OSPEEDR11" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="24" name="OSPEEDR12" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="26" name="OSPEEDR13" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="28" name="OSPEEDR14" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="30" name="OSPEEDR15" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
			</register>
			<register name="GPIOD_PUPDR" description="GPIO port pull-up/pull-down register" address="0x40020C0C" access="rw">
				<field bitoffset="0" name="PUPDR0" bitlength="2">
					<description>Port D configuration bits
These bits are written by software to configure the I/O pull-up/pull-down.
00: No pull-up, pull-down
01: Pull-up
10: Pull-down</description>
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="2" name="PUPDR1" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="4" name="PUPDR2" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="6" name="PUPDR3" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="8" name="PUPDR4" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="10" name="PUPDR5" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="12" name="PUPDR6" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="14" name="PUPDR7" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="16" name="PUPDR8" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="18" name="PUPDR9" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="20" name="PUPDR10" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="22" name="PUPDR11" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="24" name="PUPDR12" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="26" name="PUPDR13" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="28" name="PUPDR14" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="30" name="PUPDR15" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
			</register>
			<register name="GPIOD_IDR" description="GPIO port input data register" address="0x40020C10" access="r">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port D input pins in one package.
All pins are read only</description>
				</field>
			</register>
			<register name="GPIOD_ODR" description="GPIO port output data register" address="0x40020C14" access="rw">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port D output pins in one package.
All pins are RW</description>
				</field>
				<field bitoffset="0" name="Pin_0" bitlength="1"/>
				<field bitoffset="1" name="Pin_1" bitlength="1"/>
				<field bitoffset="2" name="Pin_2" bitlength="1"/>
				<field bitoffset="3" name="Pin_3" bitlength="1"/>
				<field bitoffset="4" name="Pin_4" bitlength="1" board_id="STM32F4DISCOVERY" description="CS43L32 Reset">
					<interpretation key="0" text="CS43L32 Reset On"/>
					<interpretation key="1" text="CS43L32 Reset Off"/>
				</field>
				<field bitoffset="5" name="Pin_5" bitlength="1"/>
				<field bitoffset="6" name="Pin_6" bitlength="1"/>
				<field bitoffset="7" name="Pin_7" bitlength="1"/>
				<field bitoffset="8" name="Pin_8" bitlength="1"/>
				<field bitoffset="9" name="Pin_9" bitlength="1"/>
				<field bitoffset="10" name="Pin_10" bitlength="1"/>
				<field bitoffset="11" name="Pin_11" bitlength="1"/>
				<field bitoffset="12" name="Pin_12" bitlength="1" board_id="STM32F4DISCOVERY" description="Green Led">
					<interpretation key="0" text="Green Led Off"/>
					<interpretation key="1" text="Green Led On"/>
				</field>
				<field bitoffset="13" name="Pin_13" bitlength="1" board_id="STM32F4DISCOVERY" description="Orange Led">
					<interpretation key="0" text="Orange Led Off"/>
					<interpretation key="1" text="Orange Led On"/>
				</field>
				<field bitoffset="14" name="Pin_14" bitlength="1" board_id="STM32F4DISCOVERY" description="Red Led">
					<interpretation key="0" text="Red Led Off"/>
					<interpretation key="1" text="Red Led On"/>
				</field>
				<field bitoffset="15" name="Pin_15" bitlength="1" board_id="STM32F4DISCOVERY" description="Blue Led">
					<interpretation key="0" text="Blue Led Off"/>
					<interpretation key="1" text="Blue Led On"/>
				</field>
			</register>
			<register name="GPIOD_BSRR" description="GPIO port bit set/reset register" address="0x40020C18" access="w">
				<field bitoffset="0" name="BS" bitlength="16">
					<description>All GPIO Port D set bits in one package.
All pins are write only</description>
				</field>
				<field bitoffset="16" name="BR" bitlength="16">
					<description>All GPIO Port D reset bits in one package.
All pins are write only</description>
				</field>
			</register>
			<register name="GPIOD_LCKR" description="GPIO port configuration lock register" address="0x40020C1C" access="rw">
				<field bitoffset="0" name="LCK" bitlength="16">
					<description>All GPIO Port D lock bits in one package.
All pins are RW</description>
				</field>
				<field bitoffset="16" name="LCKK" bitlength="1">
					<description>GPIO Port D lock key</description>
				</field>
			</register>
			<register name="GPIOD_AFRL" description="GPIO alternate function low register" address="0x40020C20" access="rw">
				<field bitoffset="0" name="AFRL0" bitlength="4">
					<description>Alternate function selection for low byte of port D
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRL1" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRL2" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRL3" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRL4" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRL5" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRL6" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRL7" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
			<register name="GPIOD_AFRH" description="GPIO alternate function high register" address="0x40020C24" access="rw">
				<field bitoffset="0" name="AFRH8" bitlength="4">
					<description>Alternate function selection for high byte of port D
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRH9" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRH10" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRH11" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRH12" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRH13" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRH14" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRH15" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="GPIOE" description="Port E">
			<register name="GPIOE_MODER" description="GPIO port mode register" address="0x40021000" access="rw">
				<field bitoffset="0" name="MODER0" bitlength="2">
					<description>Port E configuration bits
These bits are written by software to configure the I/O direction mode.
00: Input (reset state)
01: General purpose output mode
10: Alternate function mode
11: Analog mode</description>
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="2" name="MODER1" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="4" name="MODER2" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="6" name="MODER3" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="8" name="MODER4" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="10" name="MODER5" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="12" name="MODER6" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="14" name="MODER7" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="16" name="MODER8" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="18" name="MODER9" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="20" name="MODER10" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="22" name="MODER11" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="24" name="MODER12" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="26" name="MODER13" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="28" name="MODER14" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="30" name="MODER15" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
			</register>
			<register name="GPIOE_OTYPER" description="GPIO port output type register" address="0x40021004" access="rw">
				<field bitoffset="0" name="OT0" bitlength="1">
					<description>Port E output type configuration bits
These bits are written by software to configure the output type of the I/O port.
0: Output push-pull (reset state)
1: Output open-drain</description>
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="1" name="OT1" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="2" name="OT2" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="3" name="OT3" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="4" name="OT4" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="5" name="OT5" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="6" name="OT6" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="7" name="OT7" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="8" name="OT8" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="9" name="OT9" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="10" name="OT10" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="11" name="OT11" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="12" name="OT12" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="13" name="OT13" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="14" name="OT14" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="15" name="OT15" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
			</register>
			<register name="GPIOE_OSPEEDR" description="GPIO port output speed register" address="0x40021008" access="rw">
				<field bitoffset="0" name="OSPEEDR0" bitlength="2">
					<description>Port E configuration bits
These bits are written by software to configure the I/O output speed.
00: 2 MHz Low speed
01: 25 MHz Medium speed
10: 50 MHz Fast speed
11: 100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)</description>
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="2" name="OSPEEDR1" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="4" name="OSPEEDR2" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="6" name="OSPEEDR3" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="8" name="OSPEEDR4" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="10" name="OSPEEDR5" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="12" name="OSPEEDR6" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="14" name="OSPEEDR7" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="16" name="OSPEEDR8" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="18" name="OSPEEDR9" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="20" name="OSPEEDR10" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="22" name="OSPEEDR11" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="24" name="OSPEEDR12" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="26" name="OSPEEDR13" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="28" name="OSPEEDR14" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="30" name="OSPEEDR15" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
			</register>
			<register name="GPIOE_PUPDR" description="GPIO port pull-up/pull-down register" address="0x4002100C" access="rw">
				<field bitoffset="0" name="PUPDR0" bitlength="2">
					<description>Port E configuration bits
These bits are written by software to configure the I/O pull-up/pull-down.
00: No pull-up, pull-down
01: Pull-up
10: Pull-down</description>
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="2" name="PUPDR1" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="4" name="PUPDR2" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="6" name="PUPDR3" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="8" name="PUPDR4" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="10" name="PUPDR5" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="12" name="PUPDR6" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="14" name="PUPDR7" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="16" name="PUPDR8" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="18" name="PUPDR9" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="20" name="PUPDR10" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="22" name="PUPDR11" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="24" name="PUPDR12" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="26" name="PUPDR13" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="28" name="PUPDR14" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="30" name="PUPDR15" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
			</register>
			<register name="GPIOE_IDR" description="GPIO port input data register" address="0x40021010" access="r">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port E input pins in one package.
All pins are read only</description>
				</field>
			</register>
			<register name="GPIOE_ODR" description="GPIO port output data register" address="0x40021014" access="rw">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port E output pins in one package.
All pins are RW</description>
				</field>
				<field bitoffset="0" name="Pin_0" bitlength="1"/>
				<field bitoffset="1" name="Pin_1" bitlength="1"/>
				<field bitoffset="2" name="Pin_2" bitlength="1"/>
				<field bitoffset="3" name="Pin_3" bitlength="1"/>
				<field bitoffset="4" name="Pin_4" bitlength="1"/>
				<field bitoffset="5" name="Pin_5" bitlength="1"/>
				<field bitoffset="6" name="Pin_6" bitlength="1"/>
				<field bitoffset="7" name="Pin_7" bitlength="1"/>
				<field bitoffset="8" name="Pin_8" bitlength="1"/>
				<field bitoffset="9" name="Pin_9" bitlength="1"/>
				<field bitoffset="10" name="Pin_10" bitlength="1"/>
				<field bitoffset="11" name="Pin_11" bitlength="1"/>
				<field bitoffset="12" name="Pin_12" bitlength="1"/>
				<field bitoffset="13" name="Pin_13" bitlength="1"/>
				<field bitoffset="14" name="Pin_14" bitlength="1"/>
				<field bitoffset="15" name="Pin_15" bitlength="1"/>
			</register>
			<register name="GPIOE_BSRR" description="GPIO port bit set/reset register" address="0x40021018" access="w">
				<field bitoffset="0" name="BS" bitlength="16">
					<description>All GPIO Port E set bits in one package.
All pins are write only</description>
				</field>
				<field bitoffset="16" name="BR" bitlength="16">
					<description>All GPIO Port E reset bits in one package.
All pins are write only</description>
				</field>
			</register>
			<register name="GPIOE_LCKR" description="GPIO port configuration lock register" address="0x4002101C" access="rw">
				<field bitoffset="0" name="LCK" bitlength="16">
					<description>All GPIO Port E lock bits in one package.
All pins are RW</description>
				</field>
				<field bitoffset="16" name="LCKK" bitlength="1">
					<description>GPIO Port E lock key</description>
				</field>
			</register>
			<register name="GPIOE_AFRL" description="GPIO alternate function low register" address="0x40021020" access="rw">
				<field bitoffset="0" name="AFRL0" bitlength="4">
					<description>Alternate function selection for low byte of port E
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRL1" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRL2" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRL3" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRL4" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRL5" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRL6" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRL7" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
			<register name="GPIOE_AFRH" description="GPIO alternate function high register" address="0x40021024" access="rw">
				<field bitoffset="0" name="AFRH8" bitlength="4">
					<description>Alternate function selection for high byte of port E
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRH9" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRH10" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRH11" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRH12" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRH13" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRH14" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRH15" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="GPIOF" description="Port F">
			<register name="GPIOF_MODER" description="GPIO port mode register" address="0x40021400" access="rw">
				<field bitoffset="0" name="MODER0" bitlength="2">
					<description>Port F configuration bits
These bits are written by software to configure the I/O direction mode.
00: Input (reset state)
01: General purpose output mode
10: Alternate function mode
11: Analog mode</description>
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="2" name="MODER1" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="4" name="MODER2" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="6" name="MODER3" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="8" name="MODER4" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="10" name="MODER5" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="12" name="MODER6" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="14" name="MODER7" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="16" name="MODER8" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="18" name="MODER9" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="20" name="MODER10" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="22" name="MODER11" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="24" name="MODER12" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="26" name="MODER13" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="28" name="MODER14" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="30" name="MODER15" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
			</register>
			<register name="GPIOF_OTYPER" description="GPIO port output type register" address="0x40021404" access="rw">
				<field bitoffset="0" name="OT0" bitlength="1">
					<description>Port F output type configuration bits
These bits are written by software to configure the output type of the I/O port.
0: Output push-pull (reset state)
1: Output open-drain</description>
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="1" name="OT1" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="2" name="OT2" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="3" name="OT3" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="4" name="OT4" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="5" name="OT5" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="6" name="OT6" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="7" name="OT7" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="8" name="OT8" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="9" name="OT9" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="10" name="OT10" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="11" name="OT11" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="12" name="OT12" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="13" name="OT13" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="14" name="OT14" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="15" name="OT15" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
			</register>
			<register name="GPIOF_OSPEEDR" description="GPIO port output speed register" address="0x40021408" access="rw">
				<field bitoffset="0" name="OSPEEDR0" bitlength="2">
					<description>Port F configuration bits
These bits are written by software to configure the I/O output speed.
00: 2 MHz Low speed
01: 25 MHz Medium speed
10: 50 MHz Fast speed
11: 100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)</description>
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="2" name="OSPEEDR1" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="4" name="OSPEEDR2" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="6" name="OSPEEDR3" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="8" name="OSPEEDR4" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="10" name="OSPEEDR5" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="12" name="OSPEEDR6" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="14" name="OSPEEDR7" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="16" name="OSPEEDR8" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="18" name="OSPEEDR9" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="20" name="OSPEEDR10" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="22" name="OSPEEDR11" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="24" name="OSPEEDR12" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="26" name="OSPEEDR13" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="28" name="OSPEEDR14" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="30" name="OSPEEDR15" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
			</register>
			<register name="GPIOF_PUPDR" description="GPIO port pull-up/pull-down register" address="0x4002140C" access="rw">
				<field bitoffset="0" name="PUPDR0" bitlength="2">
					<description>Port F configuration bits
These bits are written by software to configure the I/O pull-up/pull-down.
00: No pull-up, pull-down
01: Pull-up
10: Pull-down</description>
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="2" name="PUPDR1" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="4" name="PUPDR2" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="6" name="PUPDR3" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="8" name="PUPDR4" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="10" name="PUPDR5" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="12" name="PUPDR6" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="14" name="PUPDR7" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="16" name="PUPDR8" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="18" name="PUPDR9" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="20" name="PUPDR10" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="22" name="PUPDR11" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="24" name="PUPDR12" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="26" name="PUPDR13" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="28" name="PUPDR14" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="30" name="PUPDR15" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
			</register>
			<register name="GPIOF_IDR" description="GPIO port input data register" address="0x40021410" access="r">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port F input pins in one package.
All pins are read only</description>
				</field>
			</register>
			<register name="GPIOF_ODR" description="GPIO port output data register" address="0x40021414" access="rw">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port F output pins in one package.
All pins are RW</description>
				</field>
				<field bitoffset="0" name="Pin_0" bitlength="1"/>
				<field bitoffset="1" name="Pin_1" bitlength="1"/>
				<field bitoffset="2" name="Pin_2" bitlength="1"/>
				<field bitoffset="3" name="Pin_3" bitlength="1"/>
				<field bitoffset="4" name="Pin_4" bitlength="1"/>
				<field bitoffset="5" name="Pin_5" bitlength="1"/>
				<field bitoffset="6" name="Pin_6" bitlength="1"/>
				<field bitoffset="7" name="Pin_7" bitlength="1"/>
				<field bitoffset="8" name="Pin_8" bitlength="1"/>
				<field bitoffset="9" name="Pin_9" bitlength="1"/>
				<field bitoffset="10" name="Pin_10" bitlength="1"/>
				<field bitoffset="11" name="Pin_11" bitlength="1"/>
				<field bitoffset="12" name="Pin_12" bitlength="1"/>
				<field bitoffset="13" name="Pin_13" bitlength="1"/>
				<field bitoffset="14" name="Pin_14" bitlength="1"/>
				<field bitoffset="15" name="Pin_15" bitlength="1"/>
			</register>
			<register name="GPIOF_BSRR" description="GPIO port bit set/reset register" address="0x40021418" access="w">
				<field bitoffset="0" name="BS" bitlength="16">
					<description>All GPIO Port F set bits in one package.
All pins are write only</description>
				</field>
				<field bitoffset="16" name="BR" bitlength="16">
					<description>All GPIO Port F reset bits in one package.
All pins are write only</description>
				</field>
			</register>
			<register name="GPIOF_LCKR" description="GPIO port configuration lock register" address="0x4002141C" access="rw">
				<field bitoffset="0" name="LCK" bitlength="16">
					<description>All GPIO Port F lock bits in one package.
All pins are RW</description>
				</field>
				<field bitoffset="16" name="LCKK" bitlength="1">
					<description>GPIO Port F lock key</description>
				</field>
			</register>
			<register name="GPIOF_AFRL" description="GPIO alternate function low register" address="0x40021420" access="rw">
				<field bitoffset="0" name="AFRL0" bitlength="4">
					<description>Alternate function selection for low byte of port F
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRL1" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRL2" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRL3" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRL4" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRL5" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRL6" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRL7" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
			<register name="GPIOF_AFRH" description="GPIO alternate function high register" address="0x40021424" access="rw">
				<field bitoffset="0" name="AFRH8" bitlength="4">
					<description>Alternate function selection for high byte of port F
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRH9" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRH10" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRH11" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRH12" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRH13" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRH14" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRH15" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="GPIOG" description="Port G">
			<register name="GPIOG_MODER" description="GPIO port mode register" address="0x40021800" access="rw">
				<field bitoffset="0" name="MODER0" bitlength="2">
					<description>Port G configuration bits
These bits are written by software to configure the I/O direction mode.
00: Input (reset state)
01: General purpose output mode
10: Alternate function mode
11: Analog mode</description>
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="2" name="MODER1" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="4" name="MODER2" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="6" name="MODER3" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="8" name="MODER4" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="10" name="MODER5" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="12" name="MODER6" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="14" name="MODER7" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="16" name="MODER8" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="18" name="MODER9" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="20" name="MODER10" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="22" name="MODER11" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="24" name="MODER12" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="26" name="MODER13" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="28" name="MODER14" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="30" name="MODER15" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
			</register>
			<register name="GPIOG_OTYPER" description="GPIO port output type register" address="0x40021804" access="rw">
				<field bitoffset="0" name="OT0" bitlength="1">
					<description>Port G output type configuration bits
These bits are written by software to configure the output type of the I/O port.
0: Output push-pull (reset state)
1: Output open-drain</description>
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="1" name="OT1" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="2" name="OT2" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="3" name="OT3" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="4" name="OT4" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="5" name="OT5" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="6" name="OT6" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="7" name="OT7" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="8" name="OT8" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="9" name="OT9" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="10" name="OT10" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="11" name="OT11" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="12" name="OT12" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="13" name="OT13" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="14" name="OT14" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="15" name="OT15" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
			</register>
			<register name="GPIOG_OSPEEDR" description="GPIO port output speed register" address="0x40021808" access="rw">
				<field bitoffset="0" name="OSPEEDR0" bitlength="2">
					<description>Port G configuration bits
These bits are written by software to configure the I/O output speed.
00: 2 MHz Low speed
01: 25 MHz Medium speed
10: 50 MHz Fast speed
11: 100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)</description>
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="2" name="OSPEEDR1" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="4" name="OSPEEDR2" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="6" name="OSPEEDR3" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="8" name="OSPEEDR4" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="10" name="OSPEEDR5" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="12" name="OSPEEDR6" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="14" name="OSPEEDR7" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="16" name="OSPEEDR8" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="18" name="OSPEEDR9" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="20" name="OSPEEDR10" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="22" name="OSPEEDR11" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="24" name="OSPEEDR12" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="26" name="OSPEEDR13" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="28" name="OSPEEDR14" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="30" name="OSPEEDR15" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
			</register>
			<register name="GPIOG_PUPDR" description="GPIO port pull-up/pull-down register" address="0x4002180C" access="rw">
				<field bitoffset="0" name="PUPDR0" bitlength="2">
					<description>Port G configuration bits
These bits are written by software to configure the I/O pull-up/pull-down.
00: No pull-up, pull-down
01: Pull-up
10: Pull-down</description>
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="2" name="PUPDR1" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="4" name="PUPDR2" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="6" name="PUPDR3" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="8" name="PUPDR4" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="10" name="PUPDR5" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="12" name="PUPDR6" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="14" name="PUPDR7" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="16" name="PUPDR8" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="18" name="PUPDR9" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="20" name="PUPDR10" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="22" name="PUPDR11" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="24" name="PUPDR12" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="26" name="PUPDR13" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="28" name="PUPDR14" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="30" name="PUPDR15" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
			</register>
			<register name="GPIOG_IDR" description="GPIO port input data register" address="0x40021810" access="r">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port G input pins in one package.
All pins are read only</description>
				</field>
			</register>
			<register name="GPIOG_ODR" description="GPIO port output data register" address="0x40021814" access="rw">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port G output pins in one package.
All pins are RW</description>
				</field>
				<field bitoffset="0" name="Pin_0" bitlength="1"/>
				<field bitoffset="1" name="Pin_1" bitlength="1"/>
				<field bitoffset="2" name="Pin_2" bitlength="1"/>
				<field bitoffset="3" name="Pin_3" bitlength="1"/>
				<field bitoffset="4" name="Pin_4" bitlength="1"/>
				<field bitoffset="5" name="Pin_5" bitlength="1"/>
				<field bitoffset="6" name="Pin_6" bitlength="1"/>
				<field bitoffset="7" name="Pin_7" bitlength="1"/>
				<field bitoffset="8" name="Pin_8" bitlength="1"/>
				<field bitoffset="9" name="Pin_9" bitlength="1"/>
				<field bitoffset="10" name="Pin_10" bitlength="1"/>
				<field bitoffset="11" name="Pin_11" bitlength="1"/>
				<field bitoffset="12" name="Pin_12" bitlength="1"/>
				<field bitoffset="13" name="Pin_13" bitlength="1"/>
				<field bitoffset="14" name="Pin_14" bitlength="1"/>
				<field bitoffset="15" name="Pin_15" bitlength="1"/>
			</register>
			<register name="GPIOG_BSRR" description="GPIO port bit set/reset register" address="0x40021818" access="w">
				<field bitoffset="0" name="BS" bitlength="16">
					<description>All GPIO Port G set bits in one package.
All pins are write only</description>
				</field>
				<field bitoffset="16" name="BR" bitlength="16">
					<description>All GPIO Port G reset bits in one package.
All pins are write only</description>
				</field>
			</register>
			<register name="GPIOG_LCKR" description="GPIO port configuration lock register" address="0x4002181C" access="rw">
				<field bitoffset="0" name="LCK" bitlength="16">
					<description>All GPIO Port G lock bits in one package.
All pins are RW</description>
				</field>
				<field bitoffset="16" name="LCKK" bitlength="1">
					<description>GPIO Port G lock key</description>
				</field>
			</register>
			<register name="GPIOG_AFRL" description="GPIO alternate function low register" address="0x40021820" access="rw">
				<field bitoffset="0" name="AFRL0" bitlength="4">
					<description>Alternate function selection for low byte of port G
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRL1" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRL2" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRL3" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRL4" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRL5" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRL6" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRL7" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
			<register name="GPIOG_AFRH" description="GPIO alternate function high register" address="0x40021824" access="rw">
				<field bitoffset="0" name="AFRH8" bitlength="4">
					<description>Alternate function selection for high byte of port G
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRH9" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRH10" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRH11" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRH12" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRH13" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRH14" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRH15" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="GPIOH" description="Port H">
			<register name="GPIOH_MODER" description="GPIO port mode register" address="0x40021C00" access="rw">
				<field bitoffset="0" name="MODER0" bitlength="2">
					<description>Port H configuration bits
These bits are written by software to configure the I/O direction mode.
00: Input (reset state)
01: General purpose output mode
10: Alternate function mode
11: Analog mode</description>
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="2" name="MODER1" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="4" name="MODER2" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="6" name="MODER3" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="8" name="MODER4" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="10" name="MODER5" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="12" name="MODER6" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="14" name="MODER7" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="16" name="MODER8" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="18" name="MODER9" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="20" name="MODER10" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="22" name="MODER11" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="24" name="MODER12" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="26" name="MODER13" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="28" name="MODER14" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="30" name="MODER15" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
			</register>
			<register name="GPIOH_OTYPER" description="GPIO port output type register" address="0x40021C04" access="rw">
				<field bitoffset="0" name="OT0" bitlength="1">
					<description>Port H output type configuration bits
These bits are written by software to configure the output type of the I/O port.
0: Output push-pull (reset state)
1: Output open-drain</description>
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="1" name="OT1" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="2" name="OT2" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="3" name="OT3" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="4" name="OT4" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="5" name="OT5" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="6" name="OT6" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="7" name="OT7" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="8" name="OT8" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="9" name="OT9" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="10" name="OT10" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="11" name="OT11" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="12" name="OT12" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="13" name="OT13" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="14" name="OT14" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="15" name="OT15" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
			</register>
			<register name="GPIOH_OSPEEDR" description="GPIO port output speed register" address="0x40021C08" access="rw">
				<field bitoffset="0" name="OSPEEDR0" bitlength="2">
					<description>Port H configuration bits
These bits are written by software to configure the I/O output speed.
00: 2 MHz Low speed
01: 25 MHz Medium speed
10: 50 MHz Fast speed
11: 100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)</description>
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="2" name="OSPEEDR1" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="4" name="OSPEEDR2" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="6" name="OSPEEDR3" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="8" name="OSPEEDR4" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="10" name="OSPEEDR5" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="12" name="OSPEEDR6" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="14" name="OSPEEDR7" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="16" name="OSPEEDR8" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="18" name="OSPEEDR9" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="20" name="OSPEEDR10" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="22" name="OSPEEDR11" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="24" name="OSPEEDR12" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="26" name="OSPEEDR13" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="28" name="OSPEEDR14" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="30" name="OSPEEDR15" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
			</register>
			<register name="GPIOH_PUPDR" description="GPIO port pull-up/pull-down register" address="0x40021C0C" access="rw">
				<field bitoffset="0" name="PUPDR0" bitlength="2">
					<description>Port H configuration bits
These bits are written by software to configure the I/O pull-up/pull-down.
00: No pull-up, pull-down
01: Pull-up
10: Pull-down</description>
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="2" name="PUPDR1" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="4" name="PUPDR2" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="6" name="PUPDR3" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="8" name="PUPDR4" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="10" name="PUPDR5" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="12" name="PUPDR6" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="14" name="PUPDR7" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="16" name="PUPDR8" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="18" name="PUPDR9" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="20" name="PUPDR10" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="22" name="PUPDR11" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="24" name="PUPDR12" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="26" name="PUPDR13" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="28" name="PUPDR14" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="30" name="PUPDR15" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
			</register>
			<register name="GPIOH_IDR" description="GPIO port input data register" address="0x40021C10" access="r">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port H input pins in one package.
All pins are read only</description>
				</field>
			</register>
			<register name="GPIOH_ODR" description="GPIO port output data register" address="0x40021C14" access="rw">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port H output pins in one package.
All pins are RW</description>
				</field>
				<field bitoffset="0" name="Pin_0" bitlength="1"/>
				<field bitoffset="1" name="Pin_1" bitlength="1"/>
				<field bitoffset="2" name="Pin_2" bitlength="1"/>
				<field bitoffset="3" name="Pin_3" bitlength="1"/>
				<field bitoffset="4" name="Pin_4" bitlength="1"/>
				<field bitoffset="5" name="Pin_5" bitlength="1"/>
				<field bitoffset="6" name="Pin_6" bitlength="1"/>
				<field bitoffset="7" name="Pin_7" bitlength="1"/>
				<field bitoffset="8" name="Pin_8" bitlength="1"/>
				<field bitoffset="9" name="Pin_9" bitlength="1"/>
				<field bitoffset="10" name="Pin_10" bitlength="1"/>
				<field bitoffset="11" name="Pin_11" bitlength="1"/>
				<field bitoffset="12" name="Pin_12" bitlength="1"/>
				<field bitoffset="13" name="Pin_13" bitlength="1"/>
				<field bitoffset="14" name="Pin_14" bitlength="1"/>
				<field bitoffset="15" name="Pin_15" bitlength="1"/>
			</register>
			<register name="GPIOH_BSRR" description="GPIO port bit set/reset register" address="0x40021C18" access="w">
				<field bitoffset="0" name="BS" bitlength="16">
					<description>All GPIO Port H set bits in one package.
All pins are write only</description>
				</field>
				<field bitoffset="16" name="BR" bitlength="16">
					<description>All GPIO Port H reset bits in one package.
All pins are write only</description>
				</field>
			</register>
			<register name="GPIOH_LCKR" description="GPIO port configuration lock register" address="0x40021C1C" access="rw">
				<field bitoffset="0" name="LCK" bitlength="16">
					<description>All GPIO Port H lock bits in one package.
All pins are RW</description>
				</field>
				<field bitoffset="16" name="LCKK" bitlength="1">
					<description>GPIO Port H lock key</description>
				</field>
			</register>
			<register name="GPIOH_AFRL" description="GPIO alternate function low register" address="0x40021C20" access="rw">
				<field bitoffset="0" name="AFRL0" bitlength="4">
					<description>Alternate function selection for low byte of port H
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRL1" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRL2" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRL3" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRL4" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRL5" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRL6" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRL7" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
			<register name="GPIOH_AFRH" description="GPIO alternate function high register" address="0x40021C24" access="rw">
				<field bitoffset="0" name="AFRH8" bitlength="4">
					<description>Alternate function selection for high byte of port H
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRH9" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRH10" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRH11" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRH12" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRH13" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRH14" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRH15" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="GPIOI" description="Port I">
			<register name="GPIOI_MODER" description="GPIO port mode register" address="0x40022000" access="rw">
				<field bitoffset="0" name="MODER0" bitlength="2">
					<description>Port I configuration bits
These bits are written by software to configure the I/O direction mode.
00: Input (reset state)
01: General purpose output mode
10: Alternate function mode
11: Analog mode</description>
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="2" name="MODER1" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="4" name="MODER2" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="6" name="MODER3" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="8" name="MODER4" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="10" name="MODER5" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="12" name="MODER6" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="14" name="MODER7" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="16" name="MODER8" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="18" name="MODER9" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="20" name="MODER10" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="22" name="MODER11" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="24" name="MODER12" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="26" name="MODER13" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="28" name="MODER14" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
				<field bitoffset="30" name="MODER15" bitlength="2">
					<interpretation key="0" text="Input (reset state)"/>
					<interpretation key="1" text="General purpose output mode"/>
					<interpretation key="2" text="Alternate function mode"/>
					<interpretation key="3" text="Analog mode"/>
				</field>
			</register>
			<register name="GPIOI_OTYPER" description="GPIO port output type register" address="0x40022004" access="rw">
				<field bitoffset="0" name="OT0" bitlength="1">
					<description>Port I output type configuration bits
These bits are written by software to configure the output type of the I/O port.
0: Output push-pull (reset state)
1: Output open-drain</description>
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="1" name="OT1" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="2" name="OT2" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="3" name="OT3" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="4" name="OT4" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="5" name="OT5" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="6" name="OT6" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="7" name="OT7" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="8" name="OT8" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="9" name="OT9" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="10" name="OT10" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="11" name="OT11" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="12" name="OT12" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="13" name="OT13" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="14" name="OT14" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
				<field bitoffset="15" name="OT15" bitlength="1">
					<interpretation key="0" text="Output push-pull (reset state)"/>
					<interpretation key="1" text="Output open-drain"/>
				</field>
			</register>
			<register name="GPIOI_OSPEEDR" description="GPIO port output speed register" address="0x40022008" access="rw">
				<field bitoffset="0" name="OSPEEDR0" bitlength="2">
					<description>Port I configuration bits
These bits are written by software to configure the I/O output speed.
00: 2 MHz Low speed
01: 25 MHz Medium speed
10: 50 MHz Fast speed
11: 100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)</description>
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="2" name="OSPEEDR1" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="4" name="OSPEEDR2" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="6" name="OSPEEDR3" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="8" name="OSPEEDR4" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="10" name="OSPEEDR5" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="12" name="OSPEEDR6" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="14" name="OSPEEDR7" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="16" name="OSPEEDR8" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="18" name="OSPEEDR9" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="20" name="OSPEEDR10" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="22" name="OSPEEDR11" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="24" name="OSPEEDR12" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="26" name="OSPEEDR13" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="28" name="OSPEEDR14" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
				<field bitoffset="30" name="OSPEEDR15" bitlength="2">
					<interpretation key="0" text="2 MHz Low speed"/>
					<interpretation key="1" text="25 MHz Medium speed"/>
					<interpretation key="2" text="50 MHz Fast speed"/>
					<interpretation key="3" text="100 MHz High speed on 30 pF (80 MHz Output max speed on 15 pF)"/>
				</field>
			</register>
			<register name="GPIOI_PUPDR" description="GPIO port pull-up/pull-down register" address="0x4002200C" access="rw">
				<field bitoffset="0" name="PUPDR0" bitlength="2">
					<description>Port I configuration bits
These bits are written by software to configure the I/O pull-up/pull-down.
00: No pull-up, pull-down
01: Pull-up
10: Pull-down</description>
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="2" name="PUPDR1" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="4" name="PUPDR2" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="6" name="PUPDR3" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="8" name="PUPDR4" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="10" name="PUPDR5" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="12" name="PUPDR6" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="14" name="PUPDR7" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="16" name="PUPDR8" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="18" name="PUPDR9" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="20" name="PUPDR10" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="22" name="PUPDR11" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="24" name="PUPDR12" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="26" name="PUPDR13" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="28" name="PUPDR14" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
				<field bitoffset="30" name="PUPDR15" bitlength="2">
					<interpretation key="0" text="No pull-up, pull-down"/>
					<interpretation key="1" text="Pull-up"/>
					<interpretation key="2" text="Pull-down"/>
				</field>
			</register>
			<register name="GPIOI_IDR" description="GPIO port input data register" address="0x40022010" access="r">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port I input pins in one package.
All pins are read only</description>
				</field>
			</register>
			<register name="GPIOI_ODR" description="GPIO port output data register" address="0x40022014" access="rw">
				<field bitoffset="0" name="IO Pins" bitlength="16">
					<description>All GPIO Port I output pins in one package.
All pins are RW</description>
				</field>
				<field bitoffset="0" name="Pin_0" bitlength="1"/>
				<field bitoffset="1" name="Pin_1" bitlength="1"/>
				<field bitoffset="2" name="Pin_2" bitlength="1"/>
				<field bitoffset="3" name="Pin_3" bitlength="1"/>
				<field bitoffset="4" name="Pin_4" bitlength="1"/>
				<field bitoffset="5" name="Pin_5" bitlength="1"/>
				<field bitoffset="6" name="Pin_6" bitlength="1"/>
				<field bitoffset="7" name="Pin_7" bitlength="1"/>
				<field bitoffset="8" name="Pin_8" bitlength="1"/>
				<field bitoffset="9" name="Pin_9" bitlength="1"/>
				<field bitoffset="10" name="Pin_10" bitlength="1"/>
				<field bitoffset="11" name="Pin_11" bitlength="1"/>
				<field bitoffset="12" name="Pin_12" bitlength="1"/>
				<field bitoffset="13" name="Pin_13" bitlength="1"/>
				<field bitoffset="14" name="Pin_14" bitlength="1"/>
				<field bitoffset="15" name="Pin_15" bitlength="1"/>
			</register>
			<register name="GPIOI_BSRR" description="GPIO port bit set/reset register" address="0x40022018" access="w">
				<field bitoffset="0" name="BS" bitlength="16">
					<description>All GPIO Port I set bits in one package.
All pins are write only</description>
				</field>
				<field bitoffset="16" name="BR" bitlength="16">
					<description>All GPIO Port I reset bits in one package.
All pins are write only</description>
				</field>
			</register>
			<register name="GPIOI_LCKR" description="GPIO port configuration lock register" address="0x4002201C" access="rw">
				<field bitoffset="0" name="LCK" bitlength="16">
					<description>All GPIO Port I lock bits in one package.
All pins are RW</description>
				</field>
				<field bitoffset="16" name="LCKK" bitlength="1">
					<description>GPIO Port I lock key</description>
				</field>
			</register>
			<register name="GPIOI_AFRL" description="GPIO alternate function low register" address="0x40022020" access="rw">
				<field bitoffset="0" name="AFRL0" bitlength="4">
					<description>Alternate function selection for low byte of port I
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRL1" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRL2" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRL3" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRL4" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRL5" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRL6" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRL7" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
			<register name="GPIOI_AFRH" description="GPIO alternate function high register" address="0x40022024" access="rw">
				<field bitoffset="0" name="AFRH8" bitlength="4">
					<description>Alternate function selection for high byte of port I
These bits are written by software to configure alternate function I/Os.
0000: Alternate function 0
0001: Alternate function 1
0010: Alternate function 2
0011: Alternate function 3
0100: Alternate function 4
0101: Alternate function 5
0110: Alternate function 6
0111: Alternate function 7
1000: Alternate function 8
1001: Alternate function 9
1010: Alternate function 10
1011: Alternate function 11
1100: Alternate function 12
1101: Alternate function 13
1110: Alternate function 14
1111: Alternate function 15</description>
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="4" name="AFRH9" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="8" name="AFRH10" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="12" name="AFRH11" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="16" name="AFRH12" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="20" name="AFRH13" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="24" name="AFRH14" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
				<field bitoffset="28" name="AFRH15" bitlength="4">
					<interpretation key="0" text="AF 0"/>
					<interpretation key="1" text="AF 1"/>
					<interpretation key="2" text="AF 2"/>
					<interpretation key="3" text="AF 3"/>
					<interpretation key="4" text="AF 4"/>
					<interpretation key="5" text="AF 5"/>
					<interpretation key="6" text="AF 6"/>
					<interpretation key="7" text="AF 7"/>
					<interpretation key="8" text="AF 8"/>
					<interpretation key="9" text="AF 9"/>
					<interpretation key="10" text="AF 10"/>
					<interpretation key="11" text="AF 11"/>
					<interpretation key="12" text="AF 12"/>
					<interpretation key="13" text="AF 13"/>
					<interpretation key="14" text="AF 14"/>
					<interpretation key="15" text="AF 15"/>
				</field>
			</register>
		</registergroup>
	</group>
	<group name="SYSCFG" description="System configuration controller">
		<registergroup name="SYSCFG" description="SYSCFG registers">
			<register name="SYSCFG_MEMRMP" description="Memory remap register" address="2x40013800" access="rw">
				<field bitoffset="0" bitlength="2" name="MEM_MODE" description="MEM_MODE[1:0] bits (Memory mapping selection)">
					<interpretation key="0" text="Main Flash memory mapped at 0x00000000"/>
					<interpretation key="1" text="System Flash memory mapped at 0x00000000"/>
					<interpretation key="2" text="FSMC Bank1 (NOR/PSRAM 1 and 2) mapped at 0x00000000"/>
					<interpretation key="3" text="Embedded SRAM (112kB) mapped at 0x00000000"/>
				</field>
			</register>
			<register name="SYSCFG_PMC" description="Peripheral mode configuration register" address="0x40013804" access="rw">
				<field bitoffset="23" bitlength="1" name="MII_RMII_SEL" description="Ethernet PHY interface selection"/>
			</register>
			<register name="SYSCFG_EXTICR1" description="External interrupt configuration register 1" address="0x40013808" access="rw">
				<field bitoffset="0" bitlength="4" name="EXTI0" description="EXTI0[3:0] bits (EXTI 0 configuration)">
					<interpretation key="0" text="PA[0] pin"/>
					<interpretation key="1" text="PB[0] pin"/>
					<interpretation key="2" text="PC[0] pin"/>
					<interpretation key="3" text="PD[0] pin"/>
					<interpretation key="4" text="PE[0] pin"/>
					<interpretation key="5" text="PF[0] pin"/>
					<interpretation key="6" text="PG[0] pin"/>
					<interpretation key="7" text="PH[0] pin"/>
					<interpretation key="8" text="PI[0] pin"/>
				</field>
				<field bitoffset="4" bitlength="4" name="EXTI1" description="EXTI1[3:0] bits (EXTI 1 configuration)">
					<interpretation key="0" text="PA[1] pin"/>
					<interpretation key="1" text="PB[1] pin"/>
					<interpretation key="2" text="PC[1] pin"/>
					<interpretation key="3" text="PD[1] pin"/>
					<interpretation key="4" text="PE[1] pin"/>
					<interpretation key="5" text="PF[1] pin"/>
					<interpretation key="6" text="PG[1] pin"/>
					<interpretation key="7" text="PH[1] pin"/>
					<interpretation key="8" text="PI[1] pin"/>
				</field>
				<field bitoffset="8" bitlength="4" name="EXTI2">
					<description>EXTI2[3:0] bits (EXTI 2 configuration)
From 'STM32F40xxx 41xxx Errata_2':
It is not possible to use PH10/PI10 as interrupt sources if PH2/PI2 are not
selected as interrupt source. as well. This means that bits EXTI10[3:0] of
SYSCFG_EXTICR3 register and bits EXTI2[3:0] of SYSCFG_EXTICR1 should be
programmed to the same value:
- 0x0111 to select PH10/PH2 
- 0x1000 to select PI10/PI2</description>
					<interpretation key="0" text="PA[2] pin"/>
					<interpretation key="1" text="PB[2] pin"/>
					<interpretation key="2" text="PC[2] pin"/>
					<interpretation key="3" text="PD[2] pin"/>
					<interpretation key="4" text="PE[2] pin"/>
					<interpretation key="5" text="PF[2] pin"/>
					<interpretation key="6" text="PG[2] pin"/>
					<interpretation key="7" text="PH[2] pin"/>
					<interpretation key="8" text="PI[2] pin"/>
				</field>
				<field bitoffset="12" bitlength="4" name="EXTI3" description="EXTI3[3:0] bits (EXTI 3 configuration)">
					<interpretation key="0" text="PA[3] pin"/>
					<interpretation key="1" text="PB[3] pin"/>
					<interpretation key="2" text="PC[3] pin"/>
					<interpretation key="3" text="PD[3] pin"/>
					<interpretation key="4" text="PE[3] pin"/>
					<interpretation key="5" text="PF[3] pin"/>
					<interpretation key="6" text="PG[3] pin"/>
					<interpretation key="7" text="PH[3] pin"/>
					<interpretation key="8" text="PI[3] pin"/>
				</field>
			</register>
			<register name="SYSCFG_EXTICR2" description="External interrupt configuration register 2" address="0x4001380C" access="rw">
				<field bitoffset="0" bitlength="4" name="EXTI4" description="EXTI4[3:0] bits (EXTI 4 configuration)">
					<interpretation key="0" text="PA[4] pin"/>
					<interpretation key="1" text="PB[4] pin"/>
					<interpretation key="2" text="PC[4] pin"/>
					<interpretation key="3" text="PD[4] pin"/>
					<interpretation key="4" text="PE[4] pin"/>
					<interpretation key="5" text="PF[4] pin"/>
					<interpretation key="6" text="PG[4] pin"/>
					<interpretation key="7" text="PH[4] pin"/>
					<interpretation key="8" text="PI[4] pin"/>
				</field>
				<field bitoffset="4" bitlength="4" name="EXTI5" description="EXTI5[3:0] bits (EXTI 5 configuration)">
					<interpretation key="0" text="PA[5] pin"/>
					<interpretation key="1" text="PB[5] pin"/>
					<interpretation key="2" text="PC[5] pin"/>
					<interpretation key="3" text="PD[5] pin"/>
					<interpretation key="4" text="PE[5] pin"/>
					<interpretation key="5" text="PF[5] pin"/>
					<interpretation key="6" text="PG[5] pin"/>
					<interpretation key="7" text="PH[5] pin"/>
					<interpretation key="8" text="PI[5] pin"/>
				</field>
				<field bitoffset="8" bitlength="4" name="EXTI6" description="EXTI6[3:0] bits (EXTI 6 configuration)">
					<interpretation key="0" text="PA[6] pin"/>
					<interpretation key="1" text="PB[6] pin"/>
					<interpretation key="2" text="PC[6] pin"/>
					<interpretation key="3" text="PD[6] pin"/>
					<interpretation key="4" text="PE[6] pin"/>
					<interpretation key="5" text="PF[6] pin"/>
					<interpretation key="6" text="PG[6] pin"/>
					<interpretation key="7" text="PH[6] pin"/>
					<interpretation key="8" text="PI[6] pin"/>
				</field>
				<field bitoffset="12" bitlength="4" name="EXTI7" description="EXTI7[3:0] bits (EXTI 7 configuration)">
					<interpretation key="0" text="PA[7] pin"/>
					<interpretation key="1" text="PB[7] pin"/>
					<interpretation key="2" text="PC[7] pin"/>
					<interpretation key="3" text="PD[7] pin"/>
					<interpretation key="4" text="PE[7] pin"/>
					<interpretation key="5" text="PF[7] pin"/>
					<interpretation key="6" text="PG[7] pin"/>
					<interpretation key="7" text="PH[7] pin"/>
					<interpretation key="8" text="PI[7] pin"/>
				</field>
			</register>
			<register name="SYSCFG_EXTICR3" description="External interrupt configuration register 3" address="0x40013810" access="rw">
				<field bitoffset="0" bitlength="4" name="EXTI8" description="EXTI8[3:0] bits (EXTI 8 configuration)">
					<interpretation key="0" text="PA[8] pin"/>
					<interpretation key="1" text="PB[8] pin"/>
					<interpretation key="2" text="PC[8] pin"/>
					<interpretation key="3" text="PD[8] pin"/>
					<interpretation key="4" text="PE[8] pin"/>
					<interpretation key="5" text="PF[8] pin"/>
					<interpretation key="6" text="PG[8] pin"/>
					<interpretation key="7" text="PH[8] pin"/>
					<interpretation key="8" text="PI[8] pin"/>
				</field>
				<field bitoffset="4" bitlength="4" name="EXTI9" description="EXTI9[3:0] bits (EXTI 9 configuration)">
					<interpretation key="0" text="PA[9] pin"/>
					<interpretation key="1" text="PB[9] pin"/>
					<interpretation key="2" text="PC[9] pin"/>
					<interpretation key="3" text="PD[9] pin"/>
					<interpretation key="4" text="PE[9] pin"/>
					<interpretation key="5" text="PF[9] pin"/>
					<interpretation key="6" text="PG[9] pin"/>
					<interpretation key="7" text="PH[9] pin"/>
					<interpretation key="8" text="PI[9] pin"/>
				</field>
				<field bitoffset="8" bitlength="4" name="EXTI10">
					<description>EXTI10[3:0] bits (EXTI 10 configuration)
From 'STM32F40xxx 41xxx Errata_2':
It is not possible to use PH10/PI10 as interrupt sources if PH2/PI2 are not
selected as interrupt source. as well. This means that bits EXTI10[3:0] of
SYSCFG_EXTICR3 register and bits EXTI2[3:0] of SYSCFG_EXTICR1 should be
programmed to the same value:
- 0x0111 to select PH10/PH2 
- 0x1000 to select PI10/PI2</description>
					<interpretation key="0" text="PA[10] pin"/>
					<interpretation key="1" text="PB[10] pin"/>
					<interpretation key="2" text="PC[10] pin"/>
					<interpretation key="3" text="PD[10] pin"/>
					<interpretation key="4" text="PE[10] pin"/>
					<interpretation key="5" text="PF[10] pin"/>
					<interpretation key="6" text="PG[10] pin"/>
					<interpretation key="7" text="PH[10] pin"/>
					<interpretation key="8" text="PI[10] pin"/>
				</field>
				<field bitoffset="12" bitlength="4" name="EXTI11" description="EXTI11[3:0] bits (EXTI 11 configuration)">
					<interpretation key="0" text="PA[11] pin"/>
					<interpretation key="1" text="PB[11] pin"/>
					<interpretation key="2" text="PC[11] pin"/>
					<interpretation key="3" text="PD[11] pin"/>
					<interpretation key="4" text="PE[11] pin"/>
					<interpretation key="5" text="PF[11] pin"/>
					<interpretation key="6" text="PG[11] pin"/>
					<interpretation key="7" text="PH[11] pin"/>
					<interpretation key="8" text="PI[11] pin"/>
				</field>
			</register>
			<register name="SYSCFG_EXTICR4" description="External interrupt configuration register 4" address="0x40013814" access="rw">
				<field bitoffset="0" bitlength="4" name="EXTI12" description="EXTI12[3:0] bits (EXTI 12 configuration)">
					<interpretation key="0" text="PA[12] pin"/>
					<interpretation key="1" text="PB[12] pin"/>
					<interpretation key="2" text="PC[12] pin"/>
					<interpretation key="3" text="PD[12] pin"/>
					<interpretation key="4" text="PE[12] pin"/>
					<interpretation key="5" text="PF[12] pin"/>
					<interpretation key="6" text="PG[12] pin"/>
					<interpretation key="7" text="PH[12] pin"/>
					<interpretation key="8" text="PI[12] pin"/>
				</field>
				<field bitoffset="4" bitlength="4" name="EXTI13" description="EXTI13[3:0] bits (EXTI 13 configuration)">
					<interpretation key="0" text="PA[13] pin"/>
					<interpretation key="1" text="PB[13] pin"/>
					<interpretation key="2" text="PC[13] pin"/>
					<interpretation key="3" text="PD[13] pin"/>
					<interpretation key="4" text="PE[13] pin"/>
					<interpretation key="5" text="PF[13] pin"/>
					<interpretation key="6" text="PG[13] pin"/>
					<interpretation key="7" text="PH[13] pin"/>
					<interpretation key="8" text="PI[13] pin"/>
				</field>
				<field bitoffset="8" bitlength="4" name="EXTI14" description="EXTI14[3:0] bits (EXTI 14 configuration)">
					<interpretation key="0" text="PA[14] pin"/>
					<interpretation key="1" text="PB[14] pin"/>
					<interpretation key="2" text="PC[14] pin"/>
					<interpretation key="3" text="PD[14] pin"/>
					<interpretation key="4" text="PE[14] pin"/>
					<interpretation key="5" text="PF[14] pin"/>
					<interpretation key="6" text="PG[14] pin"/>
					<interpretation key="7" text="PH[14] pin"/>
					<interpretation key="8" text="PI[14] pin"/>
				</field>
				<field bitoffset="12" bitlength="4" name="EXTI15" description="EXTI15[3:0] bits (EXTI 15 configuration)">
					<interpretation key="0" text="PA[15] pin"/>
					<interpretation key="1" text="PB[15] pin"/>
					<interpretation key="2" text="PC[15] pin"/>
					<interpretation key="3" text="PD[15] pin"/>
					<interpretation key="4" text="PE[15] pin"/>
					<interpretation key="5" text="PF[15] pin"/>
					<interpretation key="6" text="PG[15] pin"/>
					<interpretation key="7" text="PH[15] pin"/>
					<interpretation key="8" text="PI[15] pin"/>
				</field>
			</register>
			<register name="SYSCFG_CMPCR" description="Compensation cell control register" address="0x40013820" access="rw">
				<field bitoffset="0" bitlength="1" name="CMP_PD" description="Compensation cell power-down"/>
				<field bitoffset="8" bitlength="1" name="READY" description="Compensation cell ready flag"/>
			</register>
		</registergroup>
	</group>
	<group name="DMA1" description="DMA1 controller">
		<registergroup name="DMA1_INT" description="DMA1_Interrupt registers">
			<register name="DMA1_LISR" description="Low interrupt status register" address="0x40026000" access="r">
				<field bitoffset="0" bitlength="1" name="FEIF0" description="Stream 0 FIFO error interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="DMEIF0" description="Stream 0 direct mode error interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="TEIF0" description="Stream 0 transfer error interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="HTIF0" description="Stream 0 half transfer interrupt flag"/>
				<field bitoffset="5" bitlength="1" name="TCIF0" description="Stream 0 transfer complete interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="FEIF1" description="Stream 1 FIFO error interrupt flag"/>
				<field bitoffset="8" bitlength="1" name="DMEIF1" description="Stream 1 direct mode error interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="TEIF1" description="Stream 1 transfer error interrupt flag"/>
				<field bitoffset="10" bitlength="1" name="HTIF1" description="Stream 1 half transfer interrupt flag"/>
				<field bitoffset="11" bitlength="1" name="TCIF1" description="Stream 1 transfer complete interrupt flag"/>
				<field bitoffset="16" bitlength="1" name="FEIF2" description="Stream 2 FIFO error interrupt flag"/>
				<field bitoffset="18" bitlength="1" name="DMEIF2" description="Stream 2 direct mode error interrupt flag"/>
				<field bitoffset="19" bitlength="1" name="TEIF2" description="Stream 2 transfer error interrupt flag"/>
				<field bitoffset="20" bitlength="1" name="HTIF2" description="Stream 2 half transfer interrupt flag"/>
				<field bitoffset="21" bitlength="1" name="TCIF2" description="Stream 2 transfer complete interrupt flag"/>
				<field bitoffset="22" bitlength="1" name="FEIF3" description="Stream 3 FIFO error interrupt flag"/>
				<field bitoffset="24" bitlength="1" name="DMEIF3" description="Stream 3 direct mode error interrupt flag"/>
				<field bitoffset="25" bitlength="1" name="TEIF3" description="Stream 3 transfer error interrupt flag"/>
				<field bitoffset="26" bitlength="1" name="HTIF3" description="Stream 3 half transfer interrupt flag"/>
				<field bitoffset="27" bitlength="1" name="TCIF3" description="Stream 3 transfer complete interrupt flag"/>
			</register>
			<register name="DMA1_HISR" description="High interrupt status register" address="0x40026004" access="r">
				<field bitoffset="0" bitlength="1" name="FEIF4" description="Stream 4 FIFO error interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="DMEIF4" description="Stream 4 direct mode error interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="TEIF4" description="Stream 4 transfer error interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="HTIF4" description="Stream 4 half transfer interrupt flag"/>
				<field bitoffset="5" bitlength="1" name="TCIF4" description="Stream 4 transfer complete interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="FEIF5" description="Stream 5 FIFO error interrupt flag"/>
				<field bitoffset="8" bitlength="1" name="DMEIF5" description="Stream 5 direct mode error interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="TEIF5" description="Stream 5 transfer error interrupt flag"/>
				<field bitoffset="10" bitlength="1" name="HTIF5" description="Stream 5 half transfer interrupt flag"/>
				<field bitoffset="11" bitlength="1" name="TCIF5" description="Stream 5 transfer complete interrupt flag"/>
				<field bitoffset="16" bitlength="1" name="FEIF6" description="Stream 6 FIFO error interrupt flag"/>
				<field bitoffset="18" bitlength="1" name="DMEIF6" description="Stream 6 direct mode error interrupt flag"/>
				<field bitoffset="19" bitlength="1" name="TEIF6" description="Stream 6 transfer error interrupt flag"/>
				<field bitoffset="20" bitlength="1" name="HTIF6" description="Stream 6 half transfer interrupt flag"/>
				<field bitoffset="21" bitlength="1" name="TCIF6" description="Stream 6 transfer complete interrupt flag"/>
				<field bitoffset="22" bitlength="1" name="FEIF7" description="Stream 7 FIFO error interrupt flag"/>
				<field bitoffset="24" bitlength="1" name="DMEIF7" description="Stream 7 direct mode error interrupt flag"/>
				<field bitoffset="25" bitlength="1" name="TEIF7" description="Stream 7 transfer error interrupt flag"/>
				<field bitoffset="26" bitlength="1" name="HTIF7" description="Stream 7 half transfer interrupt flag"/>
				<field bitoffset="27" bitlength="1" name="TCIF7" description="Stream 7 transfer complete interrupt flag"/>
			</register>
			<register name="DMA1_LIFCR" description="Low interrupt flag clear register" address="0x40026008" access="rw">
				<field bitoffset="0" bitlength="1" name="CFEIF0" description="Stream 0 clear FIFO error interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="CDMEIF0" description="Stream 0 clear direct mode error interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="CTEIF0" description="Stream 0 clear transfer error interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="CHTIF0" description="Stream 0 clear half transfer interrupt flag"/>
				<field bitoffset="5" bitlength="1" name="CTCIF0" description="Stream 0 clear transfer complete interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="CFEIF1" description="Stream 1 clear FIFO error interrupt flag"/>
				<field bitoffset="8" bitlength="1" name="CDMEIF1" description="Stream 1 clear direct mode error interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="CTEIF1" description="Stream 1 clear transfer error interrupt flag"/>
				<field bitoffset="10" bitlength="1" name="CHTIF1" description="Stream 1 clear half transfer interrupt flag"/>
				<field bitoffset="11" bitlength="1" name="CTCIF1" description="Stream 1 clear transfer complete interrupt flag"/>
				<field bitoffset="16" bitlength="1" name="CFEIF2" description="Stream 2 clear FIFO error interrupt flag"/>
				<field bitoffset="18" bitlength="1" name="CDMEIF2" description="Stream 2 clear direct mode error interrupt flag"/>
				<field bitoffset="19" bitlength="1" name="CTEIF2" description="Stream 2 clear transfer error interrupt flag"/>
				<field bitoffset="20" bitlength="1" name="CHTIF2" description="Stream 2 clear half transfer interrupt flag"/>
				<field bitoffset="21" bitlength="1" name="CTCIF2" description="Stream 2 clear transfer complete interrupt flag"/>
				<field bitoffset="22" bitlength="1" name="CFEIF3" description="Stream 3 clear FIFO error interrupt flag"/>
				<field bitoffset="24" bitlength="1" name="CDMEIF3" description="Stream 3 clear direct mode error interrupt flag"/>
				<field bitoffset="25" bitlength="1" name="CTEIF3" description="Stream 3 clear transfer error interrupt flag"/>
				<field bitoffset="26" bitlength="1" name="CHTIF3" description="Stream 3 clear half transfer interrupt flag"/>
				<field bitoffset="27" bitlength="1" name="CTCIF3" description="Stream 3 clear transfer complete interrupt flag"/>
			</register>
			<register name="DMA1_HIFCR" description="High interrupt flag clear register" address="0x4002600C" access="rw">
				<field bitoffset="0" bitlength="1" name="CFEIF4" description="Stream 4 clear FIFO error interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="CDMEIF4" description="Stream 4 clear direct mode error interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="CTEIF4" description="Stream 4 clear transfer error interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="CHTIF4" description="Stream 4 clear half transfer interrupt flag"/>
				<field bitoffset="5" bitlength="1" name="CTCIF4" description="Stream 4 clear transfer complete interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="CFEIF5" description="Stream 5 clear FIFO error interrupt flag"/>
				<field bitoffset="8" bitlength="1" name="CDMEIF5" description="Stream 5 clear direct mode error interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="CTEIF5" description="Stream 5 clear transfer error interrupt flag"/>
				<field bitoffset="10" bitlength="1" name="CHTIF5" description="Stream 5 clear half transfer interrupt flag"/>
				<field bitoffset="11" bitlength="1" name="CTCIF5" description="Stream 5 clear transfer complete interrupt flag"/>
				<field bitoffset="16" bitlength="1" name="CFEIF6" description="Stream 6 clear FIFO error interrupt flag"/>
				<field bitoffset="18" bitlength="1" name="CDMEIF6" description="Stream 6 clear direct mode error interrupt flag"/>
				<field bitoffset="19" bitlength="1" name="CTEIF6" description="Stream 6 clear transfer error interrupt flag"/>
				<field bitoffset="20" bitlength="1" name="CHTIF6" description="Stream 6 clear half transfer interrupt flag"/>
				<field bitoffset="21" bitlength="1" name="CTCIF6" description="Stream 6 clear transfer complete interrupt flag"/>
				<field bitoffset="22" bitlength="1" name="CFEIF7" description="Stream 7 clear FIFO error interrupt flag"/>
				<field bitoffset="24" bitlength="1" name="CDMEIF7" description="Stream 7 clear direct mode error interrupt flag"/>
				<field bitoffset="25" bitlength="1" name="CTEIF7" description="Stream 7 clear transfer error interrupt flag"/>
				<field bitoffset="26" bitlength="1" name="CHTIF7" description="Stream 7 clear half transfer interrupt flag"/>
				<field bitoffset="27" bitlength="1" name="CTCIF7" description="Stream 7 clear transfer complete interrupt flag"/>
			</register>
		</registergroup>
		<registergroup name="DMA1_Stream_0" description="DMA1_Stream_0 control registers">
			<register name="DMA1_S0CR" description="Stream 0 configuration register" address="0x40026010" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Stream enable OR flag stream ready when read low"/>
				<field bitoffset="1" bitlength="1" name="DMEIE" description="Direct mode error interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="PFCTRL" description="Peripheral flow controller"/>
				<field bitoffset="6" bitlength="2" name="DIR" description="DIR[1:0] bits (Data transfer direction)">
					<interpretation key="0" text="Peripheral-to-memory"/>
					<interpretation key="1" text="Memory-to-peripheral"/>
					<interpretation key="2" text="Memory-to-memory"/>
				</field>
				<field bitoffset="8" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="9" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="10" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="11" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="13" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="15" bitlength="1" name="PINCOS" description="Peripheral increment offset size"/>
				<field bitoffset="16" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="18" bitlength="1" name="DBM" description="Double buffer mode"/>
				<field bitoffset="19" bitlength="1" name="CT" description="Current target (only in double buffer mode)"/>
				<field bitoffset="21" bitlength="2" name="PBURST" description="PBURST[1:0] bits (Peripheral burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="23" bitlength="2" name="MBURST" description="MBURST[1:0] bits (Memory burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="25" bitlength="3" name="CHSEL" description="CHSEL[2:0] bits (Channel selection)">
					<interpretation key="0" text="Channel 0 selected"/>
					<interpretation key="1" text="Channel 1 selected"/>
					<interpretation key="2" text="Channel 2 selected"/>
					<interpretation key="3" text="Channel 3 selected"/>
					<interpretation key="4" text="Channel 4 selected"/>
					<interpretation key="5" text="Channel 5 selected"/>
					<interpretation key="6" text="Channel 6 selected"/>
					<interpretation key="7" text="Channel 7 selected"/>
				</field>
			</register>
			<register name="DMA1_S0NDTR" description="Stream 0 number of data register" address="0x40026014" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA1_S0PAR" description="Stream 0 peripheral address register" address="0x40026018" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA1_S0M0AR" description="Stream 0 memory 0 address register" address="0x4002601C" access="rw">
				<field bitoffset="0" bitlength="32" name="M0A" description="Memory 0 address"/>
			</register>
			<register name="DMA1_S0M1AR" description="Stream 0 memory 1 address register" address="0x40026020" access="rw">
				<field bitoffset="0" bitlength="32" name="M1A" description="Memory 1 address"/>
			</register>
			<register name="DMA1_S0FCR" description="Stream 0 FIFO control register" address="0x40026024" resetvalue="0x00000021" access="rw">
				<field bitoffset="0" bitlength="2" name="FTH" description="FTH[1:0] bits (FIFO threshold selection)">
					<interpretation key="0" text="0.25 * full FIFO"/>
					<interpretation key="1" text="0.50 * full FIFO"/>
					<interpretation key="2" text="0.75 * full FIFO"/>
					<interpretation key="3" text="1.00 * full FIFO"/>
				</field>
				<field bitoffset="2" bitlength="1" name="DMDIS" description="Direct mode disable"/>
				<field bitoffset="3" bitlength="3" name="FS" description="FS[2:0] bits (FIFO status)">
					<interpretation key="0" text="0.00 LT fifo_level LT 0.25"/>
					<interpretation key="1" text="0.25 LE fifo_level LT 0.50"/>
					<interpretation key="2" text="0.50 LE fifo_level LT 0.75"/>
					<interpretation key="3" text="0.75 LE fifo_level LT full"/>
					<interpretation key="4" text="FIFO is empty"/>
					<interpretation key="5" text="FIFO is full"/>
				</field>
				<field bitoffset="7" bitlength="1" name="FEIE" description="FIFO error interrupt enable"/>
			</register>
		</registergroup>
		<registergroup name="DMA1_Stream_1" description="DMA1_Stream_1 control registers">
			<register name="DMA1_S1CR" description="Stream 1 configuration register" address="0x40026028" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Stream enable OR flag stream ready when read low"/>
				<field bitoffset="1" bitlength="1" name="DMEIE" description="Direct mode error interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="PFCTRL" description="Peripheral flow controller"/>
				<field bitoffset="6" bitlength="2" name="DIR" description="DIR[1:0] bits (Data transfer direction)">
					<interpretation key="0" text="Peripheral-to-memory"/>
					<interpretation key="1" text="Memory-to-peripheral"/>
					<interpretation key="2" text="Memory-to-memory"/>
				</field>
				<field bitoffset="8" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="9" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="10" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="11" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="13" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="15" bitlength="1" name="PINCOS" description="Peripheral increment offset size"/>
				<field bitoffset="16" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="18" bitlength="1" name="DBM" description="Double buffer mode"/>
				<field bitoffset="19" bitlength="1" name="CT" description="Current target (only in double buffer mode)"/>
				<field bitoffset="21" bitlength="2" name="PBURST" description="PBURST[1:0] bits (Peripheral burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="23" bitlength="2" name="MBURST" description="MBURST[1:0] bits (Memory burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="25" bitlength="3" name="CHSEL" description="CHSEL[2:0] bits (Channel selection)">
					<interpretation key="0" text="Channel 0 selected"/>
					<interpretation key="1" text="Channel 1 selected"/>
					<interpretation key="2" text="Channel 2 selected"/>
					<interpretation key="3" text="Channel 3 selected"/>
					<interpretation key="4" text="Channel 4 selected"/>
					<interpretation key="5" text="Channel 5 selected"/>
					<interpretation key="6" text="Channel 6 selected"/>
					<interpretation key="7" text="Channel 7 selected"/>
				</field>
			</register>
			<register name="DMA1_S1NDTR" description="Stream 1 number of data register" address="0x4002602C" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA1_S1PAR" description="Stream 1 peripheral address register" address="0x40026030" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA1_S1M0AR" description="Stream 1 memory 0 address register" address="0x40026034" access="rw">
				<field bitoffset="0" bitlength="32" name="M0A" description="Memory 0 address"/>
			</register>
			<register name="DMA1_S1M1AR" description="Stream 1 memory 1 address register" address="0x40026038" access="rw">
				<field bitoffset="0" bitlength="32" name="M1A" description="Memory 1 address"/>
			</register>
			<register name="DMA1_S1FCR" description="Stream 1 FIFO control register" address="0x4002603C" resetvalue="0x00000021" access="rw">
				<field bitoffset="0" bitlength="2" name="FTH" description="FTH[1:0] bits (FIFO threshold selection)">
					<interpretation key="0" text="0.25 * full FIFO"/>
					<interpretation key="1" text="0.50 * full FIFO"/>
					<interpretation key="2" text="0.75 * full FIFO"/>
					<interpretation key="3" text="1.00 * full FIFO"/>
				</field>
				<field bitoffset="2" bitlength="1" name="DMDIS" description="Direct mode disable"/>
				<field bitoffset="3" bitlength="3" name="FS" description="FS[2:0] bits (FIFO status)">
					<interpretation key="0" text="0.00 LT fifo_level LT 0.25"/>
					<interpretation key="1" text="0.25 LE fifo_level LT 0.50"/>
					<interpretation key="2" text="0.50 LE fifo_level LT 0.75"/>
					<interpretation key="3" text="0.75 LE fifo_level LT full"/>
					<interpretation key="4" text="FIFO is empty"/>
					<interpretation key="5" text="FIFO is full"/>
				</field>
				<field bitoffset="7" bitlength="1" name="FEIE" description="FIFO error interrupt enable"/>
			</register>
		</registergroup>
		<registergroup name="DMA1_Stream_2" description="DMA1_Stream_2 control registers">
			<register name="DMA1_S2CR" description="Stream 2 configuration register" address="0x40026040" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Stream enable OR flag stream ready when read low"/>
				<field bitoffset="1" bitlength="1" name="DMEIE" description="Direct mode error interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="PFCTRL" description="Peripheral flow controller"/>
				<field bitoffset="6" bitlength="2" name="DIR" description="DIR[1:0] bits (Data transfer direction)">
					<interpretation key="0" text="Peripheral-to-memory"/>
					<interpretation key="1" text="Memory-to-peripheral"/>
					<interpretation key="2" text="Memory-to-memory"/>
				</field>
				<field bitoffset="8" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="9" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="10" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="11" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="13" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="15" bitlength="1" name="PINCOS" description="Peripheral increment offset size"/>
				<field bitoffset="16" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="18" bitlength="1" name="DBM" description="Double buffer mode"/>
				<field bitoffset="19" bitlength="1" name="CT" description="Current target (only in double buffer mode)"/>
				<field bitoffset="21" bitlength="2" name="PBURST" description="PBURST[1:0] bits (Peripheral burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="23" bitlength="2" name="MBURST" description="MBURST[1:0] bits (Memory burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="25" bitlength="3" name="CHSEL" description="CHSEL[2:0] bits (Channel selection)">
					<interpretation key="0" text="Channel 0 selected"/>
					<interpretation key="1" text="Channel 1 selected"/>
					<interpretation key="2" text="Channel 2 selected"/>
					<interpretation key="3" text="Channel 3 selected"/>
					<interpretation key="4" text="Channel 4 selected"/>
					<interpretation key="5" text="Channel 5 selected"/>
					<interpretation key="6" text="Channel 6 selected"/>
					<interpretation key="7" text="Channel 7 selected"/>
				</field>
			</register>
			<register name="DMA1_S2NDTR" description="Stream 2 number of data register" address="0x40026044" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA1_S2PAR" description="Stream 2 peripheral address register" address="0x40026048" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA1_S2M0AR" description="Stream 2 memory 0 address register" address="0x4002604C" access="rw">
				<field bitoffset="0" bitlength="32" name="M0A" description="Memory 0 address"/>
			</register>
			<register name="DMA1_S2M1AR" description="Stream 2 memory 1 address register" address="0x40026050" access="rw">
				<field bitoffset="0" bitlength="32" name="M1A" description="Memory 1 address"/>
			</register>
			<register name="DMA1_S2FCR" description="Stream 2 FIFO control register" address="0x40026054" resetvalue="0x00000021" access="rw">
				<field bitoffset="0" bitlength="2" name="FTH" description="FTH[1:0] bits (FIFO threshold selection)">
					<interpretation key="0" text="0.25 * full FIFO"/>
					<interpretation key="1" text="0.50 * full FIFO"/>
					<interpretation key="2" text="0.75 * full FIFO"/>
					<interpretation key="3" text="1.00 * full FIFO"/>
				</field>
				<field bitoffset="2" bitlength="1" name="DMDIS" description="Direct mode disable"/>
				<field bitoffset="3" bitlength="3" name="FS" description="FS[2:0] bits (FIFO status)">
					<interpretation key="0" text="0.00 LT fifo_level LT 0.25"/>
					<interpretation key="1" text="0.25 LE fifo_level LT 0.50"/>
					<interpretation key="2" text="0.50 LE fifo_level LT 0.75"/>
					<interpretation key="3" text="0.75 LE fifo_level LT full"/>
					<interpretation key="4" text="FIFO is empty"/>
					<interpretation key="5" text="FIFO is full"/>
				</field>
				<field bitoffset="7" bitlength="1" name="FEIE" description="FIFO error interrupt enable"/>
			</register>
		</registergroup>
		<registergroup name="DMA1_Stream_3" description="DMA1_Stream_3 control registers">
			<register name="DMA1_S3CR" description="Stream 3 configuration register" address="0x40026058" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Stream enable OR flag stream ready when read low"/>
				<field bitoffset="1" bitlength="1" name="DMEIE" description="Direct mode error interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="PFCTRL" description="Peripheral flow controller"/>
				<field bitoffset="6" bitlength="2" name="DIR" description="DIR[1:0] bits (Data transfer direction)">
					<interpretation key="0" text="Peripheral-to-memory"/>
					<interpretation key="1" text="Memory-to-peripheral"/>
					<interpretation key="2" text="Memory-to-memory"/>
				</field>
				<field bitoffset="8" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="9" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="10" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="11" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="13" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="15" bitlength="1" name="PINCOS" description="Peripheral increment offset size"/>
				<field bitoffset="16" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="18" bitlength="1" name="DBM" description="Double buffer mode"/>
				<field bitoffset="19" bitlength="1" name="CT" description="Current target (only in double buffer mode)"/>
				<field bitoffset="21" bitlength="2" name="PBURST" description="PBURST[1:0] bits (Peripheral burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="23" bitlength="2" name="MBURST" description="MBURST[1:0] bits (Memory burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="25" bitlength="3" name="CHSEL" description="CHSEL[2:0] bits (Channel selection)">
					<interpretation key="0" text="Channel 0 selected"/>
					<interpretation key="1" text="Channel 1 selected"/>
					<interpretation key="2" text="Channel 2 selected"/>
					<interpretation key="3" text="Channel 3 selected"/>
					<interpretation key="4" text="Channel 4 selected"/>
					<interpretation key="5" text="Channel 5 selected"/>
					<interpretation key="6" text="Channel 6 selected"/>
					<interpretation key="7" text="Channel 7 selected"/>
				</field>
			</register>
			<register name="DMA1_S3NDTR" description="Stream 3 number of data register" address="0x4002605C" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA1_S3PAR" description="Stream 3 peripheral address register" address="0x40026060" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA1_S3M0AR" description="Stream 3 memory 0 address register" address="0x40026064" access="rw">
				<field bitoffset="0" bitlength="32" name="M0A" description="Memory 0 address"/>
			</register>
			<register name="DMA1_S3M1AR" description="Stream 3 memory 1 address register" address="0x40026068" access="rw">
				<field bitoffset="0" bitlength="32" name="M1A" description="Memory 1 address"/>
			</register>
			<register name="DMA1_S3FCR" description="Stream 3 FIFO control register" address="0x4002606C" resetvalue="0x00000021" access="rw">
				<field bitoffset="0" bitlength="2" name="FTH" description="FTH[1:0] bits (FIFO threshold selection)">
					<interpretation key="0" text="0.25 * full FIFO"/>
					<interpretation key="1" text="0.50 * full FIFO"/>
					<interpretation key="2" text="0.75 * full FIFO"/>
					<interpretation key="3" text="1.00 * full FIFO"/>
				</field>
				<field bitoffset="2" bitlength="1" name="DMDIS" description="Direct mode disable"/>
				<field bitoffset="3" bitlength="3" name="FS" description="FS[2:0] bits (FIFO status)">
					<interpretation key="0" text="0.00 LT fifo_level LT 0.25"/>
					<interpretation key="1" text="0.25 LE fifo_level LT 0.50"/>
					<interpretation key="2" text="0.50 LE fifo_level LT 0.75"/>
					<interpretation key="3" text="0.75 LE fifo_level LT full"/>
					<interpretation key="4" text="FIFO is empty"/>
					<interpretation key="5" text="FIFO is full"/>
				</field>
				<field bitoffset="7" bitlength="1" name="FEIE" description="FIFO error interrupt enable"/>
			</register>
		</registergroup>
		<registergroup name="DMA1_Stream_4" description="DMA1_Stream_4 control registers">
			<register name="DMA1_S4CR" description="Stream 4 configuration register" address="0x40026070" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Stream enable OR flag stream ready when read low"/>
				<field bitoffset="1" bitlength="1" name="DMEIE" description="Direct mode error interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="PFCTRL" description="Peripheral flow controller"/>
				<field bitoffset="6" bitlength="2" name="DIR" description="DIR[1:0] bits (Data transfer direction)">
					<interpretation key="0" text="Peripheral-to-memory"/>
					<interpretation key="1" text="Memory-to-peripheral"/>
					<interpretation key="2" text="Memory-to-memory"/>
				</field>
				<field bitoffset="8" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="9" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="10" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="11" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="13" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="15" bitlength="1" name="PINCOS" description="Peripheral increment offset size"/>
				<field bitoffset="16" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="18" bitlength="1" name="DBM" description="Double buffer mode"/>
				<field bitoffset="19" bitlength="1" name="CT" description="Current target (only in double buffer mode)"/>
				<field bitoffset="21" bitlength="2" name="PBURST" description="PBURST[1:0] bits (Peripheral burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="23" bitlength="2" name="MBURST" description="MBURST[1:0] bits (Memory burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="25" bitlength="3" name="CHSEL" description="CHSEL[2:0] bits (Channel selection)">
					<interpretation key="0" text="Channel 0 selected"/>
					<interpretation key="1" text="Channel 1 selected"/>
					<interpretation key="2" text="Channel 2 selected"/>
					<interpretation key="3" text="Channel 3 selected"/>
					<interpretation key="4" text="Channel 4 selected"/>
					<interpretation key="5" text="Channel 5 selected"/>
					<interpretation key="6" text="Channel 6 selected"/>
					<interpretation key="7" text="Channel 7 selected"/>
				</field>
			</register>
			<register name="DMA1_S4NDTR" description="Stream 4 number of data register" address="0x40026074" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA1_S4PAR" description="Stream 4 peripheral address register" address="0x40026078" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA1_S4M0AR" description="Stream 4 memory 0 address register" address="0x4002607C" access="rw">
				<field bitoffset="0" bitlength="32" name="M0A" description="Memory 0 address"/>
			</register>
			<register name="DMA1_S4M1AR" description="Stream 4 memory 1 address register" address="0x40026080" access="rw">
				<field bitoffset="0" bitlength="32" name="M1A" description="Memory 1 address"/>
			</register>
			<register name="DMA1_S4FCR" description="Stream 4 FIFO control register" address="0x40026084" resetvalue="0x00000021" access="rw">
				<field bitoffset="0" bitlength="2" name="FTH" description="FTH[1:0] bits (FIFO threshold selection)">
					<interpretation key="0" text="0.25 * full FIFO"/>
					<interpretation key="1" text="0.50 * full FIFO"/>
					<interpretation key="2" text="0.75 * full FIFO"/>
					<interpretation key="3" text="1.00 * full FIFO"/>
				</field>
				<field bitoffset="2" bitlength="1" name="DMDIS" description="Direct mode disable"/>
				<field bitoffset="3" bitlength="3" name="FS" description="FS[2:0] bits (FIFO status)">
					<interpretation key="0" text="0.00 LT fifo_level LT 0.25"/>
					<interpretation key="1" text="0.25 LE fifo_level LT 0.50"/>
					<interpretation key="2" text="0.50 LE fifo_level LT 0.75"/>
					<interpretation key="3" text="0.75 LE fifo_level LT full"/>
					<interpretation key="4" text="FIFO is empty"/>
					<interpretation key="5" text="FIFO is full"/>
				</field>
				<field bitoffset="7" bitlength="1" name="FEIE" description="FIFO error interrupt enable"/>
			</register>
		</registergroup>
		<registergroup name="DMA1_Stream_5" description="DMA1_Stream_5 control registers">
			<register name="DMA1_S5CR" description="Stream 5 configuration register" address="0x40026088" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Stream enable OR flag stream ready when read low"/>
				<field bitoffset="1" bitlength="1" name="DMEIE" description="Direct mode error interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="PFCTRL" description="Peripheral flow controller"/>
				<field bitoffset="6" bitlength="2" name="DIR" description="DIR[1:0] bits (Data transfer direction)">
					<interpretation key="0" text="Peripheral-to-memory"/>
					<interpretation key="1" text="Memory-to-peripheral"/>
					<interpretation key="2" text="Memory-to-memory"/>
				</field>
				<field bitoffset="8" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="9" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="10" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="11" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="13" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="15" bitlength="1" name="PINCOS" description="Peripheral increment offset size"/>
				<field bitoffset="16" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="18" bitlength="1" name="DBM" description="Double buffer mode"/>
				<field bitoffset="19" bitlength="1" name="CT" description="Current target (only in double buffer mode)"/>
				<field bitoffset="21" bitlength="2" name="PBURST" description="PBURST[1:0] bits (Peripheral burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="23" bitlength="2" name="MBURST" description="MBURST[1:0] bits (Memory burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="25" bitlength="3" name="CHSEL" description="CHSEL[2:0] bits (Channel selection)">
					<interpretation key="0" text="Channel 0 selected"/>
					<interpretation key="1" text="Channel 1 selected"/>
					<interpretation key="2" text="Channel 2 selected"/>
					<interpretation key="3" text="Channel 3 selected"/>
					<interpretation key="4" text="Channel 4 selected"/>
					<interpretation key="5" text="Channel 5 selected"/>
					<interpretation key="6" text="Channel 6 selected"/>
					<interpretation key="7" text="Channel 7 selected"/>
				</field>
			</register>
			<register name="DMA1_S5NDTR" description="Stream 5 number of data register" address="0x4002608C" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA1_S5PAR" description="Stream 5 peripheral address register" address="0x40026090" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA1_S5M0AR" description="Stream 5 memory 0 address register" address="0x40026094" access="rw">
				<field bitoffset="0" bitlength="32" name="M0A" description="Memory 0 address"/>
			</register>
			<register name="DMA1_S5M1AR" description="Stream 5 memory 1 address register" address="0x40026098" access="rw">
				<field bitoffset="0" bitlength="32" name="M1A" description="Memory 1 address"/>
			</register>
			<register name="DMA1_S5FCR" description="Stream 5 FIFO control register" address="0x4002609C" resetvalue="0x00000021" access="rw">
				<field bitoffset="0" bitlength="2" name="FTH" description="FTH[1:0] bits (FIFO threshold selection)">
					<interpretation key="0" text="0.25 * full FIFO"/>
					<interpretation key="1" text="0.50 * full FIFO"/>
					<interpretation key="2" text="0.75 * full FIFO"/>
					<interpretation key="3" text="1.00 * full FIFO"/>
				</field>
				<field bitoffset="2" bitlength="1" name="DMDIS" description="Direct mode disable"/>
				<field bitoffset="3" bitlength="3" name="FS" description="FS[2:0] bits (FIFO status)">
					<interpretation key="0" text="0.00 LT fifo_level LT 0.25"/>
					<interpretation key="1" text="0.25 LE fifo_level LT 0.50"/>
					<interpretation key="2" text="0.50 LE fifo_level LT 0.75"/>
					<interpretation key="3" text="0.75 LE fifo_level LT full"/>
					<interpretation key="4" text="FIFO is empty"/>
					<interpretation key="5" text="FIFO is full"/>
				</field>
				<field bitoffset="7" bitlength="1" name="FEIE" description="FIFO error interrupt enable"/>
			</register>
		</registergroup>
		<registergroup name="DMA1_Stream_6" description="DMA1_Stream_6 control registers">
			<register name="DMA1_S6CR" description="Stream 6 configuration register" address="0x400260A0" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Stream enable OR flag stream ready when read low"/>
				<field bitoffset="1" bitlength="1" name="DMEIE" description="Direct mode error interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="PFCTRL" description="Peripheral flow controller"/>
				<field bitoffset="6" bitlength="2" name="DIR" description="DIR[1:0] bits (Data transfer direction)">
					<interpretation key="0" text="Peripheral-to-memory"/>
					<interpretation key="1" text="Memory-to-peripheral"/>
					<interpretation key="2" text="Memory-to-memory"/>
				</field>
				<field bitoffset="8" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="9" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="10" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="11" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="13" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="15" bitlength="1" name="PINCOS" description="Peripheral increment offset size"/>
				<field bitoffset="16" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="18" bitlength="1" name="DBM" description="Double buffer mode"/>
				<field bitoffset="19" bitlength="1" name="CT" description="Current target (only in double buffer mode)"/>
				<field bitoffset="21" bitlength="2" name="PBURST" description="PBURST[1:0] bits (Peripheral burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="23" bitlength="2" name="MBURST" description="MBURST[1:0] bits (Memory burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="25" bitlength="3" name="CHSEL" description="CHSEL[2:0] bits (Channel selection)">
					<interpretation key="0" text="Channel 0 selected"/>
					<interpretation key="1" text="Channel 1 selected"/>
					<interpretation key="2" text="Channel 2 selected"/>
					<interpretation key="3" text="Channel 3 selected"/>
					<interpretation key="4" text="Channel 4 selected"/>
					<interpretation key="5" text="Channel 5 selected"/>
					<interpretation key="6" text="Channel 6 selected"/>
					<interpretation key="7" text="Channel 7 selected"/>
				</field>
			</register>
			<register name="DMA1_S6NDTR" description="Stream 6 number of data register" address="0x400260A4" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA1_S6PAR" description="Stream 6 peripheral address register" address="0x400260A8" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA1_S6M0AR" description="Stream 6 memory 0 address register" address="0x400260AC" access="rw">
				<field bitoffset="0" bitlength="32" name="M0A" description="Memory 0 address"/>
			</register>
			<register name="DMA1_S6M1AR" description="Stream 6 memory 1 address register" address="0x400260B0" access="rw">
				<field bitoffset="0" bitlength="32" name="M1A" description="Memory 1 address"/>
			</register>
			<register name="DMA1_S6FCR" description="Stream 6 FIFO control register" address="0x400260B4" resetvalue="0x00000021" access="rw">
				<field bitoffset="0" bitlength="2" name="FTH" description="FTH[1:0] bits (FIFO threshold selection)">
					<interpretation key="0" text="0.25 * full FIFO"/>
					<interpretation key="1" text="0.50 * full FIFO"/>
					<interpretation key="2" text="0.75 * full FIFO"/>
					<interpretation key="3" text="1.00 * full FIFO"/>
				</field>
				<field bitoffset="2" bitlength="1" name="DMDIS" description="Direct mode disable"/>
				<field bitoffset="3" bitlength="3" name="FS" description="FS[2:0] bits (FIFO status)">
					<interpretation key="0" text="0.00 LT fifo_level LT 0.25"/>
					<interpretation key="1" text="0.25 LE fifo_level LT 0.50"/>
					<interpretation key="2" text="0.50 LE fifo_level LT 0.75"/>
					<interpretation key="3" text="0.75 LE fifo_level LT full"/>
					<interpretation key="4" text="FIFO is empty"/>
					<interpretation key="5" text="FIFO is full"/>
				</field>
				<field bitoffset="7" bitlength="1" name="FEIE" description="FIFO error interrupt enable"/>
			</register>
		</registergroup>
		<registergroup name="DMA1_Stream_7" description="DMA1_Stream_7 control registers">
			<register name="DMA1_S7CR" description="Stream 7 configuration register" address="0x400260B8" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Stream enable OR flag stream ready when read low"/>
				<field bitoffset="1" bitlength="1" name="DMEIE" description="Direct mode error interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="PFCTRL" description="Peripheral flow controller"/>
				<field bitoffset="6" bitlength="2" name="DIR" description="DIR[1:0] bits (Data transfer direction)">
					<interpretation key="0" text="Peripheral-to-memory"/>
					<interpretation key="1" text="Memory-to-peripheral"/>
					<interpretation key="2" text="Memory-to-memory"/>
				</field>
				<field bitoffset="8" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="9" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="10" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="11" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="13" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="15" bitlength="1" name="PINCOS" description="Peripheral increment offset size"/>
				<field bitoffset="16" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="18" bitlength="1" name="DBM" description="Double buffer mode"/>
				<field bitoffset="19" bitlength="1" name="CT" description="Current target (only in double buffer mode)"/>
				<field bitoffset="21" bitlength="2" name="PBURST" description="PBURST[1:0] bits (Peripheral burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="23" bitlength="2" name="MBURST" description="MBURST[1:0] bits (Memory burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="25" bitlength="3" name="CHSEL" description="CHSEL[2:0] bits (Channel selection)">
					<interpretation key="0" text="Channel 0 selected"/>
					<interpretation key="1" text="Channel 1 selected"/>
					<interpretation key="2" text="Channel 2 selected"/>
					<interpretation key="3" text="Channel 3 selected"/>
					<interpretation key="4" text="Channel 4 selected"/>
					<interpretation key="5" text="Channel 5 selected"/>
					<interpretation key="6" text="Channel 6 selected"/>
					<interpretation key="7" text="Channel 7 selected"/>
				</field>
			</register>
			<register name="DMA1_S7NDTR" description="Stream 7 number of data register" address="0x400260BC" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA1_S7PAR" description="Stream 7 peripheral address register" address="0x400260C0" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA1_S7M0AR" description="Stream 7 memory 0 address register" address="0x400260C4" access="rw">
				<field bitoffset="0" bitlength="32" name="M0A" description="Memory 0 address"/>
			</register>
			<register name="DMA1_S7M1AR" description="Stream 7 memory 1 address register" address="0x400260C8" access="rw">
				<field bitoffset="0" bitlength="32" name="M1A" description="Memory 1 address"/>
			</register>
			<register name="DMA1_S7FCR" description="Stream 7 FIFO control register" address="0x400260CC" resetvalue="0x00000021" access="rw">
				<field bitoffset="0" bitlength="2" name="FTH" description="FTH[1:0] bits (FIFO threshold selection)">
					<interpretation key="0" text="0.25 * full FIFO"/>
					<interpretation key="1" text="0.50 * full FIFO"/>
					<interpretation key="2" text="0.75 * full FIFO"/>
					<interpretation key="3" text="1.00 * full FIFO"/>
				</field>
				<field bitoffset="2" bitlength="1" name="DMDIS" description="Direct mode disable"/>
				<field bitoffset="3" bitlength="3" name="FS" description="FS[2:0] bits (FIFO status)">
					<interpretation key="0" text="0.00 LT fifo_level LT 0.25"/>
					<interpretation key="1" text="0.25 LE fifo_level LT 0.50"/>
					<interpretation key="2" text="0.50 LE fifo_level LT 0.75"/>
					<interpretation key="3" text="0.75 LE fifo_level LT full"/>
					<interpretation key="4" text="FIFO is empty"/>
					<interpretation key="5" text="FIFO is full"/>
				</field>
				<field bitoffset="7" bitlength="1" name="FEIE" description="FIFO error interrupt enable"/>
			</register>
		</registergroup>
	</group>
	<group name="DMA2" description="DMA2 controller">
		<registergroup name="DMA2_INT" description="DMA2_Interrupt registers">
			<register name="DMA2_LISR" description="Low interrupt status register" address="0x40026400" access="r">
				<field bitoffset="0" bitlength="1" name="FEIF0" description="Stream 0 FIFO error interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="DMEIF0" description="Stream 0 direct mode error interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="TEIF0" description="Stream 0 transfer error interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="HTIF0" description="Stream 0 half transfer interrupt flag"/>
				<field bitoffset="5" bitlength="1" name="TCIF0" description="Stream 0 transfer complete interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="FEIF1" description="Stream 1 FIFO error interrupt flag"/>
				<field bitoffset="8" bitlength="1" name="DMEIF1" description="Stream 1 direct mode error interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="TEIF1" description="Stream 1 transfer error interrupt flag"/>
				<field bitoffset="10" bitlength="1" name="HTIF1" description="Stream 1 half transfer interrupt flag"/>
				<field bitoffset="11" bitlength="1" name="TCIF1" description="Stream 1 transfer complete interrupt flag"/>
				<field bitoffset="16" bitlength="1" name="FEIF2" description="Stream 2 FIFO error interrupt flag"/>
				<field bitoffset="18" bitlength="1" name="DMEIF2" description="Stream 2 direct mode error interrupt flag"/>
				<field bitoffset="19" bitlength="1" name="TEIF2" description="Stream 2 transfer error interrupt flag"/>
				<field bitoffset="20" bitlength="1" name="HTIF2" description="Stream 2 half transfer interrupt flag"/>
				<field bitoffset="21" bitlength="1" name="TCIF2" description="Stream 2 transfer complete interrupt flag"/>
				<field bitoffset="22" bitlength="1" name="FEIF3" description="Stream 3 FIFO error interrupt flag"/>
				<field bitoffset="24" bitlength="1" name="DMEIF3" description="Stream 3 direct mode error interrupt flag"/>
				<field bitoffset="25" bitlength="1" name="TEIF3" description="Stream 3 transfer error interrupt flag"/>
				<field bitoffset="26" bitlength="1" name="HTIF3" description="Stream 3 half transfer interrupt flag"/>
				<field bitoffset="27" bitlength="1" name="TCIF3" description="Stream 3 transfer complete interrupt flag"/>
			</register>
			<register name="DMA2_HISR" description="High interrupt status register" address="0x40026404" access="r">
				<field bitoffset="0" bitlength="1" name="FEIF4" description="Stream 4 FIFO error interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="DMEIF4" description="Stream 4 direct mode error interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="TEIF4" description="Stream 4 transfer error interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="HTIF4" description="Stream 4 half transfer interrupt flag"/>
				<field bitoffset="5" bitlength="1" name="TCIF4" description="Stream 4 transfer complete interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="FEIF5" description="Stream 5 FIFO error interrupt flag"/>
				<field bitoffset="8" bitlength="1" name="DMEIF5" description="Stream 5 direct mode error interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="TEIF5" description="Stream 5 transfer error interrupt flag"/>
				<field bitoffset="10" bitlength="1" name="HTIF5" description="Stream 5 half transfer interrupt flag"/>
				<field bitoffset="11" bitlength="1" name="TCIF5" description="Stream 5 transfer complete interrupt flag"/>
				<field bitoffset="16" bitlength="1" name="FEIF6" description="Stream 6 FIFO error interrupt flag"/>
				<field bitoffset="18" bitlength="1" name="DMEIF6" description="Stream 6 direct mode error interrupt flag"/>
				<field bitoffset="19" bitlength="1" name="TEIF6" description="Stream 6 transfer error interrupt flag"/>
				<field bitoffset="20" bitlength="1" name="HTIF6" description="Stream 6 half transfer interrupt flag"/>
				<field bitoffset="21" bitlength="1" name="TCIF6" description="Stream 6 transfer complete interrupt flag"/>
				<field bitoffset="22" bitlength="1" name="FEIF7" description="Stream 7 FIFO error interrupt flag"/>
				<field bitoffset="24" bitlength="1" name="DMEIF7" description="Stream 7 direct mode error interrupt flag"/>
				<field bitoffset="25" bitlength="1" name="TEIF7" description="Stream 7 transfer error interrupt flag"/>
				<field bitoffset="26" bitlength="1" name="HTIF7" description="Stream 7 half transfer interrupt flag"/>
				<field bitoffset="27" bitlength="1" name="TCIF7" description="Stream 7 transfer complete interrupt flag"/>
			</register>
			<register name="DMA2_LIFCR" description="Low interrupt flag clear register" address="0x40026408" access="rw">
				<field bitoffset="0" bitlength="1" name="CFEIF0" description="Stream 0 clear FIFO error interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="CDMEIF0" description="Stream 0 clear direct mode error interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="CTEIF0" description="Stream 0 clear transfer error interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="CHTIF0" description="Stream 0 clear half transfer interrupt flag"/>
				<field bitoffset="5" bitlength="1" name="CTCIF0" description="Stream 0 clear transfer complete interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="CFEIF1" description="Stream 1 clear FIFO error interrupt flag"/>
				<field bitoffset="8" bitlength="1" name="CDMEIF1" description="Stream 1 clear direct mode error interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="CTEIF1" description="Stream 1 clear transfer error interrupt flag"/>
				<field bitoffset="10" bitlength="1" name="CHTIF1" description="Stream 1 clear half transfer interrupt flag"/>
				<field bitoffset="11" bitlength="1" name="CTCIF1" description="Stream 1 clear transfer complete interrupt flag"/>
				<field bitoffset="16" bitlength="1" name="CFEIF2" description="Stream 2 clear FIFO error interrupt flag"/>
				<field bitoffset="18" bitlength="1" name="CDMEIF2" description="Stream 2 clear direct mode error interrupt flag"/>
				<field bitoffset="19" bitlength="1" name="CTEIF2" description="Stream 2 clear transfer error interrupt flag"/>
				<field bitoffset="20" bitlength="1" name="CHTIF2" description="Stream 2 clear half transfer interrupt flag"/>
				<field bitoffset="21" bitlength="1" name="CTCIF2" description="Stream 2 clear transfer complete interrupt flag"/>
				<field bitoffset="22" bitlength="1" name="CFEIF3" description="Stream 3 clear FIFO error interrupt flag"/>
				<field bitoffset="24" bitlength="1" name="CDMEIF3" description="Stream 3 clear direct mode error interrupt flag"/>
				<field bitoffset="25" bitlength="1" name="CTEIF3" description="Stream 3 clear transfer error interrupt flag"/>
				<field bitoffset="26" bitlength="1" name="CHTIF3" description="Stream 3 clear half transfer interrupt flag"/>
				<field bitoffset="27" bitlength="1" name="CTCIF3" description="Stream 3 clear transfer complete interrupt flag"/>
			</register>
			<register name="DMA2_HIFCR" description="High interrupt flag clear register" address="0x4002640C" access="rw">
				<field bitoffset="0" bitlength="1" name="CFEIF4" description="Stream 4 clear FIFO error interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="CDMEIF4" description="Stream 4 clear direct mode error interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="CTEIF4" description="Stream 4 clear transfer error interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="CHTIF4" description="Stream 4 clear half transfer interrupt flag"/>
				<field bitoffset="5" bitlength="1" name="CTCIF4" description="Stream 4 clear transfer complete interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="CFEIF5" description="Stream 5 clear FIFO error interrupt flag"/>
				<field bitoffset="8" bitlength="1" name="CDMEIF5" description="Stream 5 clear direct mode error interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="CTEIF5" description="Stream 5 clear transfer error interrupt flag"/>
				<field bitoffset="10" bitlength="1" name="CHTIF5" description="Stream 5 clear half transfer interrupt flag"/>
				<field bitoffset="11" bitlength="1" name="CTCIF5" description="Stream 5 clear transfer complete interrupt flag"/>
				<field bitoffset="16" bitlength="1" name="CFEIF6" description="Stream 6 clear FIFO error interrupt flag"/>
				<field bitoffset="18" bitlength="1" name="CDMEIF6" description="Stream 6 clear direct mode error interrupt flag"/>
				<field bitoffset="19" bitlength="1" name="CTEIF6" description="Stream 6 clear transfer error interrupt flag"/>
				<field bitoffset="20" bitlength="1" name="CHTIF6" description="Stream 6 clear half transfer interrupt flag"/>
				<field bitoffset="21" bitlength="1" name="CTCIF6" description="Stream 6 clear transfer complete interrupt flag"/>
				<field bitoffset="22" bitlength="1" name="CFEIF7" description="Stream 7 clear FIFO error interrupt flag"/>
				<field bitoffset="24" bitlength="1" name="CDMEIF7" description="Stream 7 clear direct mode error interrupt flag"/>
				<field bitoffset="25" bitlength="1" name="CTEIF7" description="Stream 7 clear transfer error interrupt flag"/>
				<field bitoffset="26" bitlength="1" name="CHTIF7" description="Stream 7 clear half transfer interrupt flag"/>
				<field bitoffset="27" bitlength="1" name="CTCIF7" description="Stream 7 clear transfer complete interrupt flag"/>
			</register>
		</registergroup>
		<registergroup name="DMA2_Stream_0" description="DMA2_Stream_0 control registers">
			<register name="DMA2_S0CR" description="Stream 0 configuration register" address="0x40026410" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Stream enable OR flag stream ready when read low"/>
				<field bitoffset="1" bitlength="1" name="DMEIE" description="Direct mode error interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="PFCTRL" description="Peripheral flow controller"/>
				<field bitoffset="6" bitlength="2" name="DIR" description="DIR[1:0] bits (Data transfer direction)">
					<interpretation key="0" text="Peripheral-to-memory"/>
					<interpretation key="1" text="Memory-to-peripheral"/>
					<interpretation key="2" text="Memory-to-memory"/>
				</field>
				<field bitoffset="8" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="9" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="10" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="11" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="13" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="15" bitlength="1" name="PINCOS" description="Peripheral increment offset size"/>
				<field bitoffset="16" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="18" bitlength="1" name="DBM" description="Double buffer mode"/>
				<field bitoffset="19" bitlength="1" name="CT" description="Current target (only in double buffer mode)"/>
				<field bitoffset="21" bitlength="2" name="PBURST" description="PBURST[1:0] bits (Peripheral burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="23" bitlength="2" name="MBURST" description="MBURST[1:0] bits (Memory burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="25" bitlength="3" name="CHSEL" description="CHSEL[2:0] bits (Channel selection)">
					<interpretation key="0" text="Channel 0 selected"/>
					<interpretation key="1" text="Channel 1 selected"/>
					<interpretation key="2" text="Channel 2 selected"/>
					<interpretation key="3" text="Channel 3 selected"/>
					<interpretation key="4" text="Channel 4 selected"/>
					<interpretation key="5" text="Channel 5 selected"/>
					<interpretation key="6" text="Channel 6 selected"/>
					<interpretation key="7" text="Channel 7 selected"/>
				</field>
			</register>
			<register name="DMA2_S0NDTR" description="Stream 0 number of data register" address="0x40026414" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA2_S0PAR" description="Stream 0 peripheral address register" address="0x40026418" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA2_S0M0AR" description="Stream 0 memory 0 address register" address="0x4002641C" access="rw">
				<field bitoffset="0" bitlength="32" name="M0A" description="Memory 0 address"/>
			</register>
			<register name="DMA2_S0M1AR" description="Stream 0 memory 1 address register" address="0x40026420" access="rw">
				<field bitoffset="0" bitlength="32" name="M1A" description="Memory 1 address"/>
			</register>
			<register name="DMA2_S0FCR" description="Stream 0 FIFO control register" address="0x40026424" resetvalue="0x00000021" access="rw">
				<field bitoffset="0" bitlength="2" name="FTH" description="FTH[1:0] bits (FIFO threshold selection)">
					<interpretation key="0" text="0.25 * full FIFO"/>
					<interpretation key="1" text="0.50 * full FIFO"/>
					<interpretation key="2" text="0.75 * full FIFO"/>
					<interpretation key="3" text="1.00 * full FIFO"/>
				</field>
				<field bitoffset="2" bitlength="1" name="DMDIS" description="Direct mode disable"/>
				<field bitoffset="3" bitlength="3" name="FS" description="FS[2:0] bits (FIFO status)">
					<interpretation key="0" text="0.00 LT fifo_level LT 0.25"/>
					<interpretation key="1" text="0.25 LE fifo_level LT 0.50"/>
					<interpretation key="2" text="0.50 LE fifo_level LT 0.75"/>
					<interpretation key="3" text="0.75 LE fifo_level LT full"/>
					<interpretation key="4" text="FIFO is empty"/>
					<interpretation key="5" text="FIFO is full"/>
				</field>
				<field bitoffset="7" bitlength="1" name="FEIE" description="FIFO error interrupt enable"/>
			</register>
		</registergroup>
		<registergroup name="DMA2_Stream_1" description="DMA2_Stream_1 control registers">
			<register name="DMA2_S1CR" description="Stream 1 configuration register" address="0x40026428" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Stream enable OR flag stream ready when read low"/>
				<field bitoffset="1" bitlength="1" name="DMEIE" description="Direct mode error interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="PFCTRL" description="Peripheral flow controller"/>
				<field bitoffset="6" bitlength="2" name="DIR" description="DIR[1:0] bits (Data transfer direction)">
					<interpretation key="0" text="Peripheral-to-memory"/>
					<interpretation key="1" text="Memory-to-peripheral"/>
					<interpretation key="2" text="Memory-to-memory"/>
				</field>
				<field bitoffset="8" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="9" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="10" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="11" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="13" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="15" bitlength="1" name="PINCOS" description="Peripheral increment offset size"/>
				<field bitoffset="16" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="18" bitlength="1" name="DBM" description="Double buffer mode"/>
				<field bitoffset="19" bitlength="1" name="CT" description="Current target (only in double buffer mode)"/>
				<field bitoffset="21" bitlength="2" name="PBURST" description="PBURST[1:0] bits (Peripheral burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="23" bitlength="2" name="MBURST" description="MBURST[1:0] bits (Memory burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="25" bitlength="3" name="CHSEL" description="CHSEL[2:0] bits (Channel selection)">
					<interpretation key="0" text="Channel 0 selected"/>
					<interpretation key="1" text="Channel 1 selected"/>
					<interpretation key="2" text="Channel 2 selected"/>
					<interpretation key="3" text="Channel 3 selected"/>
					<interpretation key="4" text="Channel 4 selected"/>
					<interpretation key="5" text="Channel 5 selected"/>
					<interpretation key="6" text="Channel 6 selected"/>
					<interpretation key="7" text="Channel 7 selected"/>
				</field>
			</register>
			<register name="DMA2_S1NDTR" description="Stream 1 number of data register" address="0x4002642C" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA2_S1PAR" description="Stream 1 peripheral address register" address="0x40026430" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA2_S1M0AR" description="Stream 1 memory 0 address register" address="0x40026434" access="rw">
				<field bitoffset="0" bitlength="32" name="M0A" description="Memory 0 address"/>
			</register>
			<register name="DMA2_S1M1AR" description="Stream 1 memory 1 address register" address="0x40026438" access="rw">
				<field bitoffset="0" bitlength="32" name="M1A" description="Memory 1 address"/>
			</register>
			<register name="DMA2_S1FCR" description="Stream 1 FIFO control register" address="0x4002643C" resetvalue="0x00000021" access="rw">
				<field bitoffset="0" bitlength="2" name="FTH" description="FTH[1:0] bits (FIFO threshold selection)">
					<interpretation key="0" text="0.25 * full FIFO"/>
					<interpretation key="1" text="0.50 * full FIFO"/>
					<interpretation key="2" text="0.75 * full FIFO"/>
					<interpretation key="3" text="1.00 * full FIFO"/>
				</field>
				<field bitoffset="2" bitlength="1" name="DMDIS" description="Direct mode disable"/>
				<field bitoffset="3" bitlength="3" name="FS" description="FS[2:0] bits (FIFO status)">
					<interpretation key="0" text="0.00 LT fifo_level LT 0.25"/>
					<interpretation key="1" text="0.25 LE fifo_level LT 0.50"/>
					<interpretation key="2" text="0.50 LE fifo_level LT 0.75"/>
					<interpretation key="3" text="0.75 LE fifo_level LT full"/>
					<interpretation key="4" text="FIFO is empty"/>
					<interpretation key="5" text="FIFO is full"/>
				</field>
				<field bitoffset="7" bitlength="1" name="FEIE" description="FIFO error interrupt enable"/>
			</register>
		</registergroup>
		<registergroup name="DMA2_Stream_2" description="DMA2_Stream_2 control registers">
			<register name="DMA2_S2CR" description="Stream 2 configuration register" address="0x40026440" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Stream enable OR flag stream ready when read low"/>
				<field bitoffset="1" bitlength="1" name="DMEIE" description="Direct mode error interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="PFCTRL" description="Peripheral flow controller"/>
				<field bitoffset="6" bitlength="2" name="DIR" description="DIR[1:0] bits (Data transfer direction)">
					<interpretation key="0" text="Peripheral-to-memory"/>
					<interpretation key="1" text="Memory-to-peripheral"/>
					<interpretation key="2" text="Memory-to-memory"/>
				</field>
				<field bitoffset="8" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="9" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="10" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="11" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="13" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="15" bitlength="1" name="PINCOS" description="Peripheral increment offset size"/>
				<field bitoffset="16" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="18" bitlength="1" name="DBM" description="Double buffer mode"/>
				<field bitoffset="19" bitlength="1" name="CT" description="Current target (only in double buffer mode)"/>
				<field bitoffset="21" bitlength="2" name="PBURST" description="PBURST[1:0] bits (Peripheral burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="23" bitlength="2" name="MBURST" description="MBURST[1:0] bits (Memory burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="25" bitlength="3" name="CHSEL" description="CHSEL[2:0] bits (Channel selection)">
					<interpretation key="0" text="Channel 0 selected"/>
					<interpretation key="1" text="Channel 1 selected"/>
					<interpretation key="2" text="Channel 2 selected"/>
					<interpretation key="3" text="Channel 3 selected"/>
					<interpretation key="4" text="Channel 4 selected"/>
					<interpretation key="5" text="Channel 5 selected"/>
					<interpretation key="6" text="Channel 6 selected"/>
					<interpretation key="7" text="Channel 7 selected"/>
				</field>
			</register>
			<register name="DMA2_S2NDTR" description="Stream 2 number of data register" address="0x40026444" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA2_S2PAR" description="Stream 2 peripheral address register" address="0x40026448" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA2_S2M0AR" description="Stream 2 memory 0 address register" address="0x4002644C" access="rw">
				<field bitoffset="0" bitlength="32" name="M0A" description="Memory 0 address"/>
			</register>
			<register name="DMA2_S2M1AR" description="Stream 2 memory 1 address register" address="0x40026450" access="rw">
				<field bitoffset="0" bitlength="32" name="M1A" description="Memory 1 address"/>
			</register>
			<register name="DMA2_S2FCR" description="Stream 2 FIFO control register" address="0x40026454" resetvalue="0x00000021" access="rw">
				<field bitoffset="0" bitlength="2" name="FTH" description="FTH[1:0] bits (FIFO threshold selection)">
					<interpretation key="0" text="0.25 * full FIFO"/>
					<interpretation key="1" text="0.50 * full FIFO"/>
					<interpretation key="2" text="0.75 * full FIFO"/>
					<interpretation key="3" text="1.00 * full FIFO"/>
				</field>
				<field bitoffset="2" bitlength="1" name="DMDIS" description="Direct mode disable"/>
				<field bitoffset="3" bitlength="3" name="FS" description="FS[2:0] bits (FIFO status)">
					<interpretation key="0" text="0.00 LT fifo_level LT 0.25"/>
					<interpretation key="1" text="0.25 LE fifo_level LT 0.50"/>
					<interpretation key="2" text="0.50 LE fifo_level LT 0.75"/>
					<interpretation key="3" text="0.75 LE fifo_level LT full"/>
					<interpretation key="4" text="FIFO is empty"/>
					<interpretation key="5" text="FIFO is full"/>
				</field>
				<field bitoffset="7" bitlength="1" name="FEIE" description="FIFO error interrupt enable"/>
			</register>
		</registergroup>
		<registergroup name="DMA2_Stream_3" description="DMA2_Stream_3 control registers">
			<register name="DMA2_S3CR" description="Stream 3 configuration register" address="0x40026458" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Stream enable OR flag stream ready when read low"/>
				<field bitoffset="1" bitlength="1" name="DMEIE" description="Direct mode error interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="PFCTRL" description="Peripheral flow controller"/>
				<field bitoffset="6" bitlength="2" name="DIR" description="DIR[1:0] bits (Data transfer direction)">
					<interpretation key="0" text="Peripheral-to-memory"/>
					<interpretation key="1" text="Memory-to-peripheral"/>
					<interpretation key="2" text="Memory-to-memory"/>
				</field>
				<field bitoffset="8" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="9" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="10" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="11" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="13" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="15" bitlength="1" name="PINCOS" description="Peripheral increment offset size"/>
				<field bitoffset="16" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="18" bitlength="1" name="DBM" description="Double buffer mode"/>
				<field bitoffset="19" bitlength="1" name="CT" description="Current target (only in double buffer mode)"/>
				<field bitoffset="21" bitlength="2" name="PBURST" description="PBURST[1:0] bits (Peripheral burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="23" bitlength="2" name="MBURST" description="MBURST[1:0] bits (Memory burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="25" bitlength="3" name="CHSEL" description="CHSEL[2:0] bits (Channel selection)">
					<interpretation key="0" text="Channel 0 selected"/>
					<interpretation key="1" text="Channel 1 selected"/>
					<interpretation key="2" text="Channel 2 selected"/>
					<interpretation key="3" text="Channel 3 selected"/>
					<interpretation key="4" text="Channel 4 selected"/>
					<interpretation key="5" text="Channel 5 selected"/>
					<interpretation key="6" text="Channel 6 selected"/>
					<interpretation key="7" text="Channel 7 selected"/>
				</field>
			</register>
			<register name="DMA2_S3NDTR" description="Stream 3 number of data register" address="0x4002645C" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA2_S3PAR" description="Stream 3 peripheral address register" address="0x40026460" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA2_S3M0AR" description="Stream 3 memory 0 address register" address="0x40026464" access="rw">
				<field bitoffset="0" bitlength="32" name="M0A" description="Memory 0 address"/>
			</register>
			<register name="DMA2_S3M1AR" description="Stream 3 memory 1 address register" address="0x40026468" access="rw">
				<field bitoffset="0" bitlength="32" name="M1A" description="Memory 1 address"/>
			</register>
			<register name="DMA2_S3FCR" description="Stream 3 FIFO control register" address="0x4002646C" resetvalue="0x00000021" access="rw">
				<field bitoffset="0" bitlength="2" name="FTH" description="FTH[1:0] bits (FIFO threshold selection)">
					<interpretation key="0" text="0.25 * full FIFO"/>
					<interpretation key="1" text="0.50 * full FIFO"/>
					<interpretation key="2" text="0.75 * full FIFO"/>
					<interpretation key="3" text="1.00 * full FIFO"/>
				</field>
				<field bitoffset="2" bitlength="1" name="DMDIS" description="Direct mode disable"/>
				<field bitoffset="3" bitlength="3" name="FS" description="FS[2:0] bits (FIFO status)">
					<interpretation key="0" text="0.00 LT fifo_level LT 0.25"/>
					<interpretation key="1" text="0.25 LE fifo_level LT 0.50"/>
					<interpretation key="2" text="0.50 LE fifo_level LT 0.75"/>
					<interpretation key="3" text="0.75 LE fifo_level LT full"/>
					<interpretation key="4" text="FIFO is empty"/>
					<interpretation key="5" text="FIFO is full"/>
				</field>
				<field bitoffset="7" bitlength="1" name="FEIE" description="FIFO error interrupt enable"/>
			</register>
		</registergroup>
		<registergroup name="DMA2_Stream_4" description="DMA2_Stream_4 control registers">
			<register name="DMA2_S4CR" description="Stream 4 configuration register" address="0x40026470" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Stream enable OR flag stream ready when read low"/>
				<field bitoffset="1" bitlength="1" name="DMEIE" description="Direct mode error interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="PFCTRL" description="Peripheral flow controller"/>
				<field bitoffset="6" bitlength="2" name="DIR" description="DIR[1:0] bits (Data transfer direction)">
					<interpretation key="0" text="Peripheral-to-memory"/>
					<interpretation key="1" text="Memory-to-peripheral"/>
					<interpretation key="2" text="Memory-to-memory"/>
				</field>
				<field bitoffset="8" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="9" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="10" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="11" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="13" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="15" bitlength="1" name="PINCOS" description="Peripheral increment offset size"/>
				<field bitoffset="16" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="18" bitlength="1" name="DBM" description="Double buffer mode"/>
				<field bitoffset="19" bitlength="1" name="CT" description="Current target (only in double buffer mode)"/>
				<field bitoffset="21" bitlength="2" name="PBURST" description="PBURST[1:0] bits (Peripheral burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="23" bitlength="2" name="MBURST" description="MBURST[1:0] bits (Memory burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="25" bitlength="3" name="CHSEL" description="CHSEL[2:0] bits (Channel selection)">
					<interpretation key="0" text="Channel 0 selected"/>
					<interpretation key="1" text="Channel 1 selected"/>
					<interpretation key="2" text="Channel 2 selected"/>
					<interpretation key="3" text="Channel 3 selected"/>
					<interpretation key="4" text="Channel 4 selected"/>
					<interpretation key="5" text="Channel 5 selected"/>
					<interpretation key="6" text="Channel 6 selected"/>
					<interpretation key="7" text="Channel 7 selected"/>
				</field>
			</register>
			<register name="DMA2_S4NDTR" description="Stream 4 number of data register" address="0x40026474" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA2_S4PAR" description="Stream 4 peripheral address register" address="0x40026478" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA2_S4M0AR" description="Stream 4 memory 0 address register" address="0x4002647C" access="rw">
				<field bitoffset="0" bitlength="32" name="M0A" description="Memory 0 address"/>
			</register>
			<register name="DMA2_S4M1AR" description="Stream 4 memory 1 address register" address="0x40026480" access="rw">
				<field bitoffset="0" bitlength="32" name="M1A" description="Memory 1 address"/>
			</register>
			<register name="DMA2_S4FCR" description="Stream 4 FIFO control register" address="0x40026484" resetvalue="0x00000021" access="rw">
				<field bitoffset="0" bitlength="2" name="FTH" description="FTH[1:0] bits (FIFO threshold selection)">
					<interpretation key="0" text="0.25 * full FIFO"/>
					<interpretation key="1" text="0.50 * full FIFO"/>
					<interpretation key="2" text="0.75 * full FIFO"/>
					<interpretation key="3" text="1.00 * full FIFO"/>
				</field>
				<field bitoffset="2" bitlength="1" name="DMDIS" description="Direct mode disable"/>
				<field bitoffset="3" bitlength="3" name="FS" description="FS[2:0] bits (FIFO status)">
					<interpretation key="0" text="0.00 LT fifo_level LT 0.25"/>
					<interpretation key="1" text="0.25 LE fifo_level LT 0.50"/>
					<interpretation key="2" text="0.50 LE fifo_level LT 0.75"/>
					<interpretation key="3" text="0.75 LE fifo_level LT full"/>
					<interpretation key="4" text="FIFO is empty"/>
					<interpretation key="5" text="FIFO is full"/>
				</field>
				<field bitoffset="7" bitlength="1" name="FEIE" description="FIFO error interrupt enable"/>
			</register>
		</registergroup>
		<registergroup name="DMA2_Stream_5" description="DMA2_Stream_5 control registers">
			<register name="DMA2_S5CR" description="Stream 5 configuration register" address="0x40026488" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Stream enable OR flag stream ready when read low"/>
				<field bitoffset="1" bitlength="1" name="DMEIE" description="Direct mode error interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="PFCTRL" description="Peripheral flow controller"/>
				<field bitoffset="6" bitlength="2" name="DIR" description="DIR[1:0] bits (Data transfer direction)">
					<interpretation key="0" text="Peripheral-to-memory"/>
					<interpretation key="1" text="Memory-to-peripheral"/>
					<interpretation key="2" text="Memory-to-memory"/>
				</field>
				<field bitoffset="8" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="9" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="10" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="11" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="13" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="15" bitlength="1" name="PINCOS" description="Peripheral increment offset size"/>
				<field bitoffset="16" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="18" bitlength="1" name="DBM" description="Double buffer mode"/>
				<field bitoffset="19" bitlength="1" name="CT" description="Current target (only in double buffer mode)"/>
				<field bitoffset="21" bitlength="2" name="PBURST" description="PBURST[1:0] bits (Peripheral burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="23" bitlength="2" name="MBURST" description="MBURST[1:0] bits (Memory burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="25" bitlength="3" name="CHSEL" description="CHSEL[2:0] bits (Channel selection)">
					<interpretation key="0" text="Channel 0 selected"/>
					<interpretation key="1" text="Channel 1 selected"/>
					<interpretation key="2" text="Channel 2 selected"/>
					<interpretation key="3" text="Channel 3 selected"/>
					<interpretation key="4" text="Channel 4 selected"/>
					<interpretation key="5" text="Channel 5 selected"/>
					<interpretation key="6" text="Channel 6 selected"/>
					<interpretation key="7" text="Channel 7 selected"/>
				</field>
			</register>
			<register name="DMA2_S5NDTR" description="Stream 5 number of data register" address="0x4002648C" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA2_S5PAR" description="Stream 5 peripheral address register" address="0x40026490" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA2_S5M0AR" description="Stream 5 memory 0 address register" address="0x40026494" access="rw">
				<field bitoffset="0" bitlength="32" name="M0A" description="Memory 0 address"/>
			</register>
			<register name="DMA2_S5M1AR" description="Stream 5 memory 1 address register" address="0x40026498" access="rw">
				<field bitoffset="0" bitlength="32" name="M1A" description="Memory 1 address"/>
			</register>
			<register name="DMA2_S5FCR" description="Stream 5 FIFO control register" address="0x4002649C" resetvalue="0x00000021" access="rw">
				<field bitoffset="0" bitlength="2" name="FTH" description="FTH[1:0] bits (FIFO threshold selection)">
					<interpretation key="0" text="0.25 * full FIFO"/>
					<interpretation key="1" text="0.50 * full FIFO"/>
					<interpretation key="2" text="0.75 * full FIFO"/>
					<interpretation key="3" text="1.00 * full FIFO"/>
				</field>
				<field bitoffset="2" bitlength="1" name="DMDIS" description="Direct mode disable"/>
				<field bitoffset="3" bitlength="3" name="FS" description="FS[2:0] bits (FIFO status)">
					<interpretation key="0" text="0.00 LT fifo_level LT 0.25"/>
					<interpretation key="1" text="0.25 LE fifo_level LT 0.50"/>
					<interpretation key="2" text="0.50 LE fifo_level LT 0.75"/>
					<interpretation key="3" text="0.75 LE fifo_level LT full"/>
					<interpretation key="4" text="FIFO is empty"/>
					<interpretation key="5" text="FIFO is full"/>
				</field>
				<field bitoffset="7" bitlength="1" name="FEIE" description="FIFO error interrupt enable"/>
			</register>
		</registergroup>
		<registergroup name="DMA2_Stream_6" description="DMA2_Stream_6 control registers">
			<register name="DMA2_S6CR" description="Stream 6 configuration register" address="0x400264A0" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Stream enable OR flag stream ready when read low"/>
				<field bitoffset="1" bitlength="1" name="DMEIE" description="Direct mode error interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="PFCTRL" description="Peripheral flow controller"/>
				<field bitoffset="6" bitlength="2" name="DIR" description="DIR[1:0] bits (Data transfer direction)">
					<interpretation key="0" text="Peripheral-to-memory"/>
					<interpretation key="1" text="Memory-to-peripheral"/>
					<interpretation key="2" text="Memory-to-memory"/>
				</field>
				<field bitoffset="8" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="9" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="10" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="11" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="13" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="15" bitlength="1" name="PINCOS" description="Peripheral increment offset size"/>
				<field bitoffset="16" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="18" bitlength="1" name="DBM" description="Double buffer mode"/>
				<field bitoffset="19" bitlength="1" name="CT" description="Current target (only in double buffer mode)"/>
				<field bitoffset="21" bitlength="2" name="PBURST" description="PBURST[1:0] bits (Peripheral burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="23" bitlength="2" name="MBURST" description="MBURST[1:0] bits (Memory burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="25" bitlength="3" name="CHSEL" description="CHSEL[2:0] bits (Channel selection)">
					<interpretation key="0" text="Channel 0 selected"/>
					<interpretation key="1" text="Channel 1 selected"/>
					<interpretation key="2" text="Channel 2 selected"/>
					<interpretation key="3" text="Channel 3 selected"/>
					<interpretation key="4" text="Channel 4 selected"/>
					<interpretation key="5" text="Channel 5 selected"/>
					<interpretation key="6" text="Channel 6 selected"/>
					<interpretation key="7" text="Channel 7 selected"/>
				</field>
			</register>
			<register name="DMA2_S6NDTR" description="Stream 6 number of data register" address="0x400264A4" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA2_S6PAR" description="Stream 6 peripheral address register" address="0x400264A8" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA2_S6M0AR" description="Stream 6 memory 0 address register" address="0x400264AC" access="rw">
				<field bitoffset="0" bitlength="32" name="M0A" description="Memory 0 address"/>
			</register>
			<register name="DMA2_S6M1AR" description="Stream 6 memory 1 address register" address="0x400264B0" access="rw">
				<field bitoffset="0" bitlength="32" name="M1A" description="Memory 1 address"/>
			</register>
			<register name="DMA2_S6FCR" description="Stream 6 FIFO control register" address="0x400264B4" resetvalue="0x00000021" access="rw">
				<field bitoffset="0" bitlength="2" name="FTH" description="FTH[1:0] bits (FIFO threshold selection)">
					<interpretation key="0" text="0.25 * full FIFO"/>
					<interpretation key="1" text="0.50 * full FIFO"/>
					<interpretation key="2" text="0.75 * full FIFO"/>
					<interpretation key="3" text="1.00 * full FIFO"/>
				</field>
				<field bitoffset="2" bitlength="1" name="DMDIS" description="Direct mode disable"/>
				<field bitoffset="3" bitlength="3" name="FS" description="FS[2:0] bits (FIFO status)">
					<interpretation key="0" text="0.00 LT fifo_level LT 0.25"/>
					<interpretation key="1" text="0.25 LE fifo_level LT 0.50"/>
					<interpretation key="2" text="0.50 LE fifo_level LT 0.75"/>
					<interpretation key="3" text="0.75 LE fifo_level LT full"/>
					<interpretation key="4" text="FIFO is empty"/>
					<interpretation key="5" text="FIFO is full"/>
				</field>
				<field bitoffset="7" bitlength="1" name="FEIE" description="FIFO error interrupt enable"/>
			</register>
		</registergroup>
		<registergroup name="DMA2_Stream_7" description="DMA2_Stream_7 control registers">
			<register name="DMA2_S7CR" description="Stream 7 configuration register" address="0x400264B8" access="rw">
				<field bitoffset="0" bitlength="1" name="EN" description="Stream enable OR flag stream ready when read low"/>
				<field bitoffset="1" bitlength="1" name="DMEIE" description="Direct mode error interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="TEIE" description="Transfer error interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="HTIE" description="Half transfer interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="TCIE" description="Transfer complete interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="PFCTRL" description="Peripheral flow controller"/>
				<field bitoffset="6" bitlength="2" name="DIR" description="DIR[1:0] bits (Data transfer direction)">
					<interpretation key="0" text="Peripheral-to-memory"/>
					<interpretation key="1" text="Memory-to-peripheral"/>
					<interpretation key="2" text="Memory-to-memory"/>
				</field>
				<field bitoffset="8" bitlength="1" name="CIRC" description="Circular mode"/>
				<field bitoffset="9" bitlength="1" name="PINC" description="Peripheral increment mode"/>
				<field bitoffset="10" bitlength="1" name="MINC" description="Memory increment mode"/>
				<field bitoffset="11" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Peripheral data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="13" bitlength="2" name="MSIZE" description="MSIZE[1:0] bits (Memory data size)">
					<interpretation key="0" text="Byte (8-bit)"/>
					<interpretation key="1" text="Half-word (16-bit)"/>
					<interpretation key="2" text="Word (32-bit)"/>
				</field>
				<field bitoffset="15" bitlength="1" name="PINCOS" description="Peripheral increment offset size"/>
				<field bitoffset="16" bitlength="2" name="PL" description="PL[1:0] bits (Priority level)">
					<interpretation key="0" text="Low"/>
					<interpretation key="1" text="Medium"/>
					<interpretation key="2" text="High"/>
					<interpretation key="3" text="Very high"/>
				</field>
				<field bitoffset="18" bitlength="1" name="DBM" description="Double buffer mode"/>
				<field bitoffset="19" bitlength="1" name="CT" description="Current target (only in double buffer mode)"/>
				<field bitoffset="21" bitlength="2" name="PBURST" description="PBURST[1:0] bits (Peripheral burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="23" bitlength="2" name="MBURST" description="MBURST[1:0] bits (Memory burst transfer configuration)">
					<interpretation key="0" text="Single transfer"/>
					<interpretation key="1" text="INCR4 (incremental burst of 4 beats)"/>
					<interpretation key="2" text="INCR8 (incremental burst of 8 beats)"/>
					<interpretation key="3" text="INCR16 (incremental burst of 16 beats)"/>
				</field>
				<field bitoffset="25" bitlength="3" name="CHSEL" description="CHSEL[2:0] bits (Channel selection)">
					<interpretation key="0" text="Channel 0 selected"/>
					<interpretation key="1" text="Channel 1 selected"/>
					<interpretation key="2" text="Channel 2 selected"/>
					<interpretation key="3" text="Channel 3 selected"/>
					<interpretation key="4" text="Channel 4 selected"/>
					<interpretation key="5" text="Channel 5 selected"/>
					<interpretation key="6" text="Channel 6 selected"/>
					<interpretation key="7" text="Channel 7 selected"/>
				</field>
			</register>
			<register name="DMA2_S7NDTR" description="Stream 7 number of data register" address="0x400264BC" access="rw">
				<field bitoffset="0" bitlength="16" name="NDT" description="Number of data items to transfer"/>
			</register>
			<register name="DMA2_S7PAR" description="Stream 7 peripheral address register" address="0x400264C0" access="rw">
				<field bitoffset="0" bitlength="32" name="PA" description="Peripheral address"/>
			</register>
			<register name="DMA2_S7M0AR" description="Stream 7 memory 0 address register" address="0x400264C4" access="rw">
				<field bitoffset="0" bitlength="32" name="M0A" description="Memory 0 address"/>
			</register>
			<register name="DMA2_S7M1AR" description="Stream 7 memory 1 address register" address="0x400264C8" access="rw">
				<field bitoffset="0" bitlength="32" name="M1A" description="Memory 1 address"/>
			</register>
			<register name="DMA2_S7FCR" description="Stream 7 FIFO control register" address="0x400264CC" resetvalue="0x00000021" access="rw">
				<field bitoffset="0" bitlength="2" name="FTH" description="FTH[1:0] bits (FIFO threshold selection)">
					<interpretation key="0" text="0.25 * full FIFO"/>
					<interpretation key="1" text="0.50 * full FIFO"/>
					<interpretation key="2" text="0.75 * full FIFO"/>
					<interpretation key="3" text="1.00 * full FIFO"/>
				</field>
				<field bitoffset="2" bitlength="1" name="DMDIS" description="Direct mode disable"/>
				<field bitoffset="3" bitlength="3" name="FS" description="FS[2:0] bits (FIFO status)">
					<interpretation key="0" text="0.00 LT fifo_level LT 0.25"/>
					<interpretation key="1" text="0.25 LE fifo_level LT 0.50"/>
					<interpretation key="2" text="0.50 LE fifo_level LT 0.75"/>
					<interpretation key="3" text="0.75 LE fifo_level LT full"/>
					<interpretation key="4" text="FIFO is empty"/>
					<interpretation key="5" text="FIFO is full"/>
				</field>
				<field bitoffset="7" bitlength="1" name="FEIE" description="FIFO error interrupt enable"/>
			</register>
		</registergroup>
	</group>
	<group name="EXTI" description="Interrupts and events">
		<registergroup name="EXTI" description="EXTI registers">
			<register name="EXTI_IMR" description="Interrupt mask register" address="0x40013C00" access="rw">
				<field bitoffset="0" bitlength="1" name="MR0" description="Interrupt mask on line 0"/>
				<field bitoffset="1" bitlength="1" name="MR1" description="Interrupt mask on line 1"/>
				<field bitoffset="2" bitlength="1" name="MR2" description="Interrupt mask on line 2"/>
				<field bitoffset="3" bitlength="1" name="MR3" description="Interrupt mask on line 3"/>
				<field bitoffset="4" bitlength="1" name="MR4" description="Interrupt mask on line 4"/>
				<field bitoffset="5" bitlength="1" name="MR5" description="Interrupt mask on line 5"/>
				<field bitoffset="6" bitlength="1" name="MR6" description="Interrupt mask on line 6"/>
				<field bitoffset="7" bitlength="1" name="MR7" description="Interrupt mask on line 7"/>
				<field bitoffset="8" bitlength="1" name="MR8" description="Interrupt mask on line 8"/>
				<field bitoffset="9" bitlength="1" name="MR9" description="Interrupt mask on line 9"/>
				<field bitoffset="10" bitlength="1" name="MR10" description="Interrupt mask on line 10"/>
				<field bitoffset="11" bitlength="1" name="MR11" description="Interrupt mask on line 11"/>
				<field bitoffset="12" bitlength="1" name="MR12" description="Interrupt mask on line 12"/>
				<field bitoffset="13" bitlength="1" name="MR13" description="Interrupt mask on line 13"/>
				<field bitoffset="14" bitlength="1" name="MR14" description="Interrupt mask on line 14"/>
				<field bitoffset="15" bitlength="1" name="MR15" description="Interrupt mask on line 15"/>
				<field bitoffset="16" bitlength="1" name="MR16" description="Interrupt mask on line 16"/>
				<field bitoffset="17" bitlength="1" name="MR17" description="Interrupt mask on line 17"/>
				<field bitoffset="18" bitlength="1" name="MR18" description="Interrupt mask on line 18"/>
				<field bitoffset="19" bitlength="1" name="MR19" description="Interrupt mask on line 19"/>
				<field bitoffset="20" bitlength="1" name="MR20" description="Interrupt mask on line 20"/>
				<field bitoffset="21" bitlength="1" name="MR21" description="Interrupt mask on line 21"/>
				<field bitoffset="22" bitlength="1" name="MR22" description="Interrupt mask on line 22"/>
			</register>
			<register name="EXTI_EMR" description="Event mask register" address="0x40013C04" access="rw">
				<field bitoffset="0" bitlength="1" name="MR0" description="Event mask on line 0"/>
				<field bitoffset="1" bitlength="1" name="MR1" description="Event mask on line 1"/>
				<field bitoffset="2" bitlength="1" name="MR2" description="Event mask on line 2"/>
				<field bitoffset="3" bitlength="1" name="MR3" description="Event mask on line 3"/>
				<field bitoffset="4" bitlength="1" name="MR4" description="Event mask on line 4"/>
				<field bitoffset="5" bitlength="1" name="MR5" description="Event mask on line 5"/>
				<field bitoffset="6" bitlength="1" name="MR6" description="Event mask on line 6"/>
				<field bitoffset="7" bitlength="1" name="MR7" description="Event mask on line 7"/>
				<field bitoffset="8" bitlength="1" name="MR8" description="Event mask on line 8"/>
				<field bitoffset="9" bitlength="1" name="MR9" description="Event mask on line 9"/>
				<field bitoffset="10" bitlength="1" name="MR10" description="Event mask on line 10"/>
				<field bitoffset="11" bitlength="1" name="MR11" description="Event mask on line 11"/>
				<field bitoffset="12" bitlength="1" name="MR12" description="Event mask on line 12"/>
				<field bitoffset="13" bitlength="1" name="MR13" description="Event mask on line 13"/>
				<field bitoffset="14" bitlength="1" name="MR14" description="Event mask on line 14"/>
				<field bitoffset="15" bitlength="1" name="MR15" description="Event mask on line 15"/>
				<field bitoffset="16" bitlength="1" name="MR16" description="Event mask on line 16"/>
				<field bitoffset="17" bitlength="1" name="MR17" description="Event mask on line 17"/>
				<field bitoffset="18" bitlength="1" name="MR18" description="Event mask on line 18"/>
				<field bitoffset="19" bitlength="1" name="MR19" description="Event mask on line 19"/>
				<field bitoffset="20" bitlength="1" name="MR20" description="Event mask on line 20"/>
				<field bitoffset="21" bitlength="1" name="MR21" description="Event mask on line 21"/>
				<field bitoffset="22" bitlength="1" name="MR22" description="Event mask on line 22"/>
			</register>
			<register name="EXTI_RTSR" description="Rising trigger selection register" address="0x40013C08" access="rw">
				<field bitoffset="0" bitlength="1" name="TR0" description="Rising trigger event configuration bit of line 0"/>
				<field bitoffset="1" bitlength="1" name="TR1" description="Rising trigger event configuration bit of line 1"/>
				<field bitoffset="2" bitlength="1" name="TR2" description="Rising trigger event configuration bit of line 2"/>
				<field bitoffset="3" bitlength="1" name="TR3" description="Rising trigger event configuration bit of line 3"/>
				<field bitoffset="4" bitlength="1" name="TR4" description="Rising trigger event configuration bit of line 4"/>
				<field bitoffset="5" bitlength="1" name="TR5" description="Rising trigger event configuration bit of line 5"/>
				<field bitoffset="6" bitlength="1" name="TR6" description="Rising trigger event configuration bit of line 6"/>
				<field bitoffset="7" bitlength="1" name="TR7" description="Rising trigger event configuration bit of line 7"/>
				<field bitoffset="8" bitlength="1" name="TR8" description="Rising trigger event configuration bit of line 8"/>
				<field bitoffset="9" bitlength="1" name="TR9" description="Rising trigger event configuration bit of line 9"/>
				<field bitoffset="10" bitlength="1" name="TR10" description="Rising trigger event configuration bit of line 10"/>
				<field bitoffset="11" bitlength="1" name="TR11" description="Rising trigger event configuration bit of line 11"/>
				<field bitoffset="12" bitlength="1" name="TR12" description="Rising trigger event configuration bit of line 12"/>
				<field bitoffset="13" bitlength="1" name="TR13" description="Rising trigger event configuration bit of line 13"/>
				<field bitoffset="14" bitlength="1" name="TR14" description="Rising trigger event configuration bit of line 14"/>
				<field bitoffset="15" bitlength="1" name="TR15" description="Rising trigger event configuration bit of line 15"/>
				<field bitoffset="16" bitlength="1" name="TR16" description="Rising trigger event configuration bit of line 16"/>
				<field bitoffset="17" bitlength="1" name="TR17" description="Rising trigger event configuration bit of line 17"/>
				<field bitoffset="18" bitlength="1" name="TR18" description="Rising trigger event configuration bit of line 18"/>
				<field bitoffset="19" bitlength="1" name="TR19" description="Rising trigger event configuration bit of line 19"/>
				<field bitoffset="20" bitlength="1" name="TR20" description="Rising trigger event configuration bit of line 20"/>
				<field bitoffset="21" bitlength="1" name="TR21" description="Rising trigger event configuration bit of line 21"/>
				<field bitoffset="22" bitlength="1" name="TR22" description="Rising trigger event configuration bit of line 22"/>
			</register>
			<register name="EXTI_FTSR" description="Falling trigger selection register" address="0x40013C0C" access="rw">
				<field bitoffset="0" bitlength="1" name="TR0" description="Falling trigger event configuration bit of line 0"/>
				<field bitoffset="1" bitlength="1" name="TR1" description="Falling trigger event configuration bit of line 1"/>
				<field bitoffset="2" bitlength="1" name="TR2" description="Falling trigger event configuration bit of line 2"/>
				<field bitoffset="3" bitlength="1" name="TR3" description="Falling trigger event configuration bit of line 3"/>
				<field bitoffset="4" bitlength="1" name="TR4" description="Falling trigger event configuration bit of line 4"/>
				<field bitoffset="5" bitlength="1" name="TR5" description="Falling trigger event configuration bit of line 5"/>
				<field bitoffset="6" bitlength="1" name="TR6" description="Falling trigger event configuration bit of line 6"/>
				<field bitoffset="7" bitlength="1" name="TR7" description="Falling trigger event configuration bit of line 7"/>
				<field bitoffset="8" bitlength="1" name="TR8" description="Falling trigger event configuration bit of line 8"/>
				<field bitoffset="9" bitlength="1" name="TR9" description="Falling trigger event configuration bit of line 9"/>
				<field bitoffset="10" bitlength="1" name="TR10" description="Falling trigger event configuration bit of line 10"/>
				<field bitoffset="11" bitlength="1" name="TR11" description="Falling trigger event configuration bit of line 11"/>
				<field bitoffset="12" bitlength="1" name="TR12" description="Falling trigger event configuration bit of line 12"/>
				<field bitoffset="13" bitlength="1" name="TR13" description="Falling trigger event configuration bit of line 13"/>
				<field bitoffset="14" bitlength="1" name="TR14" description="Falling trigger event configuration bit of line 14"/>
				<field bitoffset="15" bitlength="1" name="TR15" description="Falling trigger event configuration bit of line 15"/>
				<field bitoffset="16" bitlength="1" name="TR16" description="Falling trigger event configuration bit of line 16"/>
				<field bitoffset="17" bitlength="1" name="TR17" description="Falling trigger event configuration bit of line 17"/>
				<field bitoffset="18" bitlength="1" name="TR18" description="Falling trigger event configuration bit of line 18"/>
				<field bitoffset="19" bitlength="1" name="TR19" description="Falling trigger event configuration bit of line 19"/>
				<field bitoffset="20" bitlength="1" name="TR20" description="Falling trigger event configuration bit of line 20"/>
				<field bitoffset="21" bitlength="1" name="TR21" description="Falling trigger event configuration bit of line 21"/>
				<field bitoffset="22" bitlength="1" name="TR22" description="Falling trigger event configuration bit of line 22"/>
			</register>
			<register name="EXTI_SWIER" description="Software interrupt event register" address="0x40013C10" access="rw">
				<field bitoffset="0" bitlength="1" name="SWIER0" description="Software Interrupt on line 0"/>
				<field bitoffset="1" bitlength="1" name="SWIER1" description="Software Interrupt on line 1"/>
				<field bitoffset="2" bitlength="1" name="SWIER2" description="Software Interrupt on line 2"/>
				<field bitoffset="3" bitlength="1" name="SWIER3" description="Software Interrupt on line 3"/>
				<field bitoffset="4" bitlength="1" name="SWIER4" description="Software Interrupt on line 4"/>
				<field bitoffset="5" bitlength="1" name="SWIER5" description="Software Interrupt on line 5"/>
				<field bitoffset="6" bitlength="1" name="SWIER6" description="Software Interrupt on line 6"/>
				<field bitoffset="7" bitlength="1" name="SWIER7" description="Software Interrupt on line 7"/>
				<field bitoffset="8" bitlength="1" name="SWIER8" description="Software Interrupt on line 8"/>
				<field bitoffset="9" bitlength="1" name="SWIER9" description="Software Interrupt on line 9"/>
				<field bitoffset="10" bitlength="1" name="SWIER10" description="Software Interrupt on line 10"/>
				<field bitoffset="11" bitlength="1" name="SWIER11" description="Software Interrupt on line 11"/>
				<field bitoffset="12" bitlength="1" name="SWIER12" description="Software Interrupt on line 12"/>
				<field bitoffset="13" bitlength="1" name="SWIER13" description="Software Interrupt on line 13"/>
				<field bitoffset="14" bitlength="1" name="SWIER14" description="Software Interrupt on line 14"/>
				<field bitoffset="15" bitlength="1" name="SWIER15" description="Software Interrupt on line 15"/>
				<field bitoffset="16" bitlength="1" name="SWIER16" description="Software Interrupt on line 16"/>
				<field bitoffset="17" bitlength="1" name="SWIER17" description="Software Interrupt on line 17"/>
				<field bitoffset="18" bitlength="1" name="SWIER18" description="Software Interrupt on line 18"/>
				<field bitoffset="19" bitlength="1" name="SWIER19" description="Software Interrupt on line 19"/>
				<field bitoffset="20" bitlength="1" name="SWIER20" description="Software Interrupt on line 20"/>
				<field bitoffset="21" bitlength="1" name="SWIER21" description="Software Interrupt on line 21"/>
				<field bitoffset="22" bitlength="1" name="SWIER22" description="Software Interrupt on line 22"/>
			</register>
			<register name="EXTI_PR" description="Pending register" address="0x40013C14" access="rw">
				<field bitoffset="0" bitlength="1" name="PR0" description="Pending bit for line 0"/>
				<field bitoffset="1" bitlength="1" name="PR1" description="Pending bit for line 1"/>
				<field bitoffset="2" bitlength="1" name="PR2" description="Pending bit for line 2"/>
				<field bitoffset="3" bitlength="1" name="PR3" description="Pending bit for line 3"/>
				<field bitoffset="4" bitlength="1" name="PR4" description="Pending bit for line 4"/>
				<field bitoffset="5" bitlength="1" name="PR5" description="Pending bit for line 5"/>
				<field bitoffset="6" bitlength="1" name="PR6" description="Pending bit for line 6"/>
				<field bitoffset="7" bitlength="1" name="PR7" description="Pending bit for line 7"/>
				<field bitoffset="8" bitlength="1" name="PR8" description="Pending bit for line 8"/>
				<field bitoffset="9" bitlength="1" name="PR9" description="Pending bit for line 9"/>
				<field bitoffset="10" bitlength="1" name="PR10" description="Pending bit for line 10"/>
				<field bitoffset="11" bitlength="1" name="PR11" description="Pending bit for line 11"/>
				<field bitoffset="12" bitlength="1" name="PR12" description="Pending bit for line 12"/>
				<field bitoffset="13" bitlength="1" name="PR13" description="Pending bit for line 13"/>
				<field bitoffset="14" bitlength="1" name="PR14" description="Pending bit for line 14"/>
				<field bitoffset="15" bitlength="1" name="PR15" description="Pending bit for line 15"/>
				<field bitoffset="16" bitlength="1" name="PR16" description="Pending bit for line 16"/>
				<field bitoffset="17" bitlength="1" name="PR17" description="Pending bit for line 17"/>
				<field bitoffset="18" bitlength="1" name="PR18" description="Pending bit for line 18"/>
				<field bitoffset="19" bitlength="1" name="PR19" description="Pending bit for line 19"/>
				<field bitoffset="20" bitlength="1" name="PR20" description="Pending bit for line 20"/>
				<field bitoffset="21" bitlength="1" name="PR21" description="Pending bit for line 21"/>
				<field bitoffset="22" bitlength="1" name="PR20" description="Pending bit for line 22"/>
			</register>
		</registergroup>
	</group>
	<group name="ADC" description="Analog-to-digital converter">
		<registergroup name="ADC1" description="ADC 1 registers">
			<register name="ADC1_SR" description="Status register" address="0x40012000" access="rc_w0">
				<field bitoffset="0" bitlength="1" name="AWD" description="Analog watchdog flag"/>
				<field bitoffset="1" bitlength="1" name="EOC" description="Regular channel end of conversion"/>
				<field bitoffset="2" bitlength="1" name="JEOC" description="Injected channel end of conversion"/>
				<field bitoffset="3" bitlength="1" name="JSTRT" description="Injected channel start flag"/>
				<field bitoffset="4" bitlength="1" name="STRT" description="Regular channel start flag"/>
				<field bitoffset="5" bitlength="1" name="OVR" description="Overrun flag"/>
			</register>
			<register name="ADC1_CR1" description="Control register 1" address="0x40012004" access="rw">
				<field bitoffset="0" bitlength="5" name="AWDCH" description="AWDCH[4:0] bits (Analog watchdog channel select bits)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="5" bitlength="1" name="EOCIE" description="Interrupt enable for EOC"/>
				<field bitoffset="6" bitlength="1" name="AWDIE" description="Analog watchdog interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="JEOCIE" description="Interrupt enable for injected channels"/>
				<field bitoffset="8" bitlength="1" name="SCAN" description="Scan mode"/>
				<field bitoffset="9" bitlength="1" name="AWDSGL" description="Enable the watchdog on a single channel in scan mode"/>
				<field bitoffset="10" bitlength="1" name="JAUTO" description="Automatic injected group conversion"/>
				<field bitoffset="11" bitlength="1" name="DISCEN" description="Discontinuous mode on regular channels"/>
				<field bitoffset="12" bitlength="1" name="JDISCEN" description="Discontinuous mode on injected channels"/>
				<field bitoffset="13" bitlength="3" name="DISCNUM" description="DISCNUM[2:0] bits (Discontinuous mode channel count)">
					<interpretation key="0" text="1 channel"/>
					<interpretation key="1" text="2 channels"/>
					<interpretation key="2" text="3 channels"/>
					<interpretation key="3" text="4 channels"/>
					<interpretation key="4" text="5 channels"/>
					<interpretation key="5" text="6 channels"/>
					<interpretation key="6" text="7 channels"/>
					<interpretation key="7" text="8 channels"/>
				</field>
				<field bitoffset="22" bitlength="1" name="JAWDEN" description="Analog watchdog enable on injected channels"/>
				<field bitoffset="23" bitlength="1" name="AWDEN" description="Analog watchdog enable on regular channels"/>
				<field bitoffset="24" bitlength="2" name="RES" description="RES[1:0] bits (Resolution)">
					<interpretation key="0" text="12-bit (15 ADCCLK cycles)"/>
					<interpretation key="1" text="10-bit (13 ADCCLK cycles)"/>
					<interpretation key="2" text="8-bit (11 ADCCLK cycles)"/>
					<interpretation key="3" text="6-bit (9 ADCCLK cycles)"/>
				</field>
				<field bitoffset="26" bitlength="1" name="OVRIE" description="Overrun interrupt enable"/>
			</register>
			<register name="ADC1_CR2" description="Control register 2" address="0x40012008" access="rw">
				<field bitoffset="0" bitlength="1" name="ADON" description="A/D Converter ON / OFF"/>
				<field bitoffset="1" bitlength="1" name="CONT" description="Continuous conversion"/>
				<field bitoffset="8" bitlength="1" name="DMA" description="Direct memory access mode"/>
				<field bitoffset="9" bitlength="1" name="DDS" description="DMA disable selection"/>
				<field bitoffset="10" bitlength="1" name="EOCS" description="End of conversion selection"/>
				<field bitoffset="11" bitlength="1" name="ALIGN" description="Data alignment"/>
				<field bitoffset="16" bitlength="4" name="JEXTSEL" description="JEXTSEL[3:0] bits (External event select for injected group)">
					<interpretation key="0" text="Timer 1 CC4 event"/>
					<interpretation key="1" text="Timer 1 TRGO event"/>
					<interpretation key="2" text="Timer 2 CC1 event"/>
					<interpretation key="3" text="Timer 2 TRGO event"/>
					<interpretation key="4" text="Timer 3 CC2 event"/>
					<interpretation key="5" text="Timer 3 CC4 event"/>
					<interpretation key="6" text="Timer 4 CC1 event"/>
					<interpretation key="7" text="Timer 4 CC2 event"/>
					<interpretation key="8" text="Timer 4 CC3 event"/>
					<interpretation key="9" text="Timer 4 TRGO event"/>
					<interpretation key="10" text="Timer 5 CC4 event"/>
					<interpretation key="11" text="Timer 5 TRGO event"/>
					<interpretation key="12" text="Timer 8 CC2 event"/>
					<interpretation key="13" text="Timer 8 CC3 event"/>
					<interpretation key="14" text="Timer 8 CC4 event"/>
					<interpretation key="15" text="EXTI line 15"/>
				</field>
				<field bitoffset="20" bitlength="2" name="JEXTEN" description="JEXTEN[1:0] bits (External trigger enable for injected channels)">
					<interpretation key="0" text="Trigger detection disabled"/>
					<interpretation key="1" text="Trigger detection on the rising edge"/>
					<interpretation key="2" text="Trigger detection on the falling edge"/>
					<interpretation key="3" text="Trigger detection on both the rising and falling edges"/>
				</field>
				<field bitoffset="22" bitlength="1" name="JSWSTART" description="Start conversion of injected channels"/>
				<field bitoffset="24" bitlength="4" name="EXTSEL" description="EXTSEL[3:0] bits (External event select for regular group)">
					<interpretation key="0" text="Timer 1 CC1 event"/>
					<interpretation key="1" text="Timer 1 CC2 event"/>
					<interpretation key="2" text="Timer 1 CC3 event"/>
					<interpretation key="3" text="Timer 2 CC2 event"/>
					<interpretation key="4" text="Timer 2 CC3 event"/>
					<interpretation key="5" text="Timer 2 CC4 event"/>
					<interpretation key="6" text="Timer 2 TRGO event"/>
					<interpretation key="7" text="Timer 3 CC1 event"/>
					<interpretation key="8" text="Timer 3 TRGO event"/>
					<interpretation key="9" text="Timer 4 CC4 event"/>
					<interpretation key="10" text="Timer 5 CC1 event"/>
					<interpretation key="11" text="Timer 5 CC2 event"/>
					<interpretation key="12" text="Timer 5 CC3 event"/>
					<interpretation key="13" text="Timer 8 CC1 event"/>
					<interpretation key="14" text="Timer 8 TRGO event"/>
					<interpretation key="15" text="EXTI line 11"/>
				</field>
				<field bitoffset="28" bitlength="2" name="EXTEN" description="EXTEN[1:0] bits (External trigger enable for regular channels)">
					<interpretation key="0" text="Trigger detection disabled"/>
					<interpretation key="1" text="Trigger detection on the rising edge"/>
					<interpretation key="2" text="Trigger detection on the falling edge"/>
					<interpretation key="3" text="Trigger detection on both the rising and falling edges"/>
				</field>
				<field bitoffset="30" bitlength="1" name="SWSTART" description="Start conversion of regular channels"/>
			</register>
			<register name="ADC1_SMPR1" description="Sample time register 1" address="0x4001200C" access="rw">
				<field bitoffset="0" bitlength="3" name="SMP10" description="SMP10[2:0] bits (Channel 10 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="3" bitlength="3" name="SMP11" description="SMP11[2:0] bits (Channel 11 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="6" bitlength="3" name="SMP12" description="SMP12[2:0] bits (Channel 12 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="9" bitlength="3" name="SMP13" description="SMP13[2:0] bits (Channel 13 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="12" bitlength="3" name="SMP14" description="SMP14[2:0] bits (Channel 14 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="15" bitlength="3" name="SMP15" description="SMP15[2:0] bits (Channel 15 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="18" bitlength="3" name="SMP16" description="SMP16[2:0] bits (Channel 16 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="21" bitlength="3" name="SMP17" description="SMP17[2:0] bits (Channel 17 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="24" bitlength="3" name="SMP18" description="SMP18[2:0] bits (Channel 18 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
			</register>
			<register name="ADC1_SMPR2" description="Sample time register 2" address="0x40012010" access="rw">
				<field bitoffset="0" bitlength="3" name="SMP0" description="SMP0[2:0] bits (Channel 0 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="3" bitlength="3" name="SMP1" description="SMP1[2:0] bits (Channel 1 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="6" bitlength="3" name="SMP2" description="SMP2[2:0] bits (Channel 2 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="9" bitlength="3" name="SMP3" description="SMP3[2:0] bits (Channel 3 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="12" bitlength="3" name="SMP4" description="SMP4[2:0] bits (Channel 4 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="15" bitlength="3" name="SMP5" description="SMP5[2:0] bits (Channel 5 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="18" bitlength="3" name="SMP6" description="SMP6[2:0] bits (Channel 6 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="21" bitlength="3" name="SMP7" description="SMP7[2:0] bits (Channel 7 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="24" bitlength="3" name="SMP8" description="SMP8[2:0] bits (Channel 8 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="27" bitlength="3" name="SMP9" description="SMP9[2:0] bits (Channel 9 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
			</register>
			<register name="ADC1_JOFR1" description="Injected channel data offset register 1" address="0x40012014" access="rw">
				<field bitoffset="0" bitlength="12" name="JOFFSET1" description="Data offset for injected channel 1"/>
			</register>
			<register name="ADC1_JOFR2" description="Injected channel data offset register 2" address="0x40012018" access="rw">
				<field bitoffset="0" bitlength="12" name="JOFFSET2" description="Data offset for injected channel 2"/>
			</register>
			<register name="ADC1_JOFR3" description="Injected channel data offset register 3" address="0x4001201C" access="rw">
				<field bitoffset="0" bitlength="12" name="JOFFSET3" description="Data offset for injected channel 3"/>
			</register>
			<register name="ADC1_JOFR4" description="Injected channel data offset register 4" address="0x40012020" access="rw">
				<field bitoffset="0" bitlength="12" name="JOFFSET4" description="Data offset for injected channel 4"/>
			</register>
			<register name="ADC1_HTR" description="Watchdog higher threshold register" address="0x40012024" resetvalue="0x00000FFF" access="rw">
				<field bitoffset="0" bitlength="12" name="HT" description="Analog watchdog high threshold"/>
			</register>
			<register name="ADC1_LTR" description="Watchdog lower threshold register" address="0x40012028" access="rw">
				<field bitoffset="0" bitlength="12" name="LT" description="Analog watchdog low threshold"/>
			</register>
			<register name="ADC1_SQR1" description="Regular sequence register 1" address="0x4001202c" access="rw">
				<field bitoffset="0" bitlength="5" name="SQ13" description="SQ13[4:0] bits (13th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="5" bitlength="5" name="SQ14" description="SQ14[4:0] bits (14th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="10" bitlength="5" name="SQ15" description="SQ15[4:0] bits (15th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="15" bitlength="5" name="SQ16" description="SQ16[4:0] bits (16th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="20" bitlength="4" name="L" description="L[3:0] bits (Regular channel sequence length)">
					<interpretation key="0" text="1 conversion"/>
					<interpretation key="1" text="2 conversions"/>
					<interpretation key="2" text="3 conversions"/>
					<interpretation key="3" text="4 conversions"/>
					<interpretation key="4" text="5 conversions"/>
					<interpretation key="5" text="6 conversions"/>
					<interpretation key="6" text="7 conversions"/>
					<interpretation key="7" text="8 conversions"/>
					<interpretation key="8" text="9 conversions"/>
					<interpretation key="9" text="10 conversions"/>
					<interpretation key="10" text="11 conversions"/>
					<interpretation key="11" text="12 conversions"/>
					<interpretation key="12" text="13 conversions"/>
					<interpretation key="13" text="14 conversions"/>
					<interpretation key="14" text="15 conversions"/>
					<interpretation key="15" text="16 conversions"/>
				</field>
			</register>
			<register name="ADC1_SQR2" description="Regular sequence register 2" address="0x40012030" access="rw">
				<field bitoffset="0" bitlength="5" name="SQ7" description="SQ7[4:0] bits (7th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="5" bitlength="5" name="SQ8" description="SQ8[4:0] bits (8th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="10" bitlength="5" name="SQ9" description="SQ9[4:0] bits (9th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="15" bitlength="5" name="SQ10" description="SQ10[4:0] bits (10th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="20" bitlength="5" name="SQ11" description="SQ11[4:0] bits (11th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="25" bitlength="5" name="SQ12" description="SQ12[4:0] bits (12th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
			</register>
			<register name="ADC1_SQR3" description="Regular sequence register 3" address="0x40012034" access="rw">
				<field bitoffset="0" bitlength="5" name="SQ1" description="SQ1[4:0] bits (1st conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="5" bitlength="5" name="SQ2" description="SQ2[4:0] bits (2nd conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="10" bitlength="5" name="SQ3" description="SQ3[4:0] bits (3rd conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="15" bitlength="5" name="SQ4" description="SQ4[4:0] bits (4th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="20" bitlength="5" name="SQ5" description="SQ5[4:0] bits (5th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="25" bitlength="5" name="SQ6" description="SQ6[4:0] bits (6th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
			</register>
			<register name="ADC1_JSQR" description="Injected sequence register" address="0x40012038" access="rw">
				<field bitoffset="0" bitlength="5" name="JSQ1" description="JSQ1[4:0] bits (1st conversion in injected sequence)"/>
				<field bitoffset="5" bitlength="5" name="JSQ2" description="JSQ2[4:0] bits (2nd conversion in injected sequence)"/>
				<field bitoffset="10" bitlength="5" name="JSQ3" description="JSQ3[4:0] bits (3rd conversion in injected sequence)"/>
				<field bitoffset="15" bitlength="5" name="JSQ4" description="JSQ4[4:0] bits (4th conversion in injected sequence)"/>
				<field bitoffset="20" bitlength="2" name="JL" description="JL[1:0] bits (Injected Sequence length)"/>
			</register>
			<register name="ADC1_JDR1" description="Injected data register 1" address="0x4001203c" access="r">
				<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data"/>
			</register>
			<register name="ADC1_JDR2" description="Injected data register 2" address="0x40012040" access="r">
				<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data"/>
			</register>
			<register name="ADC1_JDR3" description="Injected data register 3" address="0x40012044" access="r">
				<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data"/>
			</register>
			<register name="ADC1_JDR4" description="Injected data register 4" address="0x40012048" access="r">
				<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data"/>
			</register>
			<register name="ADC1_DR" description="Regular data register" address="0x4001204C" access="r">
				<field bitoffset="0" bitlength="16" name="DATA" description="Regular data"/>
			</register>
		</registergroup>
		<registergroup name="ADC2" description="ADC 2 registers">
			<register name="ADC2_SR" description="Status register" address="0x40012100" access="rc_w0">
				<field bitoffset="0" bitlength="1" name="AWD" description="Analog watchdog flag"/>
				<field bitoffset="1" bitlength="1" name="EOC" description="Regular channel end of conversion"/>
				<field bitoffset="2" bitlength="1" name="JEOC" description="Injected channel end of conversion"/>
				<field bitoffset="3" bitlength="1" name="JSTRT" description="Injected channel start flag"/>
				<field bitoffset="4" bitlength="1" name="STRT" description="Regular channel start flag"/>
				<field bitoffset="5" bitlength="1" name="OVR" description="Overrun flag"/>
			</register>
			<register name="ADC2_CR1" description="Control register 1" address="0x40012104" access="rw">
				<field bitoffset="0" bitlength="5" name="AWDCH" description="AWDCH[4:0] bits (Analog watchdog channel select bits)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="5" bitlength="1" name="EOCIE" description="Interrupt enable for EOC"/>
				<field bitoffset="6" bitlength="1" name="AWDIE" description="Analog watchdog interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="JEOCIE" description="Interrupt enable for injected channels"/>
				<field bitoffset="8" bitlength="1" name="SCAN" description="Scan mode"/>
				<field bitoffset="9" bitlength="1" name="AWDSGL" description="Enable the watchdog on a single channel in scan mode"/>
				<field bitoffset="10" bitlength="1" name="JAUTO" description="Automatic injected group conversion"/>
				<field bitoffset="11" bitlength="1" name="DISCEN" description="Discontinuous mode on regular channels"/>
				<field bitoffset="12" bitlength="1" name="JDISCEN" description="Discontinuous mode on injected channels"/>
				<field bitoffset="13" bitlength="3" name="DISCNUM" description="DISCNUM[2:0] bits (Discontinuous mode channel count)">
					<interpretation key="0" text="1 channel"/>
					<interpretation key="1" text="2 channels"/>
					<interpretation key="2" text="3 channels"/>
					<interpretation key="3" text="4 channels"/>
					<interpretation key="4" text="5 channels"/>
					<interpretation key="5" text="6 channels"/>
					<interpretation key="6" text="7 channels"/>
					<interpretation key="7" text="8 channels"/>
				</field>
				<field bitoffset="22" bitlength="1" name="JAWDEN" description="Analog watchdog enable on injected channels"/>
				<field bitoffset="23" bitlength="1" name="AWDEN" description="Analog watchdog enable on regular channels"/>
				<field bitoffset="24" bitlength="2" name="RES" description="RES[1:0] bits (Resolution)">
					<interpretation key="0" text="12-bit (15 ADCCLK cycles)"/>
					<interpretation key="1" text="10-bit (13 ADCCLK cycles)"/>
					<interpretation key="2" text="8-bit (11 ADCCLK cycles)"/>
					<interpretation key="3" text="6-bit (9 ADCCLK cycles)"/>
				</field>
        <field bitoffset="26" bitlength="1" name="OVRIE" description="Overrun interrupt enable"/>
			</register>
			<register name="ADC2_CR2" description="Control register 2" address="0x40012108" access="rw">
				<field bitoffset="0" bitlength="1" name="ADON" description="A/D Converter ON / OFF"/>
				<field bitoffset="1" bitlength="1" name="CONT" description="Continuous conversion"/>
				<field bitoffset="8" bitlength="1" name="DMA" description="Direct memory access mode"/>
				<field bitoffset="9" bitlength="1" name="DDS" description="DMA disable selection"/>
				<field bitoffset="10" bitlength="1" name="EOCS" description="End of conversion selection"/>
				<field bitoffset="11" bitlength="1" name="ALIGN" description="Data alignment"/>
				<field bitoffset="16" bitlength="4" name="JEXTSEL" description="JEXTSEL[3:0] bits (External event select for injected group)">
					<interpretation key="0" text="Timer 1 CC4 event"/>
					<interpretation key="1" text="Timer 1 TRGO event"/>
					<interpretation key="2" text="Timer 2 CC1 event"/>
					<interpretation key="3" text="Timer 2 TRGO event"/>
					<interpretation key="4" text="Timer 3 CC2 event"/>
					<interpretation key="5" text="Timer 3 CC4 event"/>
					<interpretation key="6" text="Timer 4 CC1 event"/>
					<interpretation key="7" text="Timer 4 CC2 event"/>
					<interpretation key="8" text="Timer 4 CC3 event"/>
					<interpretation key="9" text="Timer 4 TRGO event"/>
					<interpretation key="10" text="Timer 5 CC4 event"/>
					<interpretation key="11" text="Timer 5 TRGO event"/>
					<interpretation key="12" text="Timer 8 CC2 event"/>
					<interpretation key="13" text="Timer 8 CC3 event"/>
					<interpretation key="14" text="Timer 8 CC4 event"/>
					<interpretation key="15" text="EXTI line 15"/>
				</field>
				<field bitoffset="20" bitlength="2" name="JEXTEN" description="JEXTEN[1:0] bits (External trigger enable for injected channels)">
					<interpretation key="0" text="Trigger detection disabled"/>
					<interpretation key="1" text="Trigger detection on the rising edge"/>
					<interpretation key="2" text="Trigger detection on the falling edge"/>
					<interpretation key="3" text="Trigger detection on both the rising and falling edges"/>
				</field>
				<field bitoffset="22" bitlength="1" name="JSWSTART" description="Start conversion of injected channels"/>
				<field bitoffset="24" bitlength="4" name="EXTSEL" description="EXTSEL[3:0] bits (External event select for regular group)">
					<interpretation key="0" text="Timer 1 CC1 event"/>
					<interpretation key="1" text="Timer 1 CC2 event"/>
					<interpretation key="2" text="Timer 1 CC3 event"/>
					<interpretation key="3" text="Timer 2 CC2 event"/>
					<interpretation key="4" text="Timer 2 CC3 event"/>
					<interpretation key="5" text="Timer 2 CC4 event"/>
					<interpretation key="6" text="Timer 2 TRGO event"/>
					<interpretation key="7" text="Timer 3 CC1 event"/>
					<interpretation key="8" text="Timer 3 TRGO event"/>
					<interpretation key="9" text="Timer 4 CC4 event"/>
					<interpretation key="10" text="Timer 5 CC1 event"/>
					<interpretation key="11" text="Timer 5 CC2 event"/>
					<interpretation key="12" text="Timer 5 CC3 event"/>
					<interpretation key="13" text="Timer 8 CC1 event"/>
					<interpretation key="14" text="Timer 8 TRGO event"/>
					<interpretation key="15" text="EXTI line 11"/>
				</field>
				<field bitoffset="28" bitlength="2" name="EXTEN" description="EXTEN[1:0] bits (External trigger enable for regular channels)">
					<interpretation key="0" text="Trigger detection disabled"/>
					<interpretation key="1" text="Trigger detection on the rising edge"/>
					<interpretation key="2" text="Trigger detection on the falling edge"/>
					<interpretation key="3" text="Trigger detection on both the rising and falling edges"/>
				</field>
				<field bitoffset="30" bitlength="1" name="SWSTART" description="Start conversion of regular channels"/>
			</register>
			<register name="ADC2_SMPR1" description="Sample time register 1" address="0x4001210C" access="rw">
				<field bitoffset="0" bitlength="3" name="SMP10" description="SMP10[2:0] bits (Channel 10 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="3" bitlength="3" name="SMP11" description="SMP11[2:0] bits (Channel 11 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="6" bitlength="3" name="SMP12" description="SMP12[2:0] bits (Channel 12 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="9" bitlength="3" name="SMP13" description="SMP13[2:0] bits (Channel 13 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="12" bitlength="3" name="SMP14" description="SMP14[2:0] bits (Channel 14 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="15" bitlength="3" name="SMP15" description="SMP15[2:0] bits (Channel 15 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="18" bitlength="3" name="SMP16" description="SMP16[2:0] bits (Channel 16 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="21" bitlength="3" name="SMP17" description="SMP17[2:0] bits (Channel 17 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="24" bitlength="3" name="SMP18" description="SMP18[2:0] bits (Channel 18 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
			</register>
			<register name="ADC2_SMPR2" description="Sample time register 2" address="0x40012110" access="rw">
				<field bitoffset="0" bitlength="3" name="SMP0" description="SMP0[2:0] bits (Channel 0 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="3" bitlength="3" name="SMP1" description="SMP1[2:0] bits (Channel 1 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="6" bitlength="3" name="SMP2" description="SMP2[2:0] bits (Channel 2 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="9" bitlength="3" name="SMP3" description="SMP3[2:0] bits (Channel 3 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="12" bitlength="3" name="SMP4" description="SMP4[2:0] bits (Channel 4 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="15" bitlength="3" name="SMP5" description="SMP5[2:0] bits (Channel 5 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="18" bitlength="3" name="SMP6" description="SMP6[2:0] bits (Channel 6 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="21" bitlength="3" name="SMP7" description="SMP7[2:0] bits (Channel 7 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="24" bitlength="3" name="SMP8" description="SMP8[2:0] bits (Channel 8 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="27" bitlength="3" name="SMP9" description="SMP9[2:0] bits (Channel 9 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
			</register>
			<register name="ADC2_JOFR1" description="Injected channel data offset register 1" address="0x40012114" access="rw">
				<field bitoffset="0" bitlength="12" name="JOFFSET1" description="Data offset for injected channel 1"/>
			</register>
			<register name="ADC2_JOFR2" description="Injected channel data offset register 2" address="0x40012118" access="rw">
				<field bitoffset="0" bitlength="12" name="JOFFSET2" description="Data offset for injected channel 2"/>
			</register>
			<register name="ADC2_JOFR3" description="Injected channel data offset register 3" address="0x4001211C" access="rw">
				<field bitoffset="0" bitlength="12" name="JOFFSET3" description="Data offset for injected channel 3"/>
			</register>
			<register name="ADC2_JOFR4" description="Injected channel data offset register 4" address="0x40012120" access="rw">
				<field bitoffset="0" bitlength="12" name="JOFFSET4" description="Data offset for injected channel 4"/>
			</register>
			<register name="ADC2_HTR" description="Watchdog higher threshold register" address="0x40012124" resetvalue="0x00000FFF" access="rw">
				<field bitoffset="0" bitlength="12" name="HT" description="Analog watchdog high threshold"/>
			</register>
			<register name="ADC2_LTR" description="Watchdog lower threshold register" address="0x40012128" access="rw">
				<field bitoffset="0" bitlength="12" name="LT" description="Analog watchdog low threshold"/>
			</register>
			<register name="ADC2_SQR1" description="Regular sequence register 1" address="0x4001212c" access="rw">
				<field bitoffset="0" bitlength="5" name="SQ13" description="SQ13[4:0] bits (13th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="5" bitlength="5" name="SQ14" description="SQ14[4:0] bits (14th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="10" bitlength="5" name="SQ15" description="SQ15[4:0] bits (15th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="15" bitlength="5" name="SQ16" description="SQ16[4:0] bits (16th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="20" bitlength="4" name="L" description="L[3:0] bits (Regular channel sequence length)">
					<interpretation key="0" text="1 conversion"/>
					<interpretation key="1" text="2 conversions"/>
					<interpretation key="2" text="3 conversions"/>
					<interpretation key="3" text="4 conversions"/>
					<interpretation key="4" text="5 conversions"/>
					<interpretation key="5" text="6 conversions"/>
					<interpretation key="6" text="7 conversions"/>
					<interpretation key="7" text="8 conversions"/>
					<interpretation key="8" text="9 conversions"/>
					<interpretation key="9" text="10 conversions"/>
					<interpretation key="10" text="11 conversions"/>
					<interpretation key="11" text="12 conversions"/>
					<interpretation key="12" text="13 conversions"/>
					<interpretation key="13" text="14 conversions"/>
					<interpretation key="14" text="15 conversions"/>
					<interpretation key="15" text="16 conversions"/>
				</field>
			</register>
			<register name="ADC2_SQR2" description="Regular sequence register 2" address="0x40012130" access="rw">
				<field bitoffset="0" bitlength="5" name="SQ7" description="SQ7[4:0] bits (7th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="5" bitlength="5" name="SQ8" description="SQ8[4:0] bits (8th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="10" bitlength="5" name="SQ9" description="SQ9[4:0] bits (9th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="15" bitlength="5" name="SQ10" description="SQ10[4:0] bits (10th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="20" bitlength="5" name="SQ11" description="SQ11[4:0] bits (11th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="25" bitlength="5" name="SQ12" description="SQ12[4:0] bits (12th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
			</register>
			<register name="ADC2_SQR3" description="Regular sequence register 3" address="0x40012134" access="rw">
				<field bitoffset="0" bitlength="5" name="SQ1" description="SQ1[4:0] bits (1st conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="5" bitlength="5" name="SQ2" description="SQ2[4:0] bits (2nd conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="10" bitlength="5" name="SQ3" description="SQ3[4:0] bits (3rd conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="15" bitlength="5" name="SQ4" description="SQ4[4:0] bits (4th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="20" bitlength="5" name="SQ5" description="SQ5[4:0] bits (5th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="25" bitlength="5" name="SQ6" description="SQ6[4:0] bits (6th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
			</register>
			<register name="ADC2_JSQR" description="Injected sequence register" address="0x40012138" access="rw">
				<field bitoffset="0" bitlength="5" name="JSQ1" description="JSQ1[4:0] bits (1st conversion in injected sequence)"/>
				<field bitoffset="5" bitlength="5" name="JSQ2" description="JSQ2[4:0] bits (2nd conversion in injected sequence)"/>
				<field bitoffset="10" bitlength="5" name="JSQ3" description="JSQ3[4:0] bits (3rd conversion in injected sequence)"/>
				<field bitoffset="15" bitlength="5" name="JSQ4" description="JSQ4[4:0] bits (4th conversion in injected sequence)"/>
				<field bitoffset="20" bitlength="2" name="JL" description="JL[1:0] bits (Injected Sequence length)"/>
			</register>
			<register name="ADC2_JDR1" description="Injected data register 1" address="0x4001213c" access="r">
				<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data"/>
			</register>
			<register name="ADC2_JDR2" description="Injected data register 2" address="0x40012140" access="r">
				<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data"/>
			</register>
			<register name="ADC2_JDR3" description="Injected data register 3" address="0x40012144" access="r">
				<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data"/>
			</register>
			<register name="ADC2_JDR4" description="Injected data register 4" address="0x40012148" access="r">
				<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data"/>
			</register>
			<register name="ADC2_DR" description="Regular data register" address="0x4001214C" access="r">
				<field bitoffset="0" bitlength="16" name="DATA" description="Regular data"/>
			</register>
		</registergroup>
		<registergroup name="ADC3" description="ADC 3 registers">
			<register name="ADC3_SR" description="Status register" address="0x40012200" access="rc_w0">
				<field bitoffset="0" bitlength="1" name="AWD" description="Analog watchdog flag"/>
				<field bitoffset="1" bitlength="1" name="EOC" description="Regular channel end of conversion"/>
				<field bitoffset="2" bitlength="1" name="JEOC" description="Injected channel end of conversion"/>
				<field bitoffset="3" bitlength="1" name="JSTRT" description="Injected channel start flag"/>
				<field bitoffset="4" bitlength="1" name="STRT" description="Regular channel start flag"/>
				<field bitoffset="5" bitlength="1" name="OVR" description="Overrun flag"/>
			</register>
			<register name="ADC3_CR1" description="Control register 1" address="0x40012204" access="rw">
				<field bitoffset="0" bitlength="5" name="AWDCH" description="AWDCH[4:0] bits (Analog watchdog channel select bits)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="5" bitlength="1" name="EOCIE" description="Interrupt enable for EOC"/>
				<field bitoffset="6" bitlength="1" name="AWDIE" description="Analog watchdog interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="JEOCIE" description="Interrupt enable for injected channels"/>
				<field bitoffset="8" bitlength="1" name="SCAN" description="Scan mode"/>
				<field bitoffset="9" bitlength="1" name="AWDSGL" description="Enable the watchdog on a single channel in scan mode"/>
				<field bitoffset="10" bitlength="1" name="JAUTO" description="Automatic injected group conversion"/>
				<field bitoffset="11" bitlength="1" name="DISCEN" description="Discontinuous mode on regular channels"/>
				<field bitoffset="12" bitlength="1" name="JDISCEN" description="Discontinuous mode on injected channels"/>
				<field bitoffset="13" bitlength="3" name="DISCNUM" description="DISCNUM[2:0] bits (Discontinuous mode channel count)">
					<interpretation key="0" text="1 channel"/>
					<interpretation key="1" text="2 channels"/>
					<interpretation key="2" text="3 channels"/>
					<interpretation key="3" text="4 channels"/>
					<interpretation key="4" text="5 channels"/>
					<interpretation key="5" text="6 channels"/>
					<interpretation key="6" text="7 channels"/>
					<interpretation key="7" text="8 channels"/>
				</field>
				<field bitoffset="22" bitlength="1" name="JAWDEN" description="Analog watchdog enable on injected channels"/>
				<field bitoffset="23" bitlength="1" name="AWDEN" description="Analog watchdog enable on regular channels"/>
				<field bitoffset="24" bitlength="2" name="RES" description="RES[1:0] bits (Resolution)">
					<interpretation key="0" text="12-bit (15 ADCCLK cycles)"/>
					<interpretation key="1" text="10-bit (13 ADCCLK cycles)"/>
					<interpretation key="2" text="8-bit (11 ADCCLK cycles)"/>
					<interpretation key="3" text="6-bit (9 ADCCLK cycles)"/>
				</field>
        <field bitoffset="26" bitlength="1" name="OVRIE" description="Overrun interrupt enable"/>
			</register>
			<register name="ADC3_CR2" description="Control register 2" address="0x40012208" access="rw">
				<field bitoffset="0" bitlength="1" name="ADON" description="A/D Converter ON / OFF"/>
				<field bitoffset="1" bitlength="1" name="CONT" description="Continuous conversion"/>
				<field bitoffset="8" bitlength="1" name="DMA" description="Direct memory access mode"/>
				<field bitoffset="9" bitlength="1" name="DDS" description="DMA disable selection"/>
				<field bitoffset="10" bitlength="1" name="EOCS" description="End of conversion selection"/>
				<field bitoffset="11" bitlength="1" name="ALIGN" description="Data alignment"/>
				<field bitoffset="16" bitlength="4" name="JEXTSEL" description="JEXTSEL[3:0] bits (External event select for injected group)">
					<interpretation key="0" text="Timer 1 CC4 event"/>
					<interpretation key="1" text="Timer 1 TRGO event"/>
					<interpretation key="2" text="Timer 2 CC1 event"/>
					<interpretation key="3" text="Timer 2 TRGO event"/>
					<interpretation key="4" text="Timer 3 CC2 event"/>
					<interpretation key="5" text="Timer 3 CC4 event"/>
					<interpretation key="6" text="Timer 4 CC1 event"/>
					<interpretation key="7" text="Timer 4 CC2 event"/>
					<interpretation key="8" text="Timer 4 CC3 event"/>
					<interpretation key="9" text="Timer 4 TRGO event"/>
					<interpretation key="10" text="Timer 5 CC4 event"/>
					<interpretation key="11" text="Timer 5 TRGO event"/>
					<interpretation key="12" text="Timer 8 CC2 event"/>
					<interpretation key="13" text="Timer 8 CC3 event"/>
					<interpretation key="14" text="Timer 8 CC4 event"/>
					<interpretation key="15" text="EXTI line 15"/>
				</field>
				<field bitoffset="20" bitlength="2" name="JEXTEN" description="JEXTEN[1:0] bits (External trigger enable for injected channels)">
					<interpretation key="0" text="Trigger detection disabled"/>
					<interpretation key="1" text="Trigger detection on the rising edge"/>
					<interpretation key="2" text="Trigger detection on the falling edge"/>
					<interpretation key="3" text="Trigger detection on both the rising and falling edges"/>
				</field>
				<field bitoffset="22" bitlength="1" name="JSWSTART" description="Start conversion of injected channels"/>
				<field bitoffset="24" bitlength="4" name="EXTSEL" description="EXTSEL[3:0] bits (External event select for regular group)">
					<interpretation key="0" text="Timer 1 CC1 event"/>
					<interpretation key="1" text="Timer 1 CC2 event"/>
					<interpretation key="2" text="Timer 1 CC3 event"/>
					<interpretation key="3" text="Timer 2 CC2 event"/>
					<interpretation key="4" text="Timer 2 CC3 event"/>
					<interpretation key="5" text="Timer 2 CC4 event"/>
					<interpretation key="6" text="Timer 2 TRGO event"/>
					<interpretation key="7" text="Timer 3 CC1 event"/>
					<interpretation key="8" text="Timer 3 TRGO event"/>
					<interpretation key="9" text="Timer 4 CC4 event"/>
					<interpretation key="10" text="Timer 5 CC1 event"/>
					<interpretation key="11" text="Timer 5 CC2 event"/>
					<interpretation key="12" text="Timer 5 CC3 event"/>
					<interpretation key="13" text="Timer 8 CC1 event"/>
					<interpretation key="14" text="Timer 8 TRGO event"/>
					<interpretation key="15" text="EXTI line 11"/>
				</field>
				<field bitoffset="28" bitlength="2" name="EXTEN" description="EXTEN[1:0] bits (External trigger enable for regular channels)">
					<interpretation key="0" text="Trigger detection disabled"/>
					<interpretation key="1" text="Trigger detection on the rising edge"/>
					<interpretation key="2" text="Trigger detection on the falling edge"/>
					<interpretation key="3" text="Trigger detection on both the rising and falling edges"/>
				</field>
				<field bitoffset="30" bitlength="1" name="SWSTART" description="Start conversion of regular channels"/>
			</register>
			<register name="ADC3_SMPR1" description="Sample time register 1" address="0x4001220C" access="rw">
				<field bitoffset="0" bitlength="3" name="SMP10" description="SMP10[2:0] bits (Channel 10 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="3" bitlength="3" name="SMP11" description="SMP11[2:0] bits (Channel 11 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="6" bitlength="3" name="SMP12" description="SMP12[2:0] bits (Channel 12 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="9" bitlength="3" name="SMP13" description="SMP13[2:0] bits (Channel 13 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="12" bitlength="3" name="SMP14" description="SMP14[2:0] bits (Channel 14 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="15" bitlength="3" name="SMP15" description="SMP15[2:0] bits (Channel 15 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="18" bitlength="3" name="SMP16" description="SMP16[2:0] bits (Channel 16 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="21" bitlength="3" name="SMP17" description="SMP17[2:0] bits (Channel 17 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="24" bitlength="3" name="SMP18" description="SMP18[2:0] bits (Channel 18 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
			</register>
			<register name="ADC3_SMPR2" description="Sample time register 2" address="0x40012210" access="rw">
				<field bitoffset="0" bitlength="3" name="SMP0" description="SMP0[2:0] bits (Channel 0 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="3" bitlength="3" name="SMP1" description="SMP1[2:0] bits (Channel 1 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="6" bitlength="3" name="SMP2" description="SMP2[2:0] bits (Channel 2 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="9" bitlength="3" name="SMP3" description="SMP3[2:0] bits (Channel 3 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="12" bitlength="3" name="SMP4" description="SMP4[2:0] bits (Channel 4 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="15" bitlength="3" name="SMP5" description="SMP5[2:0] bits (Channel 5 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="18" bitlength="3" name="SMP6" description="SMP6[2:0] bits (Channel 6 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="21" bitlength="3" name="SMP7" description="SMP7[2:0] bits (Channel 7 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="24" bitlength="3" name="SMP8" description="SMP8[2:0] bits (Channel 8 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
				<field bitoffset="27" bitlength="3" name="SMP9" description="SMP9[2:0] bits (Channel 9 Sample time selection)">
					<interpretation key="0" text="3 cycles"/>
					<interpretation key="1" text="15 cycles"/>
					<interpretation key="2" text="28 cycles"/>
					<interpretation key="3" text="56 cycles"/>
					<interpretation key="4" text="84 cycles"/>
					<interpretation key="5" text="112 cycles"/>
					<interpretation key="6" text="144 cycles"/>
					<interpretation key="7" text="480 cycles"/>
				</field>
			</register>
			<register name="ADC3_JOFR1" description="Injected channel data offset register 1" address="0x40012214" access="rw">
				<field bitoffset="0" bitlength="12" name="JOFFSET1" description="Data offset for injected channel 1"/>
			</register>
			<register name="ADC3_JOFR2" description="Injected channel data offset register 2" address="0x40012218" access="rw">
				<field bitoffset="0" bitlength="12" name="JOFFSET2" description="Data offset for injected channel 2"/>
			</register>
			<register name="ADC3_JOFR3" description="Injected channel data offset register 3" address="0x4001221C" access="rw">
				<field bitoffset="0" bitlength="12" name="JOFFSET3" description="Data offset for injected channel 3"/>
			</register>
			<register name="ADC3_JOFR4" description="Injected channel data offset register 4" address="0x40012220" access="rw">
				<field bitoffset="0" bitlength="12" name="JOFFSET4" description="Data offset for injected channel 4"/>
			</register>
			<register name="ADC3_HTR" description="Watchdog higher threshold register" address="0x40012224" resetvalue="0x00000FFF" access="rw">
				<field bitoffset="0" bitlength="12" name="HT" description="Analog watchdog high threshold"/>
			</register>
			<register name="ADC3_LTR" description="Watchdog lower threshold register" address="0x40012228" access="rw">
				<field bitoffset="0" bitlength="12" name="LT" description="Analog watchdog low threshold"/>
			</register>
			<register name="ADC3_SQR1" description="Regular sequence register 1" address="0x4001222c" access="rw">
				<field bitoffset="0" bitlength="5" name="SQ13" description="SQ13[4:0] bits (13th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="5" bitlength="5" name="SQ14" description="SQ14[4:0] bits (14th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="10" bitlength="5" name="SQ15" description="SQ15[4:0] bits (15th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="15" bitlength="5" name="SQ16" description="SQ16[4:0] bits (16th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="20" bitlength="4" name="L" description="L[3:0] bits (Regular channel sequence length)">
					<interpretation key="0" text="1 conversion"/>
					<interpretation key="1" text="2 conversions"/>
					<interpretation key="2" text="3 conversions"/>
					<interpretation key="3" text="4 conversions"/>
					<interpretation key="4" text="5 conversions"/>
					<interpretation key="5" text="6 conversions"/>
					<interpretation key="6" text="7 conversions"/>
					<interpretation key="7" text="8 conversions"/>
					<interpretation key="8" text="9 conversions"/>
					<interpretation key="9" text="10 conversions"/>
					<interpretation key="10" text="11 conversions"/>
					<interpretation key="11" text="12 conversions"/>
					<interpretation key="12" text="13 conversions"/>
					<interpretation key="13" text="14 conversions"/>
					<interpretation key="14" text="15 conversions"/>
					<interpretation key="15" text="16 conversions"/>
				</field>
			</register>
			<register name="ADC3_SQR2" description="Regular sequence register 2" address="0x40012230" access="rw">
				<field bitoffset="0" bitlength="5" name="SQ7" description="SQ7[4:0] bits (7th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="5" bitlength="5" name="SQ8" description="SQ8[4:0] bits (8th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="10" bitlength="5" name="SQ9" description="SQ9[4:0] bits (9th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="15" bitlength="5" name="SQ10" description="SQ10[4:0] bits (10th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="20" bitlength="5" name="SQ11" description="SQ11[4:0] bits (11th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="25" bitlength="5" name="SQ12" description="SQ12[4:0] bits (12th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
			</register>
			<register name="ADC3_SQR3" description="Regular sequence register 3" address="0x40012234" access="rw">
				<field bitoffset="0" bitlength="5" name="SQ1" description="SQ1[4:0] bits (1st conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="5" bitlength="5" name="SQ2" description="SQ2[4:0] bits (2nd conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="10" bitlength="5" name="SQ3" description="SQ3[4:0] bits (3rd conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="15" bitlength="5" name="SQ4" description="SQ4[4:0] bits (4th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="20" bitlength="5" name="SQ5" description="SQ5[4:0] bits (5th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
				<field bitoffset="25" bitlength="5" name="SQ6" description="SQ6[4:0] bits (6th conversion in regular sequence)">
					<interpretation key="0" text="ADC analog input Channel 0"/>
					<interpretation key="1" text="ADC analog input Channel 1"/>
					<interpretation key="2" text="ADC analog input Channel 2"/>
					<interpretation key="3" text="ADC analog input Channel 3"/>
					<interpretation key="4" text="ADC analog input Channel 4"/>
					<interpretation key="5" text="ADC analog input Channel 5"/>
					<interpretation key="6" text="ADC analog input Channel 6"/>
					<interpretation key="7" text="ADC analog input Channel 7"/>
					<interpretation key="8" text="ADC analog input Channel 8"/>
					<interpretation key="9" text="ADC analog input Channel 9"/>
					<interpretation key="10" text="ADC analog input Channel 10"/>
					<interpretation key="11" text="ADC analog input Channel 11"/>
					<interpretation key="12" text="ADC analog input Channel 12"/>
					<interpretation key="13" text="ADC analog input Channel 13"/>
					<interpretation key="14" text="ADC analog input Channel 14"/>
					<interpretation key="15" text="ADC analog input Channel 15"/>
					<interpretation key="16" text="ADC analog input Channel 16"/>
					<interpretation key="17" text="ADC analog input Channel 17"/>
					<interpretation key="18" text="ADC analog input Channel 18"/>
				</field>
			</register>
			<register name="ADC3_JSQR" description="Injected sequence register" address="0x40012238" access="rw">
				<field bitoffset="0" bitlength="5" name="JSQ1" description="JSQ1[4:0] bits (1st conversion in injected sequence)"/>
				<field bitoffset="5" bitlength="5" name="JSQ2" description="JSQ2[4:0] bits (2nd conversion in injected sequence)"/>
				<field bitoffset="10" bitlength="5" name="JSQ3" description="JSQ3[4:0] bits (3rd conversion in injected sequence)"/>
				<field bitoffset="15" bitlength="5" name="JSQ4" description="JSQ4[4:0] bits (4th conversion in injected sequence)"/>
				<field bitoffset="20" bitlength="2" name="JL" description="JL[1:0] bits (Injected Sequence length)"/>
			</register>
			<register name="ADC3_JDR1" description="Injected data register 1" address="0x4001223c" access="r">
				<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data"/>
			</register>
			<register name="ADC3_JDR2" description="Injected data register 2" address="0x40012240" access="r">
				<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data"/>
			</register>
			<register name="ADC3_JDR3" description="Injected data register 3" address="0x40012244" access="r">
				<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data"/>
			</register>
			<register name="ADC3_JDR4" description="Injected data register 4" address="0x40012248" access="r">
				<field bitoffset="0" bitlength="16" name="JDATA" description="Injected data"/>
			</register>
			<register name="ADC3_DR" description="Regular data register" address="0x4001224C" access="r">
				<field bitoffset="0" bitlength="16" name="DATA" description="Regular data"/>
			</register>
		</registergroup>
		<registergroup name="CR" description="Common registers">
			<register name="ADC_CSR" description="ADC Common status register" address="0x40012300" access="r">
				<field bitoffset="0" bitlength="1" name="AWD1" description="Analog watchdog flag of ADC1"/>
				<field bitoffset="1" bitlength="1" name="EOC1" description="End of conversion of ADC1"/>
				<field bitoffset="2" bitlength="1" name="JEOC1" description="Injected channel end of conversion of ADC1"/>
				<field bitoffset="3" bitlength="1" name="JSTRT1" description="Injected channel start flag of ADC1"/>
				<field bitoffset="4" bitlength="1" name="STRT1" description="Regular channel start flag of ADC1"/>
				<field bitoffset="5" bitlength="1" name="OVR1" description="Overrun flag of ADC1"/>
				<field bitoffset="8" bitlength="1" name="AWD2" description="Analog watchdog flag of ADC2"/>
				<field bitoffset="9" bitlength="1" name="EOC2" description="End of conversion of ADC2"/>
				<field bitoffset="10" bitlength="1" name="JEOC2" description="Injected channel end of conversion of ADC2"/>
				<field bitoffset="11" bitlength="1" name="JSTRT2" description="Injected channel start flag of ADC2"/>
				<field bitoffset="12" bitlength="1" name="STRT2" description="Regular channel start flag of ADC2"/>
				<field bitoffset="13" bitlength="1" name="OVR2" description="Overrun flag of ADC2"/>
				<field bitoffset="16" bitlength="1" name="AWD3" description="Analog watchdog flag of ADC3"/>
				<field bitoffset="17" bitlength="1" name="EOC3" description="End of conversion of ADC3"/>
				<field bitoffset="18" bitlength="1" name="JEOC3" description="Injected channel end of conversion of ADC3"/>
				<field bitoffset="19" bitlength="1" name="JSTRT3" description="Injected channel start flag of ADC3"/>
				<field bitoffset="20" bitlength="1" name="STRT3" description="Regular channel start flag of ADC3"/>
				<field bitoffset="21" bitlength="1" name="OVR3" description="Overrun flag of ADC3"/>
			</register>
			<register name="ADC_CCR" description="ADC Common control register" address="0x40012304" access="rw">
				<field bitoffset="0" bitlength="5" name="MULTI" description="MULTI[4:0] bits (Multi ADC mode selection)">
					<interpretation key="0" text="ADCs independent mode"/>
					<interpretation key="1" text="D-mode, ADC1+ADC2-ADC3, Combined regular simultaneous + injected simultaneous mode"/>
					<interpretation key="2" text="D-mode, ADC1+ADC2-ADC3, Combined regular simultaneous + alternate trigger mode"/>
					<interpretation key="5" text="D-mode, ADC1+ADC2-ADC3, Injected simultaneous mode only"/>
					<interpretation key="6" text="D-mode, ADC1+ADC2-ADC3, Regular simultaneous mode only"/>
					<interpretation key="7" text="D-mode, ADC1+ADC2-ADC3, Interleaved mode only"/>
					<interpretation key="9" text="D-mode, ADC1+ADC2-ADC3, Alternate trigger mode only"/>
					<interpretation key="17" text="T-mode, ADC1+ADC2+ADC3, Combined regular simultaneous + injected simultaneous mode"/>
					<interpretation key="18" text="T-mode, ADC1+ADC2+ADC3, Combined regular simultaneous + alternate trigger mode"/>
					<interpretation key="21" text="T-mode, ADC1+ADC2+ADC3, Injected simultaneous mode only"/>
					<interpretation key="22" text="T-mode, ADC1+ADC2+ADC3, Regular simultaneous mode only"/>
					<interpretation key="23" text="T-mode, ADC1+ADC2+ADC3, Interleaved mode onl"/>
					<interpretation key="25" text="T-mode, ADC1+ADC2+ADC3, Alternate trigger mode only"/>
				</field>
				<field bitoffset="8" bitlength="4" name="DELAY" description="DELAY[3:0] bits (Delay between 2 sampling phases)">
					<interpretation key="0" text="5 * Taddclk"/>
					<interpretation key="1" text="6 * Taddclk"/>
					<interpretation key="2" text="7 * Taddclk"/>
					<interpretation key="3" text="8 * Taddclk"/>
					<interpretation key="4" text="9 * Taddclk"/>
					<interpretation key="5" text="10 * Taddclk"/>
					<interpretation key="6" text="11 * Taddclk"/>
					<interpretation key="7" text="12 * Taddclk"/>
					<interpretation key="8" text="13 * Taddclk"/>
					<interpretation key="9" text="14 * Taddclk"/>
					<interpretation key="10" text="15 * Taddclk"/>
					<interpretation key="11" text="16 * Taddclk"/>
					<interpretation key="12" text="17 * Taddclk"/>
					<interpretation key="13" text="18 * Taddclk"/>
					<interpretation key="14" text="19 * Taddclk"/>
					<interpretation key="15" text="20 * Taddclk"/>
				</field>
				<field bitoffset="13" bitlength="1" name="DDS" description="DMA disable selection for multi-ADC mode"/>
				<field bitoffset="14" bitlength="2" name="DMA" description="DMA[1:0] bits (DMA mode for multi ADC mode)">
					<interpretation key="0" text="DMA mode disabled"/>
					<interpretation key="1" text="DMA mode 1 enabled (2 / 3 half-words one by one - 1 then 2 then 3)"/>
					<interpretation key="2" text="DMA mode 2 enabled (2 / 3 half-words by pairs - 2+1 then 1+3 then 3+2)"/>
					<interpretation key="3" text="DMA mode 3 enabled (2 / 3 bytes by pairs - 2+1 then 1+3 then 3+2)"/>
				</field>
				<field bitoffset="16" bitlength="2" name="ADCPRE" description="ADCPRE[1:0] bits (ADC prescaler)">
					<interpretation key="0" text="PCLK2 divided by 2"/>
					<interpretation key="1" text="PCLK2 divided by 4"/>
					<interpretation key="2" text="PCLK2 divided by 6"/>
					<interpretation key="3" text="PCLK2 divided by 8"/>
				</field>
				<field bitoffset="22" bitlength="1" name="VBATE" description="Vbat enable"/>
				<field bitoffset="23" bitlength="1" name="TSVREFE" description="Temperature sensor and Vrefint enable"/>
			</register>
			<register name="ADC_CDR" description="ADC common regular data register for dual/triple modes" address="0x40012308" access="r">
				<field bitoffset="0" bitlength="16" name="DATA1" description="1st data item of a pair of regular conversions"/>
				<field bitoffset="16" bitlength="16" name="DATA2" description="2nd data item of a pair of regular conversions"/>
			</register>
		</registergroup>
	</group>
	<group name="DAC" description="Digital-to-analog converter">
		<registergroup name="DAC" description="DAC registers">
			<register name="DAC_CR" description="Control register" address="0x40007400" access="rw">
				<field bitoffset="0" bitlength="1" name="EN1" description="DAC channel1 enable"/>
				<field bitoffset="1" bitlength="1" name="BOFF1" description="DAC channel1 output buffer disable"/>
				<field bitoffset="2" bitlength="1" name="TEN1" description="DAC channel1 trigger enable"/>
				<field bitoffset="3" bitlength="3" name="TSEL1" description="TSEL1[2:0] (DAC channel1 trigger selection)">
					<interpretation key="0" text="Timer 6 TRGO event"/>
					<interpretation key="1" text="Timer 8 TRGO event"/>
					<interpretation key="2" text="Timer 7 TRGO event"/>
					<interpretation key="3" text="Timer 5 TRGO event"/>
					<interpretation key="4" text="Timer 2 TRGO event"/>
					<interpretation key="5" text="Timer 4 TRGO event"/>
					<interpretation key="6" text="External line 9"/>
					<interpretation key="7" text="Software trigger"/>
				</field>
				<field bitoffset="6" bitlength="2" name="WAVE1" description="WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable)">
					<interpretation key="0" text="Wave generation disabled"/>
					<interpretation key="1" text="Noise wave generation enabled"/>
					<interpretation key="2" text="Triangle wave generation enabled"/>
					<interpretation key="3" text="Triangle wave generation enabled"/>
				</field>
				<field bitoffset="8" bitlength="4" name="MAMP1" description="MAMP1[3:0] (DAC channel1 mask/amplitude selector)">
					<interpretation key="0" text="Unmask bit0 of LFSR/triangle amplitude equal to 1"/>
					<interpretation key="1" text="Unmask bits[1:0] of LFSR/triangle amplitude equal to 3"/>
					<interpretation key="2" text="Unmask bits[2:0] of LFSR/triangle amplitude equal to 7"/>
					<interpretation key="3" text="Unmask bits[3:0] of LFSR/triangle amplitude equal to 15"/>
					<interpretation key="4" text="Unmask bits[4:0] of LFSR/triangle amplitude equal to 31"/>
					<interpretation key="5" text="Unmask bits[5:0] of LFSR/triangle amplitude equal to 63"/>
					<interpretation key="6" text="Unmask bits[6:0] of LFSR/triangle amplitude equal to 127"/>
					<interpretation key="7" text="Unmask bits[7:0] of LFSR/triangle amplitude equal to 255"/>
					<interpretation key="8" text="Unmask bits[8:0] of LFSR/triangle amplitude equal to 511"/>
					<interpretation key="9" text="Unmask bits[9:0] of LFSR/triangle amplitude equal to 1023"/>
					<interpretation key="10" text="Unmask bits[10:0] of LFSR/triangle amplitude equal to 2047"/>
					<interpretation key="11" text="Unmask bits[11:0] of LFSR/triangle amplitude equal to 4095"/>
					<interpretation key="12" text="Unmask bits[11:0] of LFSR/triangle amplitude equal to 4095"/>
					<interpretation key="13" text="Unmask bits[11:0] of LFSR/triangle amplitude equal to 4095"/>
					<interpretation key="14" text="Unmask bits[11:0] of LFSR/triangle amplitude equal to 4095"/>
					<interpretation key="15" text="Unmask bits[11:0] of LFSR/triangle amplitude equal to 4095"/>
				</field>
				<field bitoffset="12" bitlength="1" name="DMAEN1" description="DAC channel1 DMA enable"/>
				<field bitoffset="13" bitlength="1" name="DMAUDRIE1" description="DAC channel1 DMA underrun interrupt enable"/>
				<field bitoffset="16" bitlength="1" name="EN2" description="DAC channel2 enable"/>
				<field bitoffset="17" bitlength="1" name="BOFF2" description="DAC channel2 output buffer disable"/>
				<field bitoffset="18" bitlength="1" name="TEN2" description="DAC channel2 trigger enable"/>
				<field bitoffset="19" bitlength="3" name="TSEL2" description="TSEL2[2:0] (DAC channel2 trigger selection)">
					<interpretation key="0" text="Timer 6 TRGO event"/>
					<interpretation key="1" text="Timer 8 TRGO event"/>
					<interpretation key="2" text="Timer 7 TRGO event"/>
					<interpretation key="3" text="Timer 5 TRGO event"/>
					<interpretation key="4" text="Timer 2 TRGO event"/>
					<interpretation key="5" text="Timer 4 TRGO event"/>
					<interpretation key="6" text="External line 9"/>
					<interpretation key="7" text="Software trigger"/>
				</field>
				<field bitoffset="22" bitlength="2" name="WAVE2" description="WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable)">
					<interpretation key="0" text="Wave generation disabled"/>
					<interpretation key="1" text="Noise wave generation enabled"/>
					<interpretation key="2" text="Triangle wave generation enabled"/>
					<interpretation key="3" text="Triangle wave generation enabled"/>
				</field>
				<field bitoffset="24" bitlength="4" name="MAMP2" description="MAMP2[3:0] (DAC channel2 mask/amplitude selector)">
					<interpretation key="0" text="Unmask bit0 of LFSR/triangle amplitude equal to 1"/>
					<interpretation key="1" text="Unmask bits[1:0] of LFSR/triangle amplitude equal to 3"/>
					<interpretation key="2" text="Unmask bits[2:0] of LFSR/triangle amplitude equal to 7"/>
					<interpretation key="3" text="Unmask bits[3:0] of LFSR/triangle amplitude equal to 15"/>
					<interpretation key="4" text="Unmask bits[4:0] of LFSR/triangle amplitude equal to 31"/>
					<interpretation key="5" text="Unmask bits[5:0] of LFSR/triangle amplitude equal to 63"/>
					<interpretation key="6" text="Unmask bits[6:0] of LFSR/triangle amplitude equal to 127"/>
					<interpretation key="7" text="Unmask bits[7:0] of LFSR/triangle amplitude equal to 255"/>
					<interpretation key="8" text="Unmask bits[8:0] of LFSR/triangle amplitude equal to 511"/>
					<interpretation key="9" text="Unmask bits[9:0] of LFSR/triangle amplitude equal to 1023"/>
					<interpretation key="10" text="Unmask bits[10:0] of LFSR/triangle amplitude equal to 2047"/>
					<interpretation key="11" text="Unmask bits[11:0] of LFSR/triangle amplitude equal to 4095"/>
					<interpretation key="12" text="Unmask bits[11:0] of LFSR/triangle amplitude equal to 4095"/>
					<interpretation key="13" text="Unmask bits[11:0] of LFSR/triangle amplitude equal to 4095"/>
					<interpretation key="14" text="Unmask bits[11:0] of LFSR/triangle amplitude equal to 4095"/>
					<interpretation key="15" text="Unmask bits[11:0] of LFSR/triangle amplitude equal to 4095"/>
				</field>
				<field bitoffset="28" bitlength="1" name="DMAEN2" description="DAC channel2 DMA enabled"/>
				<field bitoffset="29" bitlength="1" name="DMAUDRIE2" description="DAC channel2 DMA Underrun Interrupt enable"/>
			</register>
			<register name="DAC_SWTRIGR" description="Software trigger register" address="0x40007404" access="rw">
				<field bitoffset="0" bitlength="1" name="SWTRIG1" description="DAC channel1 software trigger"/>
				<field bitoffset="1" bitlength="1" name="SWTRIG2" description="DAC channel2 software trigger"/>
			</register>
			<register name="DAC_DHR12R1" description="Channel1 12-bit right-aligned data holding register" address="0x40007408" access="rw">
				<field bitoffset="0" bitlength="12" name="DACC1DHR" description="DAC channel1 12-bit right-aligned data"/>
			</register>
			<register name="DAC_DHR12L1" description="Channel1 12-bit left-aligned data holding register" address="0x4000740C" access="rw">
				<field bitoffset="4" bitlength="12" name="DACC1DHR" description="DAC channel1 12-bit left-aligned data"/>
			</register>
			<register name="DAC_DHR8R1" description="Channel1 8-bit right-aligned data holding register" address="0x40007410" access="rw">
				<field bitoffset="0" bitlength="8" name="DACC1DHR" description="DAC channel1 8-bit right-aligned data"/>
			</register>
			<register name="DAC_DHR12R2" description="Channel2 12-bit right-aligned data holding register" address="0x40007414" access="rw">
				<field bitoffset="0" bitlength="12" name="DACC2DHR" description="DAC channel2 12-bit right-aligned data"/>
			</register>
			<register name="DAC_DHR12L2" description="Channel2 12-bit left-aligned data holding register" address="0x40007418" access="rw">
				<field bitoffset="4" bitlength="12" name="DACC2DHR" description="DAC channel2 12-bit left-aligned data"/>
			</register>
			<register name="DAC_DHR8R2" description="Channel2 8-bit right-aligned data holding register" address="0x4000741C" access="rw">
				<field bitoffset="0" bitlength="8" name="DACC2DHR" description="DAC channel2 8-bit right-aligned data"/>
			</register>
			<register name="DAC_DHR12RD" description="Dual DAC 12-bit right-aligned data holding register" address="0x40007420" access="rw">
				<field bitoffset="0" bitlength="12" name="DACC1DHR" description="DAC channel1 12-bit right-aligned data"/>
				<field bitoffset="16" bitlength="12" name="DACC2DHR" description="DAC channel2 12-bit right0aligned data"/>
			</register>
			<register name="DAC_DHR12LD" description="DUAL DAC 12-bit left-aligned data holding register" address="0x40007424" access="rw">
				<field bitoffset="4" bitlength="12" name="DACC1DHR" description="DAC channel1 12-bit left-aligned data"/>
				<field bitoffset="20" bitlength="12" name="DACC2DHR" description="DAC channel2 12-bit left-aligned data"/>
			</register>
			<register name="DAC_DHR8RD" description="DUAL DAC 8-bit right-aligned data holding register" address="0x40007428" access="rw">
				<field bitoffset="0" bitlength="8" name="DACC1DHR" description="DAC channel1 8-bit right-aligned data"/>
				<field bitoffset="8" bitlength="8" name="DACC2DHR" description="DAC channel2 8-bit right-aligned data"/>
			</register>
			<register name="DAC_DOR1" description="Channel1 data output register" address="0x4000742C" access="rw">
				<field bitoffset="0" bitlength="12" name="DACC1DOR" description="DAC channel1 data output"/>
			</register>
			<register name="DAC_DOR2" description="Channel2 data output register" address="0x40007430" access="rw">
				<field bitoffset="0" bitlength="12" name="DACC2DOR" description="DAC channel2 data output"/>
			</register>
		</registergroup>
	</group>
	<group name="DCMI" description="Digital camera interface">
		<registergroup name="DCMI" description="DCMI registers">
			<register name="DCMI_CR" description="Control register" address="0x50050000" access="rw">
				<field bitoffset="0" bitlength="1" name="CAPTURE" description="Capture enable"/>
				<field bitoffset="1" bitlength="1" name="CM" description="Capture mode"/>
				<field bitoffset="2" bitlength="1" name="CROP" description="Crop feature"/>
				<field bitoffset="3" bitlength="1" name="JPEG" description="JPEG format"/>
				<field bitoffset="4" bitlength="1" name="ESS" description="Embedded synchronization select"/>
				<field bitoffset="5" bitlength="1" name="PCKPOL" description="Pixel clock polarity"/>
				<field bitoffset="6" bitlength="1" name="HSPOL" description="Horizontal synchronization polarity"/>
				<field bitoffset="7" bitlength="1" name="VSPOL" description="Vertical synchronization polarity"/>
				<field bitoffset="8" bitlength="2" name="FCRC" description="FCRC[1:0] (Frame capture rate control)">
					<interpretation key="0" text="All frames are captured"/>
					<interpretation key="1" text="Every alternate frame captured (50% bandwidth reduction)"/>
					<interpretation key="2" text="One frame in 4 frames captured (75% bandwidth reduction)"/>
				</field>
				<field bitoffset="10" bitlength="2" name="EDM" description="EDM[1:0] (Extended data mode)">
					<interpretation key="0" text="Interface captures 8-bit data on every pixel clock"/>
					<interpretation key="1" text="Interface captures 10-bit data on every pixel clock"/>
					<interpretation key="2" text="Interface captures 12-bit data on every pixel clock"/>
					<interpretation key="3" text="Interface captures 14-bit data on every pixel clock"/>
				</field>
				<field bitoffset="14" bitlength="1" name="ENABLE" description="DCMI enable"/>
			</register>
			<register name="DCMI_SR" description="Status register" address="0x50050004" access="r">
				<field bitoffset="0" bitlength="1" name="HSYNC" description="HSYNC active"/>
				<field bitoffset="1" bitlength="1" name="VSYNC" description="VSYNC active"/>
				<field bitoffset="2" bitlength="1" name="FNE" description="FIFO not empty"/>
			</register>
			<register name="DCMI_RIS" description="Raw interrupt status register" address="0x50050008" access="r">
				<field bitoffset="0" bitlength="1" name="FRAME_RIS" description="Capture complete raw interrupt status"/>
				<field bitoffset="1" bitlength="1" name="OVR_RIS" description="Overrun raw interrupt status"/>
				<field bitoffset="2" bitlength="1" name="ERR_RIS" description="Synchronization error raw interrupt status"/>
				<field bitoffset="3" bitlength="1" name="VSYNC_RIS" description="VSYNC raw interrupt status"/>
				<field bitoffset="4" bitlength="1" name="LINE_RIS" description="Line raw interrupt status"/>
			</register>
			<register name="DCMI_IER" description="Interrupt enable register" address="0x5005000C" access="rw">
				<field bitoffset="0" bitlength="1" name="FRAME_IE" description="Capture complete raw interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="OVR_IE" description="Overrun raw interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="ERR_IE" description="Synchronization error raw interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="VSYNC_IE" description="VSYNC raw interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="LINE_IE" description="Line raw interrupt enable"/>
			</register>
			<register name="DCMI_MIS" description="Masked interrupt status register" address="0x50050010" access="r">
				<field bitoffset="0" bitlength="1" name="FRAME_MIS" description="Capture complete masked interrupt status"/>
				<field bitoffset="1" bitlength="1" name="OVR_MIS" description="Overrun masked interrupt status"/>
				<field bitoffset="2" bitlength="1" name="ERR_MIS" description="Synchronization error masked interrupt status"/>
				<field bitoffset="3" bitlength="1" name="VSYNC_MIS" description="VSYNC masked interrupt status"/>
				<field bitoffset="4" bitlength="1" name="LINE_MIS" description="Line masked interrupt status"/>
			</register>
			<register name="DCMI_ICR" description="Interrupt clear register" address="0x50050014" access="w">
				<field bitoffset="0" bitlength="1" name="FRAME_ISC" description="Capture complete interrupt status clear"/>
				<field bitoffset="1" bitlength="1" name="OVR_ISC" description="Overrun interrupt status clear"/>
				<field bitoffset="2" bitlength="1" name="ERR_ISC" description="Synchronization error interrupt status clear"/>
				<field bitoffset="3" bitlength="1" name="VSYNC_ISC" description="Vertical synch interrupt status clear"/>
				<field bitoffset="4" bitlength="1" name="LINE_ISC" description="Line interrupt status clear"/>
			</register>
			<register name="DCMI_ESCR" description="Embedded synchronization code register" address="0x50050018" access="rw">
				<field bitoffset="0" bitlength="8" name="FSC" description="Frame start delimiter code"/>
				<field bitoffset="8" bitlength="8" name="LSC" description="Line start delimiter code"/>
				<field bitoffset="16" bitlength="8" name="LEC" description="Line end delimiter code"/>
				<field bitoffset="24" bitlength="8" name="FEC" description="Frame end delimiter code"/>
			</register>
			<register name="DCMI_ESUR" description="Embedded synchronization unmask register" address="0x5005001C" access="rw">
				<field bitoffset="0" bitlength="8" name="FSU" description="Frame start delimiter unmask"/>
				<field bitoffset="8" bitlength="8" name="LSU" description="Line start delimiter unmask"/>
				<field bitoffset="16" bitlength="8" name="LEU" description="Line end delimiter unmask"/>
				<field bitoffset="24" bitlength="8" name="FEU" description="Frame end delimiter unmask"/>
			</register>
			<register name="DCMI_CWSTRT" description="Crop window start register" address="0x50050020" access="rw">
				<field bitoffset="0" bitlength="14" name="HOFFCNT" description="Horizontal offset count"/>
				<field bitoffset="16" bitlength="13" name="VST" description="Vertical start line count"/>
			</register>
			<register name="DCMI_CWSIZE" description="Crop window size register" address="0x50050024" access="rw">
				<field bitoffset="0" bitlength="14" name="CAPCNT" description="Capture count"/>
				<field bitoffset="16" bitlength="14" name="VLINE" description="Vertical line count"/>
			</register>
			<register name="DCMI_DR" description="Data register" address="0x50050028" access="r">
				<field bitoffset="0" bitlength="8" name="BYTE0" description="Data byte 0"/>
				<field bitoffset="8" bitlength="8" name="BYTE1" description="Data byte 1"/>
				<field bitoffset="16" bitlength="8" name="BYTE2" description="Data byte 2"/>
				<field bitoffset="24" bitlength="8" name="BYTE3" description="Data byte 3"/>
			</register>
		</registergroup>
	</group>
	<group name="TIM" description="Universal timers">
		<registergroup name="TIM1" description="Advanced-control timer 16b">
			<register name="TIM1_CR1" description="Control register 1" address="0x40010000" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode"/>
				<field bitoffset="4" bitlength="1" name="DIR" description="Direction"/>
				<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)">
					<interpretation key="0" text="Edge-aligned mode"/>
					<interpretation key="1" text="Center-aligned mode 1"/>
					<interpretation key="2" text="Center-aligned mode 2"/>
					<interpretation key="3" text="Center-aligned mode 3"/>
				</field>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM1_CR2" description="Control register 2" address="0x40010004" access="rw">
				<field bitoffset="0" bitlength="1" name="CCPC" description="CC preloaded control"/>
				<field bitoffset="2" bitlength="1" name="CCUS" description="CC control update selection"/>
				<field bitoffset="3" bitlength="1" name="CCDS" description="CC DMA selection"/>
				<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master mode selection)">
					<interpretation key="0" text="Reset"/>
					<interpretation key="1" text="Enable"/>
					<interpretation key="2" text="Update"/>
					<interpretation key="3" text="Compare pulse"/>
					<interpretation key="4" text="Compare - OC1REF signal is used as trigger output(TRGO)"/>
					<interpretation key="5" text="Compare - OC2REF signal is used as trigger output(TRGO)"/>
					<interpretation key="6" text="Compare - OC3REF signal is used as trigger output(TRGO)"/>
					<interpretation key="7" text="Compare - OC4REF signal is used as trigger output(TRGO)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 selection"/>
				<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)"/>
				<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)"/>
				<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)"/>
				<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)"/>
				<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)"/>
				<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)"/>
				<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)"/>
			</register>
			<register name="TIM1_SMCR" description="Slave mode control register" address="0x40010008" access="rw">
				<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)">
					<interpretation key="0" text="Slave mode disabled"/>
					<interpretation key="1" text="Encoder mode 1"/>
					<interpretation key="2" text="Encoder mode 2"/>
					<interpretation key="3" text="Encoder mode 3"/>
					<interpretation key="4" text="Reset mode"/>
					<interpretation key="5" text="Gated mode"/>
					<interpretation key="6" text="Trigger mode"/>
					<interpretation key="7" text="External clock mode 1"/>
				</field>
				<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)">
					<interpretation key="0" text="Internal trigger 0 (ITR0)"/>
					<interpretation key="1" text="Internal trigger 1 (ITR1)"/>
					<interpretation key="2" text="Internal trigger 2 (ITR2)"/>
					<interpretation key="3" text="Internal trigger 3 (ITR3)"/>
					<interpretation key="4" text="TI1 edge detector (TI1F_ED)"/>
					<interpretation key="5" text="Filtered timer input 1 (TI1FP1)"/>
					<interpretation key="6" text="Filtered timer input 2 (TI2FP2)"/>
					<interpretation key="7" text="External trigger input (ETRF)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode"/>
				<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)">
					<interpretation key="0" text="Prescaler OFF"/>
					<interpretation key="1" text="ETRP frequency divided by 2"/>
					<interpretation key="2" text="ETRP frequency divided by 4"/>
					<interpretation key="3" text="ETRP frequency divided by 8"/>
				</field>
				<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable"/>
				<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity"/>
			</register>
			<register name="TIM1_DIER" description="DMA/interrupt enable register" address="0x4001000C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="CC2IE" description="CC 2 interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="CC3IE" description="CC 3 interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="CC4IE" description="CC 4 interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable"/>
				<field bitoffset="9" bitlength="1" name="CC1DE" description="CC 1 DMA request enable"/>
				<field bitoffset="10" bitlength="1" name="CC2DE" description="CC 2 DMA request enable"/>
				<field bitoffset="11" bitlength="1" name="CC3DE" description="CC 3 DMA request enable"/>
				<field bitoffset="12" bitlength="1" name="CC4DE" description="CC 4 DMA request enable"/>
				<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable"/>
				<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable"/>
			</register>
			<register name="TIM1_SR" description="Status register" address="0x40010010" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="CC2IF" description="CC 2 interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="CC3IF" description="CC 3 interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="CC4IF" description="CC 4 interrupt flag"/>
				<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt flag"/>
				<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 overcapture flag"/>
				<field bitoffset="10" bitlength="1" name="CC2OF" description="CC 2 overcapture flag"/>
				<field bitoffset="11" bitlength="1" name="CC3OF" description="CC 3 overcapture flag"/>
				<field bitoffset="12" bitlength="1" name="CC4OF" description="CC 4 overcapture flag"/>
			</register>
			<register name="TIM1_EGR" description="Event generation register" address="0x40010014" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 generation"/>
				<field bitoffset="2" bitlength="1" name="CC2G" description="CC 2 generation"/>
				<field bitoffset="3" bitlength="1" name="CC3G" description="CC 3 generation"/>
				<field bitoffset="4" bitlength="1" name="CC4G" description="CC 4 generation"/>
				<field bitoffset="5" bitlength="1" name="COMG" description="CC control update generation"/>
				<field bitoffset="6" bitlength="1" name="TG" description="Trigger generation"/>
				<field bitoffset="7" bitlength="1" name="BG" description="Break generation"/>
			</register>
			<register name="TIM1_CCMR1" description="CC OUT mode register 1" address="0x40010018" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC1CE" description="Output compare 1 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC2FE" description="Output compare 2 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC2PE" description="Output compare 2 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output compare 2 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 2 to active level on match"/>
					<interpretation key="2" text="Set channel 2 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC2CE" description="Output compare 2 clear enable"/>
			</register>
			<register name="TIM1_CCMR1" description="CC IN mode register 1" address="0x40010018" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input capture 2 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input capture 2 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM1_CCMR2" description="CC OUT mode register 2" address="0x4001001C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC3FE" description="Output compare 3 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC3PE" description="Output compare 3 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output compare 3 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 3 to active level on match"/>
					<interpretation key="2" text="Set channel 3 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC3CE" description="Output compare 3 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC4FE" description="Output compare 4 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC4PE" description="Output compare 4 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output compare 4 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 4 to active level on match"/>
					<interpretation key="2" text="Set channel 4 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC4CE" description="Output compare 4 clear enable"/>
			</register>
			<register name="TIM1_CCMR2" description="CC IN mode register 2" address="0x4001001C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input capture 3 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input capture 3 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input capture 4 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input capture 4 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM1_CCER" description="CC enable register" address="0x40010020" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="2" bitlength="1" name="CC1NE" description="CC 1 complementary output enable"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 complementary output polarity"/>
				<field bitoffset="4" bitlength="1" name="CC2E" description="CC 2 output enable"/>
				<field bitoffset="5" bitlength="1" name="CC2P" description="CC 2 output polarity"/>
				<field bitoffset="6" bitlength="1" name="CC2NE" description="CC 2 complementary output enable"/>
				<field bitoffset="7" bitlength="1" name="CC2NP" description="CC 2 complementary output polarity"/>
				<field bitoffset="8" bitlength="1" name="CC3E" description="CC 3 output enable"/>
				<field bitoffset="9" bitlength="1" name="CC3P" description="CC 3 output polarity"/>
				<field bitoffset="10" bitlength="1" name="CC3NE" description="CC 3 complementary output enable"/>
				<field bitoffset="11" bitlength="1" name="CC3NP" description="CC 3 complementary output polarity"/>
				<field bitoffset="12" bitlength="1" name="CC4E" description="CC 4 output enable"/>
				<field bitoffset="13" bitlength="1" name="CC4P" description="CC 4 output polarity"/>
			</register>
			<register name="TIM1_CNT" description="Counter register" address="0x40010024" access="rw">
				<field bitoffset="0" bitlength="16" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM1_PSC" description="Prescaler register" address="0x40010028" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM1_ARR" description="Auto-reload register" address="0x4001002C" access="rw">
				<field bitoffset="0" bitlength="16" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM1_RCR" description="Repetition counter register" address="0x40010030" access="rw">
				<field bitoffset="0" bitlength="8" name="REP" description="Repetition counter value"/>
			</register>
			<register name="TIM1_CCR1" description="CC register 1" address="0x40010034" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR1" description="CC 1 value"/>
			</register>
			<register name="TIM1_CCR2" description="CC register 2" address="0x40010038" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR2" description="CC 2 value"/>
			</register>
			<register name="TIM1_CCR3" description="CC register 3" address="0x4001003C" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR3" description="CC 3 value"/>
			</register>
			<register name="TIM1_CCR4" description="CC register 4" address="0x40010040" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR4" description="CC 4 value"/>
			</register>
			<register name="TIM1_BDTR" description="Break/dead-time register" address="0x40010044" access="rw">
				<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-time generator set-up)"/>
				<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock configuration)">
					<interpretation key="0" text="Lock off"/>
					<interpretation key="1" text="Lock level 1"/>
					<interpretation key="2" text="Lock level 2"/>
					<interpretation key="3" text="Lock level 3"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OSSI" description="Off-state selection for Idle mode"/>
				<field bitoffset="11" bitlength="1" name="OSSR" description="Off-state selection for Run mode"/>
				<field bitoffset="12" bitlength="1" name="BKE" description="Break enable"/>
				<field bitoffset="13" bitlength="1" name="BKP" description="Break polarity"/>
				<field bitoffset="14" bitlength="1" name="AOE" description="Automatic output enable"/>
				<field bitoffset="15" bitlength="1" name="MOE" description="Main output enable"/>
			</register>
			<register name="TIM1_DCR" description="DMA control register" address="0x40010048" access="rw">
				<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA base address)"/>
				<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA burst length)"/>
			</register>
			<register name="TIM1_DMAR" description="DMA address for full transfer" address="0x4001004C" access="rw">
				<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses"/>
			</register>
		</registergroup>
		<registergroup name="TIM2" description="General-purpose timer 32b">
			<register name="TIM2_CR1" description="Control register 1" address="0x40000000" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode"/>
				<field bitoffset="4" bitlength="1" name="DIR" description="Direction"/>
				<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)">
					<interpretation key="0" text="Edge-aligned mode"/>
					<interpretation key="1" text="Center-aligned mode 1"/>
					<interpretation key="2" text="Center-aligned mode 2"/>
					<interpretation key="3" text="Center-aligned mode 3"/>
				</field>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM2_CR2" description="Control register 2" address="0x40000004" access="rw">
				<field bitoffset="3" bitlength="1" name="CCDS" description="CC DMA selection"/>
				<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master mode selection)">
					<interpretation key="0" text="Reset"/>
					<interpretation key="1" text="Enable"/>
					<interpretation key="2" text="Update"/>
					<interpretation key="3" text="Compare pulse"/>
					<interpretation key="4" text="Compare - OC1REF signal is used as trigger output(TRGO)"/>
					<interpretation key="5" text="Compare - OC2REF signal is used as trigger output(TRGO)"/>
					<interpretation key="6" text="Compare - OC3REF signal is used as trigger output(TRGO)"/>
					<interpretation key="7" text="Compare - OC4REF signal is used as trigger output(TRGO)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 selection"/>
			</register>
			<register name="TIM2_SMCR" description="Slave mode control register" address="0x40000008" access="rw">
				<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)">
					<interpretation key="0" text="Slave mode disabled"/>
					<interpretation key="1" text="Encoder mode 1"/>
					<interpretation key="2" text="Encoder mode 2"/>
					<interpretation key="3" text="Encoder mode 3"/>
					<interpretation key="4" text="Reset mode"/>
					<interpretation key="5" text="Gated mode"/>
					<interpretation key="6" text="Trigger mode"/>
					<interpretation key="7" text="External clock mode 1"/>
				</field>
				<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)">
					<interpretation key="0" text="Internal trigger 0 (ITR0)"/>
					<interpretation key="1" text="Internal trigger 1 (ITR1)"/>
					<interpretation key="2" text="Internal trigger 2 (ITR2)"/>
					<interpretation key="3" text="Internal trigger 3 (ITR3)"/>
					<interpretation key="4" text="TI1 edge detector (TI1F_ED)"/>
					<interpretation key="5" text="Filtered timer input 1 (TI1FP1)"/>
					<interpretation key="6" text="Filtered timer input 2 (TI2FP2)"/>
					<interpretation key="7" text="External trigger input (ETRF)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode"/>
				<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)">
					<interpretation key="0" text="Prescaler OFF"/>
					<interpretation key="1" text="ETRP frequency divided by 2"/>
					<interpretation key="2" text="ETRP frequency divided by 4"/>
					<interpretation key="3" text="ETRP frequency divided by 8"/>
				</field>
				<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable"/>
				<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity"/>
			</register>
			<register name="TIM2_DIER" description="DMA/interrupt enable register" address="0x4000000C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="CC2IE" description="CC 2 interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="CC3IE" description="CC 3 interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="CC4IE" description="CC 4 interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable"/>
				<field bitoffset="9" bitlength="1" name="CC1DE" description="CC 1 DMA request enable"/>
				<field bitoffset="10" bitlength="1" name="CC2DE" description="CC 2 DMA request enable"/>
				<field bitoffset="11" bitlength="1" name="CC3DE" description="CC 3 DMA request enable"/>
				<field bitoffset="12" bitlength="1" name="CC4DE" description="CC 4 DMA request enable"/>
				<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable"/>
				<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable"/>
			</register>
			<register name="TIM2_SR" description="Status register" address="0x40000010" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="CC2IF" description="CC 2 interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="CC3IF" description="CC 3 interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="CC4IF" description="CC 4 interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 overcapture flag"/>
				<field bitoffset="10" bitlength="1" name="CC2OF" description="CC 2 overcapture flag"/>
				<field bitoffset="11" bitlength="1" name="CC3OF" description="CC 3 overcapture flag"/>
				<field bitoffset="12" bitlength="1" name="CC4OF" description="CC 4 overcapture flag"/>
			</register>
			<register name="TIM2_EGR" description="Event generation register" address="0x40000014" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 generation"/>
				<field bitoffset="2" bitlength="1" name="CC2G" description="CC 2 generation"/>
				<field bitoffset="3" bitlength="1" name="CC3G" description="CC 3 generation"/>
				<field bitoffset="4" bitlength="1" name="CC4G" description="CC 4 generation"/>
				<field bitoffset="6" bitlength="1" name="TG" description="Trigger generation"/>
			</register>
			<register name="TIM2_CCMR1" description="CC OUT mode register 1" address="0x40000018" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC1CE" description="Output compare 1 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC2FE" description="Output compare 2 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC2PE" description="Output compare 2 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output compare 2 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 2 to active level on match"/>
					<interpretation key="2" text="Set channel 2 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC2CE" description="Output compare 2 clear enable"/>
			</register>
			<register name="TIM2_CCMR1" description="CC IN mode register 1" address="0x40000018" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input capture 2 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input capture 2 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM2_CCMR2" description="CC OUT mode register 2" address="0x4000001C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC3FE" description="Output compare 3 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC3PE" description="Output compare 3 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output compare 3 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 3 to active level on match"/>
					<interpretation key="2" text="Set channel 3 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC3CE" description="Output compare 3 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC4FE" description="Output compare 4 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC4PE" description="Output compare 4 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output compare 4 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 4 to active level on match"/>
					<interpretation key="2" text="Set channel 4 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC4CE" description="Output compare 4 clear enable"/>
			</register>
			<register name="TIM2_CCMR2" description="CC IN mode register 2" address="0x4000001C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input capture 3 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input capture 3 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input capture 4 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input capture 4 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM2_CCER" description="CC enable register" address="0x40000020" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 complementary output polarity"/>
				<field bitoffset="4" bitlength="1" name="CC2E" description="CC 2 output enable"/>
				<field bitoffset="5" bitlength="1" name="CC2P" description="CC 2 output polarity"/>
				<field bitoffset="7" bitlength="1" name="CC2NP" description="CC 2 complementary output polarity"/>
				<field bitoffset="8" bitlength="1" name="CC3E" description="CC 3 output enable"/>
				<field bitoffset="9" bitlength="1" name="CC3P" description="CC 3 output polarity"/>
				<field bitoffset="11" bitlength="1" name="CC3NP" description="CC 3 complementary output polarity"/>
				<field bitoffset="12" bitlength="1" name="CC4E" description="CC 4 output enable"/>
				<field bitoffset="13" bitlength="1" name="CC4P" description="CC 4 output polarity"/>
				<field bitoffset="15" bitlength="1" name="CC4NP" description="CC 4 output polarity"/>
			</register>
			<register name="TIM2_CNT" description="Counter register" address="0x40000024" access="rw">
				<field bitoffset="0" bitlength="32" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM2_PSC" description="Prescaler register" address="0x40000028" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM2_ARR" description="Auto-reload register" address="0x4000002C" access="rw">
				<field bitoffset="0" bitlength="32" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM2_RCR" description="Repetition counter register" address="0x40000030" access="rw">
				<field bitoffset="0" bitlength="8" name="REP" description="Repetition counter value"/>
			</register>
			<register name="TIM2_CCR1" description="CC register 1" address="0x40000034" access="rw">
				<field bitoffset="0" bitlength="32" name="CCR1" description="CC 1 value"/>
			</register>
			<register name="TIM2_CCR2" description="CC register 2" address="0x40000038" access="rw">
				<field bitoffset="0" bitlength="32" name="CCR2" description="CC 2 value"/>
			</register>
			<register name="TIM2_CCR3" description="CC register 3" address="0x4000003C" access="rw">
				<field bitoffset="0" bitlength="32" name="CCR3" description="CC 3 value"/>
			</register>
			<register name="TIM2_CCR4" description="CC register 4" address="0x40000040" access="rw">
				<field bitoffset="0" bitlength="32" name="CCR4" description="CC 4 value"/>
			</register>
			<register name="TIM2_DCR" description="DMA control register" address="0x40000048" access="rw">
				<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA base address)"/>
				<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA burst length)"/>
			</register>
			<register name="TIM2_DMAR" description="DMA address for full transfer" address="0x4000004C" access="rw">
				<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses"/>
			</register>
			<register name="TIM2_OR" description="Option register" address="0x40000050" access="rw">
				<field bitoffset="10" bitlength="2" name="ITR1_RMP" description="ITR1_RMP[1:0] bits (Internal trigger 1 remap)">
					<interpretation key="0" text="TIM8_TRGOUT"/>
					<interpretation key="1" text="PTP trigger output is connected to TIM2_ITR1"/>
					<interpretation key="2" text="OTG FS SOF is connected to the TIM2_ITR1 input"/>
					<interpretation key="3" text="OTG HS SOF is connected to the TIM2_ITR1 input"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="TIM3" description="General-purpose timer 16b">
			<register name="TIM3_CR1" description="Control register 1" address="0x40000400" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode"/>
				<field bitoffset="4" bitlength="1" name="DIR" description="Direction"/>
				<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)">
					<interpretation key="0" text="Edge-aligned mode"/>
					<interpretation key="1" text="Center-aligned mode 1"/>
					<interpretation key="2" text="Center-aligned mode 2"/>
					<interpretation key="3" text="Center-aligned mode 3"/>
				</field>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM3_CR2" description="Control register 2" address="0x40000404" access="rw">
				<field bitoffset="3" bitlength="1" name="CCDS" description="CC DMA selection"/>
				<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master mode selection)">
					<interpretation key="0" text="Reset"/>
					<interpretation key="1" text="Enable"/>
					<interpretation key="2" text="Update"/>
					<interpretation key="3" text="Compare pulse"/>
					<interpretation key="4" text="Compare - OC1REF signal is used as trigger output(TRGO)"/>
					<interpretation key="5" text="Compare - OC2REF signal is used as trigger output(TRGO)"/>
					<interpretation key="6" text="Compare - OC3REF signal is used as trigger output(TRGO)"/>
					<interpretation key="7" text="Compare - OC4REF signal is used as trigger output(TRGO)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 selection"/>
			</register>
			<register name="TIM3_SMCR" description="Slave mode control register" address="0x40000408" access="rw">
				<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)">
					<interpretation key="0" text="Slave mode disabled"/>
					<interpretation key="1" text="Encoder mode 1"/>
					<interpretation key="2" text="Encoder mode 2"/>
					<interpretation key="3" text="Encoder mode 3"/>
					<interpretation key="4" text="Reset mode"/>
					<interpretation key="5" text="Gated mode"/>
					<interpretation key="6" text="Trigger mode"/>
					<interpretation key="7" text="External clock mode 1"/>
				</field>
				<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)">
					<interpretation key="0" text="Internal trigger 0 (ITR0)"/>
					<interpretation key="1" text="Internal trigger 1 (ITR1)"/>
					<interpretation key="2" text="Internal trigger 2 (ITR2)"/>
					<interpretation key="3" text="Internal trigger 3 (ITR3)"/>
					<interpretation key="4" text="TI1 edge detector (TI1F_ED)"/>
					<interpretation key="5" text="Filtered timer input 1 (TI1FP1)"/>
					<interpretation key="6" text="Filtered timer input 2 (TI2FP2)"/>
					<interpretation key="7" text="External trigger input (ETRF)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode"/>
				<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)">
					<interpretation key="0" text="Prescaler OFF"/>
					<interpretation key="1" text="ETRP frequency divided by 2"/>
					<interpretation key="2" text="ETRP frequency divided by 4"/>
					<interpretation key="3" text="ETRP frequency divided by 8"/>
				</field>
				<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable"/>
				<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity"/>
			</register>
			<register name="TIM3_DIER" description="DMA/interrupt enable register" address="0x4000040C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="CC2IE" description="CC 2 interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="CC3IE" description="CC 3 interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="CC4IE" description="CC 4 interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable"/>
				<field bitoffset="9" bitlength="1" name="CC1DE" description="CC 1 DMA request enable"/>
				<field bitoffset="10" bitlength="1" name="CC2DE" description="CC 2 DMA request enable"/>
				<field bitoffset="11" bitlength="1" name="CC3DE" description="CC 3 DMA request enable"/>
				<field bitoffset="12" bitlength="1" name="CC4DE" description="CC 4 DMA request enable"/>
				<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable"/>
				<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable"/>
			</register>
			<register name="TIM3_SR" description="Status register" address="0x40000410" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="CC2IF" description="CC 2 interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="CC3IF" description="CC 3 interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="CC4IF" description="CC 4 interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 overcapture flag"/>
				<field bitoffset="10" bitlength="1" name="CC2OF" description="CC 2 overcapture flag"/>
				<field bitoffset="11" bitlength="1" name="CC3OF" description="CC 3 overcapture flag"/>
				<field bitoffset="12" bitlength="1" name="CC4OF" description="CC 4 overcapture flag"/>
			</register>
			<register name="TIM3_EGR" description="Event generation register" address="0x40000414" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 generation"/>
				<field bitoffset="2" bitlength="1" name="CC2G" description="CC 2 generation"/>
				<field bitoffset="3" bitlength="1" name="CC3G" description="CC 3 generation"/>
				<field bitoffset="4" bitlength="1" name="CC4G" description="CC 4 generation"/>
				<field bitoffset="6" bitlength="1" name="TG" description="Trigger generation"/>
			</register>
			<register name="TIM3_CCMR1" description="CC OUT mode register 1" address="0x40000418" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC1CE" description="Output compare 1 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC2FE" description="Output compare 2 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC2PE" description="Output compare 2 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output compare 2 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 2 to active level on match"/>
					<interpretation key="2" text="Set channel 2 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC2CE" description="Output compare 2 clear enable"/>
			</register>
			<register name="TIM3_CCMR1" description="CC IN mode register 1" address="0x40000418" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input capture 2 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input capture 2 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM3_CCMR2" description="CC OUT mode register 2" address="0x4000041C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC3FE" description="Output compare 3 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC3PE" description="Output compare 3 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output compare 3 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 3 to active level on match"/>
					<interpretation key="2" text="Set channel 3 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC3CE" description="Output compare 3 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC4FE" description="Output compare 4 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC4PE" description="Output compare 4 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output compare 4 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 4 to active level on match"/>
					<interpretation key="2" text="Set channel 4 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC4CE" description="Output compare 4 clear enable"/>
			</register>
			<register name="TIM3_CCMR2" description="CC IN mode register 2" address="0x4000041C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input capture 3 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input capture 3 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input capture 4 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input capture 4 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM3_CCER" description="CC enable register" address="0x40000420" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 complementary output polarity"/>
				<field bitoffset="4" bitlength="1" name="CC2E" description="CC 2 output enable"/>
				<field bitoffset="5" bitlength="1" name="CC2P" description="CC 2 output polarity"/>
				<field bitoffset="7" bitlength="1" name="CC2NP" description="CC 2 complementary output polarity"/>
				<field bitoffset="8" bitlength="1" name="CC3E" description="CC 3 output enable"/>
				<field bitoffset="9" bitlength="1" name="CC3P" description="CC 3 output polarity"/>
				<field bitoffset="11" bitlength="1" name="CC3NP" description="CC 3 complementary output polarity"/>
				<field bitoffset="12" bitlength="1" name="CC4E" description="CC 4 output enable"/>
				<field bitoffset="13" bitlength="1" name="CC4P" description="CC 4 output polarity"/>
				<field bitoffset="15" bitlength="1" name="CC4NP" description="CC 4 output polarity"/>
			</register>
			<register name="TIM3_CNT" description="Counter register" address="0x40000424" access="rw">
				<field bitoffset="0" bitlength="16" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM3_PSC" description="Prescaler register" address="0x40000428" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM3_ARR" description="Auto-reload register" address="0x4000042C" access="rw">
				<field bitoffset="0" bitlength="16" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM3_RCR" description="Repetition counter register" address="0x40000430" access="rw">
				<field bitoffset="0" bitlength="8" name="REP" description="Repetition counter value"/>
			</register>
			<register name="TIM3_CCR1" description="CC register 1" address="0x40000434" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR1" description="CC 1 value"/>
			</register>
			<register name="TIM3_CCR2" description="CC register 2" address="0x40000438" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR2" description="CC 2 value"/>
			</register>
			<register name="TIM3_CCR3" description="CC register 3" address="0x4000043C" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR3" description="CC 3 value"/>
			</register>
			<register name="TIM3_CCR4" description="CC register 4" address="0x40000440" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR4" description="CC 4 value"/>
			</register>
			<register name="TIM3_DCR" description="DMA control register" address="0x40000448" access="rw">
				<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA base address)"/>
				<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA burst length)"/>
			</register>
			<register name="TIM3_DMAR" description="DMA address for full transfer" address="0x4000044C" access="rw">
				<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses"/>
			</register>
			<register name="TIM3_OR" description="Option register" address="0x40000450" access="rw">
				<field bitoffset="6" bitlength="2" name="TI4_RMP" description="TI4_RMP[1:0] bits (Timer input 4 remap)">
					<interpretation key="0" text="TIM5 Channel4 is connected to the GPIO"/>
					<interpretation key="1" text="The LSI internal clock is connected to the TIM5"/>
					<interpretation key="2" text="The LSE internal clock is connected to the TIM5"/>
					<interpretation key="3" text="The RTC internal clock is connected to the TIM5"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="TIM4" description="General-purpose timer 16b">
			<register name="TIM4_CR1" description="Control register 1" address="0x40000800" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode"/>
				<field bitoffset="4" bitlength="1" name="DIR" description="Direction"/>
				<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)">
					<interpretation key="0" text="Edge-aligned mode"/>
					<interpretation key="1" text="Center-aligned mode 1"/>
					<interpretation key="2" text="Center-aligned mode 2"/>
					<interpretation key="3" text="Center-aligned mode 3"/>
				</field>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM4_CR2" description="Control register 2" address="0x40000804" access="rw">
				<field bitoffset="3" bitlength="1" name="CCDS" description="CC DMA selection"/>
				<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master mode selection)">
					<interpretation key="0" text="Reset"/>
					<interpretation key="1" text="Enable"/>
					<interpretation key="2" text="Update"/>
					<interpretation key="3" text="Compare pulse"/>
					<interpretation key="4" text="Compare - OC1REF signal is used as trigger output(TRGO)"/>
					<interpretation key="5" text="Compare - OC2REF signal is used as trigger output(TRGO)"/>
					<interpretation key="6" text="Compare - OC3REF signal is used as trigger output(TRGO)"/>
					<interpretation key="7" text="Compare - OC4REF signal is used as trigger output(TRGO)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 selection"/>
			</register>
			<register name="TIM4_SMCR" description="Slave mode control register" address="0x40000808" access="rw">
				<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)">
					<interpretation key="0" text="Slave mode disabled"/>
					<interpretation key="1" text="Encoder mode 1"/>
					<interpretation key="2" text="Encoder mode 2"/>
					<interpretation key="3" text="Encoder mode 3"/>
					<interpretation key="4" text="Reset mode"/>
					<interpretation key="5" text="Gated mode"/>
					<interpretation key="6" text="Trigger mode"/>
					<interpretation key="7" text="External clock mode 1"/>
				</field>
				<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)">
					<interpretation key="0" text="Internal trigger 0 (ITR0)"/>
					<interpretation key="1" text="Internal trigger 1 (ITR1)"/>
					<interpretation key="2" text="Internal trigger 2 (ITR2)"/>
					<interpretation key="3" text="Internal trigger 3 (ITR3)"/>
					<interpretation key="4" text="TI1 edge detector (TI1F_ED)"/>
					<interpretation key="5" text="Filtered timer input 1 (TI1FP1)"/>
					<interpretation key="6" text="Filtered timer input 2 (TI2FP2)"/>
					<interpretation key="7" text="External trigger input (ETRF)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode"/>
				<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)">
					<interpretation key="0" text="Prescaler OFF"/>
					<interpretation key="1" text="ETRP frequency divided by 2"/>
					<interpretation key="2" text="ETRP frequency divided by 4"/>
					<interpretation key="3" text="ETRP frequency divided by 8"/>
				</field>
				<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable"/>
				<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity"/>
			</register>
			<register name="TIM4_DIER" description="DMA/interrupt enable register" address="0x4000080C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="CC2IE" description="CC 2 interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="CC3IE" description="CC 3 interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="CC4IE" description="CC 4 interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable"/>
				<field bitoffset="9" bitlength="1" name="CC1DE" description="CC 1 DMA request enable"/>
				<field bitoffset="10" bitlength="1" name="CC2DE" description="CC 2 DMA request enable"/>
				<field bitoffset="11" bitlength="1" name="CC3DE" description="CC 3 DMA request enable"/>
				<field bitoffset="12" bitlength="1" name="CC4DE" description="CC 4 DMA request enable"/>
				<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable"/>
				<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable"/>
			</register>
			<register name="TIM4_SR" description="Status register" address="0x40000810" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="CC2IF" description="CC 2 interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="CC3IF" description="CC 3 interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="CC4IF" description="CC 4 interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 overcapture flag"/>
				<field bitoffset="10" bitlength="1" name="CC2OF" description="CC 2 overcapture flag"/>
				<field bitoffset="11" bitlength="1" name="CC3OF" description="CC 3 overcapture flag"/>
				<field bitoffset="12" bitlength="1" name="CC4OF" description="CC 4 overcapture flag"/>
			</register>
			<register name="TIM4_EGR" description="Event generation register" address="0x40000814" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 generation"/>
				<field bitoffset="2" bitlength="1" name="CC2G" description="CC 2 generation"/>
				<field bitoffset="3" bitlength="1" name="CC3G" description="CC 3 generation"/>
				<field bitoffset="4" bitlength="1" name="CC4G" description="CC 4 generation"/>
				<field bitoffset="6" bitlength="1" name="TG" description="Trigger generation"/>
			</register>
			<register name="TIM4_CCMR1" description="CC OUT mode register 1" address="0x40000818" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC1CE" description="Output compare 1 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC2FE" description="Output compare 2 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC2PE" description="Output compare 2 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output compare 2 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 2 to active level on match"/>
					<interpretation key="2" text="Set channel 2 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC2CE" description="Output compare 2 clear enable"/>
			</register>
			<register name="TIM4_CCMR1" description="CC IN mode register 1" address="0x40000818" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input capture 2 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input capture 2 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM4_CCMR2" description="CC OUT mode register 2" address="0x4000081C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC3FE" description="Output compare 3 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC3PE" description="Output compare 3 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output compare 3 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 3 to active level on match"/>
					<interpretation key="2" text="Set channel 3 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC3CE" description="Output compare 3 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC4FE" description="Output compare 4 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC4PE" description="Output compare 4 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output compare 4 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 4 to active level on match"/>
					<interpretation key="2" text="Set channel 4 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC4CE" description="Output compare 4 clear enable"/>
			</register>
			<register name="TIM4_CCMR2" description="CC IN mode register 2" address="0x4000081C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input capture 3 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input capture 3 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input capture 4 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input capture 4 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM4_CCER" description="CC enable register" address="0x40000820" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 complementary output polarity"/>
				<field bitoffset="4" bitlength="1" name="CC2E" description="CC 2 output enable"/>
				<field bitoffset="5" bitlength="1" name="CC2P" description="CC 2 output polarity"/>
				<field bitoffset="7" bitlength="1" name="CC2NP" description="CC 2 complementary output polarity"/>
				<field bitoffset="8" bitlength="1" name="CC3E" description="CC 3 output enable"/>
				<field bitoffset="9" bitlength="1" name="CC3P" description="CC 3 output polarity"/>
				<field bitoffset="11" bitlength="1" name="CC3NP" description="CC 3 complementary output polarity"/>
				<field bitoffset="12" bitlength="1" name="CC4E" description="CC 4 output enable"/>
				<field bitoffset="13" bitlength="1" name="CC4P" description="CC 4 output polarity"/>
				<field bitoffset="15" bitlength="1" name="CC4NP" description="CC 4 output polarity"/>
			</register>
			<register name="TIM4_CNT" description="Counter register" address="0x40000824" access="rw">
				<field bitoffset="0" bitlength="16" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM4_PSC" description="Prescaler register" address="0x40000828" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM4_ARR" description="Auto-reload register" address="0x4000082C" access="rw">
				<field bitoffset="0" bitlength="16" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM4_RCR" description="Repetition counter register" address="0x40000830" access="rw">
				<field bitoffset="0" bitlength="8" name="REP" description="Repetition counter value"/>
			</register>
			<register name="TIM4_CCR1" description="CC register 1" address="0x40000834" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR1" description="CC 1 value"/>
			</register>
			<register name="TIM4_CCR2" description="CC register 2" address="0x40000838" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR2" description="CC 2 value"/>
			</register>
			<register name="TIM4_CCR3" description="CC register 3" address="0x4000083C" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR3" description="CC 3 value"/>
			</register>
			<register name="TIM4_CCR4" description="CC register 4" address="0x40000840" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR4" description="CC 4 value"/>
			</register>
			<register name="TIM4_DCR" description="DMA control register" address="0x40000848" access="rw">
				<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA base address)"/>
				<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA burst length)"/>
			</register>
			<register name="TIM4_DMAR" description="DMA address for full transfer" address="0x4000084C" access="rw">
				<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses"/>
			</register>
			<register name="TIM4_OR" description="Option register" address="0x40000850" access="rw">
				<field bitoffset="6" bitlength="2" name="TI4_RMP" description="TI4_RMP[1:0] bits (Timer input 4 remap)">
					<interpretation key="0" text="TIM5 Channel4 is connected to the GPIO"/>
					<interpretation key="1" text="The LSI internal clock is connected to the TIM5"/>
					<interpretation key="2" text="The LSE internal clock is connected to the TIM5"/>
					<interpretation key="3" text="The RTC internal clock is connected to the TIM5"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="TIM5" description="General-purpose timer 32b">
			<register name="TIM5_CR1" description="Control register 1" address="0x40000C00" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode"/>
				<field bitoffset="4" bitlength="1" name="DIR" description="Direction"/>
				<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)">
					<interpretation key="0" text="Edge-aligned mode"/>
					<interpretation key="1" text="Center-aligned mode 1"/>
					<interpretation key="2" text="Center-aligned mode 2"/>
					<interpretation key="3" text="Center-aligned mode 3"/>
				</field>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM5_CR2" description="Control register 2" address="0x40000C04" access="rw">
				<field bitoffset="3" bitlength="1" name="CCDS" description="CC DMA selection"/>
				<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master mode selection)">
					<interpretation key="0" text="Reset"/>
					<interpretation key="1" text="Enable"/>
					<interpretation key="2" text="Update"/>
					<interpretation key="3" text="Compare pulse"/>
					<interpretation key="4" text="Compare - OC1REF signal is used as trigger output(TRGO)"/>
					<interpretation key="5" text="Compare - OC2REF signal is used as trigger output(TRGO)"/>
					<interpretation key="6" text="Compare - OC3REF signal is used as trigger output(TRGO)"/>
					<interpretation key="7" text="Compare - OC4REF signal is used as trigger output(TRGO)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 selection"/>
			</register>
			<register name="TIM5_SMCR" description="Slave mode control register" address="0x40000C08" access="rw">
				<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)">
					<interpretation key="0" text="Slave mode disabled"/>
					<interpretation key="1" text="Encoder mode 1"/>
					<interpretation key="2" text="Encoder mode 2"/>
					<interpretation key="3" text="Encoder mode 3"/>
					<interpretation key="4" text="Reset mode"/>
					<interpretation key="5" text="Gated mode"/>
					<interpretation key="6" text="Trigger mode"/>
					<interpretation key="7" text="External clock mode 1"/>
				</field>
				<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)">
					<interpretation key="0" text="Internal trigger 0 (ITR0)"/>
					<interpretation key="1" text="Internal trigger 1 (ITR1)"/>
					<interpretation key="2" text="Internal trigger 2 (ITR2)"/>
					<interpretation key="3" text="Internal trigger 3 (ITR3)"/>
					<interpretation key="4" text="TI1 edge detector (TI1F_ED)"/>
					<interpretation key="5" text="Filtered timer input 1 (TI1FP1)"/>
					<interpretation key="6" text="Filtered timer input 2 (TI2FP2)"/>
					<interpretation key="7" text="External trigger input (ETRF)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode"/>
				<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)">
					<interpretation key="0" text="Prescaler OFF"/>
					<interpretation key="1" text="ETRP frequency divided by 2"/>
					<interpretation key="2" text="ETRP frequency divided by 4"/>
					<interpretation key="3" text="ETRP frequency divided by 8"/>
				</field>
				<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable"/>
				<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity"/>
			</register>
			<register name="TIM5_DIER" description="DMA/interrupt enable register" address="0x40000C0C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="CC2IE" description="CC 2 interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="CC3IE" description="CC 3 interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="CC4IE" description="CC 4 interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable"/>
				<field bitoffset="9" bitlength="1" name="CC1DE" description="CC 1 DMA request enable"/>
				<field bitoffset="10" bitlength="1" name="CC2DE" description="CC 2 DMA request enable"/>
				<field bitoffset="11" bitlength="1" name="CC3DE" description="CC 3 DMA request enable"/>
				<field bitoffset="12" bitlength="1" name="CC4DE" description="CC 4 DMA request enable"/>
				<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable"/>
				<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable"/>
			</register>
			<register name="TIM5_SR" description="Status register" address="0x40000C10" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="CC2IF" description="CC 2 interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="CC3IF" description="CC 3 interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="CC4IF" description="CC 4 interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 overcapture flag"/>
				<field bitoffset="10" bitlength="1" name="CC2OF" description="CC 2 overcapture flag"/>
				<field bitoffset="11" bitlength="1" name="CC3OF" description="CC 3 overcapture flag"/>
				<field bitoffset="12" bitlength="1" name="CC4OF" description="CC 4 overcapture flag"/>
			</register>
			<register name="TIM5_EGR" description="Event generation register" address="0x40000C14" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 generation"/>
				<field bitoffset="2" bitlength="1" name="CC2G" description="CC 2 generation"/>
				<field bitoffset="3" bitlength="1" name="CC3G" description="CC 3 generation"/>
				<field bitoffset="4" bitlength="1" name="CC4G" description="CC 4 generation"/>
				<field bitoffset="6" bitlength="1" name="TG" description="Trigger generation"/>
			</register>
			<register name="TIM5_CCMR1" description="CC OUT mode register 1" address="0x40000C18" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC1CE" description="Output compare 1 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC2FE" description="Output compare 2 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC2PE" description="Output compare 2 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output compare 2 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 2 to active level on match"/>
					<interpretation key="2" text="Set channel 2 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC2CE" description="Output compare 2 clear enable"/>
			</register>
			<register name="TIM5_CCMR1" description="CC IN mode register 1" address="0x40000C18" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input capture 2 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input capture 2 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM5_CCMR2" description="CC OUT mode register 2" address="0x40000C1C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC3FE" description="Output compare 3 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC3PE" description="Output compare 3 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output compare 3 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 3 to active level on match"/>
					<interpretation key="2" text="Set channel 3 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC3CE" description="Output compare 3 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC4FE" description="Output compare 4 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC4PE" description="Output compare 4 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output compare 4 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 4 to active level on match"/>
					<interpretation key="2" text="Set channel 4 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC4CE" description="Output compare 4 clear enable"/>
			</register>
			<register name="TIM5_CCMR2" description="CC IN mode register 2" address="0x40000C1C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input capture 3 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input capture 3 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input capture 4 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input capture 4 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM5_CCER" description="CC enable register" address="0x40000C20" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 complementary output polarity"/>
				<field bitoffset="4" bitlength="1" name="CC2E" description="CC 2 output enable"/>
				<field bitoffset="5" bitlength="1" name="CC2P" description="CC 2 output polarity"/>
				<field bitoffset="7" bitlength="1" name="CC2NP" description="CC 2 complementary output polarity"/>
				<field bitoffset="8" bitlength="1" name="CC3E" description="CC 3 output enable"/>
				<field bitoffset="9" bitlength="1" name="CC3P" description="CC 3 output polarity"/>
				<field bitoffset="11" bitlength="1" name="CC3NP" description="CC 3 complementary output polarity"/>
				<field bitoffset="12" bitlength="1" name="CC4E" description="CC 4 output enable"/>
				<field bitoffset="13" bitlength="1" name="CC4P" description="CC 4 output polarity"/>
				<field bitoffset="15" bitlength="1" name="CC4NP" description="CC 4 output polarity"/>
			</register>
			<register name="TIM5_CNT" description="Counter register" address="0x40000C24" access="rw">
				<field bitoffset="0" bitlength="32" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM5_PSC" description="Prescaler register" address="0x40000C28" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM5_ARR" description="Auto-reload register" address="0x40000C2C" access="rw">
				<field bitoffset="0" bitlength="32" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM5_RCR" description="Repetition counter register" address="0x40000C30" access="rw">
				<field bitoffset="0" bitlength="8" name="REP" description="Repetition counter value"/>
			</register>
			<register name="TIM5_CCR1" description="CC register 1" address="0x40000C34" access="rw">
				<field bitoffset="0" bitlength="32" name="CCR1" description="CC 1 value"/>
			</register>
			<register name="TIM5_CCR2" description="CC register 2" address="0x40000C38" access="rw">
				<field bitoffset="0" bitlength="32" name="CCR2" description="CC 2 value"/>
			</register>
			<register name="TIM5_CCR3" description="CC register 3" address="0x40000C3C" access="rw">
				<field bitoffset="0" bitlength="32" name="CCR3" description="CC 3 value"/>
			</register>
			<register name="TIM5_CCR4" description="CC register 4" address="0x40000C40" access="rw">
				<field bitoffset="0" bitlength="32" name="CCR4" description="CC 4 value"/>
			</register>
			<register name="TIM5_DCR" description="DMA control register" address="0x40000C48" access="rw">
				<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA base address)"/>
				<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA burst length)"/>
			</register>
			<register name="TIM5_DMAR" description="DMA address for full transfer" address="0x40000C4C" access="rw">
				<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses"/>
			</register>
			<register name="TIM5_OR" description="Option register" address="0x40000C50" access="rw">
				<field bitoffset="6" bitlength="2" name="TI4_RMP" description="TI4_RMP[1:0] bits (Timer input 4 remap)">
					<interpretation key="0" text="TIM5 Channel4 is connected to the GPIO"/>
					<interpretation key="1" text="The LSI internal clock is connected to the TIM5"/>
					<interpretation key="2" text="The LSE internal clock is connected to the TIM5"/>
					<interpretation key="3" text="The RTC internal clock is connected to the TIM5"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="TIM6" description="Basic timer 16b">
			<register name="TIM6_CR1" description="Control register 1" address="0x40001000" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode"/>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
			</register>
			<register name="TIM6_CR2" description="Control register 2" address="0x40001004" access="rw">
				<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master mode selection)">
					<interpretation key="0" text="Reset"/>
					<interpretation key="1" text="Enable"/>
					<interpretation key="2" text="Update"/>
					<interpretation key="3" text="Compare pulse"/>
					<interpretation key="4" text="Compare - OC1REF signal is used as trigger output(TRGO)"/>
					<interpretation key="5" text="Compare - OC2REF signal is used as trigger output(TRGO)"/>
					<interpretation key="6" text="Compare - OC3REF signal is used as trigger output(TRGO)"/>
					<interpretation key="7" text="Compare - OC4REF signal is used as trigger output(TRGO)"/>
				</field>
			</register>
			<register name="TIM6_DIER" description="DMA/interrupt enable register" address="0x4000100C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable"/>
			</register>
			<register name="TIM6_SR" description="Status register" address="0x40001010" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt flag"/>
			</register>
			<register name="TIM6_EGR" description="Event generation register" address="0x40001014" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update generation"/>
			</register>
			<register name="TIM6_CNT" description="Counter register" address="0x40001024" access="rw">
				<field bitoffset="0" bitlength="16" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM6_PSC" description="Prescaler register" address="0x40001028" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM6_ARR" description="Auto-reload register" address="0x4000102C" access="rw">
				<field bitoffset="0" bitlength="16" name="ARR" description="Actual auto-reload Value"/>
			</register>
		</registergroup>
		<registergroup name="TIM7" description="Basic timer 16b">
			<register name="TIM7_CR1" description="Control register 1" address="0x40001400" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode"/>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
			</register>
			<register name="TIM7_CR2" description="Control register 2" address="0x40001404" access="rw">
				<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master mode selection)">
					<interpretation key="0" text="Reset"/>
					<interpretation key="1" text="Enable"/>
					<interpretation key="2" text="Update"/>
					<interpretation key="3" text="Compare pulse"/>
					<interpretation key="4" text="Compare - OC1REF signal is used as trigger output(TRGO)"/>
					<interpretation key="5" text="Compare - OC2REF signal is used as trigger output(TRGO)"/>
					<interpretation key="6" text="Compare - OC3REF signal is used as trigger output(TRGO)"/>
					<interpretation key="7" text="Compare - OC4REF signal is used as trigger output(TRGO)"/>
				</field>
			</register>
			<register name="TIM7_DIER" description="DMA/interrupt enable register" address="0x4000140C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable"/>
			</register>
			<register name="TIM7_SR" description="Status register" address="0x40001410" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt flag"/>
			</register>
			<register name="TIM7_EGR" description="Event generation register" address="0x40001414" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update generation"/>
			</register>
			<register name="TIM7_CNT" description="Counter register" address="0x40001424" access="rw">
				<field bitoffset="0" bitlength="16" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM7_PSC" description="Prescaler register" address="0x40001428" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM7_ARR" description="Auto-reload register" address="0x4000142C" access="rw">
				<field bitoffset="0" bitlength="16" name="ARR" description="Actual auto-reload Value"/>
			</register>
		</registergroup>
		<registergroup name="TIM8" description="Advanced-control timer 16b">
			<register name="TIM8_CR1" description="Control register 1" address="0x40010400" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode"/>
				<field bitoffset="4" bitlength="1" name="DIR" description="Direction"/>
				<field bitoffset="5" bitlength="2" name="CMS" description="CMS[1:0] bits (Center-aligned mode selection)">
					<interpretation key="0" text="Edge-aligned mode"/>
					<interpretation key="1" text="Center-aligned mode 1"/>
					<interpretation key="2" text="Center-aligned mode 2"/>
					<interpretation key="3" text="Center-aligned mode 3"/>
				</field>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM8_CR2" description="Control register 2" address="0x40010404" access="rw">
				<field bitoffset="0" bitlength="1" name="CCPC" description="CC preloaded control"/>
				<field bitoffset="2" bitlength="1" name="CCUS" description="CC control update selection"/>
				<field bitoffset="3" bitlength="1" name="CCDS" description="CC DMA selection"/>
				<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master mode selection)">
					<interpretation key="0" text="Reset"/>
					<interpretation key="1" text="Enable"/>
					<interpretation key="2" text="Update"/>
					<interpretation key="3" text="Compare pulse"/>
					<interpretation key="4" text="Compare - OC1REF signal is used as trigger output(TRGO)"/>
					<interpretation key="5" text="Compare - OC2REF signal is used as trigger output(TRGO)"/>
					<interpretation key="6" text="Compare - OC3REF signal is used as trigger output(TRGO)"/>
					<interpretation key="7" text="Compare - OC4REF signal is used as trigger output(TRGO)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="TI1S" description="TI1 selection"/>
				<field bitoffset="8" bitlength="1" name="OIS1" description="Output Idle state 1 (OC1 output)"/>
				<field bitoffset="9" bitlength="1" name="OIS1N" description="Output Idle state 1 (OC1N output)"/>
				<field bitoffset="10" bitlength="1" name="OIS2" description="Output Idle state 2 (OC2 output)"/>
				<field bitoffset="11" bitlength="1" name="OIS2N" description="Output Idle state 2 (OC2N output)"/>
				<field bitoffset="12" bitlength="1" name="OIS3" description="Output Idle state 3 (OC3 output)"/>
				<field bitoffset="13" bitlength="1" name="OIS3N" description="Output Idle state 3 (OC3N output)"/>
				<field bitoffset="14" bitlength="1" name="OIS4" description="Output Idle state 4 (OC4 output)"/>
			</register>
			<register name="TIM8_SMCR" description="Slave mode control register" address="0x40010408" access="rw">
				<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)">
					<interpretation key="0" text="Slave mode disabled"/>
					<interpretation key="1" text="Encoder mode 1"/>
					<interpretation key="2" text="Encoder mode 2"/>
					<interpretation key="3" text="Encoder mode 3"/>
					<interpretation key="4" text="Reset mode"/>
					<interpretation key="5" text="Gated mode"/>
					<interpretation key="6" text="Trigger mode"/>
					<interpretation key="7" text="External clock mode 1"/>
				</field>
				<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)">
					<interpretation key="0" text="Internal trigger 0 (ITR0)"/>
					<interpretation key="1" text="Internal trigger 1 (ITR1)"/>
					<interpretation key="2" text="Internal trigger 2 (ITR2)"/>
					<interpretation key="3" text="Internal trigger 3 (ITR3)"/>
					<interpretation key="4" text="TI1 edge detector (TI1F_ED)"/>
					<interpretation key="5" text="Filtered timer input 1 (TI1FP1)"/>
					<interpretation key="6" text="Filtered timer input 2 (TI2FP2)"/>
					<interpretation key="7" text="External trigger input (ETRF)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode"/>
				<field bitoffset="8" bitlength="4" name="ETF" description="ETF[3:0] bits (External trigger filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="12" bitlength="2" name="ETPS" description="ETPS[1:0] bits (External trigger prescaler)">
					<interpretation key="0" text="Prescaler OFF"/>
					<interpretation key="1" text="ETRP frequency divided by 2"/>
					<interpretation key="2" text="ETRP frequency divided by 4"/>
					<interpretation key="3" text="ETRP frequency divided by 8"/>
				</field>
				<field bitoffset="14" bitlength="1" name="ECE" description="External clock enable"/>
				<field bitoffset="15" bitlength="1" name="ETP" description="External trigger polarity"/>
			</register>
			<register name="TIM8_DIER" description="DMA/interrupt enable register" address="0x4001040C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="CC2IE" description="CC 2 interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="CC3IE" description="CC 3 interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="CC4IE" description="CC 4 interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="COMIE" description="COM interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="BIE" description="Break interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="UDE" description="Update DMA request enable"/>
				<field bitoffset="9" bitlength="1" name="CC1DE" description="CC 1 DMA request enable"/>
				<field bitoffset="10" bitlength="1" name="CC2DE" description="CC 2 DMA request enable"/>
				<field bitoffset="11" bitlength="1" name="CC3DE" description="CC 3 DMA request enable"/>
				<field bitoffset="12" bitlength="1" name="CC4DE" description="CC 4 DMA request enable"/>
				<field bitoffset="13" bitlength="1" name="COMDE" description="COM DMA request enable"/>
				<field bitoffset="14" bitlength="1" name="TDE" description="Trigger DMA request enable"/>
			</register>
			<register name="TIM8_SR" description="Status register" address="0x40010410" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="CC2IF" description="CC 2 interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="CC3IF" description="CC 3 interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="CC4IF" description="CC 4 interrupt flag"/>
				<field bitoffset="5" bitlength="1" name="COMIF" description="COM interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt flag"/>
				<field bitoffset="7" bitlength="1" name="BIF" description="Break interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 overcapture flag"/>
				<field bitoffset="10" bitlength="1" name="CC2OF" description="CC 2 overcapture flag"/>
				<field bitoffset="11" bitlength="1" name="CC3OF" description="CC 3 overcapture flag"/>
				<field bitoffset="12" bitlength="1" name="CC4OF" description="CC 4 overcapture flag"/>
			</register>
			<register name="TIM8_EGR" description="Event generation register" address="0x40010414" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 generation"/>
				<field bitoffset="2" bitlength="1" name="CC2G" description="CC 2 generation"/>
				<field bitoffset="3" bitlength="1" name="CC3G" description="CC 3 generation"/>
				<field bitoffset="4" bitlength="1" name="CC4G" description="CC 4 generation"/>
				<field bitoffset="5" bitlength="1" name="COMG" description="CC control update generation"/>
				<field bitoffset="6" bitlength="1" name="TG" description="Trigger generation"/>
				<field bitoffset="7" bitlength="1" name="BG" description="Break generation"/>
			</register>
			<register name="TIM8_CCMR1" description="CC OUT mode register 1" address="0x40010418" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC1CE" description="Output compare 1 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC2FE" description="Output compare 2 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC2PE" description="Output compare 2 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output compare 2 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 2 to active level on match"/>
					<interpretation key="2" text="Set channel 2 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC2CE" description="Output compare 2 clear enable"/>
			</register>
			<register name="TIM8_CCMR1" description="CC IN mode register 1" address="0x40010418" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input capture 2 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input capture 2 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM8_CCMR2" description="CC OUT mode register 2" address="0x4001041C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC3FE" description="Output compare 3 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC3PE" description="Output compare 3 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC3M" description="OC3M[2:0] bits (Output compare 3 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 3 to active level on match"/>
					<interpretation key="2" text="Set channel 3 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="7" bitlength="1" name="OC3CE" description="Output compare 3 clear enable"/>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC4FE" description="Output compare 4 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC4PE" description="Output compare 4 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC4M" description="OC4M[2:0] bits (Output compare 4 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 4 to active level on match"/>
					<interpretation key="2" text="Set channel 4 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="15" bitlength="1" name="OC4CE" description="Output compare 4 clear enable"/>
			</register>
			<register name="TIM8_CCMR2" description="CC IN mode register 2" address="0x4001041C" access="rw">
				<field bitoffset="0" bitlength="2" name="CC3S" description="CC3S[1:0] bits (CC 3 Selection)">
					<interpretation key="0" text="CC3 channel is configured as output"/>
					<interpretation key="1" text="CC3 channel is configured as input, IC3 is mapped on TI3"/>
					<interpretation key="2" text="CC3 channel is configured as input, IC3 is mapped on TI4"/>
					<interpretation key="3" text="CC3 channel is configured as input, IC3 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC3PSC" description="IC3PSC[1:0] bits (Input capture 3 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC3F" description="IC3F[3:0] bits (Input capture 3 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC4S" description="CC4S[1:0] bits (CC 4 selection)">
					<interpretation key="0" text="CC4 channel is configured as output"/>
					<interpretation key="1" text="CC4 channel is configured as input, IC4 is mapped on TI4"/>
					<interpretation key="2" text="CC4 channel is configured as input, IC4 is mapped on TI3"/>
					<interpretation key="3" text="CC4 channel is configured as input, IC4 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC4PSC" description="IC4PSC[1:0] bits (Input capture 4 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC4F" description="IC4F[3:0] bits (Input capture 4 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM8_CCER" description="CC enable register" address="0x40010420" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="2" bitlength="1" name="CC1NE" description="CC 1 complementary output enable"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 complementary output polarity"/>
				<field bitoffset="4" bitlength="1" name="CC2E" description="CC 2 output enable"/>
				<field bitoffset="5" bitlength="1" name="CC2P" description="CC 2 output polarity"/>
				<field bitoffset="6" bitlength="1" name="CC2NE" description="CC 2 complementary output enable"/>
				<field bitoffset="7" bitlength="1" name="CC2NP" description="CC 2 complementary output polarity"/>
				<field bitoffset="8" bitlength="1" name="CC3E" description="CC 3 output enable"/>
				<field bitoffset="9" bitlength="1" name="CC3P" description="CC 3 output polarity"/>
				<field bitoffset="10" bitlength="1" name="CC3NE" description="CC 3 complementary output enable"/>
				<field bitoffset="11" bitlength="1" name="CC3NP" description="CC 3 complementary output polarity"/>
				<field bitoffset="12" bitlength="1" name="CC4E" description="CC 4 output enable"/>
				<field bitoffset="13" bitlength="1" name="CC4P" description="CC 4 output polarity"/>
			</register>
			<register name="TIM8_CNT" description="Counter register" address="0x40010424" access="rw">
				<field bitoffset="0" bitlength="16" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM8_PSC" description="Prescaler register" address="0x40010428" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM8_ARR" description="Auto-reload register" address="0x4001042C" access="rw">
				<field bitoffset="0" bitlength="16" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM8_RCR" description="Repetition counter register" address="0x40010430" access="rw">
				<field bitoffset="0" bitlength="8" name="REP" description="Repetition counter value"/>
			</register>
			<register name="TIM8_CCR1" description="CC register 1" address="0x40010434" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR1" description="CC 1 value"/>
			</register>
			<register name="TIM8_CCR2" description="CC register 2" address="0x40010438" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR2" description="CC 2 value"/>
			</register>
			<register name="TIM8_CCR3" description="CC register 3" address="0x4001043C" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR3" description="CC 3 value"/>
			</register>
			<register name="TIM8_CCR4" description="CC register 4" address="0x40010440" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR4" description="CC 4 value"/>
			</register>
			<register name="TIM8_BDTR" description="Break/dead-time register" address="0x40010444" access="rw">
				<field bitoffset="0" bitlength="8" name="DTG" description="DTG[0:7] bits (Dead-time generator set-up)"/>
				<field bitoffset="8" bitlength="2" name="LOCK" description="LOCK[1:0] bits (Lock configuration)">
					<interpretation key="0" text="Lock off"/>
					<interpretation key="1" text="Lock level 1"/>
					<interpretation key="2" text="Lock level 2"/>
					<interpretation key="3" text="Lock level 3"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OSSI" description="Off-state selection for Idle mode"/>
				<field bitoffset="11" bitlength="1" name="OSSR" description="Off-state selection for Run mode"/>
				<field bitoffset="12" bitlength="1" name="BKE" description="Break enable"/>
				<field bitoffset="13" bitlength="1" name="BKP" description="Break polarity"/>
				<field bitoffset="14" bitlength="1" name="AOE" description="Automatic output enable"/>
				<field bitoffset="15" bitlength="1" name="MOE" description="Main output enable"/>
			</register>
			<register name="TIM8_DCR" description="DMA control register" address="0x40010448" access="rw">
				<field bitoffset="0" bitlength="5" name="DBA" description="DBA[4:0] bits (DMA base address)"/>
				<field bitoffset="8" bitlength="5" name="DBL" description="DBL[4:0] bits (DMA burst length)"/>
			</register>
			<register name="TIM8_DMAR" description="DMA address for full transfer" address="0x4001044C" access="rw">
				<field bitoffset="0" bitlength="16" name="DMAB" description="DMA register for burst accesses"/>
			</register>
		</registergroup>
		<registergroup name="TIM9" description="General-purpose simple timer 16b">
			<register name="TIM9_CR1" description="Control register 1" address="0x40014000" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode"/>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM9_CR2" description="Control register 2" address="0x40014004" access="rw">
				<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master mode selection)">
					<interpretation key="0" text="Reset"/>
					<interpretation key="1" text="Enable"/>
					<interpretation key="2" text="Update"/>
					<interpretation key="3" text="Compare pulse"/>
					<interpretation key="4" text="Compare - OC1REF signal is used as trigger output(TRGO)"/>
					<interpretation key="5" text="Compare - OC2REF signal is used as trigger output(TRGO)"/>
					<interpretation key="6" text="Compare - OC3REF signal is used as trigger output(TRGO)"/>
					<interpretation key="7" text="Compare - OC4REF signal is used as trigger output(TRGO)"/>
				</field>
			</register>
			<register name="TIM9_SMCR" description="Slave mode control register" address="0x40014008" access="rw">
				<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)">
					<interpretation key="0" text="Slave mode disabled"/>
					<interpretation key="1" text="Encoder mode 1"/>
					<interpretation key="2" text="Encoder mode 2"/>
					<interpretation key="3" text="Encoder mode 3"/>
					<interpretation key="4" text="Reset mode"/>
					<interpretation key="5" text="Gated mode"/>
					<interpretation key="6" text="Trigger mode"/>
					<interpretation key="7" text="External clock mode 1"/>
				</field>
				<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)">
					<interpretation key="0" text="Internal trigger 0 (ITR0)"/>
					<interpretation key="1" text="Internal trigger 1 (ITR1)"/>
					<interpretation key="2" text="Internal trigger 2 (ITR2)"/>
					<interpretation key="3" text="Internal trigger 3 (ITR3)"/>
					<interpretation key="4" text="TI1 edge detector (TI1F_ED)"/>
					<interpretation key="5" text="Filtered timer input 1 (TI1FP1)"/>
					<interpretation key="6" text="Filtered timer input 2 (TI2FP2)"/>
					<interpretation key="7" text="External trigger input (ETRF)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode"/>
			</register>
			<register name="TIM9_DIER" description="DMA/interrupt enable register" address="0x4001400C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="CC2IE" description="CC 2 interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable"/>
			</register>
			<register name="TIM9_SR" description="Status register" address="0x40014010" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="CC2IF" description="CC 2 interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 overcapture flag"/>
				<field bitoffset="10" bitlength="1" name="CC2OF" description="CC 2 overcapture flag"/>
			</register>
			<register name="TIM9_EGR" description="Event generation register" address="0x40014014" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 generation"/>
				<field bitoffset="2" bitlength="1" name="CC2G" description="CC 2 generation"/>
				<field bitoffset="6" bitlength="1" name="TG" description="Trigger generation"/>
			</register>
			<register name="TIM9_CCMR1" description="CC OUT mode register 1" address="0x40014018" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC2FE" description="Output compare 2 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC2PE" description="Output compare 2 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output compare 2 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 2 to active level on match"/>
					<interpretation key="2" text="Set channel 2 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
			</register>
			<register name="TIM9_CCMR1" description="CC IN mode register 1" address="0x40014018" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input capture 2 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input capture 2 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM9_CCER" description="CC enable register" address="0x40014020" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 complementary output polarity"/>
				<field bitoffset="4" bitlength="1" name="CC2E" description="CC 2 output enable"/>
				<field bitoffset="5" bitlength="1" name="CC2P" description="CC 2 output polarity"/>
				<field bitoffset="7" bitlength="1" name="CC2NP" description="CC 2 complementary output polarity"/>
			</register>
			<register name="TIM9_CNT" description="Counter register" address="0x40014024" access="rw">
				<field bitoffset="0" bitlength="16" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM9_PSC" description="Prescaler register" address="0x40014028" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM9_ARR" description="Auto-reload register" address="0x4001402C" access="rw">
				<field bitoffset="0" bitlength="16" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM9_CCR1" description="CC register 1" address="0x40014034" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR1" description="CC 1 value"/>
			</register>
			<register name="TIM9_CCR2" description="CC register 2" address="0x40014038" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR2" description="CC 2 value"/>
			</register>
		</registergroup>
		<registergroup name="TIM10" description="General-purpose simple timer 16b">
			<register name="TIM10_CR1" description="Control register 1" address="0x40014400" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM10_DIER" description="DMA/interrupt enable register" address="0x4001440C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
			</register>
			<register name="TIM10_SR" description="Status register" address="0x40014410" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 overcapture flag"/>
			</register>
			<register name="TIM10_EGR" description="Event generation register" address="0x40014414" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 generation"/>
			</register>
			<register name="TIM10_CCMR1" description="CC OUT mode register 1" address="0x40014418" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
			</register>
			<register name="TIM10_CCMR1" description="CC IN mode register 1" address="0x40014418" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM10_CCER" description="CC enable register" address="0x40014420" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 complementary output polarity"/>
			</register>
			<register name="TIM10_CNT" description="Counter register" address="0x40014424" access="rw">
				<field bitoffset="0" bitlength="16" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM10_PSC" description="Prescaler register" address="0x40014428" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM10_ARR" description="Auto-reload register" address="0x4001442C" access="rw">
				<field bitoffset="0" bitlength="16" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM10_CCR1" description="CC register 1" address="0x40014434" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR1" description="CC 1 value"/>
			</register>
		</registergroup>
		<registergroup name="TIM11" description="General-purpose simple timer 16b">
			<register name="TIM11_CR1" description="Control register 1" address="0x40014800" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM11_DIER" description="DMA/interrupt enable register" address="0x4001480C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
			</register>
			<register name="TIM11_SR" description="Status register" address="0x40014810" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 overcapture flag"/>
			</register>
			<register name="TIM11_EGR" description="Event generation register" address="0x40014814" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 generation"/>
			</register>
			<register name="TIM11_CCMR1" description="CC OUT mode register 1" address="0x40014818" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
			</register>
			<register name="TIM11_CCMR1" description="CC IN mode register 1" address="0x40014818" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM11_CCER" description="CC enable register" address="0x40014820" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 complementary output polarity"/>
			</register>
			<register name="TIM11_CNT" description="Counter register" address="0x40014824" access="rw">
				<field bitoffset="0" bitlength="16" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM11_PSC" description="Prescaler register" address="0x40014828" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM11_ARR" description="Auto-reload register" address="0x4001482C" access="rw">
				<field bitoffset="0" bitlength="16" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM11_CCR1" description="CC register 1" address="0x40014834" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR1" description="CC 1 value"/>
			</register>
			<register name="TIM11_OR" description="Option register" address="0x40014850" access="rw">
				<field bitoffset="10" bitlength="2" name="TI1_RMP" description="TI1_RMP[1:0] bits (TIM11 input 1 remapping)">
					<interpretation key="0" text="Channel1 is connected to the GPIO"/>
					<interpretation key="1" text="Channel1 is connected to the GPIO"/>
					<interpretation key="2" text="Channel1 is connected to HSE_RTC clock"/>
					<interpretation key="3" text="Channel1 is connected to the GPIO"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="TIM12" description="General-purpose simple timer 16b">
			<register name="TIM12_CR1" description="Control register 1" address="0x40001800" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="3" bitlength="1" name="OPM" description="One pulse mode"/>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM12_CR2" description="Control register 2" address="0x40001804" access="rw">
				<field bitoffset="4" bitlength="3" name="MMS" description="MMS[2:0] bits (Master mode selection)">
					<interpretation key="0" text="Reset"/>
					<interpretation key="1" text="Enable"/>
					<interpretation key="2" text="Update"/>
					<interpretation key="3" text="Compare pulse"/>
					<interpretation key="4" text="Compare - OC1REF signal is used as trigger output(TRGO)"/>
					<interpretation key="5" text="Compare - OC2REF signal is used as trigger output(TRGO)"/>
					<interpretation key="6" text="Compare - OC3REF signal is used as trigger output(TRGO)"/>
					<interpretation key="7" text="Compare - OC4REF signal is used as trigger output(TRGO)"/>
				</field>
			</register>
			<register name="TIM12_SMCR" description="Slave mode control register" address="0x40001808" access="rw">
				<field bitoffset="0" bitlength="3" name="SMS" description="SMS[2:0] bits (Slave mode selection)">
					<interpretation key="0" text="Slave mode disabled"/>
					<interpretation key="1" text="Encoder mode 1"/>
					<interpretation key="2" text="Encoder mode 2"/>
					<interpretation key="3" text="Encoder mode 3"/>
					<interpretation key="4" text="Reset mode"/>
					<interpretation key="5" text="Gated mode"/>
					<interpretation key="6" text="Trigger mode"/>
					<interpretation key="7" text="External clock mode 1"/>
				</field>
				<field bitoffset="4" bitlength="3" name="TS" description="TS[2:0] bits (Trigger selection)">
					<interpretation key="0" text="Internal trigger 0 (ITR0)"/>
					<interpretation key="1" text="Internal trigger 1 (ITR1)"/>
					<interpretation key="2" text="Internal trigger 2 (ITR2)"/>
					<interpretation key="3" text="Internal trigger 3 (ITR3)"/>
					<interpretation key="4" text="TI1 edge detector (TI1F_ED)"/>
					<interpretation key="5" text="Filtered timer input 1 (TI1FP1)"/>
					<interpretation key="6" text="Filtered timer input 2 (TI2FP2)"/>
					<interpretation key="7" text="External trigger input (ETRF)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="MSM" description="Master/slave mode"/>
			</register>
			<register name="TIM12_DIER" description="DMA/interrupt enable register" address="0x4000180C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="CC2IE" description="CC 2 interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TIE" description="Trigger interrupt enable"/>
			</register>
			<register name="TIM12_SR" description="Status register" address="0x40001810" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt flag"/>
				<field bitoffset="2" bitlength="1" name="CC2IF" description="CC 2 interrupt flag"/>
				<field bitoffset="6" bitlength="1" name="TIF" description="Trigger interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 overcapture flag"/>
				<field bitoffset="10" bitlength="1" name="CC2OF" description="CC 2 overcapture flag"/>
			</register>
			<register name="TIM12_EGR" description="Event generation register" address="0x40001814" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 generation"/>
				<field bitoffset="2" bitlength="1" name="CC2G" description="CC 2 generation"/>
				<field bitoffset="6" bitlength="1" name="TG" description="Trigger generation"/>
			</register>
			<register name="TIM12_CCMR1" description="CC OUT mode register 1" address="0x40001818" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="1" name="OC2FE" description="Output compare 2 fast enable"/>
				<field bitoffset="11" bitlength="1" name="OC2PE" description="Output compare 2 preload enable"/>
				<field bitoffset="12" bitlength="3" name="OC2M" description="OC2M[2:0] bits (Output compare 2 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 2 to active level on match"/>
					<interpretation key="2" text="Set channel 2 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
			</register>
			<register name="TIM12_CCMR1" description="CC IN mode register 1" address="0x40001818" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
				<field bitoffset="8" bitlength="2" name="CC2S" description="CC2S[1:0] bits (CC 2 selection)">
					<interpretation key="0" text="CC2 channel is configured as output"/>
					<interpretation key="1" text="CC2 channel is configured as input, IC2 is mapped on TI2"/>
					<interpretation key="2" text="CC2 channel is configured as input, IC2 is mapped on TI1"/>
					<interpretation key="3" text="CC2 channel is configured as input, IC2 is mapped on TRC"/>
				</field>
				<field bitoffset="10" bitlength="2" name="IC2PSC" description="IC2PSC[1:0] bits (Input capture 2 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="12" bitlength="4" name="IC2F" description="IC2F[3:0] bits (Input capture 2 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM12_CCER" description="CC enable register" address="0x40001820" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 complementary output polarity"/>
				<field bitoffset="4" bitlength="1" name="CC2E" description="CC 2 output enable"/>
				<field bitoffset="5" bitlength="1" name="CC2P" description="CC 2 output polarity"/>
				<field bitoffset="7" bitlength="1" name="CC2NP" description="CC 2 complementary output polarity"/>
			</register>
			<register name="TIM12_CNT" description="Counter register" address="0x40001824" access="rw">
				<field bitoffset="0" bitlength="16" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM12_PSC" description="Prescaler register" address="0x40001828" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM12_ARR" description="Auto-reload register" address="0x4000182C" access="rw">
				<field bitoffset="0" bitlength="16" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM12_CCR1" description="CC register 1" address="0x40001834" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR1" description="CC 1 value"/>
			</register>
			<register name="TIM12_CCR2" description="CC register 2" address="0x40001838" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR2" description="CC 2 value"/>
			</register>
		</registergroup>
		<registergroup name="TIM13" description="General-purpose simple timer 16b">
			<register name="TIM13_CR1" description="Control register 1" address="0x40001C00" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM13_DIER" description="DMA/interrupt enable register" address="0x40001C0C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
			</register>
			<register name="TIM13_SR" description="Status register" address="0x40001C10" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 overcapture flag"/>
			</register>
			<register name="TIM13_EGR" description="Event generation register" address="0x40001C14" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 generation"/>
			</register>
			<register name="TIM13_CCMR1" description="CC OUT mode register 1" address="0x40001C18" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
			</register>
			<register name="TIM13_CCMR1" description="CC IN mode register 1" address="0x40001C18" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM13_CCER" description="CC enable register" address="0x40001C20" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 complementary output polarity"/>
			</register>
			<register name="TIM13_CNT" description="Counter register" address="0x40001C24" access="rw">
				<field bitoffset="0" bitlength="16" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM13_PSC" description="Prescaler register" address="0x40001C28" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM13_ARR" description="Auto-reload register" address="0x40001C2C" access="rw">
				<field bitoffset="0" bitlength="16" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM13_CCR1" description="CC register 1" address="0x40001C34" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR1" description="CC 1 value"/>
			</register>
		</registergroup>
		<registergroup name="TIM14" description="General-purpose simple timer 16b">
			<register name="TIM14_CR1" description="Control register 1" address="0x40002000" access="rw">
				<field bitoffset="0" bitlength="1" name="CEN" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="UDIS" description="Update disable"/>
				<field bitoffset="2" bitlength="1" name="URS" description="Update request source"/>
				<field bitoffset="7" bitlength="1" name="ARPE" description="Auto-reload preload enable"/>
				<field bitoffset="8" bitlength="2" name="CKD" description="CKD[1:0] bits (clock division)">
					<interpretation key="0" text="Tdts = Tck_int"/>
					<interpretation key="1" text="Tdts = 2 * Tck_int"/>
					<interpretation key="2" text="Tdts = 4 * Tck_int"/>
				</field>
			</register>
			<register name="TIM14_DIER" description="DMA/interrupt enable register" address="0x4000200C" access="rw">
				<field bitoffset="0" bitlength="1" name="UIE" description="Update interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="CC1IE" description="CC 1 interrupt enable"/>
			</register>
			<register name="TIM14_SR" description="Status register" address="0x40002010" access="rw">
				<field bitoffset="0" bitlength="1" name="UIF" description="Update interrupt flag"/>
				<field bitoffset="1" bitlength="1" name="CC1IF" description="CC 1 interrupt flag"/>
				<field bitoffset="9" bitlength="1" name="CC1OF" description="CC 1 overcapture flag"/>
			</register>
			<register name="TIM14_EGR" description="Event generation register" address="0x40002014" access="w">
				<field bitoffset="0" bitlength="1" name="UG" description="Update generation"/>
				<field bitoffset="1" bitlength="1" name="CC1G" description="CC 1 generation"/>
			</register>
			<register name="TIM14_CCMR1" description="CC OUT mode register 1" address="0x40002018" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="1" name="OC1FE" description="Output compare 1 fast enable"/>
				<field bitoffset="3" bitlength="1" name="OC1PE" description="Output compare 1 preload enable"/>
				<field bitoffset="4" bitlength="3" name="OC1M" description="OC1M[2:0] bits (Output compare 1 mode)">
					<interpretation key="0" text="Frozen"/>
					<interpretation key="1" text="Set channel 1 to active level on match"/>
					<interpretation key="2" text="Set channel 1 to inactive level on match"/>
					<interpretation key="3" text="Toggle"/>
					<interpretation key="4" text="Force inactive level"/>
					<interpretation key="5" text="Force active level"/>
					<interpretation key="6" text="PWM mode 1"/>
					<interpretation key="7" text="PWM mode 2"/>
				</field>
			</register>
			<register name="TIM14_CCMR1" description="CC IN mode register 1" address="0x40002018" access="rw">
				<field bitoffset="0" bitlength="2" name="CC1S" description="CC1S[1:0] bits (CC 1 Selection)">
					<interpretation key="0" text="CC1 channel is configured as output"/>
					<interpretation key="1" text="CC1 channel is configured as input, IC1 is mapped on TI1"/>
					<interpretation key="2" text="CC1 channel is configured as input, IC1 is mapped on TI2"/>
					<interpretation key="3" text="CC1 channel is configured as input, IC1 is mapped on TRC"/>
				</field>
				<field bitoffset="2" bitlength="2" name="IC1PSC" description="IC1PSC[1:0] bits (Input capture 1 prescaler)">
					<interpretation key="0" text="No prescaler"/>
					<interpretation key="1" text="Capture is done once every 2 events"/>
					<interpretation key="2" text="Capture is done once every 4 events"/>
					<interpretation key="3" text="Capture is done once every 8 events"/>
				</field>
				<field bitoffset="4" bitlength="4" name="IC1F" description="IC1F[3:0] bits (Input capture 1 filter)">
					<interpretation key="0" text="No filter, sampling is done at Fdts"/>
					<interpretation key="1" text="Fsampling = Fck_int, N = 2"/>
					<interpretation key="2" text="Fsampling = Fck_int, N = 4"/>
					<interpretation key="3" text="Fsampling = Fck_int, N = 8"/>
					<interpretation key="4" text="Fsampling = Fdts / 2, N = 6"/>
					<interpretation key="5" text="Fsampling = Fdts / 2, N = 8"/>
					<interpretation key="6" text="Fsampling = Fdts / 4, N = 6"/>
					<interpretation key="7" text="Fsampling = Fdts / 4, N = 8"/>
					<interpretation key="8" text="Fsampling = Fdts / 8, N = 6"/>
					<interpretation key="9" text="Fsampling = Fdts / 8, N = 8"/>
					<interpretation key="10" text="Fsampling = Fdts / 16, N = 5"/>
					<interpretation key="11" text="Fsampling = Fdts / 16, N = 6"/>
					<interpretation key="12" text="Fsampling = Fdts / 16, N = 8"/>
					<interpretation key="13" text="Fsampling = Fdts / 32, N = 5"/>
					<interpretation key="14" text="Fsampling = Fdts / 32, N = 6"/>
					<interpretation key="15" text="Fsampling = Fdts / 32, N = 8"/>
				</field>
			</register>
			<register name="TIM14_CCER" description="CC enable register" address="0x40002020" access="rw">
				<field bitoffset="0" bitlength="1" name="CC1E" description="CC 1 output enable"/>
				<field bitoffset="1" bitlength="1" name="CC1P" description="CC 1 output polarity"/>
				<field bitoffset="3" bitlength="1" name="CC1NP" description="CC 1 complementary output polarity"/>
			</register>
			<register name="TIM14_CNT" description="Counter register" address="0x40002024" access="rw">
				<field bitoffset="0" bitlength="16" name="CNT" description="Counter value"/>
			</register>
			<register name="TIM14_PSC" description="Prescaler register" address="0x40002028" access="rw">
				<field bitoffset="0" bitlength="16" name="PSC" description="Prescaler value"/>
			</register>
			<register name="TIM14_ARR" description="Auto-reload register" address="0x4000202C" access="rw">
				<field bitoffset="0" bitlength="16" name="ARR" description="Actual auto-reload Value"/>
			</register>
			<register name="TIM14_CCR1" description="CC register 1" address="0x40002034" access="rw">
				<field bitoffset="0" bitlength="16" name="CCR1" description="CC 1 value"/>
			</register>
		</registergroup>
	</group>
	<group name="IWDG" description="Independent watchdog">
		<registergroup name="IWDG" description="IWDG registers">
			<register name="IWDG_KR" description="Key register" address="0x40003000" access="w">
				<field bitoffset="0" bitlength="16" name="KEY" description="Key value (write only, read 0000h)"/>
			</register>
			<register name="IWDG_PR" description="Prescaler register" address="0x40003004" access="rw">
				<field bitoffset="0" bitlength="3" name="PR" description="PR[2:0] (Prescaler divider)">
					<interpretation key="0" text="Divide by 4"/>
					<interpretation key="1" text="Divide by 8"/>
					<interpretation key="2" text="Divide by 16"/>
					<interpretation key="3" text="Divide by 32"/>
					<interpretation key="4" text="Divide by 64"/>
					<interpretation key="5" text="Divide by 128"/>
					<interpretation key="6" text="Divide by 256"/>
					<interpretation key="7" text="Divide by 256"/>
				</field>
			</register>
			<register name="IWDG_RLR" description="Reload register" address="0x40003008" resetvalue="0x00000FFF" access="rw">
				<field bitoffset="0" bitlength="12" name="RL" description="Watchdog counter reload value"/>
			</register>
			<register name="IWDG_SR" description="Status register" address="0x4000300C" access="r">
				<field bitoffset="0" bitlength="1" name="PVU">
					<description>Watchdog prescaler value update
From 'STM32F40xxx 41xxx Errata_2':
Wait until the RVU/PVU flag of the IWDG_SR register
are reset before entering Stop mode.</description>
				</field>
				<field bitoffset="1" bitlength="1" name="RVU" description="Watchdog counter reload value update"/>
			</register>
		</registergroup>
	</group>
	<group name="WWDG" description="Window watchdog">
		<registergroup name="WWDG" description="WWDG registers">
			<register name="WWDG_CR" description="Control register" address="0x40002C00" resetvalue="0x0000007F" access="rw">
				<field bitoffset="0" bitlength="7" name="T" description="T[6:0] bits (7-Bit counter (MSB to LSB))"/>
				<field bitoffset="7" bitlength="1" name="WDGA" description="Activation bit"/>
			</register>
			<register name="WWDG_CFR" description="Configuration register" address="0x40002C04" resetvalue="0x0000007F" access="rw">
				<field bitoffset="0" bitlength="7" name="W" description="W[6:0] bits (7-bit window value)"/>
				<field bitoffset="7" bitlength="2" name="WDGTB" description="WDGTB[1:0] bits (Timer base)">
					<interpretation key="0" text="CK counter clock (PCLK1 div 4096) div 1"/>
					<interpretation key="1" text="CK counter clock (PCLK1 div 4096) div 2"/>
					<interpretation key="2" text="CK counter clock (PCLK1 div 4096) div 4"/>
					<interpretation key="3" text="CK counter clock (PCLK1 div 4096) div 8"/>
				</field>
				<field bitoffset="9" bitlength="1" name="EWI" description="Early wakeup interrupt"/>
			</register>
			<register name="WWDG_SR" description="Status register" address="0x40002C08" access="rw">
				<field bitoffset="0" bitlength="1" name="EWIF" description="Early wakeup interrupt flag"/>
			</register>
		</registergroup>
	</group>
	<group name="RNG" description="Random number generator">
		<registergroup name="RNG" description="RNG registers">
			<register name="RNG_CR" description="Control register" address="0x50060800" access="rw">
				<field bitoffset="2" bitlength="1" name="RNGEN" description="Random number generator enable"/>
				<field bitoffset="3" bitlength="1" name="IE" description="Interrupt enable"/>
			</register>
			<register name="RNG_SR" description="Status register" address="0x50060804" access="rw">
				<field bitoffset="0" bitlength="1" name="DRDY" description="Data ready"/>
				<field bitoffset="1" bitlength="1" name="CECS" description="Clock error current status"/>
				<field bitoffset="2" bitlength="1" name="SECS" description="Seed error current status"/>
				<field bitoffset="5" bitlength="1" name="CEIS" description="Clock error interrupt status"/>
				<field bitoffset="6" bitlength="1" name="SEIS" description="Seed error interrupt status"/>
			</register>
			<register name="RNG_DR" description="Data register" address="0x50060808" access="r">
				<field bitoffset="0" bitlength="32" name="RNDATA" description="Random data"/>
			</register>
		</registergroup>
	</group>
	<group name="RTC" description="Real-time clock">
		<registergroup name="RTC" description="RTC registers">
			<register name="RTC_TR" description="Time register" address="0x40002800" access="rw">
				<field bitoffset="0" bitlength="4" name="SU" description="SU[3:0] bits (Second units in BCD format)"/>
				<field bitoffset="4" bitlength="3" name="ST" description="ST[2:0] bits (Second tens in BCD format)"/>
				<field bitoffset="8" bitlength="4" name="MNU" description="MNU[3:0] bits (Minute units in BCD format)"/>
				<field bitoffset="12" bitlength="3" name="MNT" description="MNT[2:0] bits (Minute tens in BCD format)"/>
				<field bitoffset="16" bitlength="4" name="HU" description="HU[3:0] bits (Hour units in BCD format)"/>
				<field bitoffset="20" bitlength="2" name="HT" description="HT[1:0] bits (Hour tens in BCD format)"/>
				<field bitoffset="22" bitlength="1" name="PM" description="AM/PM notation"/>
			</register>
			<register name="RTC_DR" description="Date register" address="0x40002804" resetvalue="0x00002101" access="rw">
				<field bitoffset="0" bitlength="4" name="DU" description="DU[3:0] bits (Date units in BCD format)"/>
				<field bitoffset="4" bitlength="2" name="DT" description="DT[1:0] bits (Date tens in BCD format)"/>
				<field bitoffset="8" bitlength="4" name="MU" description="MU[3:0] bits (Month units in BCD format)"/>
				<field bitoffset="12" bitlength="1" name="MT" description="Month tens in BCD format"/>
				<field bitoffset="13" bitlength="3" name="WDU" description="WDU[2:0] bits (Week day units)">
					<interpretation key="0" text="Forbidden"/>
					<interpretation key="1" text="Monday"/>
					<interpretation key="2" text="Tuesday"/>
					<interpretation key="3" text="Wensday"/>
					<interpretation key="4" text="Thursday"/>
					<interpretation key="5" text="Friday"/>
					<interpretation key="6" text="Satterday"/>
					<interpretation key="7" text="Sunday"/>
				</field>
				<field bitoffset="16" bitlength="4" name="YU" description="YU[3:0] bits (Year units in BCD format)"/>
				<field bitoffset="20" bitlength="4" name="YT" description="YT[1:0] bits (Year tens in BCD format)"/>
			</register>
			<register name="RTC_CR" description="Control register" address="0x40002808" access="rw">
				<field bitoffset="0" bitlength="3" name="WUCKSEL" description="WUCKSEL[2:0] bits (Wakeup clock selection)">
					<interpretation key="0" text="RTC / 16 clock is selected"/>
					<interpretation key="1" text="RTC / 8 clock is selected"/>
					<interpretation key="2" text="RTC / 4 clock is selected"/>
					<interpretation key="3" text="RTC / 2 clock is selected"/>
					<interpretation key="4" text="ck_spre (usually 1 Hz) clock is selected"/>
					<interpretation key="5" text="ck_spre (usually 1 Hz) clock is selected"/>
					<interpretation key="6" text="ck_spre (usually 1 Hz) clock is selected and 2 pow 16 is added to the WUT counter"/>
					<interpretation key="7" text="ck_spre (usually 1 Hz) clock is selected and 2 pow 16 is added to the WUT counter"/>
				</field>
				<field bitoffset="3" bitlength="1" name="TSEDGE" description="Timestamp event active edge"/>
				<field bitoffset="4" bitlength="1" name="REFCKON" description="Reference clock detection enable (50/60 Hz)"/>
				<field bitoffset="5" bitlength="1" name="BYPSHAD" description="Bypass the shadow registers"/>
				<field bitoffset="6" bitlength="1" name="FMT" description="Hour format"/>
				<field bitoffset="7" bitlength="1" name="DCE" description="Coarse digital calibration enable"/>
				<field bitoffset="8" bitlength="1" name="ALRAE" description="Alarm A enable"/>
				<field bitoffset="9" bitlength="1" name="ALRBE" description="Alarm B enable"/>
				<field bitoffset="10" bitlength="1" name="WUTE" description="Wakeup timer enable"/>
				<field bitoffset="11" bitlength="1" name="TSE" description="Time stamp enable"/>
				<field bitoffset="12" bitlength="1" name="ALRAIE" description="Alarm A interrupt enable"/>
				<field bitoffset="13" bitlength="1" name="ALRBIE" description="Alarm B interrupt enable"/>
				<field bitoffset="14" bitlength="1" name="WUTIE" description="Wakeup timer interrupt enable"/>
				<field bitoffset="15" bitlength="1" name="TSIE" description="Time stamp interrupt enable"/>
				<field bitoffset="16" bitlength="1" name="ADD1H" description="Add 1 hour (summer time change)"/>
				<field bitoffset="17" bitlength="1" name="SUB1H" description="Subtract 1 hour (winter time change)"/>
				<field bitoffset="18" bitlength="1" name="BKP" description="Backup for freely use"/>
				<field bitoffset="19" bitlength="1" name="COSEL" description="Calibration output selection"/>
				<field bitoffset="20" bitlength="1" name="POL" description="Output polarity"/>
				<field bitoffset="21" bitlength="2" name="OSEL" description="OSEL[1:0] bits (Output selection)">
					<interpretation key="0" text="Output disabled"/>
					<interpretation key="1" text="Alarm A output enabled"/>
					<interpretation key="2" text="Alarm B output enabled"/>
					<interpretation key="3" text="Wakeup output enabled"/>
				</field>
				<field bitoffset="23" bitlength="1" name="COE" description="Calibration output enable"/>
			</register>
			<register name="RTC_ISR" description="Initialization and status register" address="0x4000280C" resetvalue="0x00000007" access="rw">
				<field bitoffset="0" bitlength="1" name="ALRAWF" description="Alarm A write flag"/>
				<field bitoffset="1" bitlength="1" name="ALRBWF" description="Alarm B write flag"/>
				<field bitoffset="2" bitlength="1" name="WUTWF" description="Wakeup timer write flag"/>
				<field bitoffset="3" bitlength="1" name="SHPF" description="Shift operation pending"/>
				<field bitoffset="4" bitlength="1" name="INITS" description="Initialization status flag"/>
				<field bitoffset="5" bitlength="1" name="RSF" description="Registers synchronization flag"/>
				<field bitoffset="6" bitlength="1" name="INITF" description="Initialization flag"/>
				<field bitoffset="7" bitlength="1" name="INIT" description="Initialization mode"/>
				<field bitoffset="8" bitlength="1" name="ALRAF" description="Alarm A flag"/>
				<field bitoffset="9" bitlength="1" name="ALRBF" description="Alarm B flag"/>
				<field bitoffset="10" bitlength="1" name="WUTF" description="Wakeup timer flag"/>
				<field bitoffset="11" bitlength="1" name="TSF" description="Timestamp flag"/>
				<field bitoffset="12" bitlength="1" name="TSOVF" description="Timestamp overflow flag"/>
				<field bitoffset="13" bitlength="1" name="TAMP1F" description="Tamper1 detection flag"/>
				<field bitoffset="14" bitlength="1" name="TAMP2F" description="Tamper2 detection flag"/>
				<field bitoffset="16" bitlength="1" name="RECALPF" description="Recalibration pending flag"/>
			</register>
			<register name="RTC_PRER" description="Prescaler register" address="0x40002810" resetvalue="0x007F00F" access="rw">
				<field bitoffset="0" bitlength="15" name="PREDIV_S" description="Synchronous prescaler factor"/>
				<field bitoffset="16" bitlength="7" name="PREDIV_A" description="Asynchronous prescaler factor"/>
			</register>
			<register name="RTC_WUTR" description="Wakeup timer register" address="0x40002814" resetvalue="0x0000FFFF" access="rw">
				<field bitoffset="0" bitlength="16" name="WUT" description="Wakeup auto-reload value bits"/>
			</register>
			<register name="RTC_CALIBR" description="Calibration register" address="0x40002818" access="rw">
				<field bitoffset="0" bitlength="5" name="DC" description="Digital calibration value"/>
				<field bitoffset="7" bitlength="1" name="DCS" description="Digital calibration sign"/>
			</register>
			<register name="RTC_ALRMAR" description="Alarm A register" address="0x4000281C" access="rw">
				<field bitoffset="0" bitlength="4" name="SU" description="SU[3:0] bits (Second units in BCD format)"/>
				<field bitoffset="4" bitlength="3" name="ST" description="ST[2:0] bits (Second tens in BCD format)"/>
				<field bitoffset="7" bitlength="1" name="MSK1" description="Alarm A seconds mask"/>
				<field bitoffset="8" bitlength="4" name="MNU" description="MNU[3:0] bits (Minute units in BCD format)"/>
				<field bitoffset="12" bitlength="3" name="MNT" description="MNT[2:0] bits (Minute tens in BCD format)"/>
				<field bitoffset="15" bitlength="1" name="MSK2" description="Alarm A minutes mask"/>
				<field bitoffset="16" bitlength="4" name="HU" description="HU[3:0] bits (Hour units in BCD format)"/>
				<field bitoffset="20" bitlength="2" name="HT" description="HT[1:0] bits (Hour tens in BCD format)"/>
				<field bitoffset="22" bitlength="1" name="PM" description="AM/PM notation"/>
				<field bitoffset="23" bitlength="1" name="MSK3" description="Alarm A hours mask"/>
				<field bitoffset="24" bitlength="4" name="DU" description="DU[3:0] bits (Date units in BCD format)"/>
				<field bitoffset="28" bitlength="2" name="DT" description="DT[1:0] bits (Date tens in BCD format)"/>
				<field bitoffset="30" bitlength="1" name="WDSEL" description="Week day selection"/>
				<field bitoffset="31" bitlength="1" name="MSK4" description="Alarm A date mask"/>
			</register>
			<register name="RTC_ALRMBR" description="Alarm B register" address="0x40002820" access="rw">
				<field bitoffset="0" bitlength="4" name="SU" description="SU[3:0] bits (Second units in BCD format)"/>
				<field bitoffset="4" bitlength="3" name="ST" description="ST[2:0] bits (Second tens in BCD format)"/>
				<field bitoffset="7" bitlength="1" name="MSK1" description="Alarm B seconds mask"/>
				<field bitoffset="8" bitlength="4" name="MNU" description="MNU[3:0] bits (Minute units in BCD format)"/>
				<field bitoffset="12" bitlength="3" name="MNT" description="MNT[2:0] bits (Minute tens in BCD format)"/>
				<field bitoffset="15" bitlength="1" name="MSK2" description="Alarm B minutes mask"/>
				<field bitoffset="16" bitlength="4" name="HU" description="HU[3:0] bits (Hour units in BCD format)"/>
				<field bitoffset="20" bitlength="2" name="HT" description="HT[1:0] bits (Hour tens in BCD format)"/>
				<field bitoffset="22" bitlength="1" name="PM" description="AM/PM notation"/>
				<field bitoffset="23" bitlength="1" name="MSK3" description="Alarm B hours mask"/>
				<field bitoffset="24" bitlength="4" name="DU" description="DU[3:0] bits (Date units in BCD format)"/>
				<field bitoffset="28" bitlength="2" name="DT" description="DT[1:0] bits (Date tens in BCD format)"/>
				<field bitoffset="30" bitlength="1" name="WDSEL" description="Week day selection"/>
				<field bitoffset="31" bitlength="1" name="MSK4" description="Alarm B date mask"/>
			</register>
			<register name="RTC_WPR" description="Write protection register" address="0x40002824" access="w">
				<field bitoffset="0" bitlength="8" name="KEY" description="Write protection key"/>
			</register>
			<register name="RTC_SSR" description="Sub second register" address="0x40002828" access="r">
				<field bitoffset="0" bitlength="16" name="SS" description="Sub second value"/>
			</register>
			<register name="RTC_SHIFTR" description="Shift control register" address="0x4000282C" access="w">
				<field bitoffset="0" bitlength="15" name="SUBFS" description="Subtract a fraction of a second"/>
				<field bitoffset="31" bitlength="1" name="ADD1S" description="Add one second"/>
			</register>
			<register name="RTC_TSTR" description="Time stamp time register" address="0x40002830" access="r">
				<field bitoffset="0" bitlength="4" name="SU" description="SU[3:0] bits (Second units in BCD format)"/>
				<field bitoffset="4" bitlength="3" name="ST" description="ST[2:0] bits (Second tens in BCD format)"/>
				<field bitoffset="8" bitlength="4" name="MNU" description="MNU[3:0] bits (Minute units in BCD format)"/>
				<field bitoffset="12" bitlength="3" name="MNT" description="MNT[2:0] bits (Minute tens in BCD format)"/>
				<field bitoffset="16" bitlength="4" name="HU" description="HU[3:0] bits (Hour units in BCD format)"/>
				<field bitoffset="20" bitlength="2" name="HT" description="HT[1:0] bits (Hour tens in BCD format)"/>
				<field bitoffset="22" bitlength="1" name="PM" description="AM/PM notation"/>
			</register>
			<register name="RTC_TSDR" description="Time stamp date register" address="0x40002834" access="r">
				<field bitoffset="0" bitlength="4" name="DU" description="DU[3:0] bits (Date units in BCD format)"/>
				<field bitoffset="4" bitlength="2" name="DT" description="DT[1:0] bits (Date tens in BCD format)"/>
				<field bitoffset="8" bitlength="4" name="MU" description="MU[3:0] bits (Month units in BCD format)"/>
				<field bitoffset="12" bitlength="1" name="MT" description="Month tens in BCD format"/>
				<field bitoffset="13" bitlength="3" name="WDU" description="WDU[2:0] bits (Week day units)">
					<interpretation key="0" text="Forbidden"/>
					<interpretation key="1" text="Monday"/>
					<interpretation key="2" text="Tuesday"/>
					<interpretation key="3" text="Wensday"/>
					<interpretation key="4" text="Thursday"/>
					<interpretation key="5" text="Friday"/>
					<interpretation key="6" text="Satterday"/>
					<interpretation key="7" text="Sunday"/>
				</field>
			</register>
			<register name="RTC_TSSSR" description="Time stamp sub second register" address="0x40002838" access="r">
				<field bitoffset="0" bitlength="16" name="SS" description="Sub second value"/>
			</register>
			<register name="RTC_CALR" description="Calibration register" address="0x4000283C" access="rw">
				<field bitoffset="0" bitlength="9" name="CALM" description="Calibration minus"/>
				<field bitoffset="13" bitlength="1" name="CALW16" description="Use a 16-second calibration cycle period"/>
				<field bitoffset="14" bitlength="1" name="CALW8" description="Use a 8-second calibration cycle period"/>
				<field bitoffset="15" bitlength="1" name="CALP" description="Increase frequency of RTC by 488.5 ppm"/>
			</register>
			<register name="RTC_TAFCR" description="Tamper and AF configuration register" address="0x40002840" access="rw">
				<field bitoffset="0" bitlength="1" name="TAMP1E" description="Tamper 1 detection enable"/>
				<field bitoffset="1" bitlength="1" name="TAMP1TRG" description="Active level for tamper 1"/>
				<field bitoffset="2" bitlength="1" name="TAMPIE" description="Tamper interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="TAMP2E" description="Tamper 2 detection enable"/>
				<field bitoffset="4" bitlength="1" name="TAMP2TRG" description="Active level for tamper 2"/>
				<field bitoffset="7" bitlength="1" name="TAMPTS" description="Activate timestamp on tamper detection event"/>
				<field bitoffset="8" bitlength="3" name="TAMPFREQ" description="WDU[2:0] bits (Tamper sampling frequency)">
					<interpretation key="0" text="1 Hz when RTCCLK = 32768 Hz"/>
					<interpretation key="1" text="2 Hz when RTCCLK = 32768 Hz"/>
					<interpretation key="2" text="4 Hz when RTCCLK = 32768 Hz"/>
					<interpretation key="3" text="8 Hz when RTCCLK = 32768 Hz"/>
					<interpretation key="4" text="16 Hz when RTCCLK = 32768 Hz"/>
					<interpretation key="5" text="32 Hz when RTCCLK = 32768 Hz"/>
					<interpretation key="6" text="64 Hz when RTCCLK = 32768 Hz"/>
					<interpretation key="7" text="128 Hz when RTCCLK = 32768 Hz"/>
				</field>
				<field bitoffset="11" bitlength="2" name="TAMPFLT" description="WDU[1:0] bits (Tamper filter count)">
					<interpretation key="0" text="Tamper is activated on edge of tamper input transitions to the active level"/>
					<interpretation key="1" text="Tamper is activated after 2 consecutive samples at the active level"/>
					<interpretation key="2" text="Tamper is activated after 4 consecutive samples at the active level"/>
					<interpretation key="3" text="Tamper is activated after 8 consecutive samples at the active level"/>
				</field>
				<field bitoffset="13" bitlength="2" name="TAMPPRCH" description="WDU[1:0] bits (Tamper precharge duration)">
					<interpretation key="0" text="1 RTCCLK cycle"/>
					<interpretation key="1" text="2 RTCCLK cycle"/>
					<interpretation key="2" text="4 RTCCLK cycle"/>
					<interpretation key="3" text="8 RTCCLK cycle"/>
				</field>
				<field bitoffset="15" bitlength="1" name="TAMPPUDIS" description="Tamper pull-up disable"/>
				<field bitoffset="16" bitlength="1" name="TAMP1INSEL" description="Tamper1 mapping"/>
				<field bitoffset="17" bitlength="1" name="TSINSEL" description="TIMESTAMP mapping"/>
				<field bitoffset="18" bitlength="1" name="ALARMOUTTYPE" description="AFO_ALARM output type"/>
			</register>
			<register name="RTC_ALRMASSR" description="Alarm A sub second register" address="0x40002844" access="rw">
				<field bitoffset="0" bitlength="15" name="SS" description="Sub second value"/>
				<field bitoffset="24" bitlength="4" name="MASKSS" description="Mask the most-significant bits starting at this bit"/>
			</register>
			<register name="RTC_ALRMBSSR" description="Alarm B sub second register" address="0x40002848" access="rw">
				<field bitoffset="0" bitlength="15" name="SS" description="Sub second value"/>
				<field bitoffset="24" bitlength="4" name="MASKSS" description="Mask the most-significant bits starting at this bit"/>
			</register>
			<register name="RTC_BKP0R" description="Backup register" address="0x40002850" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP1R" description="Backup register" address="0x40002854" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP2R" description="Backup register" address="0x40002858" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP3R" description="Backup register" address="0x4000285C" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP4R" description="Backup register" address="0x40002860" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP5R" description="Backup register" address="0x40002864" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP6R" description="Backup register" address="0x40002868" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP7R" description="Backup register" address="0x4000286C" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP8R" description="Backup register" address="0x40002870" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP9R" description="Backup register" address="0x40002874" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP10R" description="Backup register" address="0x40002878" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP11R" description="Backup register" address="0x4000287C" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP12R" description="Backup register" address="0x40002880" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP13R" description="Backup register" address="0x40002884" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP14R" description="Backup register" address="0x40002888" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP15R" description="Backup register" address="0x4000288C" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP16R" description="Backup register" address="0x40002890" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP17R" description="Backup register" address="0x40002894" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP18R" description="Backup register" address="0x40002898" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
			<register name="RTC_BKP19R" description="Backup register" address="0x4000289C" access="rw">
				<field bitoffset="0" bitlength="32" name="BKP" description="User data"/>
			</register>
		</registergroup>
	</group>
	<group name="I2C" description="I2C interfaces">
		<registergroup name="I2C1" description="I2C1 registers">
			<register name="I2C1_CR1" description="Control register 1" address="0x40005400" access="rw">
				<field bitoffset="0" bitlength="1" name="PE" description="Peripheral enable"/>
				<field bitoffset="1" bitlength="1" name="SMBUS" description="SMBus mode"/>
				<field bitoffset="3" bitlength="1" name="SMBTYPE" description="SMBus type"/>
				<field bitoffset="4" bitlength="1" name="ENARP" description="ARP enable"/>
				<field bitoffset="5" bitlength="1" name="ENPEC" description="PEC enable"/>
				<field bitoffset="6" bitlength="1" name="ENGC" description="General call enable"/>
				<field bitoffset="7" bitlength="1" name="NOSTRETCH" description="Clock stretching disable (slave mode)"/>
				<field bitoffset="8" bitlength="1" name="START" description="Start generation"/>
				<field bitoffset="9" bitlength="1" name="STOP" description="Stop generation"/>
				<field bitoffset="10" bitlength="1" name="ACK" description="Acknowledge enable"/>
				<field bitoffset="11" bitlength="1" name="POS" description="Acknowledge/PEC position (for data reception)"/>
				<field bitoffset="12" bitlength="1" name="PEC" description="Packet error checking"/>
				<field bitoffset="13" bitlength="1" name="ALERT" description="SMBus alert"/>
				<field bitoffset="15" bitlength="1" name="SWRST">
					<description>Software reset
From 'STM32F40xxx 41xxx Errata_2':
If a master generates a misplaced Stop on the bus
(bus error), the peripheral cannot generate a Start anymore.
A software workaround consists in asserting the software
reset using the SWRST bit in the I2C_CR1 control register.</description>
				</field>
			</register>
			<register name="I2C1_CR2" description="Control register 2" address="0x40005404" access="rw">
				<field bitoffset="0" bitlength="6" name="FREQ" description="FREQ[5:0] bits (peripheral clock frequency)"/>
				<field bitoffset="8" bitlength="1" name="ITERREN" description="Error interrupt enable"/>
				<field bitoffset="9" bitlength="1" name="ITEVTEN" description="Event interrupt enable"/>
				<field bitoffset="10" bitlength="1" name="ITBUFEN" description="Buffer interrupt enable"/>
				<field bitoffset="11" bitlength="1" name="DMAEN" description="DMA requests enable"/>
				<field bitoffset="12" bitlength="1" name="LAST" description="DMA last transfer"/>
			</register>
			<register name="I2C1_OAR1" description="Own address register 1" address="0x40005408" access="rw">
				<field bitoffset="0" bitlength="1" name="ADD0" description="Interface address"/>
				<field bitoffset="1" bitlength="7" name="ADD1_7" description="Interface address"/>
				<field bitoffset="8" bitlength="2" name="ADD8_9" description="Interface address"/>
				<field bitoffset="15" bitlength="1" name="ADDMODE" description="Addressing mode (slave mode)"/>
			</register>
			<register name="I2C1_OAR2" description="Own address register 2" address="0x4000540C" access="rw">
				<field bitoffset="0" bitlength="1" name="ENDUAL" description="Dual addressing mode enable"/>
				<field bitoffset="1" bitlength="7" name="ADD2" description="Interface address"/>
			</register>
			<register name="I2C1_DR" description="Data register" address="0x40005410" access="rw">
				<field bitoffset="0" bitlength="8" name="DR" description="8-bit data register"/>
			</register>
			<register name="I2C1_SR1" description="Status register 1" address="0x40005414" access="rw">
				<field bitoffset="0" bitlength="1" name="SB" description="Start bit (master mode)"/>
				<field bitoffset="1" bitlength="1" name="ADDR" description="Address sent (master mode)/matched (slave mode)"/>
				<field bitoffset="2" bitlength="1" name="BTF" description="Byte transfer finished"/>
				<field bitoffset="3" bitlength="1" name="ADD10" description="10-bit header sent (master mode)"/>
				<field bitoffset="4" bitlength="1" name="STOPF" description="Stop detection (slave mode)"/>
				<field bitoffset="6" bitlength="1" name="RXNE" description="Data register not empty (receivers)"/>
				<field bitoffset="7" bitlength="1" name="TXE" description="Data register empty (transmitters)"/>
				<field bitoffset="8" bitlength="1" name="BERR" description="Bus error"/>
				<field bitoffset="9" bitlength="1" name="ARLO" description="Arbitration lost (master mode)"/>
				<field bitoffset="10" bitlength="1" name="AF" description="Acknowledge failure"/>
				<field bitoffset="11" bitlength="1" name="OVR" description="Overrun/underrun"/>
				<field bitoffset="12" bitlength="1" name="PECERR" description="PEC error in reception"/>
				<field bitoffset="14" bitlength="1" name="TIMEOUT" description="Timeout/Tlow error"/>
				<field bitoffset="15" bitlength="1" name="SMBALERT" description="SMBus alert"/>
			</register>
			<register name="I2C1_SR2" description="Status register 2" address="0x40005418" access="r">
				<field bitoffset="0" bitlength="1" name="MSL" description="Master/slave"/>
				<field bitoffset="1" bitlength="1" name="BUSY" description="Bus busy"/>
				<field bitoffset="2" bitlength="1" name="TRA" description="Transmitter/receiver"/>
				<field bitoffset="4" bitlength="1" name="GENCALL" description="General call address (slave mode)"/>
				<field bitoffset="5" bitlength="1" name="SMBDEFAULT" description="SMBus device default address (slave mode)"/>
				<field bitoffset="6" bitlength="1" name="SMBHOST" description="SMBus host header (slave mode)"/>
				<field bitoffset="7" bitlength="1" name="DUALF" description="Dual flag (slave mode)"/>
				<field bitoffset="8" bitlength="8" name="PEC" description="Packet error checking register"/>
			</register>
			<register name="I2C1_CCR" description="Clock control register" address="0x4000541C" access="rw">
				<field bitoffset="0" bitlength="12" name="CCR" description="Clock control register in fast/standard mode (master mode)"/>
				<field bitoffset="14" bitlength="1" name="DUTY" description="Fast mode duty cycle"/>
				<field bitoffset="15" bitlength="1" name="FS" description="I2C master mode selection"/>
			</register>
			<register name="I2C1_TRISE" description="TRISE register" address="0x40005420" resetvalue="0x00000002" access="rw">
				<field bitoffset="0" bitlength="6" name="TRISE" description="Maximum rise time in fast/standard mode (master mode)"/>
			</register>
		</registergroup>
		<registergroup name="I2C2" description="I2C2 registers">
			<register name="I2C2_CR1" description="Control register 1" address="0x40005800" access="rw">
				<field bitoffset="0" bitlength="1" name="PE" description="Peripheral enable"/>
				<field bitoffset="1" bitlength="1" name="SMBUS" description="SMBus mode"/>
				<field bitoffset="3" bitlength="1" name="SMBTYPE" description="SMBus type"/>
				<field bitoffset="4" bitlength="1" name="ENARP" description="ARP enable"/>
				<field bitoffset="5" bitlength="1" name="ENPEC" description="PEC enable"/>
				<field bitoffset="6" bitlength="1" name="ENGC" description="General call enable"/>
				<field bitoffset="7" bitlength="1" name="NOSTRETCH" description="Clock stretching disable (slave mode)"/>
				<field bitoffset="8" bitlength="1" name="START" description="Start generation"/>
				<field bitoffset="9" bitlength="1" name="STOP" description="Stop generation"/>
				<field bitoffset="10" bitlength="1" name="ACK" description="Acknowledge enable"/>
				<field bitoffset="11" bitlength="1" name="POS" description="Acknowledge/PEC position (for data reception)"/>
				<field bitoffset="12" bitlength="1" name="PEC" description="Packet error checking"/>
				<field bitoffset="13" bitlength="1" name="ALERT" description="SMBus alert"/>
				<field bitoffset="15" bitlength="1" name="SWRST">
					<description>Software reset
From 'STM32F40xxx 41xxx Errata_2':
If a master generates a misplaced Stop on the bus
(bus error), the peripheral cannot generate a Start anymore.
A software workaround consists in asserting the software
reset using the SWRST bit in the I2C_CR1 control register.</description>
				</field>
			</register>
			<register name="I2C2_CR2" description="Control register 2" address="0x40005804" access="rw">
				<field bitoffset="0" bitlength="6" name="FREQ" description="FREQ[5:0] bits (peripheral clock frequency)"/>
				<field bitoffset="8" bitlength="1" name="ITERREN" description="Error interrupt enable"/>
				<field bitoffset="9" bitlength="1" name="ITEVTEN" description="Event interrupt enable"/>
				<field bitoffset="10" bitlength="1" name="ITBUFEN" description="Buffer interrupt enable"/>
				<field bitoffset="11" bitlength="1" name="DMAEN" description="DMA requests enable"/>
				<field bitoffset="12" bitlength="1" name="LAST" description="DMA last transfer"/>
			</register>
			<register name="I2C2_OAR1" description="Own address register 1" address="0x40005808" access="rw">
				<field bitoffset="0" bitlength="1" name="ADD0" description="Interface address"/>
				<field bitoffset="1" bitlength="7" name="ADD1_7" description="Interface address"/>
				<field bitoffset="8" bitlength="2" name="ADD8_9" description="Interface address"/>
				<field bitoffset="15" bitlength="1" name="ADDMODE" description="Addressing mode (slave mode)"/>
			</register>
			<register name="I2C2_OAR2" description="Own address register 2" address="0x4000580C" access="rw">
				<field bitoffset="0" bitlength="1" name="ENDUAL" description="Dual addressing mode enable"/>
				<field bitoffset="1" bitlength="7" name="ADD2" description="Interface address"/>
			</register>
			<register name="I2C2_DR" description="Data register" address="0x40005810" access="rw">
				<field bitoffset="0" bitlength="8" name="DR" description="8-bit data register"/>
			</register>
			<register name="I2C2_SR1" description="Status register 1" address="0x40005814" access="rw">
				<field bitoffset="0" bitlength="1" name="SB" description="Start bit (master mode)"/>
				<field bitoffset="1" bitlength="1" name="ADDR" description="Address sent (master mode)/matched (slave mode)"/>
				<field bitoffset="2" bitlength="1" name="BTF" description="Byte transfer finished"/>
				<field bitoffset="3" bitlength="1" name="ADD10" description="10-bit header sent (master mode)"/>
				<field bitoffset="4" bitlength="1" name="STOPF" description="Stop detection (slave mode)"/>
				<field bitoffset="6" bitlength="1" name="RXNE" description="Data register not empty (receivers)"/>
				<field bitoffset="7" bitlength="1" name="TXE" description="Data register empty (transmitters)"/>
				<field bitoffset="8" bitlength="1" name="BERR" description="Bus error"/>
				<field bitoffset="9" bitlength="1" name="ARLO" description="Arbitration lost (master mode)"/>
				<field bitoffset="10" bitlength="1" name="AF" description="Acknowledge failure"/>
				<field bitoffset="11" bitlength="1" name="OVR" description="Overrun/underrun"/>
				<field bitoffset="12" bitlength="1" name="PECERR" description="PEC error in reception"/>
				<field bitoffset="14" bitlength="1" name="TIMEOUT" description="Timeout/Tlow error"/>
				<field bitoffset="15" bitlength="1" name="SMBALERT" description="SMBus alert"/>
			</register>
			<register name="I2C2_SR2" description="Status register 2" address="0x40005818" access="r">
				<field bitoffset="0" bitlength="1" name="MSL" description="Master/slave"/>
				<field bitoffset="1" bitlength="1" name="BUSY" description="Bus busy"/>
				<field bitoffset="2" bitlength="1" name="TRA" description="Transmitter/receiver"/>
				<field bitoffset="4" bitlength="1" name="GENCALL" description="General call address (slave mode)"/>
				<field bitoffset="5" bitlength="1" name="SMBDEFAULT" description="SMBus device default address (slave mode)"/>
				<field bitoffset="6" bitlength="1" name="SMBHOST" description="SMBus host header (slave mode)"/>
				<field bitoffset="7" bitlength="1" name="DUALF" description="Dual flag (slave mode)"/>
				<field bitoffset="8" bitlength="8" name="PEC" description="Packet error checking register"/>
			</register>
			<register name="I2C2_CCR" description="Clock control register" address="0x4000581C" access="rw">
				<field bitoffset="0" bitlength="12" name="CCR" description="Clock control register in fast/standard mode (master mode)"/>
				<field bitoffset="14" bitlength="1" name="DUTY" description="Fast mode duty cycle"/>
				<field bitoffset="15" bitlength="1" name="FS" description="I2C master mode selection"/>
			</register>
			<register name="I2C2_TRISE" description="TRISE register" address="0x40005820" resetvalue="0x00000002" access="rw">
				<field bitoffset="0" bitlength="6" name="TRISE" description="Maximum rise time in fast/standard mode (master mode)"/>
			</register>
		</registergroup>
		<registergroup name="I2C3" description="I2C3 registers">
			<register name="I2C3_CR1" description="Control register 1" address="0x40005C00" access="rw">
				<field bitoffset="0" bitlength="1" name="PE" description="Peripheral enable"/>
				<field bitoffset="1" bitlength="1" name="SMBUS" description="SMBus mode"/>
				<field bitoffset="3" bitlength="1" name="SMBTYPE" description="SMBus type"/>
				<field bitoffset="4" bitlength="1" name="ENARP" description="ARP enable"/>
				<field bitoffset="5" bitlength="1" name="ENPEC" description="PEC enable"/>
				<field bitoffset="6" bitlength="1" name="ENGC" description="General call enable"/>
				<field bitoffset="7" bitlength="1" name="NOSTRETCH" description="Clock stretching disable (slave mode)"/>
				<field bitoffset="8" bitlength="1" name="START" description="Start generation"/>
				<field bitoffset="9" bitlength="1" name="STOP" description="Stop generation"/>
				<field bitoffset="10" bitlength="1" name="ACK" description="Acknowledge enable"/>
				<field bitoffset="11" bitlength="1" name="POS" description="Acknowledge/PEC position (for data reception)"/>
				<field bitoffset="12" bitlength="1" name="PEC" description="Packet error checking"/>
				<field bitoffset="13" bitlength="1" name="ALERT" description="SMBus alert"/>
				<field bitoffset="15" bitlength="1" name="SWRST">
					<description>Software reset
From 'STM32F40xxx 41xxx Errata_2':
If a master generates a misplaced Stop on the bus
(bus error), the peripheral cannot generate a Start anymore.
A software workaround consists in asserting the software
reset using the SWRST bit in the I2C_CR1 control register.</description>
				</field>
			</register>
			<register name="I2C3_CR2" description="Control register 2" address="0x40005C04" access="rw">
				<field bitoffset="0" bitlength="6" name="FREQ" description="FREQ[5:0] bits (peripheral clock frequency)"/>
				<field bitoffset="8" bitlength="1" name="ITERREN" description="Error interrupt enable"/>
				<field bitoffset="9" bitlength="1" name="ITEVTEN" description="Event interrupt enable"/>
				<field bitoffset="10" bitlength="1" name="ITBUFEN" description="Buffer interrupt enable"/>
				<field bitoffset="11" bitlength="1" name="DMAEN" description="DMA requests enable"/>
				<field bitoffset="12" bitlength="1" name="LAST" description="DMA last transfer"/>
			</register>
			<register name="I2C3_OAR1" description="Own address register 1" address="0x40005C08" access="rw">
				<field bitoffset="0" bitlength="1" name="ADD0" description="Interface address"/>
				<field bitoffset="1" bitlength="7" name="ADD1_7" description="Interface address"/>
				<field bitoffset="8" bitlength="2" name="ADD8_9" description="Interface address"/>
				<field bitoffset="15" bitlength="1" name="ADDMODE" description="Addressing mode (slave mode)"/>
			</register>
			<register name="I2C3_OAR2" description="Own address register 2" address="0x40005C0C" access="rw">
				<field bitoffset="0" bitlength="1" name="ENDUAL" description="Dual addressing mode enable"/>
				<field bitoffset="1" bitlength="7" name="ADD2" description="Interface address"/>
			</register>
			<register name="I2C3_DR" description="Data register" address="0x40005C10" access="rw">
				<field bitoffset="0" bitlength="8" name="DR" description="8-bit data register"/>
			</register>
			<register name="I2C3_SR1" description="Status register 1" address="0x40005C14" access="rw">
				<field bitoffset="0" bitlength="1" name="SB" description="Start bit (master mode)"/>
				<field bitoffset="1" bitlength="1" name="ADDR" description="Address sent (master mode)/matched (slave mode)"/>
				<field bitoffset="2" bitlength="1" name="BTF" description="Byte transfer finished"/>
				<field bitoffset="3" bitlength="1" name="ADD10" description="10-bit header sent (master mode)"/>
				<field bitoffset="4" bitlength="1" name="STOPF" description="Stop detection (slave mode)"/>
				<field bitoffset="6" bitlength="1" name="RXNE" description="Data register not empty (receivers)"/>
				<field bitoffset="7" bitlength="1" name="TXE" description="Data register empty (transmitters)"/>
				<field bitoffset="8" bitlength="1" name="BERR" description="Bus error"/>
				<field bitoffset="9" bitlength="1" name="ARLO" description="Arbitration lost (master mode)"/>
				<field bitoffset="10" bitlength="1" name="AF" description="Acknowledge failure"/>
				<field bitoffset="11" bitlength="1" name="OVR" description="Overrun/underrun"/>
				<field bitoffset="12" bitlength="1" name="PECERR" description="PEC error in reception"/>
				<field bitoffset="14" bitlength="1" name="TIMEOUT" description="Timeout/Tlow error"/>
				<field bitoffset="15" bitlength="1" name="SMBALERT" description="SMBus alert"/>
			</register>
			<register name="I2C3_SR2" description="Status register 2" address="0x40005C18" access="r">
				<field bitoffset="0" bitlength="1" name="MSL" description="Master/slave"/>
				<field bitoffset="1" bitlength="1" name="BUSY" description="Bus busy"/>
				<field bitoffset="2" bitlength="1" name="TRA" description="Transmitter/receiver"/>
				<field bitoffset="4" bitlength="1" name="GENCALL" description="General call address (slave mode)"/>
				<field bitoffset="5" bitlength="1" name="SMBDEFAULT" description="SMBus device default address (slave mode)"/>
				<field bitoffset="6" bitlength="1" name="SMBHOST" description="SMBus host header (slave mode)"/>
				<field bitoffset="7" bitlength="1" name="DUALF" description="Dual flag (slave mode)"/>
				<field bitoffset="8" bitlength="8" name="PEC" description="Packet error checking register"/>
			</register>
			<register name="I2C3_CCR" description="Clock control register" address="0x40005C1C" access="rw">
				<field bitoffset="0" bitlength="12" name="CCR" description="Clock control register in fast/standard mode (master mode)"/>
				<field bitoffset="14" bitlength="1" name="DUTY" description="Fast mode duty cycle"/>
				<field bitoffset="15" bitlength="1" name="FS" description="I2C master mode selection"/>
			</register>
			<register name="I2C3_TRISE" description="TRISE register" address="0x40005C20" resetvalue="0x00000002" access="rw">
				<field bitoffset="0" bitlength="6" name="TRISE" description="Maximum rise time in fast/standard mode (master mode)"/>
			</register>
		</registergroup>
	</group>
	<group name="USART" description="Universal (a)synch receiver transmitter">
		<registergroup name="USART1" description="USART1 registers">
			<register name="USART1_SR" description="Status register" address="0x40011000" resetvalue="0x000000C0" access="rw">
				<field bitoffset="0" bitlength="1" name="PE">
					<description>Parity error
From 'STM32F40xxx 41xxx Errata_2':
In full duplex mode, when the Parity Error flag is set
by the receiver at the end of a reception,
it may be cleared while transmitting by reading the USART_SR
register to check the TXE/TC flags and writing data
in the data register.
Consequently, the software receiver can read the PE flag
as '0' even if a parity error occurred.
Workaround
The Parity Error flag should be checked after the end
of reception and before transmission.</description>
				</field>
				<field bitoffset="1" bitlength="1" name="FE" description="Framing error"/>
				<field bitoffset="2" bitlength="1" name="NE" description="Noise detected flag"/>
				<field bitoffset="3" bitlength="1" name="ORE" description="Overrun error"/>
				<field bitoffset="4" bitlength="1" name="IDLE" description="IDLE line detected"/>
				<field bitoffset="5" bitlength="1" name="RXNE" description="Read data register not empty"/>
				<field bitoffset="6" bitlength="1" name="TC" description="Transmission complete"/>
				<field bitoffset="7" bitlength="1" name="TXE" description="Transmit data register empty"/>
				<field bitoffset="8" bitlength="1" name="LBD" description="LIN break detection flag"/>
				<field bitoffset="9" bitlength="1" name="CTS" description="CTS flag"/>
			</register>
			<register name="USART1_DR" description="Data register" address="0x40011004" access="rw">
				<field bitoffset="0" bitlength="9" name="DR" description="Data value"/>
			</register>
			<register name="USART1_BRR" description="Baud rate register" address="0x40011008" access="rw">
				<field bitoffset="0" bitlength="4" name="DIV_Fraction" description="Fraction of USARTDIV"/>
				<field bitoffset="4" bitlength="12" name="DIV_Mantissa" description="Mantissa of USARTDIV"/>
			</register>
			<register name="USART1_CR1" description="Control register 1" address="0x4001100C" access="rw">
				<field bitoffset="0" bitlength="1" name="SBK">
					<description>Send break
From 'STM32F40xxx 41xxx Errata_2':
When CTS hardware flow control is enabled (CTSE = 1)
and the Send Break bit (SBK) is set, the transmitter sends
a break frame at the end of current transmission regardless
of nCTS input line status.
Consequently, if an external receiver device is not ready
to accept a frame, the transmitted break frame is lost.
Workaround
None.</description>
				</field>
				<field bitoffset="1" bitlength="1" name="RWU" description="Receiver wakeup"/>
				<field bitoffset="2" bitlength="1" name="RE" description="Receiver enable"/>
				<field bitoffset="3" bitlength="1" name="TE" description="Transmitter enable"/>
				<field bitoffset="4" bitlength="1" name="IDLEIE" description="IDLE interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="RXNEIE" description="RXNE interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TCIE" description="Transmission complete interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="TXEIE" description="TXE interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="PEIE" description="PE interrupt enable"/>
				<field bitoffset="9" bitlength="1" name="PS" description="Parity selection"/>
				<field bitoffset="10" bitlength="1" name="PCE" description="Parity control enable"/>
				<field bitoffset="11" bitlength="1" name="WAKE" description="Wakeup method"/>
				<field bitoffset="12" bitlength="1" name="M" description="Word length"/>
				<field bitoffset="13" bitlength="1" name="UE" description="USART enable"/>
				<field bitoffset="15" bitlength="1" name="OVER8" description="Oversampling mode"/>
			</register>
			<register name="USART1_CR2" description="Control register 2" address="0x40011010" access="rw">
				<field bitoffset="0" bitlength="4" name="ADD" description="Address of the USART node"/>
				<field bitoffset="5" bitlength="1" name="LBDL" description="LIN break detection length"/>
				<field bitoffset="6" bitlength="1" name="LBDIE" description="LIN break detection interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="LBCL" description="Last bit clock pulse"/>
				<field bitoffset="9" bitlength="1" name="CPHA" description="Clock phase"/>
				<field bitoffset="10" bitlength="1" name="CPOL" description="Clock polarity"/>
				<field bitoffset="11" bitlength="1" name="CLKEN" description="Clock enable"/>
				<field bitoffset="12" bitlength="2" name="STOP" description="STOP[1:0] bits (STOP bits)">
					<interpretation key="0" text="1 Stop bit"/>
					<interpretation key="1" text="0.5 Stop bit"/>
					<interpretation key="2" text="2 Stop bit"/>
					<interpretation key="3" text="1.5 Stop bit"/>
				</field>
				<field bitoffset="14" bitlength="1" name="LINEN" description="LIN mode enable"/>
			</register>
			<register name="USART1_CR3" description="Control register 3" address="0x40011014" access="rw">
				<field bitoffset="0" bitlength="1" name="EIE" description="Error interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="IREN" description="IrDA mode enable"/>
				<field bitoffset="2" bitlength="1" name="IRLP" description="IrDA low-power"/>
				<field bitoffset="3" bitlength="1" name="HDSEL" description="Half-duplex selection"/>
				<field bitoffset="4" bitlength="1" name="NACK" description="Smartcard NACK enable"/>
				<field bitoffset="5" bitlength="1" name="SCEN" description="Smartcard mode enable"/>
				<field bitoffset="6" bitlength="1" name="DMAR" description="DMA enable receiver"/>
				<field bitoffset="7" bitlength="1" name="DMAT" description="DMA enable transmitter"/>
				<field bitoffset="8" bitlength="1" name="RTSE" description="RTS enable"/>
				<field bitoffset="9" bitlength="1" name="CTSE" description="CTS enable"/>
				<field bitoffset="10" bitlength="1" name="CTSIE" description="CTS interrupt enable"/>
				<field bitoffset="11" bitlength="1" name="ONEBIT" description="One sample bit method enable"/>
			</register>
			<register name="USART1_GTPR" description="Guard time and prescaler register" address="0x40011018" access="rw">
				<field bitoffset="0" bitlength="8" name="PSC" description="PSC[7:0] bits (Prescaler value)"/>
				<field bitoffset="8" bitlength="8" name="GT" description="Guard time value"/>
			</register>
		</registergroup>
		<registergroup name="USART2" description="USART2 registers">
			<register name="USART2_SR" description="Status register" address="0x40004400" resetvalue="0x000000C0" access="rw">
				<field bitoffset="0" bitlength="1" name="PE">
					<description>Parity error
From 'STM32F40xxx 41xxx Errata_2':
In full duplex mode, when the Parity Error flag is set
by the receiver at the end of a reception,
it may be cleared while transmitting by reading the USART_SR
register to check the TXE/TC flags and writing data
in the data register.
Consequently, the software receiver can read the PE flag
as '0' even if a parity error occurred.
Workaround
The Parity Error flag should be checked after the end
of reception and before transmission.</description>
				</field>
				<field bitoffset="1" bitlength="1" name="FE" description="Framing error"/>
				<field bitoffset="2" bitlength="1" name="NE" description="Noise detected flag"/>
				<field bitoffset="3" bitlength="1" name="ORE" description="Overrun error"/>
				<field bitoffset="4" bitlength="1" name="IDLE" description="IDLE line detected"/>
				<field bitoffset="5" bitlength="1" name="RXNE" description="Read data register not empty"/>
				<field bitoffset="6" bitlength="1" name="TC" description="Transmission complete"/>
				<field bitoffset="7" bitlength="1" name="TXE" description="Transmit data register empty"/>
				<field bitoffset="8" bitlength="1" name="LBD" description="LIN break detection flag"/>
				<field bitoffset="9" bitlength="1" name="CTS" description="CTS flag"/>
			</register>
			<register name="USART2_DR" description="Data register" address="0x40004404" access="rw">
				<field bitoffset="0" bitlength="9" name="DR" description="Data value"/>
			</register>
			<register name="USART2_BRR" description="Baud rate register" address="0x40004408" access="rw">
				<field bitoffset="0" bitlength="4" name="DIV_Fraction" description="Fraction of USARTDIV"/>
				<field bitoffset="4" bitlength="12" name="DIV_Mantissa" description="Mantissa of USARTDIV"/>
			</register>
			<register name="USART2_CR1" description="Control register 1" address="0x4000440C" access="rw">
				<field bitoffset="0" bitlength="1" name="SBK">
					<description>Send break
From 'STM32F40xxx 41xxx Errata_2':
When CTS hardware flow control is enabled (CTSE = 1)
and the Send Break bit (SBK) is set, the transmitter sends
a break frame at the end of current transmission regardless
of nCTS input line status.
Consequently, if an external receiver device is not ready
to accept a frame, the transmitted break frame is lost.
Workaround
None.</description>
				</field>
				<field bitoffset="1" bitlength="1" name="RWU" description="Receiver wakeup"/>
				<field bitoffset="2" bitlength="1" name="RE" description="Receiver enable"/>
				<field bitoffset="3" bitlength="1" name="TE" description="Transmitter enable"/>
				<field bitoffset="4" bitlength="1" name="IDLEIE" description="IDLE interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="RXNEIE" description="RXNE interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TCIE" description="Transmission complete interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="TXEIE" description="TXE interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="PEIE" description="PE interrupt enable"/>
				<field bitoffset="9" bitlength="1" name="PS" description="Parity selection"/>
				<field bitoffset="10" bitlength="1" name="PCE" description="Parity control enable"/>
				<field bitoffset="11" bitlength="1" name="WAKE" description="Wakeup method"/>
				<field bitoffset="12" bitlength="1" name="M" description="Word length"/>
				<field bitoffset="13" bitlength="1" name="UE" description="USART enable"/>
				<field bitoffset="15" bitlength="1" name="OVER8" description="Oversampling mode"/>
			</register>
			<register name="USART2_CR2" description="Control register 2" address="0x40004410" access="rw">
				<field bitoffset="0" bitlength="4" name="ADD" description="Address of the USART node"/>
				<field bitoffset="5" bitlength="1" name="LBDL" description="LIN break detection length"/>
				<field bitoffset="6" bitlength="1" name="LBDIE" description="LIN break detection interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="LBCL" description="Last bit clock pulse"/>
				<field bitoffset="9" bitlength="1" name="CPHA" description="Clock phase"/>
				<field bitoffset="10" bitlength="1" name="CPOL" description="Clock polarity"/>
				<field bitoffset="11" bitlength="1" name="CLKEN" description="Clock enable"/>
				<field bitoffset="12" bitlength="2" name="STOP" description="STOP[1:0] bits (STOP bits)">
					<interpretation key="0" text="1 Stop bit"/>
					<interpretation key="1" text="0.5 Stop bit"/>
					<interpretation key="2" text="2 Stop bit"/>
					<interpretation key="3" text="1.5 Stop bit"/>
				</field>
				<field bitoffset="14" bitlength="1" name="LINEN" description="LIN mode enable"/>
			</register>
			<register name="USART2_CR3" description="Control register 3" address="0x40004414" access="rw">
				<field bitoffset="0" bitlength="1" name="EIE" description="Error interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="IREN" description="IrDA mode enable"/>
				<field bitoffset="2" bitlength="1" name="IRLP" description="IrDA low-power"/>
				<field bitoffset="3" bitlength="1" name="HDSEL" description="Half-duplex selection"/>
				<field bitoffset="4" bitlength="1" name="NACK" description="Smartcard NACK enable"/>
				<field bitoffset="5" bitlength="1" name="SCEN" description="Smartcard mode enable"/>
				<field bitoffset="6" bitlength="1" name="DMAR" description="DMA enable receiver"/>
				<field bitoffset="7" bitlength="1" name="DMAT" description="DMA enable transmitter"/>
				<field bitoffset="8" bitlength="1" name="RTSE" description="RTS enable"/>
				<field bitoffset="9" bitlength="1" name="CTSE" description="CTS enable"/>
				<field bitoffset="10" bitlength="1" name="CTSIE" description="CTS interrupt enable"/>
				<field bitoffset="11" bitlength="1" name="ONEBIT" description="One sample bit method enable"/>
			</register>
			<register name="USART2_GTPR" description="Guard time and prescaler register" address="0x40004418" access="rw">
				<field bitoffset="0" bitlength="8" name="PSC" description="PSC[7:0] bits (Prescaler value)"/>
				<field bitoffset="8" bitlength="8" name="GT" description="Guard time value"/>
			</register>
		</registergroup>
		<registergroup name="USART3" description="USART3 registers">
			<register name="USART3_SR" description="Status register" address="0x40004800" resetvalue="0x000000C0" access="rw">
				<field bitoffset="0" bitlength="1" name="PE">
					<description>Parity error
From 'STM32F40xxx 41xxx Errata_2':
In full duplex mode, when the Parity Error flag is set
by the receiver at the end of a reception,
it may be cleared while transmitting by reading the USART_SR
register to check the TXE/TC flags and writing data
in the data register.
Consequently, the software receiver can read the PE flag
as '0' even if a parity error occurred.
Workaround
The Parity Error flag should be checked after the end
of reception and before transmission.</description>
				</field>
				<field bitoffset="1" bitlength="1" name="FE" description="Framing error"/>
				<field bitoffset="2" bitlength="1" name="NE" description="Noise detected flag"/>
				<field bitoffset="3" bitlength="1" name="ORE" description="Overrun error"/>
				<field bitoffset="4" bitlength="1" name="IDLE" description="IDLE line detected"/>
				<field bitoffset="5" bitlength="1" name="RXNE" description="Read data register not empty"/>
				<field bitoffset="6" bitlength="1" name="TC" description="Transmission complete"/>
				<field bitoffset="7" bitlength="1" name="TXE" description="Transmit data register empty"/>
				<field bitoffset="8" bitlength="1" name="LBD" description="LIN break detection flag"/>
				<field bitoffset="9" bitlength="1" name="CTS" description="CTS flag"/>
			</register>
			<register name="USART3_DR" description="Data register" address="0x40004804" access="rw">
				<field bitoffset="0" bitlength="9" name="DR" description="Data value"/>
			</register>
			<register name="USART3_BRR" description="Baud rate register" address="0x40004808" access="rw">
				<field bitoffset="0" bitlength="4" name="DIV_Fraction" description="Fraction of USARTDIV"/>
				<field bitoffset="4" bitlength="12" name="DIV_Mantissa" description="Mantissa of USARTDIV"/>
			</register>
			<register name="USART3_CR1" description="Control register 1" address="0x4000480C" access="rw">
				<field bitoffset="0" bitlength="1" name="SBK">
					<description>Send break
From 'STM32F40xxx 41xxx Errata_2':
When CTS hardware flow control is enabled (CTSE = 1)
and the Send Break bit (SBK) is set, the transmitter sends
a break frame at the end of current transmission regardless
of nCTS input line status.
Consequently, if an external receiver device is not ready
to accept a frame, the transmitted break frame is lost.
Workaround
None.</description>
				</field>
				<field bitoffset="1" bitlength="1" name="RWU" description="Receiver wakeup"/>
				<field bitoffset="2" bitlength="1" name="RE" description="Receiver enable"/>
				<field bitoffset="3" bitlength="1" name="TE" description="Transmitter enable"/>
				<field bitoffset="4" bitlength="1" name="IDLEIE" description="IDLE interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="RXNEIE" description="RXNE interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TCIE" description="Transmission complete interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="TXEIE" description="TXE interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="PEIE" description="PE interrupt enable"/>
				<field bitoffset="9" bitlength="1" name="PS" description="Parity selection"/>
				<field bitoffset="10" bitlength="1" name="PCE" description="Parity control enable"/>
				<field bitoffset="11" bitlength="1" name="WAKE" description="Wakeup method"/>
				<field bitoffset="12" bitlength="1" name="M" description="Word length"/>
				<field bitoffset="13" bitlength="1" name="UE" description="USART enable"/>
				<field bitoffset="15" bitlength="1" name="OVER8" description="Oversampling mode"/>
			</register>
			<register name="USART3_CR2" description="Control register 2" address="0x40004810" access="rw">
				<field bitoffset="0" bitlength="4" name="ADD" description="Address of the USART node"/>
				<field bitoffset="5" bitlength="1" name="LBDL" description="LIN break detection length"/>
				<field bitoffset="6" bitlength="1" name="LBDIE" description="LIN break detection interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="LBCL" description="Last bit clock pulse"/>
				<field bitoffset="9" bitlength="1" name="CPHA" description="Clock phase"/>
				<field bitoffset="10" bitlength="1" name="CPOL" description="Clock polarity"/>
				<field bitoffset="11" bitlength="1" name="CLKEN" description="Clock enable"/>
				<field bitoffset="12" bitlength="2" name="STOP" description="STOP[1:0] bits (STOP bits)">
					<interpretation key="0" text="1 Stop bit"/>
					<interpretation key="1" text="0.5 Stop bit"/>
					<interpretation key="2" text="2 Stop bit"/>
					<interpretation key="3" text="1.5 Stop bit"/>
				</field>
				<field bitoffset="14" bitlength="1" name="LINEN" description="LIN mode enable"/>
			</register>
			<register name="USART3_CR3" description="Control register 3" address="0x40004814" access="rw">
				<field bitoffset="0" bitlength="1" name="EIE" description="Error interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="IREN" description="IrDA mode enable"/>
				<field bitoffset="2" bitlength="1" name="IRLP" description="IrDA low-power"/>
				<field bitoffset="3" bitlength="1" name="HDSEL" description="Half-duplex selection"/>
				<field bitoffset="4" bitlength="1" name="NACK" description="Smartcard NACK enable"/>
				<field bitoffset="5" bitlength="1" name="SCEN" description="Smartcard mode enable"/>
				<field bitoffset="6" bitlength="1" name="DMAR" description="DMA enable receiver"/>
				<field bitoffset="7" bitlength="1" name="DMAT" description="DMA enable transmitter"/>
				<field bitoffset="8" bitlength="1" name="RTSE" description="RTS enable"/>
				<field bitoffset="9" bitlength="1" name="CTSE" description="CTS enable"/>
				<field bitoffset="10" bitlength="1" name="CTSIE" description="CTS interrupt enable"/>
				<field bitoffset="11" bitlength="1" name="ONEBIT" description="One sample bit method enable"/>
			</register>
			<register name="USART3_GTPR" description="Guard time and prescaler register" address="0x40004818" access="rw">
				<field bitoffset="0" bitlength="8" name="PSC" description="PSC[7:0] bits (Prescaler value)"/>
				<field bitoffset="8" bitlength="8" name="GT" description="Guard time value"/>
			</register>
		</registergroup>
		<registergroup name="USART4" description="USART4 registers">
			<register name="USART4_SR" description="Status register" address="0x40004C00" resetvalue="0x000000C0" access="rw">
				<field bitoffset="0" bitlength="1" name="PE">
					<description>Parity error
From 'STM32F40xxx 41xxx Errata_2':
In full duplex mode, when the Parity Error flag is set
by the receiver at the end of a reception,
it may be cleared while transmitting by reading the USART_SR
register to check the TXE/TC flags and writing data
in the data register.
Consequently, the software receiver can read the PE flag
as '0' even if a parity error occurred.
Workaround
The Parity Error flag should be checked after the end
of reception and before transmission.</description>
				</field>
				<field bitoffset="1" bitlength="1" name="FE" description="Framing error"/>
				<field bitoffset="2" bitlength="1" name="NE" description="Noise detected flag"/>
				<field bitoffset="3" bitlength="1" name="ORE" description="Overrun error"/>
				<field bitoffset="4" bitlength="1" name="IDLE" description="IDLE line detected"/>
				<field bitoffset="5" bitlength="1" name="RXNE" description="Read data register not empty"/>
				<field bitoffset="6" bitlength="1" name="TC" description="Transmission complete"/>
				<field bitoffset="7" bitlength="1" name="TXE" description="Transmit data register empty"/>
				<field bitoffset="8" bitlength="1" name="LBD" description="LIN break detection flag"/>
			</register>
			<register name="USART4_DR" description="Data register" address="0x40004C04" access="rw">
				<field bitoffset="0" bitlength="9" name="DR" description="Data value"/>
			</register>
			<register name="USART4_BRR" description="Baud rate register" address="0x40004C08" access="rw">
				<field bitoffset="0" bitlength="4" name="DIV_Fraction" description="Fraction of USARTDIV"/>
				<field bitoffset="4" bitlength="12" name="DIV_Mantissa" description="Mantissa of USARTDIV"/>
			</register>
			<register name="USART4_CR1" description="Control register 1" address="0x40004C0C" access="rw">
				<field bitoffset="0" bitlength="1" name="SBK">
					<description>Send break
From 'STM32F40xxx 41xxx Errata_2':
When CTS hardware flow control is enabled (CTSE = 1)
and the Send Break bit (SBK) is set, the transmitter sends
a break frame at the end of current transmission regardless
of nCTS input line status.
Consequently, if an external receiver device is not ready
to accept a frame, the transmitted break frame is lost.
Workaround
None.</description>
				</field>
				<field bitoffset="1" bitlength="1" name="RWU" description="Receiver wakeup"/>
				<field bitoffset="2" bitlength="1" name="RE" description="Receiver enable"/>
				<field bitoffset="3" bitlength="1" name="TE" description="Transmitter enable"/>
				<field bitoffset="4" bitlength="1" name="IDLEIE" description="IDLE interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="RXNEIE" description="RXNE interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TCIE" description="Transmission complete interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="TXEIE" description="TXE interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="PEIE" description="PE interrupt enable"/>
				<field bitoffset="9" bitlength="1" name="PS" description="Parity selection"/>
				<field bitoffset="10" bitlength="1" name="PCE" description="Parity control enable"/>
				<field bitoffset="11" bitlength="1" name="WAKE" description="Wakeup method"/>
				<field bitoffset="12" bitlength="1" name="M" description="Word length"/>
				<field bitoffset="13" bitlength="1" name="UE" description="USART enable"/>
				<field bitoffset="15" bitlength="1" name="OVER8" description="Oversampling mode"/>
			</register>
			<register name="USART4_CR2" description="Control register 2" address="0x40004C10" access="rw">
				<field bitoffset="0" bitlength="4" name="ADD" description="Address of the USART node"/>
				<field bitoffset="5" bitlength="1" name="LBDL" description="LIN break detection length"/>
				<field bitoffset="6" bitlength="1" name="LBDIE" description="LIN break detection interrupt enable"/>
				<field bitoffset="12" bitlength="2" name="STOP" description="STOP[1:0] bits (STOP bits)">
					<interpretation key="0" text="1 Stop bit"/>
					<interpretation key="2" text="2 Stop bit"/>
				</field>
				<field bitoffset="14" bitlength="1" name="LINEN" description="LIN mode enable"/>
			</register>
			<register name="USART4_CR3" description="Control register 3" address="0x40004C14" access="rw">
				<field bitoffset="0" bitlength="1" name="EIE" description="Error interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="IREN" description="IrDA mode enable"/>
				<field bitoffset="2" bitlength="1" name="IRLP" description="IrDA low-power"/>
				<field bitoffset="3" bitlength="1" name="HDSEL" description="Half-duplex selection"/>
				<field bitoffset="6" bitlength="1" name="DMAR" description="DMA enable receiver"/>
				<field bitoffset="7" bitlength="1" name="DMAT" description="DMA enable transmitter"/>
				<field bitoffset="11" bitlength="1" name="ONEBIT" description="One sample bit method enable"/>
			</register>
		</registergroup>
		<registergroup name="USART5" description="USART5 registers">
			<register name="USART5_SR" description="Status register" address="0x40005000" resetvalue="0x000000C0" access="rw">
				<field bitoffset="0" bitlength="1" name="PE">
					<description>Parity error
From 'STM32F40xxx 41xxx Errata_2':
In full duplex mode, when the Parity Error flag is set
by the receiver at the end of a reception,
it may be cleared while transmitting by reading the USART_SR
register to check the TXE/TC flags and writing data
in the data register.
Consequently, the software receiver can read the PE flag
as '0' even if a parity error occurred.
Workaround
The Parity Error flag should be checked after the end
of reception and before transmission.</description>
				</field>
				<field bitoffset="1" bitlength="1" name="FE" description="Framing error"/>
				<field bitoffset="2" bitlength="1" name="NE" description="Noise detected flag"/>
				<field bitoffset="3" bitlength="1" name="ORE" description="Overrun error"/>
				<field bitoffset="4" bitlength="1" name="IDLE" description="IDLE line detected"/>
				<field bitoffset="5" bitlength="1" name="RXNE" description="Read data register not empty"/>
				<field bitoffset="6" bitlength="1" name="TC" description="Transmission complete"/>
				<field bitoffset="7" bitlength="1" name="TXE" description="Transmit data register empty"/>
				<field bitoffset="8" bitlength="1" name="LBD" description="LIN break detection flag"/>
			</register>
			<register name="USART5_DR" description="Data register" address="0x40005004" access="rw">
				<field bitoffset="0" bitlength="9" name="DR" description="Data value"/>
			</register>
			<register name="USART5_BRR" description="Baud rate register" address="0x40005008" access="rw">
				<field bitoffset="0" bitlength="4" name="DIV_Fraction" description="Fraction of USARTDIV"/>
				<field bitoffset="4" bitlength="12" name="DIV_Mantissa" description="Mantissa of USARTDIV"/>
			</register>
			<register name="USART5_CR1" description="Control register 1" address="0x4000500C" access="rw">
				<field bitoffset="0" bitlength="1" name="SBK">
					<description>Send break
From 'STM32F40xxx 41xxx Errata_2':
When CTS hardware flow control is enabled (CTSE = 1)
and the Send Break bit (SBK) is set, the transmitter sends
a break frame at the end of current transmission regardless
of nCTS input line status.
Consequently, if an external receiver device is not ready
to accept a frame, the transmitted break frame is lost.
Workaround
None.</description>
				</field>
				<field bitoffset="1" bitlength="1" name="RWU" description="Receiver wakeup"/>
				<field bitoffset="2" bitlength="1" name="RE" description="Receiver enable"/>
				<field bitoffset="3" bitlength="1" name="TE" description="Transmitter enable"/>
				<field bitoffset="4" bitlength="1" name="IDLEIE" description="IDLE interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="RXNEIE" description="RXNE interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TCIE" description="Transmission complete interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="TXEIE" description="TXE interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="PEIE" description="PE interrupt enable"/>
				<field bitoffset="9" bitlength="1" name="PS" description="Parity selection"/>
				<field bitoffset="10" bitlength="1" name="PCE" description="Parity control enable"/>
				<field bitoffset="11" bitlength="1" name="WAKE" description="Wakeup method"/>
				<field bitoffset="12" bitlength="1" name="M" description="Word length"/>
				<field bitoffset="13" bitlength="1" name="UE" description="USART enable"/>
				<field bitoffset="15" bitlength="1" name="OVER8" description="Oversampling mode"/>
			</register>
			<register name="USART5_CR2" description="Control register 2" address="0x40005010" access="rw">
				<field bitoffset="0" bitlength="4" name="ADD" description="Address of the USART node"/>
				<field bitoffset="5" bitlength="1" name="LBDL" description="LIN break detection length"/>
				<field bitoffset="6" bitlength="1" name="LBDIE" description="LIN break detection interrupt enable"/>
				<field bitoffset="12" bitlength="2" name="STOP" description="STOP[1:0] bits (STOP bits)">
					<interpretation key="0" text="1 Stop bit"/>
					<interpretation key="2" text="2 Stop bit"/>
				</field>
				<field bitoffset="14" bitlength="1" name="LINEN" description="LIN mode enable"/>
			</register>
			<register name="USART5_CR3" description="Control register 3" address="0x40005014" access="rw">
				<field bitoffset="0" bitlength="1" name="EIE" description="Error interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="IREN" description="IrDA mode enable"/>
				<field bitoffset="2" bitlength="1" name="IRLP" description="IrDA low-power"/>
				<field bitoffset="3" bitlength="1" name="HDSEL" description="Half-duplex selection"/>
				<field bitoffset="11" bitlength="1" name="ONEBIT" description="One sample bit method enable"/>
			</register>
		</registergroup>
		<registergroup name="USART6" description="USART6 registers">
			<register name="USART6_SR" description="Status register" address="0x40011400" resetvalue="0x000000C0" access="rw">
				<field bitoffset="0" bitlength="1" name="PE">
					<description>Parity error
From 'STM32F40xxx 41xxx Errata_2':
In full duplex mode, when the Parity Error flag is set
by the receiver at the end of a reception,
it may be cleared while transmitting by reading the USART_SR
register to check the TXE/TC flags and writing data
in the data register.
Consequently, the software receiver can read the PE flag
as '0' even if a parity error occurred.
Workaround
The Parity Error flag should be checked after the end
of reception and before transmission.</description>
				</field>
				<field bitoffset="1" bitlength="1" name="FE" description="Framing error"/>
				<field bitoffset="2" bitlength="1" name="NE" description="Noise detected flag"/>
				<field bitoffset="3" bitlength="1" name="ORE" description="Overrun error"/>
				<field bitoffset="4" bitlength="1" name="IDLE" description="IDLE line detected"/>
				<field bitoffset="5" bitlength="1" name="RXNE" description="Read data register not empty"/>
				<field bitoffset="6" bitlength="1" name="TC" description="Transmission complete"/>
				<field bitoffset="7" bitlength="1" name="TXE" description="Transmit data register empty"/>
				<field bitoffset="8" bitlength="1" name="LBD" description="LIN break detection flag"/>
				<field bitoffset="9" bitlength="1" name="CTS" description="CTS flag"/>
			</register>
			<register name="USART6_DR" description="Data register" address="0x40011404" access="rw">
				<field bitoffset="0" bitlength="9" name="DR" description="Data value"/>
			</register>
			<register name="USART6_BRR" description="Baud rate register" address="0x40011408" access="rw">
				<field bitoffset="0" bitlength="4" name="DIV_Fraction" description="Fraction of USARTDIV"/>
				<field bitoffset="4" bitlength="12" name="DIV_Mantissa" description="Mantissa of USARTDIV"/>
			</register>
			<register name="USART6_CR1" description="Control register 1" address="0x4001140C" access="rw">
				<field bitoffset="0" bitlength="1" name="SBK">
					<description>Send break
From 'STM32F40xxx 41xxx Errata_2':
When CTS hardware flow control is enabled (CTSE = 1)
and the Send Break bit (SBK) is set, the transmitter sends
a break frame at the end of current transmission regardless
of nCTS input line status.
Consequently, if an external receiver device is not ready
to accept a frame, the transmitted break frame is lost.
Workaround
None.</description>
				</field>
				<field bitoffset="1" bitlength="1" name="RWU" description="Receiver wakeup"/>
				<field bitoffset="2" bitlength="1" name="RE" description="Receiver enable"/>
				<field bitoffset="3" bitlength="1" name="TE" description="Transmitter enable"/>
				<field bitoffset="4" bitlength="1" name="IDLEIE" description="IDLE interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="RXNEIE" description="RXNE interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="TCIE" description="Transmission complete interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="TXEIE" description="TXE interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="PEIE" description="PE interrupt enable"/>
				<field bitoffset="9" bitlength="1" name="PS" description="Parity selection"/>
				<field bitoffset="10" bitlength="1" name="PCE" description="Parity control enable"/>
				<field bitoffset="11" bitlength="1" name="WAKE" description="Wakeup method"/>
				<field bitoffset="12" bitlength="1" name="M" description="Word length"/>
				<field bitoffset="13" bitlength="1" name="UE" description="USART enable"/>
				<field bitoffset="15" bitlength="1" name="OVER8" description="Oversampling mode"/>
			</register>
			<register name="USART6_CR2" description="Control register 2" address="0x40011410" access="rw">
				<field bitoffset="0" bitlength="4" name="ADD" description="Address of the USART node"/>
				<field bitoffset="5" bitlength="1" name="LBDL" description="LIN break detection length"/>
				<field bitoffset="6" bitlength="1" name="LBDIE" description="LIN break detection interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="LBCL" description="Last bit clock pulse"/>
				<field bitoffset="9" bitlength="1" name="CPHA" description="Clock phase"/>
				<field bitoffset="10" bitlength="1" name="CPOL" description="Clock polarity"/>
				<field bitoffset="11" bitlength="1" name="CLKEN" description="Clock enable"/>
				<field bitoffset="12" bitlength="2" name="STOP" description="STOP[1:0] bits (STOP bits)">
					<interpretation key="0" text="1 Stop bit"/>
					<interpretation key="1" text="0.5 Stop bit"/>
					<interpretation key="2" text="2 Stop bit"/>
					<interpretation key="3" text="1.5 Stop bit"/>
				</field>
				<field bitoffset="14" bitlength="1" name="LINEN" description="LIN mode enable"/>
			</register>
			<register name="USART6_CR3" description="Control register 3" address="0x40011414" access="rw">
				<field bitoffset="0" bitlength="1" name="EIE" description="Error interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="IREN" description="IrDA mode enable"/>
				<field bitoffset="2" bitlength="1" name="IRLP" description="IrDA low-power"/>
				<field bitoffset="3" bitlength="1" name="HDSEL" description="Half-duplex selection"/>
				<field bitoffset="4" bitlength="1" name="NACK" description="Smartcard NACK enable"/>
				<field bitoffset="5" bitlength="1" name="SCEN" description="Smartcard mode enable"/>
				<field bitoffset="6" bitlength="1" name="DMAR" description="DMA enable receiver"/>
				<field bitoffset="7" bitlength="1" name="DMAT" description="DMA enable transmitter"/>
				<field bitoffset="8" bitlength="1" name="RTSE" description="RTS enable"/>
				<field bitoffset="9" bitlength="1" name="CTSE" description="CTS enable"/>
				<field bitoffset="10" bitlength="1" name="CTSIE" description="CTS interrupt enable"/>
				<field bitoffset="11" bitlength="1" name="ONEBIT" description="One sample bit method enable"/>
			</register>
			<register name="USART6_GTPR" description="Guard time and prescaler register" address="0x40011418" access="rw">
				<field bitoffset="0" bitlength="8" name="PSC" description="PSC[7:0] bits (Prescaler value)"/>
				<field bitoffset="8" bitlength="8" name="GT" description="Guard time value"/>
			</register>
		</registergroup>
	</group>
	<group name="SPI" description="Serial peripheral interfaces">
		<registergroup name="SPI1" description="SPI1 registers">
			<register name="SPI1_CR1" description="Control register 1" address="0x40013000" access="rw">
				<field bitoffset="0" bitlength="1" name="CPHA" description="Clock phase"/>
				<field bitoffset="1" bitlength="1" name="CPOL" description="Clock polarity"/>
				<field bitoffset="2" bitlength="1" name="MSTR" description="Master selection"/>
				<field bitoffset="3" bitlength="3" name="BR" description="BR[2:0] bits (baud rate control)">
					<interpretation key="0" text="Fpclk / 2 clock is selected"/>
					<interpretation key="1" text="Fpclk / 4 clock is selected"/>
					<interpretation key="2" text="Fpclk / 8 clock is selected"/>
					<interpretation key="3" text="Fpclk / 16 clock is selected"/>
					<interpretation key="4" text="Fpclk / 32 clock is selected"/>
					<interpretation key="5" text="Fpclk / 64 clock is selected"/>
					<interpretation key="6" text="Fpclk / 128 clock is selected"/>
					<interpretation key="7" text="Fpclk / 256 clock is selected"/>
				</field>
				<field bitoffset="6" bitlength="1" name="SPE" description="SPI enable"/>
				<field bitoffset="7" bitlength="1" name="LSBFIRST" description="Frame format"/>
				<field bitoffset="8" bitlength="1" name="SSI" description="Internal slave select"/>
				<field bitoffset="9" bitlength="1" name="SSM" description="Software slave management"/>
				<field bitoffset="10" bitlength="1" name="RXONLY" description="Receive only"/>
				<field bitoffset="11" bitlength="1" name="DFF" description="Data frame format"/>
				<field bitoffset="12" bitlength="1" name="CRCNEXT" description="Transmit CRC next"/>
				<field bitoffset="13" bitlength="1" name="CRCEN" description="Hardware CRC calculation enable"/>
				<field bitoffset="14" bitlength="1" name="BIDIOE" description="Output enable in bidirectional mode"/>
				<field bitoffset="15" bitlength="1" name="BIDIMODE" description="Bidirectional data mode enable"/>
			</register>
			<register name="SPI1_CR2" description="Control register 2" address="0x40013004" access="rw">
				<field bitoffset="0" bitlength="1" name="RXDMAEN" description="Rx buffer DMA enable"/>
				<field bitoffset="1" bitlength="1" name="TXDMAEN" description="Tx buffer DMA enable"/>
				<field bitoffset="2" bitlength="1" name="SSOE" description="SS output enable"/>
				<field bitoffset="4" bitlength="1" name="FRF" description="Frame format"/>
				<field bitoffset="5" bitlength="1" name="ERRIE" description="Error interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="RXNEIE" description="RX buffer not empty interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="TXEIE" description="Tx buffer empty interrupt enable"/>
			</register>
			<register name="SPI1_SR" description="Status register" address="0x40013008" resetvalue="0x00000002" access="rw">
				<field bitoffset="0" bitlength="1" name="RXNE" description="Receive buffer not empty"/>
				<field bitoffset="1" bitlength="1" name="TXE" description="Transmit buffer empty"/>
				<field bitoffset="4" bitlength="1" name="CRCERR" description="CRC error flag"/>
				<field bitoffset="5" bitlength="1" name="MODF" description="Mode fault"/>
				<field bitoffset="6" bitlength="1" name="OVR" description="Overrun flag"/>
				<field bitoffset="7" bitlength="1" name="BSY" description="Busy flag"/>
				<field bitoffset="8" bitlength="1" name="TIFRFE" description="TI frame format error"/>
			</register>
			<register name="SPI1_DR" description="Data register" address="0x4001300C" access="rw">
				<field bitoffset="0" bitlength="16" name="DR" description="Data Register"/>
			</register>
			<register name="SPI1_CRCPR" description="CRC polynomial register" address="0x40013010" resetvalue="0x00000007" access="rw">
				<field bitoffset="0" bitlength="16" name="CRCPOLY" description="CRC polynomial register"/>
			</register>
			<register name="SPI1_RXCRCR" description="RX CRC register" address="0x40013014" access="rw">
				<field bitoffset="0" bitlength="16" name="RXCRC" description="Rx CRC value"/>
			</register>
			<register name="SPI1_TXCRCR" description="TX CRC register" address="0x40013018" access="rw">
				<field bitoffset="0" bitlength="16" name="TXCRC" description="Tx CRC value"/>
			</register>
			<register name="SPI1_I2SCFGR" description="I2S configuration register" address="0x4001301C" access="rw">
				<field bitoffset="11" bitlength="1" name="I2SMOD" description="I2S mode selection"/>
			</register>
		</registergroup>
		<registergroup name="SPI2" description="SPI2 registers">
			<register name="SPI2_CR1" description="Control register 1" address="0x40003800" access="rw">
				<field bitoffset="0" bitlength="1" name="CPHA" description="Clock phase"/>
				<field bitoffset="1" bitlength="1" name="CPOL" description="Clock polarity"/>
				<field bitoffset="2" bitlength="1" name="MSTR" description="Master selection"/>
				<field bitoffset="3" bitlength="3" name="BR" description="BR[2:0] bits (baud rate control)">
					<interpretation key="0" text="Fpclk / 2 clock is selected"/>
					<interpretation key="1" text="Fpclk / 4 clock is selected"/>
					<interpretation key="2" text="Fpclk / 8 clock is selected"/>
					<interpretation key="3" text="Fpclk / 16 clock is selected"/>
					<interpretation key="4" text="Fpclk / 32 clock is selected"/>
					<interpretation key="5" text="Fpclk / 64 clock is selected"/>
					<interpretation key="6" text="Fpclk / 128 clock is selected"/>
					<interpretation key="7" text="Fpclk / 256 clock is selected"/>
				</field>
				<field bitoffset="6" bitlength="1" name="SPE" description="SPI enable"/>
				<field bitoffset="7" bitlength="1" name="LSBFIRST" description="Frame format"/>
				<field bitoffset="8" bitlength="1" name="SSI" description="Internal slave select"/>
				<field bitoffset="9" bitlength="1" name="SSM" description="Software slave management"/>
				<field bitoffset="10" bitlength="1" name="RXONLY" description="Receive only"/>
				<field bitoffset="11" bitlength="1" name="DFF" description="Data frame format"/>
				<field bitoffset="12" bitlength="1" name="CRCNEXT" description="Transmit CRC next"/>
				<field bitoffset="13" bitlength="1" name="CRCEN" description="Hardware CRC calculation enable"/>
				<field bitoffset="14" bitlength="1" name="BIDIOE" description="Output enable in bidirectional mode"/>
				<field bitoffset="15" bitlength="1" name="BIDIMODE" description="Bidirectional data mode enable"/>
			</register>
			<register name="SPI2_CR2" description="Control register 2" address="0x40003804" access="rw">
				<field bitoffset="0" bitlength="1" name="RXDMAEN" description="Rx buffer DMA enable"/>
				<field bitoffset="1" bitlength="1" name="TXDMAEN" description="Tx buffer DMA enable"/>
				<field bitoffset="2" bitlength="1" name="SSOE" description="SS output enable"/>
				<field bitoffset="4" bitlength="1" name="FRF" description="Frame format"/>
				<field bitoffset="5" bitlength="1" name="ERRIE" description="Error interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="RXNEIE" description="RX buffer not empty interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="TXEIE" description="Tx buffer empty interrupt enable"/>
			</register>
			<register name="SPI2_SR" description="Status register" address="0x40003808" resetvalue="0x00000002" access="rw">
				<field bitoffset="0" bitlength="1" name="RXNE" description="Receive buffer not empty"/>
				<field bitoffset="1" bitlength="1" name="TXE" description="Transmit buffer empty"/>
				<field bitoffset="4" bitlength="1" name="CRCERR" description="CRC error flag"/>
				<field bitoffset="5" bitlength="1" name="MODF" description="Mode fault"/>
				<field bitoffset="6" bitlength="1" name="OVR" description="Overrun flag"/>
				<field bitoffset="7" bitlength="1" name="BSY" description="Busy flag"/>
				<field bitoffset="8" bitlength="1" name="TIFRFE" description="TI frame format error"/>
			</register>
			<register name="SPI2_DR" description="Data register" address="0x4000380C" access="rw">
				<field bitoffset="0" bitlength="16" name="DR" description="Data Register"/>
			</register>
			<register name="SPI2_CRCPR" description="CRC polynomial register" address="0x40003810" resetvalue="0x00000007" access="rw">
				<field bitoffset="0" bitlength="16" name="CRCPOLY" description="CRC polynomial register"/>
			</register>
			<register name="SPI2_RXCRCR" description="RX CRC register" address="0x40003814" access="rw">
				<field bitoffset="0" bitlength="16" name="RXCRC" description="Rx CRC value"/>
			</register>
			<register name="SPI2_TXCRCR" description="TX CRC register" address="0x40003818" access="rw">
				<field bitoffset="0" bitlength="16" name="TXCRC" description="Tx CRC value"/>
			</register>
			<register name="SPI2_I2SCFGR" description="I2S configuration register" address="0x4000381C" access="rw">
				<field bitoffset="11" bitlength="1" name="I2SMOD" description="I2S mode selection"/>
			</register>
		</registergroup>
		<registergroup name="I2S2" description="I2S2 registers">
			<register name="SPI2_CR2" description="Control register 2" address="0x40003804" access="rw">
				<field bitoffset="0" bitlength="1" name="RXDMAEN" description="Rx buffer DMA enable"/>
				<field bitoffset="1" bitlength="1" name="TXDMAEN" description="Tx buffer DMA enable"/>
				<field bitoffset="5" bitlength="1" name="ERRIE" description="Error interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="RXNEIE" description="RX buffer not empty interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="TXEIE" description="Tx buffer empty interrupt enable"/>
			</register>
			<register name="SPI2_SR" description="Status register" address="0x40003808" resetvalue="0x00000002" access="rw">
				<field bitoffset="0" bitlength="1" name="RXNE" description="Receive buffer not empty"/>
				<field bitoffset="1" bitlength="1" name="TXE" description="Transmit buffer empty"/>
				<field bitoffset="2" bitlength="1" name="CHSIDE" description="Channel side"/>
				<field bitoffset="3" bitlength="1" name="UDR" description="Underrun flag"/>
				<field bitoffset="6" bitlength="1" name="OVR" description="Overrun flag"/>
				<field bitoffset="7" bitlength="1" name="BSY" description="Busy flag"/>
				<field bitoffset="8" bitlength="1" name="TIFRFE" description="TI frame format error"/>
			</register>
			<register name="SPI2_DR" description="Data register" address="0x4000380C" access="rw">
				<field bitoffset="0" bitlength="16" name="DR" description="Data Register"/>
			</register>
			<register name="SPI2_I2SCFGR" description="I2S configuration register" address="0x4000381C" access="rw">
				<field bitoffset="0" bitlength="1" name="CHLEN" description="Channel length (number of bits per audio channel)"/>
				<field bitoffset="1" bitlength="2" name="DATLEN" description="DATLEN[1:0] bits (Data length to be transferred)">
					<interpretation key="0" text="16-bit data length"/>
					<interpretation key="1" text="24-bit data length"/>
					<interpretation key="2" text="32-bit data length"/>
				</field>
				<field bitoffset="3" bitlength="1" name="CKPOL" description="Steady state clock polarity"/>
				<field bitoffset="4" bitlength="2" name="I2SSTD" description="I2SSTD[1:0] bits (I2S standard selection)">
					<interpretation key="0" text="I2S Phillips standard"/>
					<interpretation key="1" text="MSB justified standard (left justified)"/>
					<interpretation key="2" text="LSB justified standard (right justified)"/>
					<interpretation key="3" text="PCM standard"/>
				</field>
				<field bitoffset="7" bitlength="1" name="PCMSYNC" description="PCM frame synchronization"/>
				<field bitoffset="8" bitlength="2" name="I2SCFG" description="I2SCFG[1:0] bits (I2S configuration mode)">
					<interpretation key="0" text="Slave - transmit"/>
					<interpretation key="1" text="Slave - receive"/>
					<interpretation key="2" text="Master - transmit"/>
					<interpretation key="3" text="Master - receive"/>
				</field>
				<field bitoffset="10" bitlength="1" name="I2SE" description="I2S enable"/>
				<field bitoffset="11" bitlength="1" name="I2SMOD" description="I2S mode selection"/>
			</register>
			<register name="SPI2_I2SPR" description="I2S prescaler register" address="0x40003820" resetvalue="0x00000002" access="rw">
				<field bitoffset="0" bitlength="8" name="I2SDIV" description="I2S linear prescaler"/>
				<field bitoffset="8" bitlength="1" name="ODD" description="Odd factor for the prescaler"/>
				<field bitoffset="9" bitlength="1" name="MCKOE" description="Master clock output enable"/>
			</register>
		</registergroup>
		<registergroup name="SPI3" description="SPI3 registers">
			<register name="SPI3_CR1" description="Control register 1" address="0x40003C00" access="rw">
				<field bitoffset="0" bitlength="1" name="CPHA" description="Clock phase"/>
				<field bitoffset="1" bitlength="1" name="CPOL" description="Clock polarity"/>
				<field bitoffset="2" bitlength="1" name="MSTR" description="Master selection"/>
				<field bitoffset="3" bitlength="3" name="BR" description="BR[2:0] bits (baud rate control)">
					<interpretation key="0" text="Fpclk / 2 clock is selected"/>
					<interpretation key="1" text="Fpclk / 4 clock is selected"/>
					<interpretation key="2" text="Fpclk / 8 clock is selected"/>
					<interpretation key="3" text="Fpclk / 16 clock is selected"/>
					<interpretation key="4" text="Fpclk / 32 clock is selected"/>
					<interpretation key="5" text="Fpclk / 64 clock is selected"/>
					<interpretation key="6" text="Fpclk / 128 clock is selected"/>
					<interpretation key="7" text="Fpclk / 256 clock is selected"/>
				</field>
				<field bitoffset="6" bitlength="1" name="SPE" description="SPI enable"/>
				<field bitoffset="7" bitlength="1" name="LSBFIRST" description="Frame format"/>
				<field bitoffset="8" bitlength="1" name="SSI" description="Internal slave select"/>
				<field bitoffset="9" bitlength="1" name="SSM" description="Software slave management"/>
				<field bitoffset="10" bitlength="1" name="RXONLY" description="Receive only"/>
				<field bitoffset="11" bitlength="1" name="DFF" description="Data frame format"/>
				<field bitoffset="12" bitlength="1" name="CRCNEXT" description="Transmit CRC next"/>
				<field bitoffset="13" bitlength="1" name="CRCEN" description="Hardware CRC calculation enable"/>
				<field bitoffset="14" bitlength="1" name="BIDIOE" description="Output enable in bidirectional mode"/>
				<field bitoffset="15" bitlength="1" name="BIDIMODE" description="Bidirectional data mode enable"/>
			</register>
			<register name="SPI3_CR2" description="Control register 2" address="0x40003C04" access="rw">
				<field bitoffset="0" bitlength="1" name="RXDMAEN" description="Rx buffer DMA enable"/>
				<field bitoffset="1" bitlength="1" name="TXDMAEN" description="Tx buffer DMA enable"/>
				<field bitoffset="2" bitlength="1" name="SSOE" description="SS output enable"/>
				<field bitoffset="4" bitlength="1" name="FRF" description="Frame format"/>
				<field bitoffset="5" bitlength="1" name="ERRIE" description="Error interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="RXNEIE" description="RX buffer not empty interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="TXEIE" description="Tx buffer empty interrupt enable"/>
			</register>
			<register name="SPI3_SR" description="Status register" address="0x40003C08" resetvalue="0x00000002" access="rw">
				<field bitoffset="0" bitlength="1" name="RXNE" description="Receive buffer not empty"/>
				<field bitoffset="1" bitlength="1" name="TXE" description="Transmit buffer empty"/>
				<field bitoffset="4" bitlength="1" name="CRCERR" description="CRC error flag"/>
				<field bitoffset="5" bitlength="1" name="MODF" description="Mode fault"/>
				<field bitoffset="6" bitlength="1" name="OVR" description="Overrun flag"/>
				<field bitoffset="7" bitlength="1" name="BSY" description="Busy flag"/>
				<field bitoffset="8" bitlength="1" name="TIFRFE" description="TI frame format error"/>
			</register>
			<register name="SPI3_DR" description="Data register" address="0x40003C0C" access="rw">
				<field bitoffset="0" bitlength="16" name="DR" description="Data Register"/>
			</register>
			<register name="SPI3_CRCPR" description="CRC polynomial register" address="0x40003C10" resetvalue="0x00000007" access="rw">
				<field bitoffset="0" bitlength="16" name="CRCPOLY" description="CRC polynomial register"/>
			</register>
			<register name="SPI3_RXCRCR" description="RX CRC register" address="0x40003C14" access="rw">
				<field bitoffset="0" bitlength="16" name="RXCRC" description="Rx CRC value"/>
			</register>
			<register name="SPI3_TXCRCR" description="TX CRC register" address="0x40003C18" access="rw">
				<field bitoffset="0" bitlength="16" name="TXCRC" description="Tx CRC value"/>
			</register>
			<register name="SPI3_I2SCFGR" description="I2S configuration register" address="0x40003C1C" access="rw">
				<field bitoffset="11" bitlength="1" name="I2SMOD" description="I2S mode selection"/>
			</register>
		</registergroup>
		<registergroup name="I2S3" description="I2S3 registers">
			<register name="SPI3_CR2" description="Control register 2" address="0x40003C04" access="rw">
				<field bitoffset="0" bitlength="1" name="RXDMAEN" description="Rx buffer DMA enable"/>
				<field bitoffset="1" bitlength="1" name="TXDMAEN" description="Tx buffer DMA enable"/>
				<field bitoffset="5" bitlength="1" name="ERRIE" description="Error interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="RXNEIE" description="RX buffer not empty interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="TXEIE" description="Tx buffer empty interrupt enable"/>
			</register>
			<register name="SPI3_SR" description="Status register" address="0x40003C08" resetvalue="0x00000002" access="rw">
				<field bitoffset="0" bitlength="1" name="RXNE" description="Receive buffer not empty"/>
				<field bitoffset="1" bitlength="1" name="TXE" description="Transmit buffer empty"/>
				<field bitoffset="2" bitlength="1" name="CHSIDE" description="Channel side"/>
				<field bitoffset="3" bitlength="1" name="UDR" description="Underrun flag"/>
				<field bitoffset="6" bitlength="1" name="OVR" description="Overrun flag"/>
				<field bitoffset="7" bitlength="1" name="BSY" description="Busy flag"/>
				<field bitoffset="8" bitlength="1" name="TIFRFE" description="TI frame format error"/>
			</register>
			<register name="SPI3_DR" description="Data register" address="0x40003C0C" access="rw">
				<field bitoffset="0" bitlength="16" name="DR" description="Data Register"/>
			</register>
			<register name="SPI3_I2SCFGR" description="I2S configuration register" address="0x40003C1C" access="rw">
				<field bitoffset="0" bitlength="1" name="CHLEN" description="Channel length (number of bits per audio channel)"/>
				<field bitoffset="1" bitlength="2" name="DATLEN" description="DATLEN[1:0] bits (Data length to be transferred)">
					<interpretation key="0" text="16-bit data length"/>
					<interpretation key="1" text="24-bit data length"/>
					<interpretation key="2" text="32-bit data length"/>
				</field>
				<field bitoffset="3" bitlength="1" name="CKPOL" description="Steady state clock polarity"/>
				<field bitoffset="4" bitlength="2" name="I2SSTD" description="I2SSTD[1:0] bits (I2S standard selection)">
					<interpretation key="0" text="I2S Phillips standard"/>
					<interpretation key="1" text="MSB justified standard (left justified)"/>
					<interpretation key="2" text="LSB justified standard (right justified)"/>
					<interpretation key="3" text="PCM standard"/>
				</field>
				<field bitoffset="7" bitlength="1" name="PCMSYNC" description="PCM frame synchronization"/>
				<field bitoffset="8" bitlength="2" name="I2SCFG" description="I2SCFG[1:0] bits (I2S configuration mode)">
					<interpretation key="0" text="Slave - transmit"/>
					<interpretation key="1" text="Slave - receive"/>
					<interpretation key="2" text="Master - transmit"/>
					<interpretation key="3" text="Master - receive"/>
				</field>
				<field bitoffset="10" bitlength="1" name="I2SE" description="I2S enable"/>
				<field bitoffset="11" bitlength="1" name="I2SMOD" description="I2S mode selection"/>
			</register>
			<register name="SPI3_I2SPR" description="I2S prescaler register" address="0x40003C20" resetvalue="0x00000002" access="rw">
				<field bitoffset="0" bitlength="8" name="I2SDIV" description="I2S linear prescaler"/>
				<field bitoffset="8" bitlength="1" name="ODD" description="Odd factor for the prescaler"/>
				<field bitoffset="9" bitlength="1" name="MCKOE" description="Master clock output enable"/>
			</register>
		</registergroup>
	</group>
	<group name="SDIO" description="Secure digital card interface">
		<registergroup name="SDIO" description="SDIO registers">
			<register name="SDIO_POWER" description="Power control register" address="0x40012C00" access="rw">
				<field bitoffset="0" bitlength="2" name="PWRCTRL" description="PWRCTRL[1:0] bits (Power supply control bits)">
					<interpretation key="0" text="Power-off: the clock to card is stopped"/>
					<interpretation key="1" text="Reserved"/>
					<interpretation key="2" text="Reserved power-up"/>
					<interpretation key="3" text="Power-on: the card is clocked"/>
				</field>
			</register>
			<register name="SDIO_CLKCR" description="Clock control register" address="0x40012C04" access="rw">
				<field bitoffset="0" bitlength="8" name="CLKDIV" description="Clock divide factor"/>
				<field bitoffset="8" bitlength="1" name="CLKEN" description="Clock enable bit"/>
				<field bitoffset="9" bitlength="1" name="PWRSAV" description="Power saving configuration bit"/>
				<field bitoffset="10" bitlength="1" name="BYPASS" description="Clock divider bypass enable bit"/>
				<field bitoffset="11" bitlength="2" name="WIDBUS" description="WIDBUS[1:0] bits (Wide bus mode enable bit)">
					<interpretation key="0" text="Default bus mode: SDIO_D0 used"/>
					<interpretation key="1" text="4-wide bus mode: SDIO_D[3:0] used"/>
					<interpretation key="2" text="8-wide bus mode: SDIO_D[7:0] used"/>
				</field>
				<field bitoffset="13" bitlength="1" name="NEGEDGE" description="SDIO_CK dephasing selection bit"/>
				<field bitoffset="14" bitlength="1" name="HWFC_EN">
					<description>HW flow control enable
From 'STM32F40xxx 41xxx Errata_2':
When enabling the HW flow control by setting bit 14
of the SDIO_CLKCR register to '1', glitches can occur
on the SDIOCLK output clock resulting in wrong data to be written
into the SD/MMC card or into the SDIO device. As a consequence,
a CRC error will be reported to the SD/SDIO MMC host interface
(DCRCFAIL bit set to '1' in SDIO_STA register). 
Workaround
None.
Note: Do not use the HW flow control. Overrun errors (Rx mode)
and FIFO underrun (Tx mode) should be managed by the application
software.</description>
				</field>
			</register>
			<register name="SDIO_ARG" description="Argument register" address="0x40012C08" access="rw">
				<field bitoffset="0" bitlength="32" name="CMDARG" description="Command argument"/>
			</register>
			<register name="SDIO_CMD" description="Command register" address="0x40012C0C" access="rw">
				<field bitoffset="0" bitlength="6" name="CMDINDEX" description="Command Index"/>
				<field bitoffset="6" bitlength="2" name="WAITRESP" description="WAITRESP[1:0] bits (Wait for response bits)">
					<interpretation key="0" text="No response, expect CMDSENT flag"/>
					<interpretation key="1" text="Short response, expect CMDREND/CCRCFAIL flag"/>
					<interpretation key="2" text="No response, expect CMDSENT flag"/>
					<interpretation key="3" text="Long response, expect CMDREND/CCRCFAIL flag"/>
				</field>
				<field bitoffset="8" bitlength="1" name="WAITINT" description="CPSM waits for interrupt request"/>
				<field bitoffset="9" bitlength="1" name="WAITPEND" description="CPSM waits for ends of data transfer (CmdPend internal signal)"/>
				<field bitoffset="10" bitlength="1" name="CPSMEN" description="Command path state machine (CPSM) enable bit"/>
				<field bitoffset="11" bitlength="1" name="SDIOSUSPEND" description="SD I/O suspend command"/>
				<field bitoffset="12" bitlength="1" name="ENCMDCOMPL" description="Enable CMD completion"/>
				<field bitoffset="13" bitlength="1" name="NIEN" description="Not interrupt enable"/>
				<field bitoffset="14" bitlength="1" name="CEATACMD" description="CE-ATA command"/>
			</register>
			<register name="SDIO_RESPCMD" description="Command response register" address="0x40012C10" access="r">
				<field bitoffset="0" bitlength="6" name="RESPCMD" description="Response command index"/>
			</register>
			<register name="SDIO_RESP1" description="Response 1 register" address="0x40012C14" access="r">
				<field bitoffset="0" bitlength="32" name="CARDSTATUS1" description="Card status"/>
			</register>
			<register name="SDIO_RESP2" description="Response 2 register" address="0x40012C18" access="r">
				<field bitoffset="0" bitlength="32" name="CARDSTATUS2" description="Card status"/>
			</register>
			<register name="SDIO_RESP3" description="Response 3 register" address="0x40012C1C" access="r">
				<field bitoffset="0" bitlength="32" name="CARDSTATUS3" description="Card status"/>
			</register>
			<register name="SDIO_RESP4" description="Response 4 register" address="0x40012C20" access="r">
				<field bitoffset="1" bitlength="31" name="CARDSTATUS4" description="Card status"/>
			</register>
			<register name="SDIO_DTIMER" description="Data timer register" address="0x40012C24" access="rw">
				<field bitoffset="0" bitlength="32" name="DATATIME" description="Data timeout period."/>
			</register>
			<register name="SDIO_DLEN" description="Data length register" address="0x40012C28" access="rw">
				<field bitoffset="0" bitlength="25" name="DATALENGTH" description="Data length value"/>
			</register>
			<register name="SDIO_DCTRL" description="Data control register" address="0x40012C2C" access="rw">
				<field bitoffset="0" bitlength="1" name="DTEN" description="Data transfer enabled bit"/>
				<field bitoffset="1" bitlength="1" name="DTDIR" description="Data transfer direction selection"/>
				<field bitoffset="2" bitlength="1" name="DTMODE" description="Data transfer mode selection"/>
				<field bitoffset="3" bitlength="1" name="DMAEN" description="DMA enable bit"/>
				<field bitoffset="4" bitlength="4" name="DBLOCKSIZE" description="DBLOCKSIZE[3:0] bits (Data block size)">
					<interpretation key="0" text="1 byte"/>
					<interpretation key="1" text="2 bytes"/>
					<interpretation key="2" text="4 bytes"/>
					<interpretation key="3" text="8 bytes"/>
					<interpretation key="4" text="16 bytes"/>
					<interpretation key="5" text="32 bytes"/>
					<interpretation key="6" text="64 bytes"/>
					<interpretation key="7" text="128 bytes"/>
					<interpretation key="8" text="256 bytes"/>
					<interpretation key="9" text="512 bytes"/>
					<interpretation key="10" text="1024 bytes"/>
					<interpretation key="11" text="2048 bytes"/>
					<interpretation key="12" text="4096 bytes"/>
					<interpretation key="13" text="8192 bytes"/>
					<interpretation key="14" text="16384 bytes"/>
				</field>
				<field bitoffset="8" bitlength="1" name="RWSTART" description="Read wait start"/>
				<field bitoffset="9" bitlength="1" name="RWSTOP" description="Read wait stop"/>
				<field bitoffset="10" bitlength="1" name="RWMOD" description="Read wait mode"/>
				<field bitoffset="11" bitlength="1" name="SDIOEN" description="SD IO enable functions"/>
			</register>
			<register name="SDIO_DCOUNT" description="Data counter register" address="0x40012C30" access="r">
				<field bitoffset="0" bitlength="25" name="DATACOUNT" description="Data count value"/>
			</register>
			<register name="SDIO_STA" description="Status register" address="0x40012C34" access="r">
				<field bitoffset="0" bitlength="1" name="CCRCFAIL">
					<description>Command response received (CRC check failed)
From 'STM32F40xxx 41xxx Errata_2':
The CRC is calculated even if the response to a command does
not contain any CRC field.
As a consequence, after the SDIO command IO_SEND_OP_COND (CMD5)
is sent, the CCRCFAIL bit of the SDIO_STA register is set.
Workaround
The CCRCFAIL bit in the SDIO_STA register shall be ignored
by the software. CCRCFAIL must be cleared by setting CCRCFAILC
bit of the SDIO_ICR register after reception of the response
to the CMD5 command.</description>
				</field>
				<field bitoffset="1" bitlength="1" name="DCRCFAIL" description="Data block sent/received (CRC check failed)"/>
				<field bitoffset="2" bitlength="1" name="CTIMEOUT" description="Command response timeout"/>
				<field bitoffset="3" bitlength="1" name="DTIMEOUT" description="Data timeout"/>
				<field bitoffset="4" bitlength="1" name="TXUNDERR" description="Transmit FIFO underrun error"/>
				<field bitoffset="5" bitlength="1" name="RXOVERR" description="Receive FIFO overrun error"/>
				<field bitoffset="6" bitlength="1" name="CMDREND" description="Command response received (CRC check passed)"/>
				<field bitoffset="7" bitlength="1" name="CMDSENT" description="Command sent (no response required)"/>
				<field bitoffset="8" bitlength="1" name="DATAEND" description="Data end (data counter, SDIDCOUNT, is zero)"/>
				<field bitoffset="9" bitlength="1" name="STBITERR" description="Start bit not detected on all data signals in wide bus mode"/>
				<field bitoffset="10" bitlength="1" name="DBCKEND" description="Data block sent/received (CRC check passed)"/>
				<field bitoffset="11" bitlength="1" name="CMDACT" description="Command transfer in progress"/>
				<field bitoffset="12" bitlength="1" name="TXACT" description="Data transmit in progress"/>
				<field bitoffset="13" bitlength="1" name="RXACT" description="Data receive in progress"/>
				<field bitoffset="14" bitlength="1" name="TXFIFOHE" description="Transmit FIFO half empty: at least 8 words can be written into the FIFO"/>
				<field bitoffset="15" bitlength="1" name="RXFIFOHF" description="Receive FIFO half full: there are at least 8 words in the FIFO"/>
				<field bitoffset="16" bitlength="1" name="TXFIFOF" description="Transmit FIFO full"/>
				<field bitoffset="17" bitlength="1" name="RXFIFOF" description="Receive FIFO full"/>
				<field bitoffset="18" bitlength="1" name="TXFIFOE" description="Transmit FIFO empty"/>
				<field bitoffset="19" bitlength="1" name="RXFIFOE" description="Receive FIFO empty"/>
				<field bitoffset="20" bitlength="1" name="TXDAVL" description="Data available in transmit FIFO"/>
				<field bitoffset="21" bitlength="1" name="RXDAVL" description="Data available in receive FIFO"/>
				<field bitoffset="22" bitlength="1" name="SDIOIT" description="SDIO interrupt received"/>
				<field bitoffset="23" bitlength="1" name="CEATAEND" description="CE-ATA command completion signal received for CMD61"/>
			</register>
			<register name="SDIO_ICR" description="Interrupt clear register" address="0x40012C38" access="rw">
				<field bitoffset="0" bitlength="1" name="CCRCFAILC" description="CCRCFAIL flag clear bit"/>
				<field bitoffset="1" bitlength="1" name="DCRCFAILC" description="DCRCFAIL flag clear bit"/>
				<field bitoffset="2" bitlength="1" name="CTIMEOUTC" description="CTIMEOUT flag clear bit"/>
				<field bitoffset="3" bitlength="1" name="DTIMEOUTC" description="DTIMEOUT flag clear bit"/>
				<field bitoffset="4" bitlength="1" name="TXUNDERRC" description="TXUNDERR flag clear bit"/>
				<field bitoffset="5" bitlength="1" name="RXOVERRC" description="RXOVERR flag clear bit"/>
				<field bitoffset="6" bitlength="1" name="CMDRENDC" description="CMDREND flag clear bit"/>
				<field bitoffset="7" bitlength="1" name="CMDSENTC" description="CMDSENT flag clear bit"/>
				<field bitoffset="8" bitlength="1" name="DATAENDC" description="DATAEND flag clear bit"/>
				<field bitoffset="9" bitlength="1" name="STBITERRC" description="STBITERR flag clear bit"/>
				<field bitoffset="10" bitlength="1" name="DBCKENDC" description="DBCKEND flag clear bit"/>
				<field bitoffset="22" bitlength="1" name="SDIOITC" description="SDIOIT flag clear bit"/>
				<field bitoffset="23" bitlength="1" name="CEATAENDC" description="CEATAEND flag clear bit"/>
			</register>
			<register name="SDIO_MASK" description="Mask register" address="0x40012C3C" access="rw">
				<field bitoffset="0" bitlength="1" name="CCRCFAILIE" description="Command CRC fail interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="DCRCFAILIE" description="Data CRC fail interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="CTIMEOUTIE" description="Command timeout interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="DTIMEOUTIE" description="Data timeout interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="TXUNDERRIE" description="Tx FIFO underrun error interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="RXOVERRIE" description="Rx FIFO overrun error interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="CMDRENDIE" description="Command response received interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="CMDSENTIE" description="Command sent interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="DATAENDIE" description="Data end interrupt enable"/>
				<field bitoffset="9" bitlength="1" name="STBITERRIE" description="Start bit error interrupt enable"/>
				<field bitoffset="10" bitlength="1" name="DBCKENDIE" description="Data block end interrupt enable"/>
				<field bitoffset="11" bitlength="1" name="CMDACTIE" description="Command acting interrupt enable"/>
				<field bitoffset="12" bitlength="1" name="TXACTIE" description="Data transmit acting interrupt enable"/>
				<field bitoffset="13" bitlength="1" name="RXACTIE" description="Data receive acting interrupt enabled"/>
				<field bitoffset="14" bitlength="1" name="TXFIFOHEIE" description="Tx FIFO half empty interrupt enable"/>
				<field bitoffset="15" bitlength="1" name="RXFIFOHFIE" description="Rx FIFO half full interrupt enable"/>
				<field bitoffset="16" bitlength="1" name="TXFIFOFIE" description="Tx FIFO full interrupt enable"/>
				<field bitoffset="17" bitlength="1" name="RXFIFOFIE" description="Rx FIFO full interrupt enable"/>
				<field bitoffset="18" bitlength="1" name="TXFIFOEIE" description="Tx FIFO empty interrupt enable"/>
				<field bitoffset="19" bitlength="1" name="RXFIFOEIE" description="Rx FIFO empty interrupt enable"/>
				<field bitoffset="20" bitlength="1" name="TXDAVLIE" description="Data available in Tx FIFO interrupt enable"/>
				<field bitoffset="21" bitlength="1" name="RXDAVLIE" description="Data available in Rx FIFO interrupt enable"/>
				<field bitoffset="22" bitlength="1" name="SDIOITIE" description="SDIO mode interrupt received interrupt enable"/>
				<field bitoffset="23" bitlength="1" name="CEATAENDIE" description="CE-ATA command completion signal received interrupt enable"/>
			</register>
			<register name="SDIO_FIFOCNT" description="FIFO counter register" address="0x40012C48" access="r">
				<field bitoffset="0" bitlength="24" name="FIFOCOUNT" description="Remaining number of words to be written to/read from the FIFO"/>
			</register>
			<register name="SDIO_FIFO" description="Data FIFO register" address="0x40012C80" access="rw">
				<field bitoffset="0" bitlength="32" name="FIFODATA" description="Receive/transmit FIFO data"/>
			</register>
		</registergroup>
	</group>
	<group name="bxCAN1" description="Basic Extended CAN1 interface">
		<registergroup name="CAN1_CSR" description="CAN1 control and status registers">
			<register name="CAN1_MCR" description="Master control register" address="0x40006400" resetvalue="0x00010002" access="rw">
				<field bitoffset="0" bitlength="1" name="INRQ" description="Initialization request"/>
				<field bitoffset="1" bitlength="1" name="SLEEP" description="Sleep mode request"/>
				<field bitoffset="2" bitlength="1" name="TXFP" description="Transmit FIFO priority"/>
				<field bitoffset="3" bitlength="1" name="RFLM" description="Receive FIFO locked mode"/>
				<field bitoffset="4" bitlength="1" name="NART" description="No automatic retransmission"/>
				<field bitoffset="5" bitlength="1" name="AWUM" description="Automatic wakeup mode"/>
				<field bitoffset="6" bitlength="1" name="ABOM" description="Automatic bus-off management"/>
				<field bitoffset="7" bitlength="1" name="TTCM" description="Time triggered communication mode"/>
				<field bitoffset="15" bitlength="1" name="RESET" description="bxCAN software master reset"/>
				<field bitoffset="16" bitlength="1" name="DBF" description="Debug freeze"/>
			</register>
			<register name="CAN1_MSR" description="Master status register" address="0x40006404" resetvalue="0x00000C02" access="rw">
				<field bitoffset="0" bitlength="1" name="INAK" description="Initialization acknowledge flag"/>
				<field bitoffset="1" bitlength="1" name="SLAK" description="Sleep acknowledge flag"/>
				<field bitoffset="2" bitlength="1" name="ERRI" description="Error interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="WKUI" description="Wakeup interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="SLAKI" description="Sleep acknowledge interrupt flag"/>
				<field bitoffset="8" bitlength="1" name="TXM" description="Transmit mode flag"/>
				<field bitoffset="9" bitlength="1" name="RXM" description="Receive mode flag"/>
				<field bitoffset="10" bitlength="1" name="SAMP" description="Last sample point flag"/>
				<field bitoffset="11" bitlength="1" name="RX" description="CAN Rx signal flag"/>
			</register>
			<register name="CAN1_TSR" description="Transmit status register" address="0x40006408" resetvalue="0x1C000000" access="rw">
				<field bitoffset="0" bitlength="1" name="RQCP0" description="Request completed mailbox0 flag"/>
				<field bitoffset="1" bitlength="1" name="TXOK0" description="Transmission OK of mailbox0 flag"/>
				<field bitoffset="2" bitlength="1" name="ALST0" description="Arbitration lost for mailbox0 flag"/>
				<field bitoffset="3" bitlength="1" name="TERR0" description="Transmission error of mailbox0 flag"/>
				<field bitoffset="7" bitlength="1" name="ABRQ0" description="Abort request for mailbox0 flag"/>
				<field bitoffset="8" bitlength="1" name="RQCP1" description="Request completed mailbox1 flag"/>
				<field bitoffset="9" bitlength="1" name="TXOK1" description="Transmission OK of mailbox1 flag"/>
				<field bitoffset="10" bitlength="1" name="ALST1" description="Arbitration lost for mailbox1 flag"/>
				<field bitoffset="11" bitlength="1" name="TERR1" description="Transmission error of mailbox1 flag"/>
				<field bitoffset="16" bitlength="1" name="ABRQ1" description="Abort request for mailbox1 flag"/>
				<field bitoffset="17" bitlength="1" name="RQCP2" description="Request completed mailbox2 flag"/>
				<field bitoffset="18" bitlength="1" name="ALST2" description="Arbitration lost for mailbox2 flag"/>
				<field bitoffset="19" bitlength="1" name="TERR2" description="Transmission error of mailbox2 flag"/>
				<field bitoffset="23" bitlength="1" name="ABRQ2" description="Abort request for mailbox2 flag"/>
				<field bitoffset="24" bitlength="2" name="CODE" description="CODE[1:0] bits (Mailbox code)">
					<interpretation key="0" text="Mailbox 0"/>
					<interpretation key="1" text="Mailbox 1"/>
					<interpretation key="2" text="Mailbox 2"/>
					<interpretation key="3" text="Mailbox 3"/>
				</field>
				<field bitoffset="26" bitlength="1" name="TME0" description="Transmit mailbox 0 empty flag"/>
				<field bitoffset="27" bitlength="1" name="TME1" description="Transmit mailbox 1 empty flag"/>
				<field bitoffset="28" bitlength="1" name="TME2" description="Transmit mailbox 2 empty flag"/>
				<field bitoffset="29" bitlength="1" name="LOW0" description="Lowest priority flag for mailbox 0"/>
				<field bitoffset="30" bitlength="1" name="LOW1" description="Lowest priority flag for mailbox 1"/>
				<field bitoffset="31" bitlength="1" name="LOW2" description="Lowest priority flag for mailbox 2"/>
			</register>
			<register name="CAN1_RF0R" description="Receive FIFO 0 register" address="0x4000640C" access="rw">
				<field bitoffset="0" bitlength="2" name="FMP0" description="FMP0[1:0] bits (FIFO 0 message pending)">
					<interpretation key="0" text="0 messages pending"/>
					<interpretation key="1" text="1 message pending"/>
					<interpretation key="2" text="2 messages pending"/>
					<interpretation key="3" text="3 messages pending"/>
				</field>
				<field bitoffset="3" bitlength="1" name="FULL0" description="FIFO 0 full flag"/>
				<field bitoffset="4" bitlength="1" name="FOVR0" description="FIFO 0 overrun flag"/>
				<field bitoffset="5" bitlength="1" name="RFOM0" description="Release FIFO 0 output mailbox"/>
			</register>
			<register name="CAN1_RF1R" description="Receive FIFO 1 register" address="0x40006410" access="rw">
				<field bitoffset="0" bitlength="2" name="FMP1" description="FMP0[1:0] bits (FIFO 1 message pending)">
					<interpretation key="0" text="0 messages pending"/>
					<interpretation key="1" text="1 message pending"/>
					<interpretation key="2" text="2 messages pending"/>
					<interpretation key="3" text="3 messages pending"/>
				</field>
				<field bitoffset="3" bitlength="1" name="FULL1" description="FIFO 1 full flag"/>
				<field bitoffset="4" bitlength="1" name="FOVR1" description="FIFO 1 overrun flag"/>
				<field bitoffset="5" bitlength="1" name="RFOM1" description="Release FIFO 1 output mailbox"/>
			</register>
			<register name="CAN1_IER" description="Interrupt enable register" address="0x40006414" access="rw">
				<field bitoffset="0" bitlength="1" name="TMEIE" description="Transmit mailbox empty interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="FMPIE0" description="FIFO 0 message pending interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="FFIE0" description="FIFO 0 full interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="FOVIE0" description="FIFO 0 overrun interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="FMPIE1" description="FIFO 1 message pending interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="FFIE1" description="FIFO 1 full interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="FOVIE1" description="FIFO 1 overrun interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="EWGIE" description="Error warning interrupt enable"/>
				<field bitoffset="9" bitlength="1" name="EPVIE" description="Error passive interrupt enable"/>
				<field bitoffset="10" bitlength="1" name="BOFIE" description="Bus-off interrupt enable"/>
				<field bitoffset="11" bitlength="1" name="LECIE" description="Last error code interrupt enable"/>
				<field bitoffset="15" bitlength="1" name="ERRIE" description="Error interrupt enable"/>
				<field bitoffset="16" bitlength="1" name="WKUIE" description="Wakeup interrupt enable"/>
				<field bitoffset="17" bitlength="1" name="SLKIE" description="Sleep interrupt enable"/>
			</register>
			<register name="CAN1_ESR" description="Error status register" address="0x40006418" access="rw">
				<field bitoffset="0" bitlength="1" name="EWGF" description="Error warning flag"/>
				<field bitoffset="1" bitlength="1" name="EPVF" description="Error passive flag"/>
				<field bitoffset="2" bitlength="1" name="BOFF" description="Bus-off flag"/>
				<field bitoffset="4" bitlength="3" name="LEC" description="LEC[2:0] bits (Last error code)">
					<interpretation key="0" text="No error"/>
					<interpretation key="1" text="Stuff error"/>
					<interpretation key="2" text="Form error"/>
					<interpretation key="3" text="Acknowledgment error"/>
					<interpretation key="4" text="Bit recessive error"/>
					<interpretation key="5" text="Bit dominant error"/>
					<interpretation key="6" text="CRC error"/>
					<interpretation key="7" text="Set by error"/>
				</field>
				<field bitoffset="16" bitlength="8" name="TEC" description="Least significant byte of the 9-bit transmit error counter"/>
				<field bitoffset="24" bitlength="8" name="REC" description="Receive error counter"/>
			</register>
			<register name="CAN1_BTR" description="Bit timing register" address="0x4000641C" resetvalue="0x01230000" access="rw">
				<field bitoffset="0" bitlength="10" name="BRP" description="BRP[9:0] bits (Baud rate prescaler)"/>
				<field bitoffset="16" bitlength="4" name="TS1" description="TS1[3:0] bits (Time segment 1)"/>
				<field bitoffset="20" bitlength="3" name="TS2" description="TS2[2:0] bits (Time segment 2)"/>
				<field bitoffset="24" bitlength="2" name="SJW" description="SJW[1:0] bits (Resynchronization jump width)"/>
				<field bitoffset="30" bitlength="1" name="LBKM" description="Loop back mode (debug)"/>
				<field bitoffset="31" bitlength="1" name="SILM" description="Silent mode (debug)"/>
			</register>
		</registergroup>
		<registergroup name="CAN1_MBX" description="CAN1 mailbox registers">
			<register name="CAN1_TI0R" description="TX mailbox0 identifier register" address="0x40006580" access="rw">
				<field bitoffset="0" bitlength="1" name="TXRQ" description="Transmit mailbox request"/>
				<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
				<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
				<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
				<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
			</register>
			<register name="CAN1_TDT0R" description="Mailbox0 data length control and time stamp register" address="0x40006584" access="rw">
				<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
				<field bitoffset="8" bitlength="1" name="TGT" description="Transmit global time"/>
				<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
			</register>
			<register name="CAN1_TDL0R" description="Mailbox0 data low register" address="0x40006588" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
				<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
				<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
				<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
			</register>
			<register name="CAN1_TDH0R" description="Mailbox0 data high register" address="0x4000658C" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
				<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
				<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
				<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
			</register>
			<register name="CAN1_TI1R" description="TX mailbox1 identifier register" address="0x40006590" access="rw">
				<field bitoffset="0" bitlength="1" name="TXRQ" description="Transmit mailbox request"/>
				<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
				<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
				<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
				<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
			</register>
			<register name="CAN1_TDT1R" description="Mailbox1 data length control and time stamp register" address="0x40006594" access="rw">
				<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
				<field bitoffset="8" bitlength="1" name="TGT" description="Transmit global time"/>
				<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
			</register>
			<register name="CAN1_TDL1R" description="Mailbox1 data low register" address="0x40006598" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
				<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
				<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
				<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
			</register>
			<register name="CAN1_TDH1R" description="Mailbox1 data high register" address="0x4000659C" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
				<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
				<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
				<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
			</register>
			<register name="CAN1_TI2R" description="TX mailbox2 identifier register" address="0x400065A0" access="rw">
				<field bitoffset="0" bitlength="1" name="TXRQ" description="Transmit mailbox request"/>
				<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
				<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
				<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
				<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
			</register>
			<register name="CAN1_TDT2R" description="Mailbox2 data length control and time stamp register" address="0x400065A4" access="rw">
				<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
				<field bitoffset="8" bitlength="1" name="TGT" description="Transmit global time"/>
				<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
			</register>
			<register name="CAN1_TDL2R" description="Mailbox2 data low register" address="0x400065A8" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
				<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
				<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
				<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
			</register>
			<register name="CAN1_TDH2R" description="Mailbox2 data high register" address="0x400065AC" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
				<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
				<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
				<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
			</register>
			<register name="CAN1_RI0R" description="RX mailbox0 identifier register" address="0x400065B0" access="rw">
				<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
				<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
				<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
				<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
			</register>
			<register name="CAN1_RDT0R" description="Mailbox0 data length control and time stamp register" address="0x400065B4" access="rw">
				<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
				<field bitoffset="8" bitlength="8" name="FMI" description="Filter match indeX"/>
				<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
			</register>
			<register name="CAN1_RDL0R" description="Mailbox0 data low register" address="0x400065B8" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
				<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
				<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
				<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
			</register>
			<register name="CAN1_RDH0R" description="Mailbox0 data high register" address="0x400065BC" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
				<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
				<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
				<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
			</register>
			<register name="CAN1_RI1R" description="RX mailbox1 identifier register" address="0x400065C0" access="rw">
				<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
				<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
				<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
				<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
			</register>
			<register name="CAN1_RDT1R" description="Mailbox1 data length control and time stamp register" address="0x400065C4" access="rw">
				<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
				<field bitoffset="8" bitlength="8" name="FMI" description="Filter match indeX"/>
				<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
			</register>
			<register name="CAN1_RDL1R" description="Mailbox1 data low register" address="0x400065C8" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
				<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
				<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
				<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
			</register>
			<register name="CAN1_RDH1R" description="Mailbox1 data high register" address="0x400065CC" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
				<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
				<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
				<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
			</register>
		</registergroup>
		<registergroup name="CAN_FLT" description="CAN filter registers">
			<register name="CAN_FMR" description="Filter master register" address="0x40006600" resetvalue="0x2A1C0E01" access="rw">
				<field bitoffset="0" bitlength="1" name="FINIT" description="Filter init mode"/>
				<field bitoffset="8" bitlength="6" name="CAN2SB" description="CAN2 start bank"/>
			</register>
			<register name="CAN_FM1R" description="Filter mode register" address="0x40006604" access="rw">
				<field bitoffset="0" bitlength="1" name="FBM0" description="Filter bank 0 mode"/>
				<field bitoffset="1" bitlength="1" name="FBM1" description="Filter bank 1 mode"/>
				<field bitoffset="2" bitlength="1" name="FBM2" description="Filter bank 2 mode"/>
				<field bitoffset="3" bitlength="1" name="FBM3" description="Filter bank 3 mode"/>
				<field bitoffset="4" bitlength="1" name="FBM4" description="Filter bank 4 mode"/>
				<field bitoffset="5" bitlength="1" name="FBM5" description="Filter bank 5 mode"/>
				<field bitoffset="6" bitlength="1" name="FBM6" description="Filter bank 6 mode"/>
				<field bitoffset="7" bitlength="1" name="FBM7" description="Filter bank 7 mode"/>
				<field bitoffset="8" bitlength="1" name="FBM8" description="Filter bank 8 mode"/>
				<field bitoffset="9" bitlength="1" name="FBM9" description="Filter bank 9 mode"/>
				<field bitoffset="10" bitlength="1" name="FBM10" description="Filter bank 10 mode"/>
				<field bitoffset="11" bitlength="1" name="FBM11" description="Filter bank 11 mode"/>
				<field bitoffset="12" bitlength="1" name="FBM12" description="Filter bank 12 mode"/>
				<field bitoffset="13" bitlength="1" name="FBM13" description="Filter bank 13 mode"/>
				<field bitoffset="14" bitlength="1" name="FBM14" description="Filter bank 14 mode"/>
				<field bitoffset="15" bitlength="1" name="FBM15" description="Filter bank 15 mode"/>
				<field bitoffset="16" bitlength="1" name="FBM16" description="Filter bank 16 mode"/>
				<field bitoffset="17" bitlength="1" name="FBM17" description="Filter bank 17 mode"/>
				<field bitoffset="18" bitlength="1" name="FBM18" description="Filter bank 18 mode"/>
				<field bitoffset="19" bitlength="1" name="FBM19" description="Filter bank 19 mode"/>
				<field bitoffset="20" bitlength="1" name="FBM20" description="Filter bank 20 mode"/>
				<field bitoffset="21" bitlength="1" name="FBM21" description="Filter bank 21 mode"/>
				<field bitoffset="22" bitlength="1" name="FBM22" description="Filter bank 22 mode"/>
				<field bitoffset="23" bitlength="1" name="FBM23" description="Filter bank 23 mode"/>
				<field bitoffset="24" bitlength="1" name="FBM24" description="Filter bank 24 mode"/>
				<field bitoffset="25" bitlength="1" name="FBM25" description="Filter bank 25 mode"/>
				<field bitoffset="26" bitlength="1" name="FBM26" description="Filter bank 26 mode"/>
				<field bitoffset="27" bitlength="1" name="FBM27" description="Filter bank 27 mode"/>
			</register>
			<register name="CAN_FS1R" description="Filter scale register" address="0x4000660C" access="rw">
				<field bitoffset="0" bitlength="1" name="FSC0" description="Filter bank 0 scale configuration"/>
				<field bitoffset="1" bitlength="1" name="FSC1" description="Filter bank 1 scale configuration"/>
				<field bitoffset="2" bitlength="1" name="FSC2" description="Filter bank 2 scale configuration"/>
				<field bitoffset="3" bitlength="1" name="FSC3" description="Filter bank 3 scale configuration"/>
				<field bitoffset="4" bitlength="1" name="FSC4" description="Filter bank 4 scale configuration"/>
				<field bitoffset="5" bitlength="1" name="FSC5" description="Filter bank 5 scale configuration"/>
				<field bitoffset="6" bitlength="1" name="FSC6" description="Filter bank 6 scale configuration"/>
				<field bitoffset="7" bitlength="1" name="FSC7" description="Filter bank 7 scale configuration"/>
				<field bitoffset="8" bitlength="1" name="FSC8" description="Filter bank 8 scale configuration"/>
				<field bitoffset="9" bitlength="1" name="FSC9" description="Filter bank 9 scale configuration"/>
				<field bitoffset="10" bitlength="1" name="FSC10" description="Filter bank 10 scale configuration"/>
				<field bitoffset="11" bitlength="1" name="FSC11" description="Filter bank 11 scale configuration"/>
				<field bitoffset="12" bitlength="1" name="FSC12" description="Filter bank 12 scale configuration"/>
				<field bitoffset="13" bitlength="1" name="FSC13" description="Filter bank 13 scale configuration"/>
				<field bitoffset="14" bitlength="1" name="FSC14" description="Filter bank 14 scale configuration"/>
				<field bitoffset="15" bitlength="1" name="FSC15" description="Filter bank 15 scale configuration"/>
				<field bitoffset="16" bitlength="1" name="FSC16" description="Filter bank 16 scale configuration"/>
				<field bitoffset="17" bitlength="1" name="FSC17" description="Filter bank 17 scale configuration"/>
				<field bitoffset="18" bitlength="1" name="FSC18" description="Filter bank 18 scale configuration"/>
				<field bitoffset="19" bitlength="1" name="FSC19" description="Filter bank 19 scale configuration"/>
				<field bitoffset="20" bitlength="1" name="FSC20" description="Filter bank 20 scale configuration"/>
				<field bitoffset="21" bitlength="1" name="FSC21" description="Filter bank 21 scale configuration"/>
				<field bitoffset="22" bitlength="1" name="FSC22" description="Filter bank 22 scale configuration"/>
				<field bitoffset="23" bitlength="1" name="FSC23" description="Filter bank 23 scale configuration"/>
				<field bitoffset="24" bitlength="1" name="FSC24" description="Filter bank 24 scale configuration"/>
				<field bitoffset="25" bitlength="1" name="FSC25" description="Filter bank 25 scale configuration"/>
				<field bitoffset="26" bitlength="1" name="FSC26" description="Filter bank 26 scale configuration"/>
				<field bitoffset="27" bitlength="1" name="FSC27" description="Filter bank 27 scale configuration"/>
			</register>
			<register name="CAN_FFA1R" description="Filter FIFO assignment register" address="0x40006614" access="rw">
				<field bitoffset="0" bitlength="1" name="FFA0" description="Filter bank 0 FIFO assignment"/>
				<field bitoffset="1" bitlength="1" name="FFA1" description="Filter bank 1 FIFO assignment"/>
				<field bitoffset="2" bitlength="1" name="FFA2" description="Filter bank 2 FIFO assignment"/>
				<field bitoffset="3" bitlength="1" name="FFA3" description="Filter bank 3 FIFO assignment"/>
				<field bitoffset="4" bitlength="1" name="FFA4" description="Filter bank 4 FIFO assignment"/>
				<field bitoffset="5" bitlength="1" name="FFA5" description="Filter bank 5 FIFO assignment"/>
				<field bitoffset="6" bitlength="1" name="FFA6" description="Filter bank 6 FIFO assignment"/>
				<field bitoffset="7" bitlength="1" name="FFA7" description="Filter bank 7 FIFO assignment"/>
				<field bitoffset="8" bitlength="1" name="FFA8" description="Filter bank 8 FIFO assignment"/>
				<field bitoffset="9" bitlength="1" name="FFA9" description="Filter bank 9 FIFO assignment"/>
				<field bitoffset="10" bitlength="1" name="FFA10" description="Filter bank 10 FIFO assignment"/>
				<field bitoffset="11" bitlength="1" name="FFA11" description="Filter bank 11 FIFO assignment"/>
				<field bitoffset="12" bitlength="1" name="FFA12" description="Filter bank 12 FIFO assignment"/>
				<field bitoffset="13" bitlength="1" name="FFA13" description="Filter bank 13 FIFO assignment"/>
				<field bitoffset="14" bitlength="1" name="FFA14" description="Filter bank 14 FIFO assignment"/>
				<field bitoffset="15" bitlength="1" name="FFA15" description="Filter bank 15 FIFO assignment"/>
				<field bitoffset="16" bitlength="1" name="FFA16" description="Filter bank 16 FIFO assignment"/>
				<field bitoffset="17" bitlength="1" name="FFA17" description="Filter bank 17 FIFO assignment"/>
				<field bitoffset="18" bitlength="1" name="FFA18" description="Filter bank 18 FIFO assignment"/>
				<field bitoffset="19" bitlength="1" name="FFA19" description="Filter bank 19 FIFO assignment"/>
				<field bitoffset="20" bitlength="1" name="FFA20" description="Filter bank 20 FIFO assignment"/>
				<field bitoffset="21" bitlength="1" name="FFA21" description="Filter bank 21 FIFO assignment"/>
				<field bitoffset="22" bitlength="1" name="FFA22" description="Filter bank 22 FIFO assignment"/>
				<field bitoffset="23" bitlength="1" name="FFA23" description="Filter bank 23 FIFO assignment"/>
				<field bitoffset="24" bitlength="1" name="FFA24" description="Filter bank 24 FIFO assignment"/>
				<field bitoffset="25" bitlength="1" name="FFA25" description="Filter bank 25 FIFO assignment"/>
				<field bitoffset="26" bitlength="1" name="FFA26" description="Filter bank 26 FIFO assignment"/>
				<field bitoffset="27" bitlength="1" name="FFA27" description="Filter bank 27 FIFO assignment"/>
			</register>
			<register name="CAN_FA1R" description="Filter activation register" address="0x4000661C" access="rw">
				<field bitoffset="0" bitlength="1" name="FACT0" description="Filter bank 0 active"/>
				<field bitoffset="1" bitlength="1" name="FACT1" description="Filter bank 1 active"/>
				<field bitoffset="2" bitlength="1" name="FACT2" description="Filter bank 2 active"/>
				<field bitoffset="3" bitlength="1" name="FACT3" description="Filter bank 3 active"/>
				<field bitoffset="4" bitlength="1" name="FACT4" description="Filter bank 4 active"/>
				<field bitoffset="5" bitlength="1" name="FACT5" description="Filter bank 5 active"/>
				<field bitoffset="6" bitlength="1" name="FACT6" description="Filter bank 6 active"/>
				<field bitoffset="7" bitlength="1" name="FACT7" description="Filter bank 7 active"/>
				<field bitoffset="8" bitlength="1" name="FACT8" description="Filter bank 8 active"/>
				<field bitoffset="9" bitlength="1" name="FACT9" description="Filter bank 9 active"/>
				<field bitoffset="10" bitlength="1" name="FACT10" description="Filter bank 10 active"/>
				<field bitoffset="11" bitlength="1" name="FACT11" description="Filter bank 11 active"/>
				<field bitoffset="12" bitlength="1" name="FACT12" description="Filter bank 12 active"/>
				<field bitoffset="13" bitlength="1" name="FACT13" description="Filter bank 13 active"/>
				<field bitoffset="14" bitlength="1" name="FACT14" description="Filter bank 14 active"/>
				<field bitoffset="15" bitlength="1" name="FACT15" description="Filter bank 15 active"/>
				<field bitoffset="16" bitlength="1" name="FACT16" description="Filter bank 16 active"/>
				<field bitoffset="17" bitlength="1" name="FACT17" description="Filter bank 17 active"/>
				<field bitoffset="18" bitlength="1" name="FACT18" description="Filter bank 18 active"/>
				<field bitoffset="19" bitlength="1" name="FACT19" description="Filter bank 19 active"/>
				<field bitoffset="20" bitlength="1" name="FACT20" description="Filter bank 20 active"/>
				<field bitoffset="21" bitlength="1" name="FACT21" description="Filter bank 21 active"/>
				<field bitoffset="22" bitlength="1" name="FACT22" description="Filter bank 22 active"/>
				<field bitoffset="23" bitlength="1" name="FACT23" description="Filter bank 23 active"/>
				<field bitoffset="24" bitlength="1" name="FACT24" description="Filter bank 24 active"/>
				<field bitoffset="25" bitlength="1" name="FACT25" description="Filter bank 25 active"/>
				<field bitoffset="26" bitlength="1" name="FACT26" description="Filter bank 26 active"/>
				<field bitoffset="27" bitlength="1" name="FACT27" description="Filter bank 27 active"/>
			</register>
			<register name="CAN_F0R1" description="Filter bank 0 register 1" address="0x40006640" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F0R2" description="Filter bank 0 register 2" address="0x40006644" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F1R1" description="Filter bank 1 register 1" address="0x40006648" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F1R2" description="Filter bank 1 register 2" address="0x4000664C" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F2R1" description="Filter bank 2 register 1" address="0x40006650" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F2R2" description="Filter bank 2 register 2" address="0x40006654" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F3R1" description="Filter bank 3 register 1" address="0x40006658" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F3R2" description="Filter bank 3 register 2" address="0x4000665C" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F4R1" description="Filter bank 4 register 1" address="0x40006660" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F4R2" description="Filter bank 4 register 2" address="0x40006664" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F5R1" description="Filter bank 5 register 1" address="0x40006668" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F5R2" description="Filter bank 5 register 2" address="0x4000666C" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F6R1" description="Filter bank 6 register 1" address="0x40006670" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F6R2" description="Filter bank 6 register 2" address="0x40006674" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F7R1" description="Filter bank 7 register 1" address="0x40006678" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F7R2" description="Filter bank 7 register 2" address="0x4000667C" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F8R1" description="Filter bank 8 register 1" address="0x40006680" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F8R2" description="Filter bank 8 register 2" address="0x40006684" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F9R1" description="Filter bank 9 register 1" address="0x40006688" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F9R2" description="Filter bank 9 register 2" address="0x4000668C" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F10R1" description="Filter bank 10 register 1" address="0x40006690" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F10R2" description="Filter bank 10 register 2" address="0x40006694" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F11R1" description="Filter bank 11 register 1" address="0x40006698" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F11R2" description="Filter bank 11 register 2" address="0x4000669C" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F12R1" description="Filter bank 12 register 1" address="0x400066A0" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F12R2" description="Filter bank 12 register 2" address="0x400066A4" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F13R1" description="Filter bank 13 register 1" address="0x400066A8" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F13R2" description="Filter bank 13 register 2" address="0x400066AC" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F14R1" description="Filter bank 14 register 1" address="0x400066B0" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F14R2" description="Filter bank 14 register 2" address="0x400066B4" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F15R1" description="Filter bank 15 register 1" address="0x400066B8" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F15R2" description="Filter bank 15 register 2" address="0x400066BC" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F16R1" description="Filter bank 16 register 1" address="0x400066C0" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F16R2" description="Filter bank 16 register 2" address="0x400066C4" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F17R1" description="Filter bank 17 register 1" address="0x400066C8" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F17R2" description="Filter bank 17 register 2" address="0x400066CC" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F18R1" description="Filter bank 18 register 1" address="0x400066D0" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F18R2" description="Filter bank 18 register 2" address="0x400066D4" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F19R1" description="Filter bank 19 register 1" address="0x400066D8" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F19R2" description="Filter bank 19 register 2" address="0x400066DC" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F20R1" description="Filter bank 20 register 1" address="0x400066E0" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F20R2" description="Filter bank 20 register 2" address="0x400066E4" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F21R1" description="Filter bank 21 register 1" address="0x400066E8" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F21R2" description="Filter bank 21 register 2" address="0x400066EC" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F22R1" description="Filter bank 22 register 1" address="0x400066F0" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F22R2" description="Filter bank 22 register 2" address="0x400066F4" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F23R1" description="Filter bank 23 register 1" address="0x400066F8" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F23R2" description="Filter bank 23 register 2" address="0x400066FC" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F24R1" description="Filter bank 24 register 1" address="0x40006700" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F24R2" description="Filter bank 24 register 2" address="0x40006704" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F25R1" description="Filter bank 25 register 1" address="0x40006708" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F25R2" description="Filter bank 25 register 2" address="0x4000670C" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F26R1" description="Filter bank 26 register 1" address="0x40006710" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter identifier"/>
			</register>
			<register name="CAN_F26R2" description="Filter bank 26 register 2" address="0x40006714" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F27R1" description="Filter bank 27 register 1" address="0x40006718" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
			<register name="CAN_F27R2" description="Filter bank 27 register 2" address="0x4000671C" access="rw">
				<field bitoffset="0" bitlength="32" name="FB" description="Filter mask"/>
			</register>
		</registergroup>
	</group>
	<group name="bxCAN2" description="Basic Extended CAN2 interface">
		<registergroup name="CAN2_CSR" description="CAN2 control and status registers">
			<register name="CAN2_MCR" description="Master control register" address="0x40006800" resetvalue="0x00010002" access="rw">
				<field bitoffset="0" bitlength="1" name="INRQ" description="Initialization request"/>
				<field bitoffset="1" bitlength="1" name="SLEEP" description="Sleep mode request"/>
				<field bitoffset="2" bitlength="1" name="TXFP" description="Transmit FIFO priority"/>
				<field bitoffset="3" bitlength="1" name="RFLM" description="Receive FIFO locked mode"/>
				<field bitoffset="4" bitlength="1" name="NART" description="No automatic retransmission"/>
				<field bitoffset="5" bitlength="1" name="AWUM" description="Automatic wakeup mode"/>
				<field bitoffset="6" bitlength="1" name="ABOM" description="Automatic bus-off management"/>
				<field bitoffset="7" bitlength="1" name="TTCM" description="Time triggered communication mode"/>
				<field bitoffset="15" bitlength="1" name="RESET" description="bxCAN software master reset"/>
				<field bitoffset="16" bitlength="1" name="DBF" description="Debug freeze"/>
			</register>
			<register name="CAN2_MSR" description="Master status register" address="0x40006804" resetvalue="0x00000C02" access="rw">
				<field bitoffset="0" bitlength="1" name="INAK" description="Initialization acknowledge flag"/>
				<field bitoffset="1" bitlength="1" name="SLAK" description="Sleep acknowledge flag"/>
				<field bitoffset="2" bitlength="1" name="ERRI" description="Error interrupt flag"/>
				<field bitoffset="3" bitlength="1" name="WKUI" description="Wakeup interrupt flag"/>
				<field bitoffset="4" bitlength="1" name="SLAKI" description="Sleep acknowledge interrupt flag"/>
				<field bitoffset="8" bitlength="1" name="TXM" description="Transmit mode flag"/>
				<field bitoffset="9" bitlength="1" name="RXM" description="Receive mode flag"/>
				<field bitoffset="10" bitlength="1" name="SAMP" description="Last sample point flag"/>
				<field bitoffset="11" bitlength="1" name="RX" description="CAN Rx signal flag"/>
			</register>
			<register name="CAN2_TSR" description="Transmit status register" address="0x40006808" resetvalue="0x1C000000" access="rw">
				<field bitoffset="0" bitlength="1" name="RQCP0" description="Request completed mailbox0 flag"/>
				<field bitoffset="1" bitlength="1" name="TXOK0" description="Transmission OK of mailbox0 flag"/>
				<field bitoffset="2" bitlength="1" name="ALST0" description="Arbitration lost for mailbox0 flag"/>
				<field bitoffset="3" bitlength="1" name="TERR0" description="Transmission error of mailbox0 flag"/>
				<field bitoffset="7" bitlength="1" name="ABRQ0" description="Abort request for mailbox0 flag"/>
				<field bitoffset="8" bitlength="1" name="RQCP1" description="Request completed mailbox1 flag"/>
				<field bitoffset="9" bitlength="1" name="TXOK1" description="Transmission OK of mailbox1 flag"/>
				<field bitoffset="10" bitlength="1" name="ALST1" description="Arbitration lost for mailbox1 flag"/>
				<field bitoffset="11" bitlength="1" name="TERR1" description="Transmission error of mailbox1 flag"/>
				<field bitoffset="16" bitlength="1" name="ABRQ1" description="Abort request for mailbox1 flag"/>
				<field bitoffset="17" bitlength="1" name="RQCP2" description="Request completed mailbox2 flag"/>
				<field bitoffset="18" bitlength="1" name="ALST2" description="Arbitration lost for mailbox2 flag"/>
				<field bitoffset="19" bitlength="1" name="TERR2" description="Transmission error of mailbox2 flag"/>
				<field bitoffset="23" bitlength="1" name="ABRQ2" description="Abort request for mailbox2 flag"/>
				<field bitoffset="24" bitlength="2" name="CODE" description="CODE[1:0] bits (Mailbox code)">
					<interpretation key="0" text="Mailbox 0"/>
					<interpretation key="1" text="Mailbox 1"/>
					<interpretation key="2" text="Mailbox 2"/>
					<interpretation key="3" text="Mailbox 3"/>
				</field>
				<field bitoffset="26" bitlength="1" name="TME0" description="Transmit mailbox 0 empty flag"/>
				<field bitoffset="27" bitlength="1" name="TME1" description="Transmit mailbox 1 empty flag"/>
				<field bitoffset="28" bitlength="1" name="TME2" description="Transmit mailbox 2 empty flag"/>
				<field bitoffset="29" bitlength="1" name="LOW0" description="Lowest priority flag for mailbox 0"/>
				<field bitoffset="30" bitlength="1" name="LOW1" description="Lowest priority flag for mailbox 1"/>
				<field bitoffset="31" bitlength="1" name="LOW2" description="Lowest priority flag for mailbox 2"/>
			</register>
			<register name="CAN2_RF0R" description="Receive FIFO 0 register" address="0x4000680C" access="rw">
				<field bitoffset="0" bitlength="2" name="FMP0" description="FMP0[1:0] bits (FIFO 0 message pending)">
					<interpretation key="0" text="0 messages pending"/>
					<interpretation key="1" text="1 message pending"/>
					<interpretation key="2" text="2 messages pending"/>
					<interpretation key="3" text="3 messages pending"/>
				</field>
				<field bitoffset="3" bitlength="1" name="FULL0" description="FIFO 0 full flag"/>
				<field bitoffset="4" bitlength="1" name="FOVR0" description="FIFO 0 overrun flag"/>
				<field bitoffset="5" bitlength="1" name="RFOM0" description="Release FIFO 0 output mailbox"/>
			</register>
			<register name="CAN2_RF1R" description="Receive FIFO 1 register" address="0x40006810" access="rw">
				<field bitoffset="0" bitlength="2" name="FMP1" description="FMP0[1:0] bits (FIFO 1 message pending)">
					<interpretation key="0" text="0 messages pending"/>
					<interpretation key="1" text="1 message pending"/>
					<interpretation key="2" text="2 messages pending"/>
					<interpretation key="3" text="3 messages pending"/>
				</field>
				<field bitoffset="3" bitlength="1" name="FULL1" description="FIFO 1 full flag"/>
				<field bitoffset="4" bitlength="1" name="FOVR1" description="FIFO 1 overrun flag"/>
				<field bitoffset="5" bitlength="1" name="RFOM1" description="Release FIFO 1 output mailbox"/>
			</register>
			<register name="CAN2_IER" description="Interrupt enable register" address="0x40006814" access="rw">
				<field bitoffset="0" bitlength="1" name="TMEIE" description="Transmit mailbox empty interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="FMPIE0" description="FIFO 0 message pending interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="FFIE0" description="FIFO 0 full interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="FOVIE0" description="FIFO 0 overrun interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="FMPIE1" description="FIFO 1 message pending interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="FFIE1" description="FIFO 1 full interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="FOVIE1" description="FIFO 1 overrun interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="EWGIE" description="Error warning interrupt enable"/>
				<field bitoffset="9" bitlength="1" name="EPVIE" description="Error passive interrupt enable"/>
				<field bitoffset="10" bitlength="1" name="BOFIE" description="Bus-off interrupt enable"/>
				<field bitoffset="11" bitlength="1" name="LECIE" description="Last error code interrupt enable"/>
				<field bitoffset="15" bitlength="1" name="ERRIE" description="Error interrupt enable"/>
				<field bitoffset="16" bitlength="1" name="WKUIE" description="Wakeup interrupt enable"/>
				<field bitoffset="17" bitlength="1" name="SLKIE" description="Sleep interrupt enable"/>
			</register>
			<register name="CAN2_ESR" description="Error status register" address="0x40006818" access="rw">
				<field bitoffset="0" bitlength="1" name="EWGF" description="Error warning flag"/>
				<field bitoffset="1" bitlength="1" name="EPVF" description="Error passive flag"/>
				<field bitoffset="2" bitlength="1" name="BOFF" description="Bus-off flag"/>
				<field bitoffset="4" bitlength="3" name="LEC" description="LEC[2:0] bits (Last error code)">
					<interpretation key="0" text="No error"/>
					<interpretation key="1" text="Stuff error"/>
					<interpretation key="2" text="Form error"/>
					<interpretation key="3" text="Acknowledgment error"/>
					<interpretation key="4" text="Bit recessive error"/>
					<interpretation key="5" text="Bit dominant error"/>
					<interpretation key="6" text="CRC error"/>
					<interpretation key="7" text="Set by error"/>
				</field>
				<field bitoffset="16" bitlength="8" name="TEC" description="Least significant byte of the 9-bit transmit error counter"/>
				<field bitoffset="24" bitlength="8" name="REC" description="Receive error counter"/>
			</register>
			<register name="CAN2_BTR" description="Bit timing register" address="0x4000681C" resetvalue="0x01230000" access="rw">
				<field bitoffset="0" bitlength="10" name="BRP" description="BRP[9:0] bits (Baud rate prescaler)"/>
				<field bitoffset="16" bitlength="4" name="TS1" description="TS1[3:0] bits (Time segment 1)"/>
				<field bitoffset="20" bitlength="3" name="TS2" description="TS2[2:0] bits (Time segment 2)"/>
				<field bitoffset="24" bitlength="2" name="SJW" description="SJW[1:0] bits (Resynchronization jump width)"/>
				<field bitoffset="30" bitlength="1" name="LBKM" description="Loop back mode (debug)"/>
				<field bitoffset="31" bitlength="1" name="SILM" description="Silent mode (debug)"/>
			</register>
		</registergroup>
		<registergroup name="CAN2_MBX" description="CAN2 mailbox registers">
			<register name="CAN2_TI0R" description="TX mailbox0 identifier register" address="0x40006980" access="rw">
				<field bitoffset="0" bitlength="1" name="TXRQ" description="Transmit mailbox request"/>
				<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
				<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
				<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
				<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
			</register>
			<register name="CAN2_TDT0R" description="Mailbox0 data length control and time stamp register" address="0x40006984" access="rw">
				<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
				<field bitoffset="8" bitlength="1" name="TGT" description="Transmit global time"/>
				<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
			</register>
			<register name="CAN2_TDL0R" description="Mailbox0 data low register" address="0x40006988" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
				<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
				<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
				<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
			</register>
			<register name="CAN2_TDH0R" description="Mailbox0 data high register" address="0x4000698C" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
				<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
				<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
				<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
			</register>
			<register name="CAN2_TI1R" description="TX mailbox1 identifier register" address="0x40006990" access="rw">
				<field bitoffset="0" bitlength="1" name="TXRQ" description="Transmit mailbox request"/>
				<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
				<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
				<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
				<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
			</register>
			<register name="CAN2_TDT1R" description="Mailbox1 data length control and time stamp register" address="0x40006994" access="rw">
				<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
				<field bitoffset="8" bitlength="1" name="TGT" description="Transmit global time"/>
				<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
			</register>
			<register name="CAN2_TDL1R" description="Mailbox1 data low register" address="0x40006998" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
				<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
				<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
				<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
			</register>
			<register name="CAN2_TDH1R" description="Mailbox1 data high register" address="0x4000699C" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
				<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
				<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
				<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
			</register>
			<register name="CAN2_TI2R" description="TX mailbox2 identifier register" address="0x400069A0" access="rw">
				<field bitoffset="0" bitlength="1" name="TXRQ" description="Transmit mailbox request"/>
				<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
				<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
				<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
				<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
			</register>
			<register name="CAN2_TDT2R" description="Mailbox2 data length control and time stamp register" address="0x400069A4" access="rw">
				<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
				<field bitoffset="8" bitlength="1" name="TGT" description="Transmit global time"/>
				<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
			</register>
			<register name="CAN2_TDL2R" description="Mailbox2 data low register" address="0x400069A8" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
				<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
				<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
				<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
			</register>
			<register name="CAN2_TDH2R" description="Mailbox2 data high register" address="0x400069AC" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
				<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
				<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
				<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
			</register>
			<register name="CAN2_RI0R" description="RX mailbox0 identifier register" address="0x400069B0" access="rw">
				<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
				<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
				<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
				<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
			</register>
			<register name="CAN2_RDT0R" description="Mailbox0 data length control and time stamp register" address="0x400069B4" access="rw">
				<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
				<field bitoffset="8" bitlength="8" name="FMI" description="Filter match indeX"/>
				<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
			</register>
			<register name="CAN2_RDL0R" description="Mailbox0 data low register" address="0x400069B8" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
				<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
				<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
				<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
			</register>
			<register name="CAN2_RDH0R" description="Mailbox0 data high register" address="0x400069BC" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
				<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
				<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
				<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
			</register>
			<register name="CAN2_RI1R" description="RX mailbox1 identifier register" address="0x400069C0" access="rw">
				<field bitoffset="1" bitlength="1" name="RTR" description="Remote transmission request"/>
				<field bitoffset="2" bitlength="1" name="IDE" description="Identifier extension"/>
				<field bitoffset="3" bitlength="18" name="EXID" description="Extended identifier"/>
				<field bitoffset="21" bitlength="11" name="STID" description="Standard identifier/extended identifier"/>
			</register>
			<register name="CAN2_RDT1R" description="Mailbox1 data length control and time stamp register" address="0x400069C4" access="rw">
				<field bitoffset="0" bitlength="4" name="DLC" description="DLC[3:0] bits (Data length code)"/>
				<field bitoffset="8" bitlength="8" name="FMI" description="Filter match indeX"/>
				<field bitoffset="16" bitlength="16" name="TIME" description="Message time stamp"/>
			</register>
			<register name="CAN2_RDL1R" description="Mailbox1 data low register" address="0x400069C8" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA0" description="Data byte 0"/>
				<field bitoffset="8" bitlength="8" name="DATA1" description="Data byte 1"/>
				<field bitoffset="16" bitlength="8" name="DATA2" description="Data byte 2"/>
				<field bitoffset="24" bitlength="8" name="DATA3" description="Data byte 3"/>
			</register>
			<register name="CAN2_RDH1R" description="Mailbox1 data high register" address="0x400069CC" access="rw">
				<field bitoffset="0" bitlength="8" name="DATA4" description="Data byte 4"/>
				<field bitoffset="8" bitlength="8" name="DATA5" description="Data byte 5"/>
				<field bitoffset="16" bitlength="8" name="DATA6" description="Data byte 6"/>
				<field bitoffset="24" bitlength="8" name="DATA7" description="Data byte 7"/>
			</register>
		</registergroup>
	</group>
	<group name="ETH" description="Ethernet interface">
		<registergroup name="ETH_MAC" description="ETH MAC registers">
			<register name="ETH_MACCR" description="MAC configuration register" address="0x40028000" resetvalue="0x00008000" access="rw">
				<field bitoffset="2" bitlength="1" name="RE" description="Receiver enable"/>
				<field bitoffset="3" bitlength="1" name="TE" description="Transmitter enable"/>
				<field bitoffset="4" bitlength="1" name="DC" description="Deferral check"/>
				<field bitoffset="5" bitlength="2" name="BL" description="BL[1:0] bits (Back-off limit)">
					<interpretation key="0" text="k = min (n, 10)"/>
					<interpretation key="1" text="k = min (n, 8)"/>
					<interpretation key="2" text="k = min (n, 4)"/>
					<interpretation key="3" text="k = min (n, 1)"/>
				</field>
				<field bitoffset="7" bitlength="1" name="APCS" description="Automatic pad/CRC stripping"/>
				<field bitoffset="9" bitlength="1" name="RD" description="Retry disable"/>
				<field bitoffset="10" bitlength="1" name="IPCO" description="IPv4 checksum offload"/>
				<field bitoffset="11" bitlength="1" name="DM" description="Duplex mode"/>
				<field bitoffset="12" bitlength="1" name="LM" description="Loopback mode"/>
				<field bitoffset="13" bitlength="1" name="ROD" description="Receive own disable"/>
				<field bitoffset="14" bitlength="1" name="FES" description="Fast Ethernet speed"/>
				<field bitoffset="16" bitlength="1" name="CSD" description="Carrier sense disable"/>
				<field bitoffset="17" bitlength="3" name="IFG" description="IFG[2:0] bits (Interframe gap)">
					<interpretation key="0" text="96 bit time"/>
					<interpretation key="1" text="88 bit time"/>
					<interpretation key="2" text="80 bit time"/>
					<interpretation key="3" text="72 bit time"/>
					<interpretation key="4" text="64 bit time"/>
					<interpretation key="5" text="56 bit time"/>
					<interpretation key="6" text="48 bit time"/>
					<interpretation key="7" text="40 bit time"/>
				</field>
				<field bitoffset="22" bitlength="1" name="JD" description="Jabber disable"/>
				<field bitoffset="23" bitlength="1" name="WD" description="Watchdog disable"/>
				<field bitoffset="25" bitlength="1" name="CSTF" description="CRC stripping for Type frames"/>
			</register>
			<register name="ETH_MACFFR" description="MAC frame filter register" address="0x40028004" access="rw">
				<field bitoffset="0" bitlength="1" name="PM" description="Promiscuous mode"/>
				<field bitoffset="1" bitlength="1" name="HU" description="Hash unicast"/>
				<field bitoffset="2" bitlength="1" name="HM" description="Hash multicast"/>
				<field bitoffset="3" bitlength="1" name="DAIF" description="Destination address inverse filtering"/>
				<field bitoffset="4" bitlength="1" name="PAM" description="Pass all multicast"/>
				<field bitoffset="5" bitlength="1" name="BFD" description="Broadcast frames disable"/>
				<field bitoffset="6" bitlength="2" name="PCF" description="PCF[1:0] bits (Pass control frames)">
					<interpretation key="0" text="MAC prevents all control frames from reaching the application"/>
					<interpretation key="1" text="MAC forwards all control frames to application except Pause control frames"/>
					<interpretation key="2" text="MAC forwards all control frames to application even if they fail the address filter"/>
					<interpretation key="3" text="MAC forwards control frames that pass the address filter"/>
				</field>
				<field bitoffset="8" bitlength="1" name="SAIF" description="Source address inverse filtering"/>
				<field bitoffset="9" bitlength="1" name="SAF" description="Source address filter"/>
				<field bitoffset="10" bitlength="1" name="HPF" description="Hash/perfect filter"/>
				<field bitoffset="31" bitlength="1" name="RA" description="Receive all"/>
			</register>
			<register name="ETH_MACHTHR" description="MAC hash table high register" address="0x40028008" access="rw">
				<field bitoffset="0" bitlength="32" name="HTH" description="Hash table high"/>
			</register>
			<register name="ETH_MACHTLR" description="MAC hash table low register" address="0x4002800C" access="rw">
				<field bitoffset="0" bitlength="32" name="HTH" description="Hash table low"/>
			</register>
			<register name="ETH_MACMIIAR" description="MAC MII address register" address="0x40028010" access="rw">
				<field bitoffset="0" bitlength="1" name="MB" description="MII busy"/>
				<field bitoffset="1" bitlength="1" name="MW" description="MII write"/>
				<field bitoffset="2" bitlength="3" name="CR" description="CR[2:0] bits (Clock range)">
					<interpretation key="0" text="HCLK / 42 for HCLK = 60-100 MHz"/>
					<interpretation key="1" text="HCLK / 62 for HCLK = 100-168 MHz"/>
					<interpretation key="2" text="HCLK / 16 for HCLK = 20-35 MHz"/>
					<interpretation key="3" text="HCLK / 26 for HCLK = 35-60 MHz"/>
				</field>
				<field bitoffset="6" bitlength="5" name="MR" description="MII register no"/>
				<field bitoffset="11" bitlength="5" name="PA" description="PHY address"/>
			</register>
			<register name="ETH_MACMIIDR" description="MAC MII data register" address="0x40028014" access="rw">
				<field bitoffset="0" bitlength="16" name="MD" description="MII data"/>
			</register>
			<register name="ETH_MACFCR" description="MAC flow control register" address="0x40028018" access="rw">
				<field bitoffset="0" bitlength="1" name="FCBBPA" description="Flow control busy/back pressure activate"/>
				<field bitoffset="1" bitlength="1" name="TFCE" description="Transmit flow control enable"/>
				<field bitoffset="2" bitlength="1" name="RFCE" description="Receive flow control enable"/>
				<field bitoffset="3" bitlength="1" name="UPFD" description="Unicast pause frame detect"/>
				<field bitoffset="4" bitlength="2" name="PLT" description="PLT[1:0] bits (Pause low threshold)">
					<interpretation key="0" text="Pause time minus 4 slot times"/>
					<interpretation key="1" text="Pause time minus 28 slot times"/>
					<interpretation key="2" text="Pause time minus 144 slot times"/>
					<interpretation key="3" text="Pause time minus 256 slot times"/>
				</field>
				<field bitoffset="7" bitlength="1" name="ZQPD" description="Zero-quanta pause disable"/>
				<field bitoffset="16" bitlength="16" name="PT" description="PT[2:0] bits (Pause time)"/>
			</register>
			<register name="ETH_MACVLANTR" description="MAC VLAN tag register" address="0x4002801C" access="rw">
				<field bitoffset="0" bitlength="16" name="VLANTI" description="VLAN tag identifier (for receive frames)"/>
				<field bitoffset="16" bitlength="1" name="VLANTC" description="12-bit VLAN tag comparison"/>
			</register>
			<register name="ETH_MACRWUFFR" description="MAC remote wakeup frame filter register" address="0x40028028" access="rw">
				<field bitoffset="0" bitlength="31" name="F0BM" description="Filter 0 Byte Mask"/>
			</register>
			<register name="ETH_MACPMTCSR" description="MAC PMT control and status register" address="0x4002802C" access="rw">
				<field bitoffset="0" bitlength="1" name="PD" description="Power down enable"/>
				<field bitoffset="1" bitlength="1" name="MPE" description="Magic packet enable"/>
				<field bitoffset="2" bitlength="1" name="WFE" description="Wakeup frame enable"/>
				<field bitoffset="5" bitlength="1" name="MPR" description="Magic packet received"/>
				<field bitoffset="6" bitlength="1" name="WFR" description="Wakeup frame received"/>
				<field bitoffset="9" bitlength="1" name="GU" description="Global unicast"/>
				<field bitoffset="31" bitlength="1" name="WFFRPR" description="Wakeup frame filter register pointer reset"/>
			</register>
			<register name="ETH_MACDBGR" description="MAC debug register" address="0x40028034" access="r">
				<field bitoffset="0" bitlength="1" name="MMRPEA" description="MAC MII receive protocol engine active"/>
				<field bitoffset="1" bitlength="2" name="MSFRWCS" description="MSFRWCS[1:0] bits (MAC small FIFO read/write controllers status)">
					<interpretation key="1" text="FIFO read active"/>
					<interpretation key="2" text="FIFO write active"/>
				</field>
				<field bitoffset="4" bitlength="1" name="RFWRA" description="Rx FIFO write controller active"/>
				<field bitoffset="5" bitlength="2" name="RFRCS" description="RFRCS[1:0] bits (Rx FIFO read controller status)">
					<interpretation key="0" text="IDLE state"/>
					<interpretation key="1" text="Reading frame data"/>
					<interpretation key="2" text="Reading frame status (or time-stamp)"/>
					<interpretation key="3" text="Flushing the frame data and status"/>
				</field>
				<field bitoffset="8" bitlength="2" name="RFFL" description="RFFL[1:0] bits (Rx FIFO fill level">
					<interpretation key="0" text="RxFIFO empty"/>
					<interpretation key="1" text="RxFIFO fill-level below flow-control de-activate threshold"/>
					<interpretation key="2" text="RxFIFO fill-level above flow-control activate threshold"/>
					<interpretation key="3" text="RxFIFO full"/>
				</field>
				<field bitoffset="16" bitlength="1" name="MMTEA" description="MAC MII transmit engine active"/>
				<field bitoffset="17" bitlength="2" name="MTFCS" description="MTFCS[1:0] bits (MAC transmit frame controller status)">
					<interpretation key="0" text="Idle"/>
					<interpretation key="1" text="Waiting for Status of previous frame or IFG/backoff period to be over"/>
					<interpretation key="2" text="Generating and transmitting a Pause control frame (in full duplex mode)"/>
					<interpretation key="3" text="Transferring input frame for transmission"/>
				</field>
				<field bitoffset="19" bitlength="1" name="MTP" description="MAC transmitter in pause"/>
				<field bitoffset="20" bitlength="2" name="TFRS" description="TFRS[1:0] bits (Tx FIFO read status)">
					<interpretation key="0" text="Idle"/>
					<interpretation key="1" text="Read state (transferring data to the MAC transmitter)"/>
					<interpretation key="2" text="Waiting for TxStatus from MAC transmitter"/>
					<interpretation key="3" text="Writing the received TxStatus/flushing the TxFIFO"/>
				</field>
				<field bitoffset="22" bitlength="1" name="TFWA" description="Tx FIFO write active"/>
				<field bitoffset="24" bitlength="1" name="TFNE" description="Tx FIFO not empty"/>
				<field bitoffset="25" bitlength="1" name="TFF" description="Tx FIFO full"/>
			</register>
			<register name="ETH_MACSR" description="MAC interrupt status register" address="0x40028038" access="rw">
				<field bitoffset="3" bitlength="1" name="PMTS" description="PMT status"/>
				<field bitoffset="4" bitlength="1" name="MMCS" description="MMC status"/>
				<field bitoffset="5" bitlength="1" name="MMCRS" description="MMC receive status"/>
				<field bitoffset="6" bitlength="1" name="MMCTS" description="MMC transmit status"/>
				<field bitoffset="9" bitlength="1" name="TSTS" description="Time stamp trigger status"/>
			</register>
			<register name="ETH_MACIMR" description="MAC interrupt mask register" address="0x4002803C" access="rw">
				<field bitoffset="3" bitlength="1" name="PMTIM" description="PMT interrupt mask"/>
				<field bitoffset="9" bitlength="1" name="TSTIM" description="Time stamp trigger interrupt mask"/>
			</register>
			<register name="ETH_MACA0HR" description="MAC address 0 high register" address="0x40028040" resetvalue="0x1000FFFF" access="rw">
				<field bitoffset="0" bitlength="16" name="MACA0H" description="MAC address0 high [47:32]"/>
				<field bitoffset="31" bitlength="1" name="MO" description="Always 1"/>
			</register>
			<register name="ETH_MACA0LR" description="MAC address 0 low register" address="0x40028044" resetvalue="0xFFFFFFFF" access="rw">
				<field bitoffset="0" bitlength="32" name="MACA0L" description="MAC address0 low [31:0]"/>
			</register>
			<register name="ETH_MACA1HR" description="MAC address 1 high register" address="0x40028048" resetvalue="0x0000FFFF" access="rw">
				<field bitoffset="0" bitlength="16" name="MACA1H" description="MAC address1 high [47:32]"/>
				<field bitoffset="24" bitlength="6" name="MBC" description="MBC[5:0] bits (Mask byte control">
					<interpretation key="1" text="ETH_MACA1LR [7:0]"/>
					<interpretation key="2" text="ETH_MACA1LR [15:8]"/>
					<interpretation key="4" text="ETH_MACA1LR [23:16]"/>
					<interpretation key="8" text="ETH_MACA1LR [31:24]"/>
					<interpretation key="16" text="ETH_MACA1HR [7:0]"/>
					<interpretation key="32" text="ETH_MACA1HR [15:8]"/>
				</field>
				<field bitoffset="30" bitlength="1" name="SA" description="Source address"/>
				<field bitoffset="31" bitlength="1" name="AE" description="Address enable"/>
			</register>
			<register name="ETH_MACA1LR" description="MAC address 1 low register" address="0x4002804C" resetvalue="0xFFFFFFFF" access="rw">
				<field bitoffset="0" bitlength="32" name="MACA1L" description="MAC address1 low [31:0]"/>
			</register>
			<register name="ETH_MACA2HR" description="MAC address 2 high register" address="0x40028050" resetvalue="0x0000FFFF" access="rw">
				<field bitoffset="0" bitlength="16" name="MACA2H" description="MAC address2 high [47:32]"/>
				<field bitoffset="24" bitlength="6" name="MBC" description="MBC[5:0] bits (Mask byte control">
					<interpretation key="1" text="ETH_MACA2LR [7:0]"/>
					<interpretation key="2" text="ETH_MACA2LR [15:8]"/>
					<interpretation key="4" text="ETH_MACA2LR [23:16]"/>
					<interpretation key="8" text="ETH_MACA2LR [31:24]"/>
					<interpretation key="16" text="ETH_MACA2HR [7:0]"/>
					<interpretation key="32" text="ETH_MACA2HR [15:8]"/>
				</field>
				<field bitoffset="30" bitlength="1" name="SA" description="Source address"/>
				<field bitoffset="31" bitlength="1" name="AE" description="Address enable"/>
			</register>
			<register name="ETH_MACA2LR" description="MAC address 2 low register" address="0x40028054" resetvalue="0xFFFFFFFF" access="rw">
				<field bitoffset="0" bitlength="32" name="MACA2L" description="MAC address2 low [31:0]"/>
			</register>
			<register name="ETH_MACA3HR" description="MAC address 3 high register" address="0x40028058" resetvalue="0x0000FFFF" access="rw">
				<field bitoffset="0" bitlength="16" name="MACA3H" description="MAC address3 high [47:32]"/>
				<field bitoffset="24" bitlength="6" name="MBC" description="MBC[5:0] bits (Mask byte control">
					<interpretation key="1" text="ETH_MACA3LR [7:0]"/>
					<interpretation key="2" text="ETH_MACA3LR [15:8]"/>
					<interpretation key="4" text="ETH_MACA3LR [23:16]"/>
					<interpretation key="8" text="ETH_MACA3LR [31:24]"/>
					<interpretation key="16" text="ETH_MACA3HR [7:0]"/>
					<interpretation key="32" text="ETH_MACA3HR [15:8]"/>
				</field>
				<field bitoffset="30" bitlength="1" name="SA" description="Source address"/>
				<field bitoffset="31" bitlength="1" name="AE" description="Address enable"/>
			</register>
			<register name="ETH_MACA3LR" description="MAC address 3 low register" address="0x4002805C" resetvalue="0xFFFFFFFF" access="rw">
				<field bitoffset="0" bitlength="32" name="MACA3L" description="MAC address3 low [31:0]"/>
			</register>
		</registergroup>
		<registergroup name="ETH_MMC" description="ETH MMC registers">
			<register name="ETH_MMCCR" description="MMC control register" address="0x40028100" access="rw">
				<field bitoffset="0" bitlength="1" name="CR" description="Counter reset"/>
				<field bitoffset="1" bitlength="1" name="CSR" description="Counter stop rollover"/>
				<field bitoffset="2" bitlength="1" name="ROR" description="Reset on read"/>
				<field bitoffset="3" bitlength="1" name="MCF" description="MMC counter freeze"/>
				<field bitoffset="4" bitlength="1" name="MCP" description="MMC counter preset"/>
				<field bitoffset="5" bitlength="1" name="MCFHP" description="MMC counter Full-Half preset"/>
			</register>
			<register name="ETH_MMCRIR" description="MMC receive interrupt register" address="0x40028104" access="r">
				<field bitoffset="5" bitlength="1" name="RFCES" description="Received frames CRC error status"/>
				<field bitoffset="6" bitlength="1" name="RFAES" description="Received frames alignment error status"/>
				<field bitoffset="17" bitlength="1" name="RGUFS" description="Received good unicast frames status"/>
			</register>
			<register name="ETH_MMCTIR" description="MMC transmit interrupt register" address="0x40028108" access="r">
				<field bitoffset="14" bitlength="1" name="TGFSCS" description="Transmitted good frames single collision status"/>
				<field bitoffset="15" bitlength="1" name="TGFMSCS" description="Transmitted good frames more single collision status"/>
				<field bitoffset="21" bitlength="1" name="TGFS" description="Transmitted good frames status"/>
			</register>
			<register name="ETH_MMCRIMR" description="MMC receive interrupt mask register" address="0x4002810C" access="rw">
				<field bitoffset="5" bitlength="1" name="RFCEM" description="Received frame CRC error mask"/>
				<field bitoffset="6" bitlength="1" name="RFAEM" description="Received frames alignment error mask"/>
				<field bitoffset="17" bitlength="1" name="RGUFM" description="Received good unicast frames mask"/>
			</register>
			<register name="ETH_MMCTIMR" description="MMC transmit interrupt mask register" address="0x40028110" access="rw">
				<field bitoffset="14" bitlength="1" name="TGFSCM" description="Transmitted good frames single collision mask"/>
				<field bitoffset="15" bitlength="1" name="TGFMSCM" description="Transmitted good frames more single collision mask"/>
				<field bitoffset="21" bitlength="1" name="TGFM" description="Transmitted good frames mask"/>
			</register>
			<register name="ETH_MMCTGFSCCR" description="MMC transmitted good frames after a single collision counter register" address="0x4002814C" access="r">
				<field bitoffset="0" bitlength="32" name="TGFSCC" description="Transmitted good frames single collision counter"/>
			</register>
			<register name="ETH_MMCTGFMSCCR" description="MMC transmitted good frames after more than a single collision counter register" address="0x40028150" access="r">
				<field bitoffset="0" bitlength="32" name="TGFMSCC" description="Transmitted good frames more than single collision counter"/>
			</register>
			<register name="ETH_MMCTGFCR" description="MMC transmitted good frames counter register" address="0x40028168" access="r">
				<field bitoffset="0" bitlength="32" name="TGFC" description="Transmitted good frames counter"/>
			</register>
			<register name="ETH_MMCRFCECR" description="MMC received frames with CRC error counter register" address="0x40028194" access="r">
				<field bitoffset="0" bitlength="32" name="RFCEC" description="Received frames CRC error counter"/>
			</register>
			<register name="ETH_MMCRFAECR" description="MMC received frames with alignment error counter register" address="0x40028198" access="r">
				<field bitoffset="0" bitlength="32" name="RFAEC" description="Received frames alignment error counter"/>
			</register>
			<register name="ETH_MMCRGUFCR" description="MMC received good unicast frames counter register" address="0x400281C4" access="r">
				<field bitoffset="0" bitlength="32" name="RGUFC" description="Received good unicast frames counter"/>
			</register>
		</registergroup>
		<registergroup name="ETH_PTP" description="ETH IEEE 1588 time stamp registers">
			<register name="ETH_PTPTSCR" description="PTP time stamp control register" address="0x40028700" resetvalue="0x00002000" access="rw">
				<field bitoffset="0" bitlength="1" name="TSE" description="Time stamp enable"/>
				<field bitoffset="1" bitlength="1" name="TSFCU" description="Time stamp fine/coarse update"/>
				<field bitoffset="2" bitlength="1" name="TSSTI" description="Time stamp system time initialize"/>
				<field bitoffset="3" bitlength="1" name="TSSTU" description="Time stamp system time update"/>
				<field bitoffset="4" bitlength="1" name="TSITE" description="Time stamp interrupt trigger enable"/>
				<field bitoffset="5" bitlength="1" name="TSARU" description="Time stamp addend register update"/>
				<field bitoffset="8" bitlength="1" name="TSSARFE" description="Time stamp snapshot for all received frames enable"/>
				<field bitoffset="9" bitlength="1" name="TSSSR" description="Time stamp subsecond rollover: digital/binary rollover control"/>
				<field bitoffset="10" bitlength="1" name="TSPTPPSV2E" description="Time stamp PTP packet snooping for version2 format enable"/>
				<field bitoffset="11" bitlength="1" name="TSSPTPOEFE" description="Time stamp snapshot for PTP over ethernet frames enable"/>
				<field bitoffset="12" bitlength="1" name="TSSIPV6FE" description="Time stamp snapshot for IPv6 frames enable"/>
				<field bitoffset="13" bitlength="1" name="TSSIPV4FE" description="Time stamp snapshot for IPv4 frames enable"/>
				<field bitoffset="14" bitlength="1" name="TSSEME" description="Time stamp snapshot for event message enable"/>
				<field bitoffset="15" bitlength="1" name="TSSMRME" description="Time stamp snapshot for message relevant to master enable"/>
				<field bitoffset="16" bitlength="2" name="TSCNT" description="TSCNT[1:0] bits (Time stamp clock node type)">
					<interpretation key="0" text="Ordinary clock"/>
					<interpretation key="1" text="Boundary clock"/>
					<interpretation key="2" text="End-to-end transparent clock"/>
					<interpretation key="3" text="Peer-to-peer transparent clock"/>
				</field>
				<field bitoffset="18" bitlength="1" name="TSPFFMAE" description="Time stamp PTP frame filtering MAC address enable"/>
			</register>
			<register name="ETH_PTPSSIR" description="PTP subsecond increment register" address="0x40028704" access="rw">
				<field bitoffset="0" bitlength="8" name="STSSI" description="System time subsecond increment"/>
			</register>
			<register name="ETH_PTPTSHR" description="PTP time stamp high register" address="0x40028708" access="r">
				<field bitoffset="0" bitlength="32" name="STS" description="System time seconds"/>
			</register>
			<register name="ETH_PTPTSLR" description="PTP time stamp low register" address="0x4002870C" access="r">
				<field bitoffset="0" bitlength="31" name="STSS" description="System time subseconds"/>
				<field bitoffset="31" bitlength="1" name="STPNS" description="System time positive/negative sign"/>
			</register>
			<register name="ETH_PTPTSHUR" description="PTP time stamp high update register" address="0x40028710" access="rw">
				<field bitoffset="0" bitlength="32" name="TSUS" description="Time stamp update seconds"/>
			</register>
			<register name="ETH_PTPTSLUR" description="PTP time stamp low update register" address="0x40028714" access="rw">
				<field bitoffset="0" bitlength="31" name="TSUSS" description="Time stamp update subseconds"/>
				<field bitoffset="31" bitlength="1" name="TSUPNS" description="Time stamp update positive/negative sign"/>
			</register>
			<register name="ETH_PTPTSAR" description="PTP time stamp addend register" address="0x40028718" access="rw">
				<field bitoffset="0" bitlength="32" name="TSA" description="Time stamp addend"/>
			</register>
			<register name="ETH_PTPTTHR" description="PTP target time high register" address="0x4002871C" access="rw">
				<field bitoffset="0" bitlength="32" name="TTSH" description="Target time stamp high"/>
			</register>
			<register name="ETH_PTPTTLR" description="PTP target time low register" address="0x40028720" access="rw">
				<field bitoffset="0" bitlength="32" name="TTSL" description="Target time stamp low"/>
			</register>
			<register name="ETH_PTPTSSR" description="PTP time stamp status register" address="0x40028728" access="r">
				<field bitoffset="0" bitlength="1" name="TSSO" description="Time stamp second overflow"/>
				<field bitoffset="1" bitlength="1" name="TSTTR" description="Time stamp target time reached"/>
			</register>
			<register name="ETH_PTPPPSCR" description="PTP PPS control register" address="0x4002872C" access="rw">
				<field bitoffset="0" bitlength="4" name="PPSFREQ" description="MCO[3:0] bits (PPS frequency selection)">
					<interpretation key="0" text="1 Hz with a pulse width of 125 ms for binary rollover"/>
					<interpretation key="1" text="2 Hz with 50% duty cycle for binary rollover"/>
					<interpretation key="2" text="4 Hz with 50% duty cycle for binary rollover"/>
					<interpretation key="3" text="8 Hz with 50% duty cycle for binary rollover"/>
					<interpretation key="4" text="16 Hz with 50% duty cycle for binary rollover"/>
					<interpretation key="5" text="32 Hz with 50% duty cycle for binary rollover"/>
					<interpretation key="6" text="64 Hz with 50% duty cycle for binary rollover"/>
					<interpretation key="7" text="128 Hz with 50% duty cycle for binary rollover"/>
					<interpretation key="8" text="256 Hz with 50% duty cycle for binary rollover"/>
					<interpretation key="9" text="512 Hz with 50% duty cycle for binary rollover"/>
					<interpretation key="10" text="1024 Hz with 50% duty cycle for binary rollover"/>
					<interpretation key="11" text="2048 Hz with 50% duty cycle for binary rollover"/>
					<interpretation key="12" text="4096 Hz with 50% duty cycle for binary rollover"/>
					<interpretation key="13" text="8192 Hz with 50% duty cycle for binary rollover"/>
					<interpretation key="14" text="16384 Hz with 50% duty cycle for binary rollover"/>
					<interpretation key="15" text="32768 Hz with 50% duty cycle for binary rollover"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="ETH_DMA" description="ETH DMA registers">
			<register name="ETH_DMABMR" description="DMA bus mode register" address="0x40029000" resetvalue="0x00002101" access="rw">
				<field bitoffset="0" bitlength="1" name="SR" description="Software reset"/>
				<field bitoffset="1" bitlength="1" name="DA" description="DMA arbitration"/>
				<field bitoffset="2" bitlength="5" name="DSL" description="Descriptor skip length"/>
				<field bitoffset="7" bitlength="1" name="EDFE" description="Enhanced descriptor format enable"/>
				<field bitoffset="8" bitlength="6" name="PBL" description="PBL[5:0] bits (Programmable burst length)">
					<interpretation key="1" text="1 DMA beat"/>
					<interpretation key="2" text="2 DMA beats"/>
					<interpretation key="4" text="4 DMA beats"/>
					<interpretation key="8" text="8 DMA beats"/>
					<interpretation key="16" text="16 DMA beats"/>
					<interpretation key="32" text="32 DMA beats"/>
				</field>
				<field bitoffset="14" bitlength="2" name="RTPR" description="RTPR[1:0] bits (Rx Tx priority ratio)">
					<interpretation key="0" text="1:1"/>
					<interpretation key="1" text="2:1"/>
					<interpretation key="2" text="3:1"/>
					<interpretation key="3" text="4:1"/>
				</field>
				<field bitoffset="16" bitlength="1" name="FB" description="Fixed burst"/>
				<field bitoffset="17" bitlength="6" name="RDP" description="RDP[5:0] bits (Rx DMA PBL)">
					<interpretation key="1" text="1 DMA beat"/>
					<interpretation key="2" text="2 DMA beats"/>
					<interpretation key="4" text="4 DMA beats"/>
					<interpretation key="8" text="8 DMA beats"/>
					<interpretation key="16" text="16 DMA beats"/>
					<interpretation key="32" text="32 DMA beats"/>
				</field>
				<field bitoffset="23" bitlength="1" name="USP" description="Use separate PBL"/>
				<field bitoffset="24" bitlength="1" name="FPM" description="4 x PBL mod"/>
				<field bitoffset="25" bitlength="1" name="AAB" description="Address-aligned beats"/>
				<field bitoffset="26" bitlength="1" name="MB" description="Mixed burst"/>
			</register>
			<register name="ETH_DMATPDR" description="DMA transmit poll demand register" address="0x40029004" access="rw">
				<field bitoffset="0" bitlength="32" name="TPD" description="Transmit poll demand"/>
			</register>
			<register name="ETH_DMARPDR" description="DMA receive poll demand register" address="0x40029008" access="rw">
				<field bitoffset="0" bitlength="32" name="RPD" description="Receive poll demand"/>
			</register>
			<register name="ETH_DMARDLAR" description="DMA receive descriptor list address register" address="0x4002900C" access="rw">
				<field bitoffset="0" bitlength="32" name="SRL" description="Start of receive list"/>
			</register>
			<register name="ETH_DMATDLAR" description="DMA transmit descriptor list address register" address="0x40029010" access="rw">
				<field bitoffset="0" bitlength="32" name="STL" description="Start of transmit list"/>
			</register>
			<register name="ETH_DMATSR" description="DMA status register" address="0x40029014" access="rw">
				<field bitoffset="0" bitlength="1" name="TS" description="Transmit status"/>
				<field bitoffset="1" bitlength="1" name="TPSS" description="Transmit process stopped status"/>
				<field bitoffset="2" bitlength="1" name="TBUS" description="Transmit buffer unavailable status"/>
				<field bitoffset="3" bitlength="1" name="TJTS" description="Transmit jabber timeout status"/>
				<field bitoffset="4" bitlength="1" name="ROS" description="Receive overflow status"/>
				<field bitoffset="5" bitlength="1" name="TUS" description="Transmit underflow status"/>
				<field bitoffset="6" bitlength="1" name="RS" description="Receive status"/>
				<field bitoffset="7" bitlength="1" name="RBUS" description="Receive buffer unavailable status"/>
				<field bitoffset="8" bitlength="1" name="RPSS" description="Receive process stopped status"/>
				<field bitoffset="9" bitlength="1" name="RWTS" description="Receive watchdog timeout status"/>
				<field bitoffset="10" bitlength="1" name="ETS" description="Early transmit status"/>
				<field bitoffset="13" bitlength="1" name="FBES" description="Fatal bus error status"/>
				<field bitoffset="14" bitlength="1" name="ERS" description="Early receive status"/>
				<field bitoffset="15" bitlength="1" name="AIS" description="Abnormal interrupt summary"/>
				<field bitoffset="16" bitlength="1" name="NIS" description="Normal interrupt summary"/>
				<field bitoffset="17" bitlength="3" name="RPS" description="RPS[2:0] bits (Receive process state)">
					<interpretation key="0" text="Stopped: Reset/Stop receive command issued"/>
					<interpretation key="1" text="Running: Fetching receive transfer descriptor"/>
					<interpretation key="2" text="Reserved for future use"/>
					<interpretation key="3" text="Running: Waiting for receive packet"/>
					<interpretation key="4" text="Suspended: Receive descriptor unavailable"/>
					<interpretation key="5" text="Running: Closing receive descriptor"/>
					<interpretation key="6" text="Reserved for future use"/>
					<interpretation key="7" text="Running: Transferring the receive packet data from receive buffer to host memory"/>
				</field>
				<field bitoffset="20" bitlength="3" name="TPS" description="TPS[2:0] bits (Transmit process state)">
					<interpretation key="0" text="Stopped: Reset/Stop transmit command issued"/>
					<interpretation key="1" text="Running: Fetching transmit transfer descriptor"/>
					<interpretation key="2" text="Running; Waiting for status"/>
					<interpretation key="3" text="Running; Reading Data from host memory buffer and queuing it to transmit buffer"/>
					<interpretation key="4" text="Reserved for future use"/>
					<interpretation key="5" text="Reserved for future use"/>
					<interpretation key="6" text="Suspended; Transmit descriptor unavailable/transmit buffer underflow"/>
					<interpretation key="7" text="Running; Closing transmit descriptor"/>
				</field>
				<field bitoffset="23" bitlength="3" name="EBS" description="EBS[2:0] bits (Error bits status)">
					<interpretation key="0" text="Error during data transfer by RxDMA"/>
					<interpretation key="1" text="Error during data transfer by TxDMA"/>
					<interpretation key="2" text="Error during read/write transfer"/>
					<interpretation key="4" text="Error during descriptor/data buffer access"/>
				</field>
				<field bitoffset="27" bitlength="1" name="MMCS" description="MMC status"/>
				<field bitoffset="28" bitlength="1" name="PMTS" description="PMT status"/>
				<field bitoffset="29" bitlength="1" name="TSTS" description="Time stamp trigger status"/>
			</register>
			<register name="ETH_DMAOMR" description="DMA operation mode register" address="0x40029018" access="rw">
				<field bitoffset="1" bitlength="1" name="SR" description="Start/stop receive"/>
				<field bitoffset="2" bitlength="1" name="OSF" description="Operate on second frame"/>
				<field bitoffset="3" bitlength="2" name="RTC" description="RTC[1:0] bits (Receive threshold control)">
					<interpretation key="0" text="64"/>
					<interpretation key="1" text="32"/>
					<interpretation key="2" text="96"/>
					<interpretation key="3" text="128"/>
				</field>
				<field bitoffset="6" bitlength="1" name="FUGF" description="Forward undersized good frames"/>
				<field bitoffset="7" bitlength="1" name="FEF" description="Forward error frames"/>
				<field bitoffset="13" bitlength="1" name="ST" description="Start/stop transmission"/>
				<field bitoffset="14" bitlength="3" name="TTC" description="TTC[2:0] bits (Transmit threshold control)">
					<interpretation key="0" text="64"/>
					<interpretation key="1" text="128"/>
					<interpretation key="2" text="192"/>
					<interpretation key="3" text="256"/>
					<interpretation key="4" text="40"/>
					<interpretation key="5" text="32"/>
					<interpretation key="6" text="24"/>
					<interpretation key="7" text="16"/>
				</field>
				<field bitoffset="20" bitlength="1" name="FTF" description="Flush transmit FIFO"/>
				<field bitoffset="21" bitlength="1" name="TSF" description="Transmit store and forward"/>
				<field bitoffset="24" bitlength="1" name="DFRF" description="Disable flushing of received frames"/>
				<field bitoffset="25" bitlength="1" name="RSF" description="Receive store and forward"/>
				<field bitoffset="26" bitlength="1" name="DTCEFD" description="Dropping of TCPIP checksum error frames disable"/>
			</register>
			<register name="ETH_DMAIER" description="DMA interrupt enable register" address="0x4002901C" access="rw">
				<field bitoffset="0" bitlength="1" name="TIE" description="Transmit interrupt enable"/>
				<field bitoffset="1" bitlength="1" name="TPSIE" description="Transmit process stopped interrupt enable"/>
				<field bitoffset="2" bitlength="1" name="TBUIE" description="Transmit buffer unavailable interrupt enable"/>
				<field bitoffset="3" bitlength="1" name="TJTIE" description="Transmit jabber timeout interrupt enable"/>
				<field bitoffset="4" bitlength="1" name="ROIE" description="Receive overflow interrupt enable"/>
				<field bitoffset="5" bitlength="1" name="TUIE" description="Transmit underflow interrupt enable"/>
				<field bitoffset="6" bitlength="1" name="RIE" description="Receive interrupt enable"/>
				<field bitoffset="7" bitlength="1" name="RBUIE" description="Receive buffer unavailable interrupt enable"/>
				<field bitoffset="8" bitlength="1" name="RPSIE" description="Receive process stopped interrupt enable"/>
				<field bitoffset="9" bitlength="1" name="RWTIE" description="Receive watchdog timeout interrupt enable"/>
				<field bitoffset="10" bitlength="1" name="ETIE" description="Early transmit interrupt enable"/>
				<field bitoffset="13" bitlength="1" name="FBEIE" description="Fatal bus error interrupt enable"/>
				<field bitoffset="14" bitlength="1" name="ERIE" description="Early receive interrupt enable"/>
				<field bitoffset="15" bitlength="1" name="AISE" description="Abnormal interrupt summary"/>
				<field bitoffset="16" bitlength="1" name="NISE" description="Normal interrupt summary enable"/>
			</register>
			<register name="ETH_DMAMFBOCR" description="DMA missed frame and buffer overflow counter register" address="0x40029020" access="r">
				<field bitoffset="0" bitlength="16" name="MFC" description="Missed frames by the controller counter"/>
				<field bitoffset="16" bitlength="1" name="OMFC" description="Overflow bit for missed frame counter"/>
				<field bitoffset="17" bitlength="11" name="MFA" description="Missed frames by the application counter"/>
				<field bitoffset="16" bitlength="1" name="OFOC" description="Overflow bit for FIFO overflow counter"/>
			</register>
			<register name="ETH_DMARSWTR" description="DMA receive status watchdog timer register" address="0x40029024" access="rw">
				<field bitoffset="0" bitlength="8" name="RSWTC" description="Receive status (RS) watchdog timer count"/>
			</register>
			<register name="ETH_DMACHTDR" description="DMA current host transmit descriptor register" address="0x40029048" access="r">
				<field bitoffset="0" bitlength="32" name="HTDAP" description="Host transmit descriptor address pointer"/>
			</register>
			<register name="ETH_DMACHRDR" description="DMA current host receive descriptor register" address="0x4002904C" access="r">
				<field bitoffset="0" bitlength="32" name="HRDAP" description="Host receive descriptor address pointer"/>
			</register>
			<register name="ETH_DMACHTBAR" description="DMA current host transmit buffer address register" address="0x40029050" access="r">
				<field bitoffset="0" bitlength="32" name="HTBAP" description="Host transmit descriptor buffer pointer"/>
			</register>
			<register name="ETH_DMACHRBAR" description="DMA current host receive buffer address register" address="0x40029054" access="r">
				<field bitoffset="0" bitlength="32" name="HRBAP" description="Host receive buffer address pointer"/>
			</register>
		</registergroup>
	</group>
	<group name="OTG_FS_HST" description="USB host full-speed interface">
		<registergroup name="OTG_FS_GLOB" description="OTG_FS global registers">
			<register name="OTG_FS_GOTGCTL" description="OTG_FS control and status register" address="0x50000000" resetvalue="0x00000800" access="rw">
				<field bitoffset="10" bitlength="1" name="HSHNPEN" description="Host set HNP enable"/>
				<field bitoffset="16" bitlength="1" name="CIDSTS" description="Connector ID status"/>
				<field bitoffset="17" bitlength="3" name="DBCT" description="Long/short debounce time"/>
				<field bitoffset="18" bitlength="1" name="ASVLD" description="A-session valid"/>
			</register>
			<register name="OTG_FS_GOTGINT" description="OTG_FS interrupt register" address="0x50000004" access="rw">
				<field bitoffset="2" bitlength="1" name="SEDET" description="Session end detected"/>
				<field bitoffset="8" bitlength="1" name="SRSSCHG" description="Session request success status change"/>
				<field bitoffset="9" bitlength="1" name="HNSSCHG" description="Host negotiation success status change"/>
				<field bitoffset="17" bitlength="1" name="HNGDET" description="Host negotiation detected"/>
				<field bitoffset="18" bitlength="1" name="ADTOCHG" description="A-device timeout change"/>
				<field bitoffset="19" bitlength="1" name="DBCDNE" description="Debounce done"/>
			</register>
			<register name="OTG_FS_GAHBCFG" description="OTG_FS AHB configuration register" address="0x50000008" access="rw">
				<field bitoffset="0" bitlength="1" name="GINTMSK" description="Global interrupt mask"/>
				<field bitoffset="8" bitlength="1" name="PTXFELVL" description="Periodic TxFIFO empty level"/>
			</register>
			<register name="OTG_FS_GUSBCFG" description="OTG_FS USB configuration register" address="0x5000000C" resetvalue="0x00000A00" access="rw">
				<field bitoffset="0" bitlength="3" name="TOCAL" description="FS timeout calibration"/>
				<field bitoffset="7" bitlength="1" name="PHYSEL" description="FS serial transceiver select"/>
				<field bitoffset="8" bitlength="1" name="SRPCAP" description="SRP-capable"/>
				<field bitoffset="9" bitlength="1" name="HNPCAP" description="HNP-capable"/>
				<field bitoffset="29" bitlength="1" name="FHMOD" description="Force host mode"/>
				<field bitoffset="30" bitlength="1" name="FDMOD" description="Force device mode"/>
				<field bitoffset="31" bitlength="1" name="CTXPKT" description="Corrupt Tx packet"/>
			</register>
			<register name="OTG_FS_GRSTCTL" description="OTG_FS reset register" address="0x50000010" resetvalue="0x20000000" access="rw">
				<field bitoffset="0" bitlength="1" name="CSRST" description="Core soft reset"/>
				<field bitoffset="1" bitlength="1" name="HSRST" description="HCLK soft reset"/>
				<field bitoffset="2" bitlength="1" name="FCRST" description="Host frame counter reset"/>
				<field bitoffset="4" bitlength="1" name="RXFFLSH" description="RxFIFO flush"/>
				<field bitoffset="5" bitlength="1" name="TXFFLSH" description="TxFIFO flush"/>
				<field bitoffset="6" bitlength="5" name="TXFNUM" description="TXFNUM[4:0] bits ( TxFIFO number)">
					<interpretation key="0" text="Non-periodic TxFIFO flush in host mode"/>
					<interpretation key="1" text="Periodic TxFIFO flush in host mode"/>
					<interpretation key="32" text="Flush all the transmit FIFOs in host mode"/>
				</field>
				<field bitoffset="31" bitlength="1" name="AHBIDL" description="AHB master idle"/>
			</register>
			<register name="OTG_FS_GINTSTS" description="OTG_FS core interrupt register" address="0x50000014" resetvalue="0x04000020" access="rw">
				<field bitoffset="0" bitlength="1" name="CMOD" description="Current mode of operation"/>
				<field bitoffset="1" bitlength="1" name="MMIS" description="Mode mismatch interrupt"/>
				<field bitoffset="2" bitlength="1" name="OTGINT" description="OTG interrupt"/>
				<field bitoffset="3" bitlength="1" name="SOF" description="Start of frame"/>
				<field bitoffset="4" bitlength="1" name="RXFLVL" description="RxFIFO non-empty"/>
				<field bitoffset="5" bitlength="1" name="NPTXFE" description="Non-periodic TxFIFO empty"/>
				<field bitoffset="21" bitlength="1" name="IPXFR" description="Incomplete periodic transfer"/>
				<field bitoffset="24" bitlength="1" name="HPRTINT" description="Host port interrupt"/>
				<field bitoffset="25" bitlength="1" name="HCINT" description="Host channels interrupt"/>
				<field bitoffset="26" bitlength="1" name="PTXFE" description="Periodic TxFIFO empty"/>
				<field bitoffset="28" bitlength="1" name="CIDSCHG" description="Connector ID status change"/>
				<field bitoffset="29" bitlength="1" name="DISCINT" description="Disconnect detected interrupt"/>
				<field bitoffset="30" bitlength="1" name="SRQINT" description="Session request/new session detected interrupt"/>
				<field bitoffset="31" bitlength="1" name="WKUPINT" description="Resume/remote wakeup detected interrupt"/>
			</register>
			<register name="OTG_FS_GINTMSK" description="OTG_FS interrupt mask register" address="0x50000018" access="rw">
				<field bitoffset="1" bitlength="1" name="MMISM" description="Mode mismatch interrupt mask"/>
				<field bitoffset="2" bitlength="1" name="OTGINTM" description="OTG interrupt mask"/>
				<field bitoffset="3" bitlength="1" name="SOFM" description="Start of frame mask"/>
				<field bitoffset="4" bitlength="1" name="RXFLVLM" description="RxFIFO non-empty mask"/>
				<field bitoffset="5" bitlength="1" name="NPTXFEM" description="Non-periodic TxFIFO empt masky"/>
				<field bitoffset="21" bitlength="1" name="IPXFRM" description="Incomplete periodic transfer mask"/>
				<field bitoffset="24" bitlength="1" name="HPRTIM" description="Host port interrupt mask"/>
				<field bitoffset="25" bitlength="1" name="HCIM" description="Host channels interrupt mask"/>
				<field bitoffset="26" bitlength="1" name="PTXFEM" description="Periodic TxFIFO empty mask"/>
				<field bitoffset="28" bitlength="1" name="CIDSCHGM" description="Connector ID status change mask"/>
				<field bitoffset="30" bitlength="1" name="SRQIM" description="Session request/new session detected interrupt mask"/>
				<field bitoffset="31" bitlength="1" name="WUIM" description="Resume/remote wakeup detected interrupt mask"/>
			</register>
			<register name="OTG_FS_GRXSTSR" description="OTG_FS receive status debug read register" address="0x5000001C" access="r">
				<field bitoffset="0" bitlength="4" name="CHNUM" description="CHNUM[3:0] bits (Channel number)">
					<interpretation key="0" text="Channel 0"/>
					<interpretation key="1" text="Channel 1"/>
					<interpretation key="2" text="Channel 2"/>
					<interpretation key="3" text="Channel 3"/>
					<interpretation key="4" text="Channel 4"/>
					<interpretation key="5" text="Channel 5"/>
					<interpretation key="6" text="Channel 6"/>
					<interpretation key="7" text="Channel 7"/>
				</field>
				<field bitoffset="4" bitlength="11" name="BCNT" description="Byte count"/>
				<field bitoffset="15" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA"/>
				</field>
				<field bitoffset="17" bitlength="4" name="PKTSTS" description="PKTSTS[3:0] bits (Packet status)">
					<interpretation key="2" text="IN data packet received"/>
					<interpretation key="3" text="IN transfer completed (triggers an interrupt)"/>
					<interpretation key="5" text="Data toggle error (triggers an interrupt)"/>
					<interpretation key="7" text="Channel halted (triggers an interrupt)"/>
				</field>
			</register>
			<register name="OTG_FS_GRXSTSP" description="OTG_FS OTG status read/pop register" address="0x50000020" access="r">
				<field bitoffset="0" bitlength="4" name="CHNUM" description="CHNUM[3:0] bits (Channel number)">
					<interpretation key="0" text="Channel 0"/>
					<interpretation key="1" text="Channel 1"/>
					<interpretation key="2" text="Channel 2"/>
					<interpretation key="3" text="Channel 3"/>
					<interpretation key="4" text="Channel 4"/>
					<interpretation key="5" text="Channel 5"/>
					<interpretation key="6" text="Channel 6"/>
					<interpretation key="7" text="Channel 7"/>
				</field>
				<field bitoffset="4" bitlength="11" name="BCNT" description="Byte count"/>
				<field bitoffset="15" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA"/>
				</field>
				<field bitoffset="17" bitlength="4" name="PKTSTS" description="PKTSTS[3:0] bits (Packet status)">
					<interpretation key="2" text="IN data packet received"/>
					<interpretation key="3" text="IN transfer completed (triggers an interrupt)"/>
					<interpretation key="5" text="Data toggle error (triggers an interrupt)"/>
					<interpretation key="7" text="Channel halted (triggers an interrupt)"/>
				</field>
			</register>
			<register name="OTG_FS_GRXFSIZ" description="OTG_FS receive FIFO size register" address="0x50000024" resetvalue="0x00000200" access="rw">
				<field bitoffset="0" bitlength="16" name="RXFD" description="RxFIFO depth"/>
			</register>
			<register name="OTG_FS_HNPTXFSIZ" description="OTG_FS host non-periodic transmit FIFO size register" address="0x50000028" resetvalue="0x00000200" access="rw">
				<field bitoffset="0" bitlength="16" name="NPTXFSA" description="Non-periodic transmit RAM start address"/>
				<field bitoffset="16" bitlength="16" name="NPTXFD" description="Non-periodic TxFIFO depth"/>
			</register>
			<register name="OTG_FS_HNPTXSTS" description="OTG_FS non-periodic transmit FIFO/queue status register" address="0x5000002C" resetvalue="0x00080200" access="r">
				<field bitoffset="0" bitlength="16" name="NPTXFSAV" description="Non-periodic TxFIFO space available"/>
				<field bitoffset="16" bitlength="8" name="NPTQXSAV" description="Non-periodic transmit request queue space available"/>
				<field bitoffset="24" bitlength="7" name="NPTXQTOP" description="Top of the non-periodic transmit request queue"/>
			</register>
			<register name="OTG_FS_GCCFG" description="OTG_FS general core configuration register" address="0x50000038" access="rw">
				<field bitoffset="16" bitlength="1" name="PWRDWN" description="Power down enable"/>
				<field bitoffset="18" bitlength="1" name="VBUSASEN" description="Enable Vbus sensing A device"/>
				<field bitoffset="19" bitlength="1" name="VBUSBSEN" description="Enable Vbus sensing B device"/>
				<field bitoffset="20" bitlength="1" name="SOFOUTEN" description="SOF output enable"/>
				<field bitoffset="21" bitlength="1" name="NOVBUSSENS" description="Vbus sensing disable"/>
			</register>
			<register name="OTG_FS_CID" description="OTG_FS core ID register" address="0x5000003C" resetvalue="0x00001100" access="rw">
				<field bitoffset="0" bitlength="32" name="PRODUCT_ID" description="Product ID field"/>
			</register>
			<register name="OTG_FS_HPTXFSIZ" description="OTG_FS host periodic transmit FIFO size register" address="0x50000100" resetvalue="0x02000600" access="rw">
				<field bitoffset="0" bitlength="16" name="PTXSA" description="Host periodic TxFIFO start address"/>
				<field bitoffset="16" bitlength="16" name="PTXFD" description="Host periodic TxFIFO depth"/>
			</register>
		</registergroup>
		<registergroup name="OTG_FS_HMD" description="OTG_FS host mode registers">
			<register name="OTG_FS_HCFG" description="OTG_FS host configuration register" address="0x50000400" access="rw">
				<field bitoffset="0" bitlength="2" name="FSLSPCS" description="FSLSPCS[1:0] bits (FS/LS PHY clock select)">
					<interpretation key="1" text="Select 48 MHz PHY clock frequency (FS/LS)"/>
					<interpretation key="2" text="Select 6 MHz PHY clock frequency (LS only)"/>
				</field>
				<field bitoffset="2" bitlength="1" name="FSLSS" description="FS-/LS-only support"/>
			</register>
			<register name="OTG_FS_HFNUM" description="OTG_FS host frame number/frame time remaining register" address="0x50000408" resetvalue="0x00003FFF" access="r">
				<field bitoffset="0" bitlength="16" name="FRNUM" description="Frame number"/>
				<field bitoffset="16" bitlength="16" name="FTREM" description="Frame time remaining"/>
			</register>
			<register name="OTG_FS_HPTXSTS" description="OTG_FS host periodic transmit FIFO/queue status register" address="0x50000410" resetvalue="0x00080100" access="rw">
				<field bitoffset="0" bitlength="16" name="PTXFSAVL" description="Periodic transmit data FIFO space available"/>
				<field bitoffset="16" bitlength="8" name="PTXQSAV" description="Periodic transmit request queue space available"/>
				<field bitoffset="24" bitlength="8" name="PTXQTOP" description="Top of the periodic transmit request queue"/>
			</register>
			<register name="OTG_FS_HAINT" description="OTG_FS host all channels interrupt register" address="0x50000414" access="r">
				<field bitoffset="0" bitlength="16" name="HAINT" description="Channel interrupts"/>
			</register>
			<register name="OTG_FS_HAINTMSK" description="OTG_FS host all channels interrupt mask register" address="0x50000418" access="rw">
				<field bitoffset="0" bitlength="16" name="HAINTM" description="Channel interrupts mask"/>
			</register>
			<register name="OTG_FS_HPRT" description="OTG_FS USB host port control and status register" address="0x50000440" access="rw">
				<field bitoffset="0" bitlength="1" name="PCSTS" description="Port connect status"/>
				<field bitoffset="1" bitlength="1" name="PCDET" description="Port connect detected"/>
				<field bitoffset="2" bitlength="1" name="PENA" description="Port enable"/>
				<field bitoffset="3" bitlength="1" name="PENCHNG" description="Port enable/disable change"/>
				<field bitoffset="4" bitlength="1" name="POCA" description="Port overcurrent activ"/>
				<field bitoffset="5" bitlength="1" name="POCCHNG" description="Port overcurrent change"/>
				<field bitoffset="6" bitlength="1" name="PRES" description="Port resume"/>
				<field bitoffset="7" bitlength="1" name="PSUSP" description="Port suspend"/>
				<field bitoffset="8" bitlength="1" name="PRST" description="Port reset"/>
				<field bitoffset="10" bitlength="2" name="PLSTS" description="PLSTS[1:0] bits (Port line status)">
					<interpretation key="2" text="Logic level of OTG_FS_FS_DP"/>
					<interpretation key="3" text="Logic level of OTG_FS_FS_DM"/>
				</field>
				<field bitoffset="12" bitlength="1" name="PPWR" description="Port power"/>
				<field bitoffset="13" bitlength="4" name="PTCTL" description="PTCTL[3:0] bits (Port test control)">
					<interpretation key="0" text="Test mode disabled"/>
					<interpretation key="1" text="Test_J mode"/>
					<interpretation key="2" text="Test_K mode"/>
					<interpretation key="3" text="Test_SE0_NAK mode"/>
					<interpretation key="4" text="Test_Packet mode"/>
					<interpretation key="5" text="Test_Force_Enable"/>
				</field>
				<field bitoffset="17" bitlength="2" name="PSPD" description="PLSTS[1:0] bits (Port speed)">
					<interpretation key="1" text="Full speed"/>
					<interpretation key="2" text="Low speed"/>
				</field>
			</register>
			<register name="OTG_FS_HCCHAR0" description="OTG_FS host channel-0 characteristics register" address="0x50000500" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_FS_HCINT0" description="OTG_FS host channel-0 interrupt register" address="0x50000508" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_FS_HCINTMSK0" description="OTG_FS host channel-0 interrupt mask register" address="0x5000050C" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_FS_HCTSIZ0" description="OTG_FS host channel-0 transfer size register" address="0x50000510" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
			</register>
			<register name="OTG_FS_HCCHAR1" description="OTG_FS host channel-1 characteristics register" address="0x50000520" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_FS_HCINT1" description="OTG_FS host channel-1 interrupt register" address="0x50000528" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_FS_HCINTMSK1" description="OTG_FS host channel-1 interrupt mask register" address="0x5000052C" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_FS_HCTSIZ1" description="OTG_FS host channel-1 transfer size register" address="0x50000530" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
			</register>
			<register name="OTG_FS_HCCHAR2" description="OTG_FS host channel-2 characteristics register" address="0x50000540" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_FS_HCINT2" description="OTG_FS host channel-2 interrupt register" address="0x50000548" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_FS_HCINTMSK2" description="OTG_FS host channel-2 interrupt mask register" address="0x5000054C" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_FS_HCTSIZ2" description="OTG_FS host channel-2 transfer size register" address="0x50000550" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
			</register>
			<register name="OTG_FS_HCCHAR3" description="OTG_FS host channel-3 characteristics register" address="0x50000560" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_FS_HCINT3" description="OTG_FS host channel-3 interrupt register" address="0x50000568" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_FS_HCINTMSK3" description="OTG_FS host channel-3 interrupt mask register" address="0x5000056C" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_FS_HCTSIZ3" description="OTG_FS host channel-3 transfer size register" address="0x50000570" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
			</register>
			<register name="OTG_FS_HCCHAR4" description="OTG_FS host channel-4 characteristics register" address="0x50000580" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_FS_HCINT4" description="OTG_FS host channel-4 interrupt register" address="0x50000588" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_FS_HCINTMSK4" description="OTG_FS host channel-4 interrupt mask register" address="0x5000058C" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_FS_HCTSIZ4" description="OTG_FS host channel-4 transfer size register" address="0x50000590" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
			</register>
			<register name="OTG_FS_HCCHAR5" description="OTG_FS host channel-5 characteristics register" address="0x500005A0" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_FS_HCINT5" description="OTG_FS host channel-5 interrupt register" address="0x500005A8" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_FS_HCINTMSK5" description="OTG_FS host channel-5 interrupt mask register" address="0x500005AC" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_FS_HCTSIZ5" description="OTG_FS host channel-5 transfer size register" address="0x500005B0" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
			</register>
			<register name="OTG_FS_HCCHAR6" description="OTG_FS host channel-6 characteristics register" address="0x500005C0" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_FS_HCINT6" description="OTG_FS host channel-6 interrupt register" address="0x500005C8" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_FS_HCINTMSK6" description="OTG_FS host channel-6 interrupt mask register" address="0x500005CC" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_FS_HCTSIZ6" description="OTG_FS host channel-6 transfer size register" address="0x500005D0" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
			</register>
			<register name="OTG_FS_HCCHAR7" description="OTG_FS host channel-7 characteristics register" address="0x500005E0" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_FS_HCINT7" description="OTG_FS host channel-7 interrupt register" address="0x500005E8" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_FS_HCINTMSK7" description="OTG_FS host channel-7 interrupt mask register" address="0x500005EC" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_FS_HCTSIZ7" description="OTG_FS host channel-7 transfer size register" address="0x500005F0" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="OTG_FS_PCK" description="OTG_FS power and clock register">
			<register name="OTG_FS_PCGCCTL" description="OTG_FS power and clock gating control register" address="0x50000E00" access="rw">
				<field bitoffset="0" bitlength="1" name="STPPCLK" description="Stop PHY clock"/>
				<field bitoffset="1" bitlength="1" name="GATEHCLK" description="Gate HCLK"/>
				<field bitoffset="4" bitlength="1" name="PHYSUSP" description="PHY suspended"/>
			</register>
		</registergroup>
	</group>
	<group name="OTG_FS_DEV" description="USB device full-speed interface">
		<registergroup name="OTG_FS_GLOB" description="OTG_FS global registers">
			<register name="OTG_FS_GOTGCTL" description="OTG_FS control and status register" address="0x50000000" resetvalue="0x00000800" access="rw">
				<field bitoffset="0" bitlength="1" name="SRQSCS" description="Session request success"/>
				<field bitoffset="1" bitlength="1" name="SRQ" description="Session request"/>
				<field bitoffset="8" bitlength="1" name="HNGSCS" description="Host negotiation success"/>
				<field bitoffset="9" bitlength="1" name="HNPRQ" description="HNP request"/>
				<field bitoffset="11" bitlength="1" name="DHNPEN" description="Device HNP enable"/>
				<field bitoffset="16" bitlength="1" name="CIDSTS" description="Connector ID status"/>
				<field bitoffset="19" bitlength="1" name="BSVLD" description="B-session valid"/>
			</register>
			<register name="OTG_FS_GOTGINT" description="OTG_FS interrupt register" address="0x50000004" access="rw">
				<field bitoffset="2" bitlength="1" name="SEDET" description="Session end detected"/>
				<field bitoffset="8" bitlength="1" name="SRSSCHG" description="Session request success status change"/>
				<field bitoffset="9" bitlength="1" name="HNSSCHG" description="Host negotiation success status change"/>
				<field bitoffset="17" bitlength="1" name="HNGDET" description="Host negotiation detected"/>
				<field bitoffset="18" bitlength="1" name="ADTOCHG" description="A-device timeout change"/>
			</register>
			<register name="OTG_FS_GAHBCFG" description="OTG_FS AHB configuration register" address="0x50000008" access="rw">
				<field bitoffset="0" bitlength="1" name="GINTMSK" description="Global interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXFELVL" description="TxFIFO empty level"/>
			</register>
			<register name="OTG_FS_GUSBCFG" description="OTG_FS USB configuration register" address="0x5000000C" resetvalue="0x00000A00" access="rw">
				<field bitoffset="0" bitlength="3" name="TOCAL" description="FS timeout calibration"/>
				<field bitoffset="7" bitlength="1" name="PHYSEL" description="FS serial transceiver select"/>
				<field bitoffset="8" bitlength="1" name="SRPCAP" description="SRP-capable"/>
				<field bitoffset="9" bitlength="1" name="HNPCAP" description="HNP-capable"/>
				<field bitoffset="10" bitlength="4" name="TRDT" description="TRDT[3:0] bits (USB turnaround time)"/>
				<field bitoffset="29" bitlength="1" name="FHMOD" description="Force host mode"/>
				<field bitoffset="30" bitlength="1" name="FDMOD" description="Force device mode"/>
				<field bitoffset="31" bitlength="1" name="CTXPKT" description="Corrupt Tx packet"/>
			</register>
			<register name="OTG_FS_GRSTCTL" description="OTG_FS reset register" address="0x50000010" resetvalue="0x20000000" access="rw">
				<field bitoffset="0" bitlength="1" name="CSRST" description="Core soft reset"/>
				<field bitoffset="1" bitlength="1" name="HSRST" description="HCLK soft reset"/>
				<field bitoffset="4" bitlength="1" name="RXFFLSH" description="RxFIFO flush"/>
				<field bitoffset="5" bitlength="1" name="TXFFLSH" description="TxFIFO flush"/>
				<field bitoffset="6" bitlength="5" name="TXFNUM" description="TXFNUM[4:0] bits ( TxFIFO number)">
					<interpretation key="0" text="Tx FIFO 0 flush in device mode"/>
					<interpretation key="1" text="Tx FIFO 1 flush in device mode"/>
					<interpretation key="2" text="Tx FIFO 2 flush in device mode"/>
					<interpretation key="3" text="Tx FIFO 3 flush in device mode"/>
					<interpretation key="4" text="Tx FIFO 4 flush in device mode"/>
					<interpretation key="5" text="Tx FIFO 5 flush in device mode"/>
					<interpretation key="6" text="Tx FIFO 6 flush in device mode"/>
					<interpretation key="7" text="Tx FIFO 7 flush in device mode"/>
					<interpretation key="8" text="Tx FIFO 8 flush in device mode"/>
					<interpretation key="9" text="Tx FIFO 9 flush in device mode"/>
					<interpretation key="10" text="Tx FIFO 10 flush in device mode"/>
					<interpretation key="11" text="Tx FIFO 11 flush in device mode"/>
					<interpretation key="12" text="Tx FIFO 12 flush in device mode"/>
					<interpretation key="13" text="Tx FIFO 13 flush in device mode"/>
					<interpretation key="14" text="Tx FIFO 14 flush in device mode"/>
					<interpretation key="15" text="Tx FIFO 15 flush in device mode"/>
					<interpretation key="32" text="Flush all the transmit FIFOs in device mode"/>
				</field>
				<field bitoffset="31" bitlength="1" name="AHBIDL" description="AHB master idle"/>
			</register>
			<register name="OTG_FS_GINTSTS" description="OTG_FS core interrupt register" address="0x50000014" resetvalue="0x04000020" access="rw">
				<field bitoffset="0" bitlength="1" name="CMOD" description="Current mode of operation"/>
				<field bitoffset="1" bitlength="1" name="MMIS" description="Mode mismatch interrupt"/>
				<field bitoffset="2" bitlength="1" name="OTGINT" description="OTG interrupt"/>
				<field bitoffset="3" bitlength="1" name="SOF" description="Start of frame"/>
				<field bitoffset="4" bitlength="1" name="RXFLVL" description="RxFIFO non-empty"/>
				<field bitoffset="6" bitlength="1" name="GINAKEFF" description="Global IN non-periodic NAK effective"/>
				<field bitoffset="7" bitlength="1" name="GONAKEFF" description="Global OUT NAK effective"/>
				<field bitoffset="10" bitlength="1" name="ESUSP" description="Early suspend"/>
				<field bitoffset="11" bitlength="1" name="USBSUSP" description="USB suspend"/>
				<field bitoffset="12" bitlength="1" name="USBRST" description="USB reset"/>
				<field bitoffset="13" bitlength="1" name="ENUMDNE" description="Enumeration done"/>
				<field bitoffset="14" bitlength="1" name="ISOODRP" description="Isochronous OUT packet dropped interrupt"/>
				<field bitoffset="15" bitlength="1" name="EOPF" description="End of periodic frame interrupt"/>
				<field bitoffset="18" bitlength="1" name="IEPINT" description="TIN endpoint interrupt"/>
				<field bitoffset="19" bitlength="1" name="OEPINT" description="OUT endpoint interrupt"/>
				<field bitoffset="20" bitlength="1" name="IISOIXFR" description="Incomplete isochronous IN transfer"/>
				<field bitoffset="21" bitlength="1" name="INCOMPISOOUT" description="Incomplete isochronous OUT transfer"/>
				<field bitoffset="28" bitlength="1" name="CIDSCHG" description="Connector ID status change"/>
				<field bitoffset="30" bitlength="1" name="SRQINT" description="Session request/new session detected interrupt"/>
				<field bitoffset="31" bitlength="1" name="WKUPINT" description="Resume/remote wakeup detected interrupt"/>
			</register>
			<register name="OTG_FS_GINTMSK" description="OTG_FS interrupt mask register" address="0x50000018" access="rw">
				<field bitoffset="1" bitlength="1" name="MMISM" description="Mode mismatch interrupt mask"/>
				<field bitoffset="2" bitlength="1" name="OTGINTM" description="OTG interrupt mask"/>
				<field bitoffset="3" bitlength="1" name="SOFM" description="Start of frame mask"/>
				<field bitoffset="4" bitlength="1" name="RXFLVLM" description="RxFIFO non-empty mask"/>
				<field bitoffset="6" bitlength="1" name="GINAKEFFM" description="Global IN non-periodic NAK effective mask"/>
				<field bitoffset="7" bitlength="1" name="GONAKEFFM" description="Global OUT NAK effective mask"/>
				<field bitoffset="10" bitlength="1" name="ESUSPM" description="Early suspend mask"/>
				<field bitoffset="11" bitlength="1" name="USBSUSPM" description="USB suspend mask"/>
				<field bitoffset="12" bitlength="1" name="USBRSTM" description="USB reset mask"/>
				<field bitoffset="13" bitlength="1" name="ENUMDNEM" description="Enumeration done mask"/>
				<field bitoffset="14" bitlength="1" name="ISOODRPM" description="Isochronous OUT packet dropped interrupt mask"/>
				<field bitoffset="15" bitlength="1" name="EOPFM" description="End of periodic frame interrupt mask"/>
				<field bitoffset="17" bitlength="1" name="EPMISM" description="Endpoint mismatch interrupt mask"/>
				<field bitoffset="18" bitlength="1" name="IEPINTM" description="TIN endpoint interrupt mask"/>
				<field bitoffset="19" bitlength="1" name="OEPINTM" description="OUT endpoint interrupt mask"/>
				<field bitoffset="20" bitlength="1" name="IISOIXFRM" description="Incomplete isochronous IN transfer mask"/>
				<field bitoffset="21" bitlength="1" name="IISOOXFRM" description="Incomplete isochronous OUT transfer mask"/>
				<field bitoffset="28" bitlength="1" name="CIDSCHGM" description="Connector ID status change mask"/>
				<field bitoffset="29" bitlength="1" name="DISCINTM" description="Disconnect detected interrupt mask"/>
				<field bitoffset="30" bitlength="1" name="SRQIM" description="Session request/new session detected interrupt mask"/>
				<field bitoffset="31" bitlength="1" name="WUIM" description="Resume/remote wakeup detected interrupt mask"/>
			</register>
			<register name="OTG_FS_GRXSTSR" description="OTG_FS receive status debug read register" address="0x5000001C" access="r">
				<field bitoffset="0" bitlength="4" name="EPNUM" description="EPNUM[3:0] bits (Endpoint number)">
					<interpretation key="0" text="Endpoint 0"/>
					<interpretation key="1" text="Endpoint 1"/>
					<interpretation key="2" text="Endpoint 2"/>
					<interpretation key="3" text="Endpoint 3"/>
					<interpretation key="4" text="Endpoint 4"/>
					<interpretation key="5" text="Endpoint 5"/>
					<interpretation key="6" text="Endpoint 6"/>
					<interpretation key="7" text="Endpoint 7"/>
				</field>
				<field bitoffset="4" bitlength="11" name="BCNT" description="Byte count"/>
				<field bitoffset="15" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA"/>
				</field>
				<field bitoffset="17" bitlength="4" name="PKTSTS" description="PKTSTS[3:0] bits (Packet status)">
					<interpretation key="1" text="Global OUT NAK (triggers an interrupt)"/>
					<interpretation key="2" text="OUT data packet received"/>
					<interpretation key="3" text="OUT transfer completed (triggers an interrupt)"/>
					<interpretation key="4" text="SETUP transaction completed (triggers an interrupt)"/>
					<interpretation key="6" text="SETUP data packet received"/>
				</field>
				<field bitoffset="21" bitlength="4" name="FRMNUM" description="FRMNUM[3:0] bits ( Frame number)"/>
			</register>
			<register name="OTG_FS_GRXSTSP" description="OTG_FS OTG status read/pop register" address="0x50000020" access="r">
				<field bitoffset="0" bitlength="4" name="EPNUM" description="EPNUM[3:0] bits (Endpoint number)">
					<interpretation key="0" text="Endpoint 0"/>
					<interpretation key="1" text="Endpoint 1"/>
					<interpretation key="2" text="Endpoint 2"/>
					<interpretation key="3" text="Endpoint 3"/>
					<interpretation key="4" text="Endpoint 4"/>
					<interpretation key="5" text="Endpoint 5"/>
					<interpretation key="6" text="Endpoint 6"/>
					<interpretation key="7" text="Endpoint 7"/>
				</field>
				<field bitoffset="4" bitlength="11" name="BCNT" description="Byte count"/>
				<field bitoffset="15" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA"/>
				</field>
				<field bitoffset="17" bitlength="4" name="PKTSTS" description="PKTSTS[3:0] bits (Packet status)">
					<interpretation key="1" text="Global OUT NAK (triggers an interrupt)"/>
					<interpretation key="2" text="OUT data packet received"/>
					<interpretation key="3" text="OUT transfer completed (triggers an interrupt)"/>
					<interpretation key="4" text="SETUP transaction completed (triggers an interrupt)"/>
					<interpretation key="6" text="SETUP data packet received"/>
				</field>
				<field bitoffset="21" bitlength="4" name="FRMNUM" description="FRMNUM[3:0] bits ( Frame number)"/>
			</register>
			<register name="OTG_FS_GRXFSIZ" description="OTG_FS receive FIFO size register" address="0x50000024" resetvalue="0x00000200" access="rw">
				<field bitoffset="0" bitlength="16" name="RXFD" description="RxFIFO depth"/>
			</register>
			<register name="OTG_FS_DIEPTXF0" description="OTG_FS endpoint 0 transmit FIFO size register" address="0x50000028" resetvalue="0x00000200" access="rw">
				<field bitoffset="0" bitlength="16" name="TX0FSA" description="Endpoint 0 transmit RAM start address"/>
				<field bitoffset="16" bitlength="16" name="TX0FD" description="Endpoint 0 TxFIFO depth"/>
			</register>
			<register name="OTG_FS_GCCFG" description="OTG_FS general core configuration register" address="0x50000038" access="rw">
				<field bitoffset="16" bitlength="1" name="PWRDWN" description="Power down enable"/>
				<field bitoffset="18" bitlength="1" name="VBUSASEN" description="Enable Vbus sensing A device"/>
				<field bitoffset="19" bitlength="1" name="VBUSBSEN" description="Enable Vbus sensing B device"/>
				<field bitoffset="20" bitlength="1" name="SOFOUTEN" description="SOF output enable"/>
				<field bitoffset="21" bitlength="1" name="NOVBUSSENS" description="Vbus sensing disable"/>
			</register>
			<register name="OTG_FS_CID" description="OTG_FS core ID register" address="0x5000003C" resetvalue="0x00001100" access="rw">
				<field bitoffset="0" bitlength="32" name="PRODUCT_ID" description="Product ID field"/>
			</register>
			<register name="OTG_FS_DIEPTXF1" description="OTG_FS device IN endpoint transmit FIFO1 size register" address="0x50000104" resetvalue="0x02000400" access="rw">
				<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO1 transmit RAM start address"/>
				<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
			</register>
			<register name="OTG_FS_DIEPTXF2" description="OTG_FS device IN endpoint transmit FIFO2 size register" address="0x50000108" resetvalue="0x02000400" access="rw">
				<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO2 transmit RAM start address"/>
				<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
			</register>
			<register name="OTG_FS_DIEPTXF3" description="OTG_FS device IN endpoint transmit FIFO3 size register" address="0x5000010C" resetvalue="0x02000400" access="rw">
				<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO3 transmit RAM start address"/>
				<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
			</register>
		</registergroup>
		<registergroup name="OTG_FS_DMD" description="OTG_FS device mode registers">
			<register name="OTG_FS_DCFG" description="OTG_FS device configuration register" address="0x50000800" resetvalue="0x02200000" access="rw">
				<field bitoffset="0" bitlength="2" name="DSPD" description="DSPD[1:0] bits (Device speed)">
					<interpretation key="3" text="Full speed (USB 1.1 transceiver clock is 48 MHz)"/>
				</field>
				<field bitoffset="2" bitlength="1" name="NZLSOHSK" description="Non-zero-length status OUT handshake"/>
				<field bitoffset="4" bitlength="7" name="DAD">
					<description>Device address
From 'STM32F40xxx 41xxx Errata_2':
When the application writes to the DAD/PFIVL bitfields
in the OTG_FS_DCFG register, and then reads the newly
written bitfield values, the read values may not be correct.
The values written by the application, however, are correctly
retained by the core, and the normal operation of the device
is not affected.
Workaround
Do not read from the OTG_FS_DCFG register's DAD/PFIVL
bitfields just after programming them.</description>
				</field>
				<field bitoffset="11" bitlength="2" name="PFIVL" description="PFIVL[1:0] bits (Periodic frame interval)">
					<interpretation key="0" text="80% of the frame interval"/>
					<interpretation key="1" text="85% of the frame interval"/>
					<interpretation key="2" text="90% of the frame interval"/>
					<interpretation key="3" text="95% of the frame interval"/>
				</field>
			</register>
			<register name="OTG_FS_DCTL" description="OTG_FS device control register" address="0x50000804" access="rw">
				<field bitoffset="0" bitlength="1" name="RWUSIG" description="Remote wakeup signaling"/>
				<field bitoffset="1" bitlength="1" name="SDIS" description="Soft disconnect"/>
				<field bitoffset="2" bitlength="1" name="GINSTS" description="Global IN NAK status"/>
				<field bitoffset="3" bitlength="1" name="GONSTS" description="Global OUT NAK status"/>
				<field bitoffset="4" bitlength="3" name="TCTL" description="TCTL[2:0] bits (Test control)">
					<interpretation key="0" text="Test mode disabled"/>
					<interpretation key="1" text="Test_J mode"/>
					<interpretation key="2" text="Test_K mode"/>
					<interpretation key="3" text="Test_SE0_NAK mode"/>
					<interpretation key="4" text="Test_Packet mode"/>
					<interpretation key="5" text="Test_Force_Enable"/>
				</field>
				<field bitoffset="7" bitlength="1" name="SGINAK" description="Set global IN NAK"/>
				<field bitoffset="8" bitlength="1" name="CGINAK" description="Clear global IN NAK"/>
				<field bitoffset="9" bitlength="1" name="SGONAK" description="Set global OUT NAK"/>
				<field bitoffset="10" bitlength="1" name="CGONAK" description="Clear global OUT NAK"/>
				<field bitoffset="11" bitlength="1" name="POPRGDNE" description="Power-on programming done"/>
			</register>
			<register name="OTG_FS_DSTS" description="OTG_FS device status register" address="0x50000808" resetvalue="0x00000010" access="r">
				<field bitoffset="0" bitlength="1" name="SUSPSTS" description="Suspend status"/>
				<field bitoffset="1" bitlength="2" name="ENUMSPD" description="ENUMSPD[1:0] bits (Enumerated speed)">
					<interpretation key="3" text="Full speed (PHY clock is running at 48 MHz)"/>
				</field>
				<field bitoffset="3" bitlength="1" name="EERR" description="Erratic error"/>
				<field bitoffset="8" bitlength="14" name="FNSOF" description="Frame number of the received SOF"/>
			</register>
			<register name="OTG_FS_DIEPMSK" description="OTG_FS device IN endpoint common interrupt mask register" address="0x50000810" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="EPDM" description="Endpoint disabled interrupt mask"/>
				<field bitoffset="3" bitlength="1" name="TOM" description="Timeout condition mask (Non-isochronous endpoints)"/>
				<field bitoffset="4" bitlength="1" name="ITTXFEMSK" description="IN token received when TxFIFO empty mask"/>
				<field bitoffset="5" bitlength="1" name="INEPNMM" description="IN token received with EP mismatch mask"/>
				<field bitoffset="6" bitlength="1" name="INEPNEM" description="IN endpoint NAK effective mask"/>
			</register>
			<register name="OTG_FS_DOEPMSK" description="OTG_FS device OUT endpoint common interrupt mask register" address="0x50000814" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="EPDM" description="Endpoint disabled interrupt mask"/>
				<field bitoffset="3" bitlength="1" name="STUPM" description="SETUP phase done mask"/>
				<field bitoffset="4" bitlength="1" name="OTEPDM" description="OUT token received when endpoint disabled mask"/>
			</register>
			<register name="OTG_FS_DAINT" description="OTG_FS device all endpoints interrupt register" address="0x50000818" access="r">
				<field bitoffset="0" bitlength="16" name="IEPINT" description="IN endpoint interrupt bits"/>
				<field bitoffset="16" bitlength="16" name="OEPINT" description="OUT endpoint interrupt bits"/>
			</register>
			<register name="OTG_FS_DAINTMSK" description="OTG_FS device all endpoints interrupt mask register" address="0x5000081C" access="rw">
				<field bitoffset="0" bitlength="16" name="IEPM" description="IN EP interrupt mask bits"/>
				<field bitoffset="16" bitlength="16" name="OEPM" description="OUT EP interrupt mask bits"/>
			</register>
			<register name="OTG_FS_DVBUSDIS" description="OTG_FS device Vbus discharge time register" address="0x50000828" resetvalue="0x000017D7" access="rw">
				<field bitoffset="0" bitlength="16" name="VBUSDT" description="Device Vbus discharge time"/>
			</register>
			<register name="OTG_FS_DVBUSPULSE" description="OTG_FS device Vbus pulsing time register" address="0x5000082C" resetvalue="0x000005B8" access="rw">
				<field bitoffset="0" bitlength="12" name="DVBUSP" description="Device Vbus pulsing time"/>
			</register>
			<register name="OTG_FS_DIEPEMPMSK" description="OTG_FS device IN endpoint FIFO empty interrupt mask register" address="0x50000834" access="rw">
				<field bitoffset="0" bitlength="16" name="INEPTXFEM" description="IN EP Tx FIFO empty interrupt mask bits"/>
			</register>
			<register name="OTG_FS_DIEPCTL0" description="OTG_FS device control IN endpoint 0 control register" address="0x50000900" access="rw">
				<field bitoffset="0" bitlength="2" name="MPSIZ" description="Maximum packet size">
					<interpretation key="0" text="64 bytes"/>
					<interpretation key="1" text="32 bytes"/>
					<interpretation key="2" text="16 bytes"/>
					<interpretation key="3" text="8 bytes"/>
				</field>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
				</field>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_FS_DIEPINT0" description="OTG_FS device IN endpoint 0 interrupt register" address="0x50000908" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
				<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
				<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
				<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
			</register>
			<register name="OTG_FS_DIEPTSIZ0" description="OTG_FS device IN endpoint 0 transfer size register" address="0x50000910" access="rw">
				<field bitoffset="0" bitlength="7" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="2" name="PKTCNT" description="Packet count"/>
			</register>
			<register name="OTG_FS_DTXFSTS0" description="OTG_FS device IN endpoint 0 transmit FIFO status register" address="0x50000918" access="r">
				<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
			</register>
			<register name="OTG_FS_DIEPCTL1" description="OTG_FS device control IN endpoint 1 control register" address="0x50000920" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
				<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_FS_DIEPINT1" description="OTG_FS device IN endpoint 1 interrupt register" address="0x50000928" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
				<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
				<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
				<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
			</register>
			<register name="OTG_FS_DIEPTSIZ1" description="OTG_FS device IN endpoint 1 transfer size register" address="0x50000930" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multi packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
			<register name="OTG_FS_DTXFSTS1" description="OTG_FS device IN endpoint 1 transmit FIFO status register" address="0x50000938" access="r">
				<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
			</register>
			<register name="OTG_FS_DIEPCTL2" description="OTG_FS device control IN endpoint 2 control register" address="0x50000940" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
				<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_FS_DIEPINT2" description="OTG_FS device IN endpoint 2 interrupt register" address="0x50000948" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
				<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
				<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
				<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
			</register>
			<register name="OTG_FS_DIEPTSIZ2" description="OTG_FS device IN endpoint 2 transfer size register" address="0x50000950" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multi packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
			<register name="OTG_FS_DTXFSTS2" description="OTG_FS device IN endpoint 2 transmit FIFO status register" address="0x50000958" access="r">
				<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
			</register>
			<register name="OTG_FS_DIEPCTL3" description="OTG_FS device control IN endpoint 3 control register" address="0x50000960" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
				<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_FS_DIEPINT3" description="OTG_FS device IN endpoint 3 interrupt register" address="0x50000968" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
				<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
				<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
				<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
			</register>
			<register name="OTG_FS_DIEPTSIZ3" description="OTG_FS device IN endpoint 3 transfer size register" address="0x50000970" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multi packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
			<register name="OTG_FS_DTXFSTS3" description="OTG_FS device IN endpoint 3 transmit FIFO status register" address="0x50000978" access="r">
				<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
			</register>
			<register name="OTG_FS_DOEPCTL0" description="OTG_FS device control OUT endpoint 0 control register" address="0x50000B00" resetvalue="0x00008000" access="rw">
				<field bitoffset="0" bitlength="2" name="MPSIZ" description="Maximum packet size">
					<interpretation key="0" text="64 bytes"/>
					<interpretation key="1" text="32 bytes"/>
					<interpretation key="2" text="16 bytes"/>
					<interpretation key="3" text="8 bytes"/>
				</field>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
				</field>
				<field bitoffset="20" bitlength="1" name="SNPM" description="Snoop mode"/>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_FS_DOEPINT0" description="OTG_FS device OUT endpoint 0 interrupt register" address="0x50000B08" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
				<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
				<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
			</register>
			<register name="OTG_FS_DOEPTSIZ0" description="OTG_FS device OUT endpoint 0 transfer size register" address="0x50000B10" access="rw">
				<field bitoffset="0" bitlength="7" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="1" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
			<register name="OTG_FS_DOEPCTL1" description="OTG_FS device control OUT endpoint 1 control register" address="0x50000B20" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
				<field bitoffset="29" bitlength="1" name="SD1PID" description="Set DATA1 PID"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_FS_DOEPINT1" description="OTG_FS device OUT endpoint 1 interrupt register" address="0x50000B28" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
				<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
				<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
			</register>
			<register name="OTG_FS_DOEPTSIZ1" description="OTG_FS device OUT endpoint 1 transfer size register" address="0x50000B30" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
			<register name="OTG_FS_DOEPCTL2" description="OTG_FS device control OUT endpoint 2 control register" address="0x50000B40" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
				<field bitoffset="29" bitlength="1" name="SD1PID" description="Set DATA1 PID"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_FS_DOEPINT2" description="OTG_FS device OUT endpoint 2 interrupt register" address="0x50000B48" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
				<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
				<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
			</register>
			<register name="OTG_FS_DOEPTSIZ2" description="OTG_FS device OUT endpoint 2 transfer size register" address="0x50000B50" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
			<register name="OTG_FS_DOEPCTL3" description="OTG_FS device control OUT endpoint 3 control register" address="0x50000B60" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
				<field bitoffset="29" bitlength="1" name="SD1PID" description="Set DATA1 PID"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_FS_DOEPINT3" description="OTG_FS device OUT endpoint 3 interrupt register" address="0x50000B68" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
				<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
				<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
			</register>
			<register name="OTG_FS_DOEPTSIZ3" description="OTG_FS device OUT endpoint 3 transfer size register" address="0x50000B70" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
		</registergroup>
		<registergroup name="OTG_FS_PCK" description="OTG_FS power and clock register">
			<register name="OTG_FS_PCGCCTL" description="OTG_FS power and clock gating control register" address="0x50000E00" access="rw">
				<field bitoffset="0" bitlength="1" name="STPPCLK" description="Stop PHY clock"/>
				<field bitoffset="1" bitlength="1" name="GATEHCLK" description="Gate HCLK"/>
				<field bitoffset="4" bitlength="1" name="PHYSUSP" description="PHY suspended"/>
			</register>
		</registergroup>
	</group>
	<group name="OTG_HS_HST" description="USB host high-speed interface">
		<registergroup name="OTG_HS_GLOB" description="OTG_HS global registers">
			<register name="OTG_HS_GOTGCTL" description="OTG_HS control and status register" address="0x40040000" resetvalue="0x00000800" access="rw">
				<field bitoffset="10" bitlength="1" name="HSHNPEN" description="Host set HNP enable"/>
				<field bitoffset="16" bitlength="1" name="CIDSTS" description="Connector ID status"/>
				<field bitoffset="17" bitlength="3" name="DBCT" description="Long/short debounce time"/>
				<field bitoffset="18" bitlength="1" name="ASVLD" description="A-session valid"/>
			</register>
			<register name="OTG_HS_GOTGINT" description="OTG_HS interrupt register" address="0x40040004" access="rw">
				<field bitoffset="2" bitlength="1" name="SEDET" description="Session end detected"/>
				<field bitoffset="8" bitlength="1" name="SRSSCHG" description="Session request success status change"/>
				<field bitoffset="9" bitlength="1" name="HNSSCHG" description="Host negotiation success status change"/>
				<field bitoffset="17" bitlength="1" name="HNGDET" description="Host negotiation detected"/>
				<field bitoffset="18" bitlength="1" name="ADTOCHG" description="A-device timeout change"/>
				<field bitoffset="19" bitlength="1" name="DBCDNE" description="Debounce done"/>
			</register>
			<register name="OTG_HS_GAHBCFG" description="OTG_HS AHB configuration register" address="0x40040008" access="rw">
				<field bitoffset="0" bitlength="1" name="GINTMSK" description="Global interrupt mask"/>
				<field bitoffset="1" bitlength="4" name="HBSTLEN" description="HBSTLEN[3:0] bits (Burst length/type)">
					<interpretation key="0" text="Single"/>
					<interpretation key="1" text="INCR"/>
					<interpretation key="3" text="INCR4"/>
					<interpretation key="5" text="INCR8"/>
					<interpretation key="7" text="INCR16"/>
				</field>
				<field bitoffset="5" bitlength="1" name="DMAEN" description="DMA enable"/>
				<field bitoffset="8" bitlength="1" name="PTXFELVL" description="Periodic TxFIFO empty level"/>
			</register>
			<register name="OTG_HS_GUSBCFG" description="OTG_HS USB configuration register" address="0x4004000C" resetvalue="0x00000A00" access="rw">
				<field bitoffset="0" bitlength="3" name="TOCAL" description="FS timeout calibration"/>
				<field bitoffset="8" bitlength="1" name="SRPCAP" description="SRP-capable"/>
				<field bitoffset="9" bitlength="1" name="HNPCAP" description="HNP-capable"/>
				<field bitoffset="15" bitlength="1" name="PHYLPCS" description="PHY low-power clock select"/>
				<field bitoffset="17" bitlength="1" name="ULPIFSLS" description="ULPI FS/LS select"/>
				<field bitoffset="18" bitlength="1" name="ULPIAR" description="ULPI LPI auto-resume"/>
				<field bitoffset="19" bitlength="1" name="ULPICSM" description="ULPI LPI clock SuspendM"/>
				<field bitoffset="20" bitlength="1" name="ULPIEVBUSD" description="ULPI external Vbus drive"/>
				<field bitoffset="21" bitlength="1" name="ULPIEVBUSI" description="ULPI external Vbus indicator"/>
				<field bitoffset="22" bitlength="1" name="TSDPS" description="TermSel DLine pulsing selection"/>
				<field bitoffset="23" bitlength="1" name="PCCI" description="Indicator complement"/>
				<field bitoffset="24" bitlength="1" name="PTCI" description="Indicator pass through"/>
				<field bitoffset="25" bitlength="1" name="ULPIIPD" description="ULPI interface protect disable"/>
				<field bitoffset="29" bitlength="1" name="FHMOD" description="Force host mode"/>
				<field bitoffset="30" bitlength="1" name="FDMOD" description="Force device mode"/>
				<field bitoffset="31" bitlength="1" name="CTXPKT" description="Corrupt Tx packet"/>
			</register>
			<register name="OTG_HS_GRSTCTL" description="OTG_HS reset register" address="0x40040010" resetvalue="0x20000000" access="rw">
				<field bitoffset="0" bitlength="1" name="CSRST" description="Core soft reset"/>
				<field bitoffset="1" bitlength="1" name="HSRST" description="HCLK soft reset"/>
				<field bitoffset="2" bitlength="1" name="FCRST" description="Host frame counter reset"/>
				<field bitoffset="4" bitlength="1" name="RXFFLSH" description="RxFIFO flush"/>
				<field bitoffset="5" bitlength="1" name="TXFFLSH" description="TxFIFO flush"/>
				<field bitoffset="6" bitlength="5" name="TXFNUM" description="TXFNUM[4:0] bits ( TxFIFO number)">
					<interpretation key="0" text="Non-periodic TxFIFO flush in host mode"/>
					<interpretation key="1" text="Periodic TxFIFO flush in host mode"/>
					<interpretation key="32" text="Flush all the transmit FIFOs in host mode"/>
				</field>
				<field bitoffset="30" bitlength="1" name="DMAREQ" description="DMA request signal"/>
				<field bitoffset="31" bitlength="1" name="AHBIDL" description="AHB master idle"/>
			</register>
			<register name="OTG_HS_GINTSTS" description="OTG_HS core interrupt register" address="0x40040014" resetvalue="0x04000020" access="rw">
				<field bitoffset="0" bitlength="1" name="CMOD" description="Current mode of operation"/>
				<field bitoffset="1" bitlength="1" name="MMIS" description="Mode mismatch interrupt"/>
				<field bitoffset="2" bitlength="1" name="OTGINT" description="OTG interrupt"/>
				<field bitoffset="3" bitlength="1" name="SOF" description="Start of frame"/>
				<field bitoffset="4" bitlength="1" name="RXFLVL" description="RxFIFO non-empty"/>
				<field bitoffset="5" bitlength="1" name="NPTXFE" description="Non-periodic TxFIFO empty"/>
				<field bitoffset="21" bitlength="1" name="IPXFR" description="Incomplete periodic transfer"/>
				<field bitoffset="22" bitlength="1" name="DATAFSUSP" description="Data fetch suspended"/>
				<field bitoffset="24" bitlength="1" name="HPRTINT" description="Host port interrupt"/>
				<field bitoffset="25" bitlength="1" name="HCINT" description="Host channels interrupt"/>
				<field bitoffset="26" bitlength="1" name="PTXFE" description="Periodic TxFIFO empty"/>
				<field bitoffset="28" bitlength="1" name="CIDSCHG" description="Connector ID status change"/>
				<field bitoffset="29" bitlength="1" name="DISCINT" description="Disconnect detected interrupt"/>
				<field bitoffset="30" bitlength="1" name="SRQINT" description="Session request/new session detected interrupt"/>
				<field bitoffset="31" bitlength="1" name="WKUPINT" description="Resume/remote wakeup detected interrupt"/>
			</register>
			<register name="OTG_HS_GINTMSK" description="OTG_HS interrupt mask register" address="0x40040018" access="rw">
				<field bitoffset="1" bitlength="1" name="MMISM" description="Mode mismatch interrupt mask"/>
				<field bitoffset="2" bitlength="1" name="OTGINTM" description="OTG interrupt mask"/>
				<field bitoffset="3" bitlength="1" name="SOFM" description="Start of frame mask"/>
				<field bitoffset="4" bitlength="1" name="RXFLVLM" description="RxFIFO non-empty mask"/>
				<field bitoffset="5" bitlength="1" name="NPTXFEM" description="Non-periodic TxFIFO empt masky"/>
				<field bitoffset="21" bitlength="1" name="IPXFRM" description="Incomplete periodic transfer mask"/>
				<field bitoffset="24" bitlength="1" name="HPRTIM" description="Host port interrupt mask"/>
				<field bitoffset="25" bitlength="1" name="HCIM" description="Host channels interrupt mask"/>
				<field bitoffset="26" bitlength="1" name="PTXFEM" description="Periodic TxFIFO empty mask"/>
				<field bitoffset="28" bitlength="1" name="CIDSCHGM" description="Connector ID status change mask"/>
				<field bitoffset="29" bitlength="1" name="DISCINTM" description="Disconnect detected interrupt mask"/>
				<field bitoffset="30" bitlength="1" name="SRQIM" description="Session request/new session detected interrupt mask"/>
				<field bitoffset="31" bitlength="1" name="WUIM" description="Resume/remote wakeup detected interrupt mask"/>
			</register>
			<register name="OTG_HS_GRXSTSR" description="OTG_HS receive status debug read register" address="0x4004001C" access="r">
				<field bitoffset="0" bitlength="4" name="CHNUM" description="CHNUM[3:0] bits (Channel number)">
					<interpretation key="0" text="Channel 0"/>
					<interpretation key="1" text="Channel 1"/>
					<interpretation key="2" text="Channel 2"/>
					<interpretation key="3" text="Channel 3"/>
					<interpretation key="4" text="Channel 4"/>
					<interpretation key="5" text="Channel 5"/>
					<interpretation key="6" text="Channel 6"/>
					<interpretation key="7" text="Channel 7"/>
					<interpretation key="8" text="Channel 8"/>
					<interpretation key="9" text="Channel 9"/>
					<interpretation key="10" text="Channel 10"/>
					<interpretation key="11" text="Channel 11"/>
				</field>
				<field bitoffset="4" bitlength="11" name="BCNT" description="Byte count"/>
				<field bitoffset="15" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA"/>
				</field>
				<field bitoffset="17" bitlength="4" name="PKTSTS" description="PKTSTS[3:0] bits (Packet status)">
					<interpretation key="2" text="IN data packet received"/>
					<interpretation key="3" text="IN transfer completed (triggers an interrupt)"/>
					<interpretation key="5" text="Data toggle error (triggers an interrupt)"/>
					<interpretation key="7" text="Channel halted (triggers an interrupt)"/>
				</field>
			</register>
			<register name="OTG_HS_GRXSTSP" description="OTG_HS OTG status read/pop register" address="0x40040020" access="r">
				<field bitoffset="0" bitlength="4" name="CHNUM" description="CHNUM[3:0] bits (Channel number)">
					<interpretation key="0" text="Channel 0"/>
					<interpretation key="1" text="Channel 1"/>
					<interpretation key="2" text="Channel 2"/>
					<interpretation key="3" text="Channel 3"/>
					<interpretation key="4" text="Channel 4"/>
					<interpretation key="5" text="Channel 5"/>
					<interpretation key="6" text="Channel 6"/>
					<interpretation key="7" text="Channel 7"/>
					<interpretation key="8" text="Channel 8"/>
					<interpretation key="9" text="Channel 9"/>
					<interpretation key="10" text="Channel 10"/>
					<interpretation key="11" text="Channel 11"/>
				</field>
				<field bitoffset="4" bitlength="11" name="BCNT" description="Byte count"/>
				<field bitoffset="15" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA"/>
				</field>
				<field bitoffset="17" bitlength="4" name="PKTSTS" description="PKTSTS[3:0] bits (Packet status)">
					<interpretation key="2" text="IN data packet received"/>
					<interpretation key="3" text="IN transfer completed (triggers an interrupt)"/>
					<interpretation key="5" text="Data toggle error (triggers an interrupt)"/>
					<interpretation key="7" text="Channel halted (triggers an interrupt)"/>
				</field>
			</register>
			<register name="OTG_HS_GRXFSIZ" description="OTG_HS receive FIFO size register" address="0x40040024" resetvalue="0x00000200" access="rw">
				<field bitoffset="0" bitlength="16" name="RXFD" description="RxFIFO depth"/>
			</register>
			<register name="OTG_HS_GNPTXFSIZ" description="OTG_HS host non-periodic transmit FIFO size register" address="0x40040028" resetvalue="0x00000200" access="rw">
				<field bitoffset="0" bitlength="16" name="NPTXFSA" description="Non-periodic transmit RAM start address"/>
				<field bitoffset="16" bitlength="16" name="NPTXFD" description="Non-periodic TxFIFO depth"/>
			</register>
			<register name="OTG_HS_GNPTXSTS" description="OTG_HS non-periodic transmit FIFO/queue status register" address="0x4004002C" resetvalue="0x00080200" access="r">
				<field bitoffset="0" bitlength="16" name="NPTXFSAV" description="Non-periodic TxFIFO space available"/>
				<field bitoffset="16" bitlength="8" name="NPTQXSAV" description="Non-periodic transmit request queue space available"/>
				<field bitoffset="24" bitlength="7" name="NPTXQTOP" description="Top of the non-periodic transmit request queue"/>
			</register>
			<register name="OTG_HS_GCCFG" description="OTG_HS general core configuration register" address="0x40040038" access="rw">
				<field bitoffset="16" bitlength="1" name="PWRDWN" description="Power down enable"/>
				<field bitoffset="17" bitlength="1" name="I2CPADEN" description="I2C bus connection for ext I2C PHY enable"/>
				<field bitoffset="18" bitlength="1" name="VBUSASEN" description="Enable Vbus sensing A device"/>
				<field bitoffset="19" bitlength="1" name="VBUSBSEN" description="Enable Vbus sensing B device"/>
				<field bitoffset="20" bitlength="1" name="SOFOUTEN" description="SOF output enable"/>
				<field bitoffset="21" bitlength="1" name="NOVBUSSENS" description="Vbus sensing disable"/>
			</register>
			<register name="OTG_HS_CID" description="OTG_HS core ID register" address="0x4004003C" resetvalue="0x00001200" access="rw">
				<field bitoffset="0" bitlength="32" name="PRODUCT_ID" description="Product ID field"/>
			</register>
			<register name="OTG_HS_HPTXFSIZ" description="OTG_HS host periodic transmit FIFO size register" address="0x40040100" resetvalue="0x02000600" access="rw">
				<field bitoffset="0" bitlength="16" name="PTXSA" description="Host periodic TxFIFO start address"/>
				<field bitoffset="16" bitlength="16" name="PTXFD" description="Host periodic TxFIFO depth"/>
			</register>
		</registergroup>
		<registergroup name="OTG_HS_HMD" description="OTG_HS host mode registers">
			<register name="OTG_HS_HCFG" description="OTG_HS host configuration register" address="0x40040400" access="rw">
				<field bitoffset="0" bitlength="2" name="FSLSPCS" description="FSLSPCS[1:0] bits (FS/LS PHY clock select)">
					<interpretation key="1" text="Select 48 MHz PHY clock frequency (FS/LS)"/>
				</field>
				<field bitoffset="2" bitlength="1" name="FSLSS" description="FS-/LS-only support"/>
			</register>
			<register name="OTG_HS_HFIR" description="OTG_HS host frame interval register" address="0x40040404" resetvalue="0x0000EA60" access="rw">
				<field bitoffset="0" bitlength="16" name="FRIVL" description="Frame interval"/>
			</register>
			<register name="OTG_HS_HFNUM" description="OTG_HS host frame number/frame time remaining register" address="0x40040408" resetvalue="0x00003FFF" access="r">
				<field bitoffset="0" bitlength="16" name="FRNUM" description="Frame number"/>
				<field bitoffset="16" bitlength="16" name="FTREM" description="Frame time remaining"/>
			</register>
			<register name="OTG_HS_HPTXSTS" description="OTG_HS host periodic transmit FIFO/queue status register" address="0x40040410" resetvalue="0x00080100" access="rw">
				<field bitoffset="0" bitlength="16" name="PTXFSAVL" description="Periodic transmit data FIFO space available"/>
				<field bitoffset="16" bitlength="8" name="PTXQSAV" description="Periodic transmit request queue space available"/>
				<field bitoffset="24" bitlength="8" name="PTXQTOP" description="Top of the periodic transmit request queue"/>
			</register>
			<register name="OTG_HS_HAINT" description="OTG_HS host all channels interrupt register" address="0x40040414" access="r">
				<field bitoffset="0" bitlength="16" name="HAINT" description="Channel interrupts"/>
			</register>
			<register name="OTG_HS_HAINTMSK" description="OTG_HS host all channels interrupt mask register" address="0x40040418" access="rw">
				<field bitoffset="0" bitlength="16" name="HAINTM" description="Channel interrupts mask"/>
			</register>
			<register name="OTG_HS_HPRT" description="OTG_HS USB host port control and status register" address="0x40040440" access="rw">
				<field bitoffset="0" bitlength="1" name="PCSTS" description="Port connect status"/>
				<field bitoffset="1" bitlength="1" name="PCDET" description="Port connect detected"/>
				<field bitoffset="2" bitlength="1" name="PENA" description="Port enable"/>
				<field bitoffset="3" bitlength="1" name="PENCHNG" description="Port enable/disable change"/>
				<field bitoffset="4" bitlength="1" name="POCA" description="Port overcurrent activ"/>
				<field bitoffset="5" bitlength="1" name="POCCHNG" description="Port overcurrent change"/>
				<field bitoffset="6" bitlength="1" name="PRES" description="Port resume"/>
				<field bitoffset="7" bitlength="1" name="PSUSP" description="Port suspend"/>
				<field bitoffset="8" bitlength="1" name="PRST" description="Port reset"/>
				<field bitoffset="10" bitlength="2" name="PLSTS" description="PLSTS[1:0] bits (Port line status)">
					<interpretation key="2" text="Logic level of OTG_HS_FS_DP"/>
					<interpretation key="3" text="Logic level of OTG_HS_FS_DM"/>
				</field>
				<field bitoffset="12" bitlength="1" name="PPWR" description="Port power"/>
				<field bitoffset="13" bitlength="4" name="PTCTL" description="PTCTL[3:0] bits (Port test control)">
					<interpretation key="0" text="Test mode disabled"/>
					<interpretation key="1" text="Test_J mode"/>
					<interpretation key="2" text="Test_K mode"/>
					<interpretation key="3" text="Test_SE0_NAK mode"/>
					<interpretation key="4" text="Test_Packet mode"/>
					<interpretation key="5" text="Test_Force_Enable"/>
				</field>
				<field bitoffset="17" bitlength="2" name="PSPD" description="PLSTS[1:0] bits (Port speed)">
					<interpretation key="0" text="High speed"/>
					<interpretation key="1" text="Full speed"/>
					<interpretation key="2" text="Low speed"/>
				</field>
			</register>
			<register name="OTG_HS_HCCHAR0" description="OTG_HS host channel-0 characteristics register" address="0x40040500" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_HS_HCSPLT0" description="OTG_HS host channel-0 split control register" address="0x40040504" access="rw">
				<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
				<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
				<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
					<interpretation key="0" text="Mid"/>
					<interpretation key="1" text="End"/>
					<interpretation key="2" text="Begin"/>
					<interpretation key="3" text="All"/>
				</field>
				<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
				<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
			</register>
			<register name="OTG_HS_HCINT0" description="OTG_HS host channel-0 interrupt register" address="0x40040508" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_HS_HCINTMSK0" description="OTG_HS host channel-0 interrupt mask register" address="0x4004050C" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_HS_HCTSIZ0" description="OTG_HS host channel-0 transfer size register" address="0x40040510" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
				<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
			</register>
			<register name="OTG_HS_HCDMA0" description="OTG_HS host channel-0 DMA address register" address="0x40040514" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_HCCHAR1" description="OTG_HS host channel-1 characteristics register" address="0x40040520" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_HS_HCSPLT1" description="OTG_HS host channel-1 split control register" address="0x40040524" access="rw">
				<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
				<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
				<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
					<interpretation key="0" text="Mid"/>
					<interpretation key="1" text="End"/>
					<interpretation key="2" text="Begin"/>
					<interpretation key="3" text="All"/>
				</field>
				<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
				<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
			</register>
			<register name="OTG_HS_HCINT1" description="OTG_HS host channel-1 interrupt register" address="0x40040528" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_HS_HCINTMSK1" description="OTG_HS host channel-1 interrupt mask register" address="0x4004052C" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_HS_HCTSIZ1" description="OTG_HS host channel-1 transfer size register" address="0x40040530" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
				<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
			</register>
			<register name="OTG_HS_HCDMA1" description="OTG_HS host channel-1 DMA address register" address="0x40040534" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_HCCHAR2" description="OTG_HS host channel-2 characteristics register" address="0x40040540" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_HS_HCSPLT2" description="OTG_HS host channel-2 split control register" address="0x40040544" access="rw">
				<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
				<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
				<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
					<interpretation key="0" text="Mid"/>
					<interpretation key="1" text="End"/>
					<interpretation key="2" text="Begin"/>
					<interpretation key="3" text="All"/>
				</field>
				<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
				<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
			</register>
			<register name="OTG_HS_HCINT2" description="OTG_HS host channel-2 interrupt register" address="0x40040548" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_HS_HCINTMSK2" description="OTG_HS host channel-2 interrupt mask register" address="0x4004054C" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_HS_HCTSIZ2" description="OTG_HS host channel-2 transfer size register" address="0x40040550" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
				<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
			</register>
			<register name="OTG_HS_HCDMA2" description="OTG_HS host channel-2 DMA address register" address="0x40040554" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_HCCHAR3" description="OTG_HS host channel-3 characteristics register" address="0x40040560" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_HS_HCSPLT3" description="OTG_HS host channel-3 split control register" address="0x40040564" access="rw">
				<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
				<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
				<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
					<interpretation key="0" text="Mid"/>
					<interpretation key="1" text="End"/>
					<interpretation key="2" text="Begin"/>
					<interpretation key="3" text="All"/>
				</field>
				<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
				<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
			</register>
			<register name="OTG_HS_HCINT3" description="OTG_HS host channel-3 interrupt register" address="0x40040568" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_HS_HCINTMSK3" description="OTG_HS host channel-3 interrupt mask register" address="0x4004056C" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_HS_HCTSIZ3" description="OTG_HS host channel-3 transfer size register" address="0x40040570" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
				<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
			</register>
			<register name="OTG_HS_HCDMA3" description="OTG_HS host channel-3 DMA address register" address="0x40040574" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_HCCHAR4" description="OTG_HS host channel-4 characteristics register" address="0x40040580" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_HS_HCSPLT4" description="OTG_HS host channel-4 split control register" address="0x40040584" access="rw">
				<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
				<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
				<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
					<interpretation key="0" text="Mid"/>
					<interpretation key="1" text="End"/>
					<interpretation key="2" text="Begin"/>
					<interpretation key="3" text="All"/>
				</field>
				<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
				<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
			</register>
			<register name="OTG_HS_HCINT4" description="OTG_HS host channel-4 interrupt register" address="0x40040588" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_HS_HCINTMSK4" description="OTG_HS host channel-4 interrupt mask register" address="0x4004058C" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_HS_HCTSIZ4" description="OTG_HS host channel-4 transfer size register" address="0x40040590" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
				<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
			</register>
			<register name="OTG_HS_HCDMA4" description="OTG_HS host channel-4 DMA address register" address="0x40040594" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_HCCHAR5" description="OTG_HS host channel-5 characteristics register" address="0x400405A0" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_HS_HCSPLT5" description="OTG_HS host channel-5 split control register" address="0x400405A4" access="rw">
				<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
				<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
				<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
					<interpretation key="0" text="Mid"/>
					<interpretation key="1" text="End"/>
					<interpretation key="2" text="Begin"/>
					<interpretation key="3" text="All"/>
				</field>
				<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
				<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
			</register>
			<register name="OTG_HS_HCINT5" description="OTG_HS host channel-5 interrupt register" address="0x400405A8" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_HS_HCINTMSK5" description="OTG_HS host channel-5 interrupt mask register" address="0x400405AC" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_HS_HCTSIZ5" description="OTG_HS host channel-5 transfer size register" address="0x400405B0" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
				<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
			</register>
			<register name="OTG_HS_HCDMA5" description="OTG_HS host channel-5 DMA address register" address="0x400405B4" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_HCCHAR6" description="OTG_HS host channel-6 characteristics register" address="0x400405C0" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_HS_HCSPLT6" description="OTG_HS host channel-6 split control register" address="0x400405C4" access="rw">
				<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
				<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
				<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
					<interpretation key="0" text="Mid"/>
					<interpretation key="1" text="End"/>
					<interpretation key="2" text="Begin"/>
					<interpretation key="3" text="All"/>
				</field>
				<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
				<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
			</register>
			<register name="OTG_HS_HCINT6" description="OTG_HS host channel-6 interrupt register" address="0x400405C8" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_HS_HCINTMSK6" description="OTG_HS host channel-6 interrupt mask register" address="0x400405CC" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_HS_HCTSIZ6" description="OTG_HS host channel-6 transfer size register" address="0x400405D0" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
				<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
			</register>
			<register name="OTG_HS_HCDMA6" description="OTG_HS host channel-6 DMA address register" address="0x400405D4" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_HCCHAR7" description="OTG_HS host channel-7 characteristics register" address="0x400405E0" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_HS_HCSPLT7" description="OTG_HS host channel-7 split control register" address="0x400405E4" access="rw">
				<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
				<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
				<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
					<interpretation key="0" text="Mid"/>
					<interpretation key="1" text="End"/>
					<interpretation key="2" text="Begin"/>
					<interpretation key="3" text="All"/>
				</field>
				<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
				<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
			</register>
			<register name="OTG_HS_HCINT7" description="OTG_HS host channel-7 interrupt register" address="0x400405E8" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_HS_HCINTMSK7" description="OTG_HS host channel-7 interrupt mask register" address="0x400405EC" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_HS_HCTSIZ7" description="OTG_HS host channel-7 transfer size register" address="0x400405F0" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
				<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
			</register>
			<register name="OTG_HS_HCDMA7" description="OTG_HS host channel-7 DMA address register" address="0x400405F4" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_HCCHAR8" description="OTG_HS host channel-8 characteristics register" address="0x40040600" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_HS_HCSPLT8" description="OTG_HS host channel-8 split control register" address="0x40040604" access="rw">
				<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
				<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
				<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
					<interpretation key="0" text="Mid"/>
					<interpretation key="1" text="End"/>
					<interpretation key="2" text="Begin"/>
					<interpretation key="3" text="All"/>
				</field>
				<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
				<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
			</register>
			<register name="OTG_HS_HCINT8" description="OTG_HS host channel-8 interrupt register" address="0x40040608" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_HS_HCINTMSK8" description="OTG_HS host channel-8 interrupt mask register" address="0x4004060C" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_HS_HCTSIZ8" description="OTG_HS host channel-8 transfer size register" address="0x40040610" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
				<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
			</register>
			<register name="OTG_HS_HCDMA8" description="OTG_HS host channel-8 DMA address register" address="0x40040614" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_HCCHAR9" description="OTG_HS host channel-9 characteristics register" address="0x40040620" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_HS_HCSPLT9" description="OTG_HS host channel-9 split control register" address="0x40040624" access="rw">
				<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
				<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
				<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
					<interpretation key="0" text="Mid"/>
					<interpretation key="1" text="End"/>
					<interpretation key="2" text="Begin"/>
					<interpretation key="3" text="All"/>
				</field>
				<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
				<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
			</register>
			<register name="OTG_HS_HCINT9" description="OTG_HS host channel-9 interrupt register" address="0x40040628" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_HS_HCINTMSK9" description="OTG_HS host channel-9 interrupt mask register" address="0x4004062C" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_HS_HCTSIZ9" description="OTG_HS host channel-9 transfer size register" address="0x40040630" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
				<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
			</register>
			<register name="OTG_HS_HCDMA9" description="OTG_HS host channel-9 DMA address register" address="0x40040634" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_HCCHAR10" description="OTG_HS host channel-10 characteristics register" address="0x40040640" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_HS_HCSPLT10" description="OTG_HS host channel-10 split control register" address="0x40040644" access="rw">
				<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
				<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
				<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
					<interpretation key="0" text="Mid"/>
					<interpretation key="1" text="End"/>
					<interpretation key="2" text="Begin"/>
					<interpretation key="3" text="All"/>
				</field>
				<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
				<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
			</register>
			<register name="OTG_HS_HCINT10" description="OTG_HS host channel-10 interrupt register" address="0x40040648" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_HS_HCINTMSK10" description="OTG_HS host channel-10 interrupt mask register" address="0x4004064C" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_HS_HCTSIZ10" description="OTG_HS host channel-10 transfer size register" address="0x40040650" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
				<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
			</register>
			<register name="OTG_HS_HCDMA10" description="OTG_HS host channel-10 DMA address register" address="0x40040654" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_HCCHAR11" description="OTG_HS host channel-11 characteristics register" address="0x40040660" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="11" bitlength="4" name="EPNUM" description="Endpoint number"/>
				<field bitoffset="15" bitlength="1" name="EPDIR" description="Endpoint direction"/>
				<field bitoffset="17" bitlength="1" name="LSDEV" description="Low-speed device"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multicount)">
					<interpretation key="1" text="1 transaction"/>
					<interpretation key="2" text="2 transactions per frame to be issued for this endpoint"/>
					<interpretation key="3" text="3 transactions per frame to be issued for this endpoint"/>
				</field>
				<field bitoffset="22" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="29" bitlength="1" name="ODDFRM" description="Odd frame"/>
				<field bitoffset="30" bitlength="1" name="CHDIS" description="Channel disable"/>
				<field bitoffset="31" bitlength="1" name="CHENA" description="Channel enable"/>
			</register>
			<register name="OTG_HS_HCSPLT11" description="OTG_HS host channel-11 split control register" address="0x40040664" access="rw">
				<field bitoffset="0" bitlength="7" name="PRTADDR" description="Port address"/>
				<field bitoffset="7" bitlength="7" name="HUBADDR" description="Hub address"/>
				<field bitoffset="14" bitlength="2" name="XACTPOS" description="Transaction position">
					<interpretation key="0" text="Mid"/>
					<interpretation key="1" text="End"/>
					<interpretation key="2" text="Begin"/>
					<interpretation key="3" text="All"/>
				</field>
				<field bitoffset="16" bitlength="1" name="COMPLSPLT" description="Do complete split"/>
				<field bitoffset="31" bitlength="1" name="SPLITEN" description="Split enable"/>
			</register>
			<register name="OTG_HS_HCINT11" description="OTG_HS host channel-11 interrupt register" address="0x40040668" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed"/>
				<field bitoffset="1" bitlength="1" name="CHH" description="Channel halted"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error"/>
				<field bitoffset="3" bitlength="1" name="STALL" description="STALL response received interrupt"/>
				<field bitoffset="4" bitlength="1" name="NAK" description="NAK response received interrupt"/>
				<field bitoffset="5" bitlength="1" name="ACK" description="ACK response received interrupt"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="NYET response received interrupt"/>
				<field bitoffset="7" bitlength="1" name="TXERR" description="Transaction error"/>
				<field bitoffset="8" bitlength="1" name="BBERR" description="Babble error"/>
				<field bitoffset="9" bitlength="1" name="FRMOR" description="Frame overrun"/>
				<field bitoffset="10" bitlength="1" name="DTERR" description="Data toggle error"/>
			</register>
			<register name="OTG_HS_HCINTMSK11" description="OTG_HS host channel-11 interrupt mask register" address="0x4004066C" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="CHHM" description="Channel halted mask"/>
				<field bitoffset="2" bitlength="1" name="AHBERR" description="AHB error mask"/>
				<field bitoffset="3" bitlength="1" name="STALLM" description="STALL response received interrupt mask"/>
				<field bitoffset="4" bitlength="1" name="NAKM" description="NAK response received interrupt mask"/>
				<field bitoffset="5" bitlength="1" name="ACKM" description="ACK response received interrupt mask"/>
				<field bitoffset="6" bitlength="1" name="NYET" description="Response received interrupt mask"/>
				<field bitoffset="7" bitlength="1" name="TXERRM" description="Transaction error mask"/>
				<field bitoffset="8" bitlength="1" name="BBERRM" description="Babble error mask"/>
				<field bitoffset="9" bitlength="1" name="FRMORM" description="Frame overrun mask"/>
				<field bitoffset="10" bitlength="1" name="DTERRM" description="Data toggle error mask"/>
			</register>
			<register name="OTG_HS_HCTSIZ11" description="OTG_HS host channel-11 transfer size register" address="0x40040670" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA (non-control)/SETUP (control)"/>
				</field>
				<field bitoffset="31" bitlength="1" name="DOPING" description="Do ping"/>
			</register>
			<register name="OTG_HS_HCDMA11" description="OTG_HS host channel-11 DMA address register" address="0x40040674" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
		</registergroup>
		<registergroup name="OTG_HS_PCK" description="OTG_HS power and clock register">
			<register name="OTG_HS_PCGCCTL" description="OTG_HS power and clock gating control register" address="0x40040E00" access="rw">
				<field bitoffset="0" bitlength="1" name="STPPCLK" description="Stop PHY clock"/>
				<field bitoffset="1" bitlength="1" name="GATEHCLK" description="Gate HCLK"/>
				<field bitoffset="4" bitlength="1" name="PHYSUSP" description="PHY suspended"/>
			</register>
		</registergroup>
	</group>
	<group name="OTG_HS_DEV" description="USB device high-speed interface">
		<registergroup name="OTG_HS_GLOB" description="OTG_HS global registers">
			<register name="OTG_HS_GOTGCTL" description="OTG_HS control and status register" address="0x40040000" resetvalue="0x00000800" access="rw">
				<field bitoffset="0" bitlength="1" name="SRQSCS" description="Session request success"/>
				<field bitoffset="1" bitlength="1" name="SRQ" description="Session request"/>
				<field bitoffset="8" bitlength="1" name="HNGSCS" description="Host negotiation success"/>
				<field bitoffset="9" bitlength="1" name="HNPRQ" description="HNP request"/>
				<field bitoffset="11" bitlength="1" name="DHNPEN" description="Device HNP enable"/>
				<field bitoffset="16" bitlength="1" name="CIDSTS" description="Connector ID status"/>
				<field bitoffset="19" bitlength="1" name="BSVLD" description="B-session valid"/>
			</register>
			<register name="OTG_HS_GOTGINT" description="OTG_HS interrupt register" address="0x40040004" access="rw">
				<field bitoffset="2" bitlength="1" name="SEDET" description="Session end detected"/>
				<field bitoffset="8" bitlength="1" name="SRSSCHG" description="Session request success status change"/>
				<field bitoffset="9" bitlength="1" name="HNSSCHG" description="Host negotiation success status change"/>
				<field bitoffset="17" bitlength="1" name="HNGDET" description="Host negotiation detected"/>
				<field bitoffset="18" bitlength="1" name="ADTOCHG" description="A-device timeout change"/>
			</register>
			<register name="OTG_HS_GAHBCFG" description="OTG_HS AHB configuration register" address="0x40040008" access="rw">
				<field bitoffset="0" bitlength="1" name="GINTMSK" description="Global interrupt mask"/>
				<field bitoffset="1" bitlength="4" name="HBSTLEN" description="HBSTLEN[3:0] bits (Burst length/type)">
					<interpretation key="0" text="Single"/>
					<interpretation key="1" text="INCR"/>
					<interpretation key="3" text="INCR4"/>
					<interpretation key="5" text="INCR8"/>
					<interpretation key="7" text="INCR16"/>
				</field>
				<field bitoffset="5" bitlength="1" name="DMAEN" description="DMA enable"/>
				<field bitoffset="7" bitlength="1" name="TXFELVL" description="TxFIFO empty level"/>
			</register>
			<register name="OTG_HS_GUSBCFG" description="OTG_HS USB configuration register" address="0x4004000C" resetvalue="0x00000A00" access="rw">
				<field bitoffset="0" bitlength="3" name="TOCAL" description="FS timeout calibration"/>
				<field bitoffset="8" bitlength="1" name="SRPCAP" description="SRP-capable"/>
				<field bitoffset="9" bitlength="1" name="HNPCAP" description="HNP-capable"/>
				<field bitoffset="10" bitlength="4" name="TRDT" description="TRDT[3:0] bits (USB turnaround time)"/>
				<field bitoffset="15" bitlength="1" name="PHYLPCS" description="PHY low-power clock select"/>
				<field bitoffset="17" bitlength="1" name="ULPIFSLS" description="ULPI FS/LS select"/>
				<field bitoffset="18" bitlength="1" name="ULPIAR" description="ULPI LPI auto-resume"/>
				<field bitoffset="19" bitlength="1" name="ULPICSM" description="ULPI LPI clock SuspendM"/>
				<field bitoffset="20" bitlength="1" name="ULPIEVBUSD" description="ULPI external Vbus drive"/>
				<field bitoffset="21" bitlength="1" name="ULPIEVBUSI" description="ULPI external Vbus indicator"/>
				<field bitoffset="22" bitlength="1" name="TSDPS" description="TermSel DLine pulsing selection"/>
				<field bitoffset="23" bitlength="1" name="PCCI" description="Indicator complement"/>
				<field bitoffset="24" bitlength="1" name="PTCI" description="Indicator pass through"/>
				<field bitoffset="25" bitlength="1" name="ULPIIPD" description="ULPI interface protect disable"/>
				<field bitoffset="29" bitlength="1" name="FHMOD" description="Force host mode"/>
				<field bitoffset="30" bitlength="1" name="FDMOD" description="Force device mode"/>
				<field bitoffset="31" bitlength="1" name="CTXPKT" description="Corrupt Tx packet"/>
			</register>
			<register name="OTG_HS_GRSTCTL" description="OTG_HS reset register" address="0x40040010" resetvalue="0x20000000" access="rw">
				<field bitoffset="0" bitlength="1" name="CSRST" description="Core soft reset"/>
				<field bitoffset="1" bitlength="1" name="HSRST" description="HCLK soft reset"/>
				<field bitoffset="4" bitlength="1" name="RXFFLSH" description="RxFIFO flush"/>
				<field bitoffset="5" bitlength="1" name="TXFFLSH" description="TxFIFO flush"/>
				<field bitoffset="6" bitlength="5" name="TXFNUM" description="TXFNUM[4:0] bits ( TxFIFO number)">
					<interpretation key="0" text="Tx FIFO 0 flush in device mode"/>
					<interpretation key="1" text="Tx FIFO 1 flush in device mode"/>
					<interpretation key="2" text="Tx FIFO 2 flush in device mode"/>
					<interpretation key="3" text="Tx FIFO 3 flush in device mode"/>
					<interpretation key="4" text="Tx FIFO 4 flush in device mode"/>
					<interpretation key="5" text="Tx FIFO 5 flush in device mode"/>
					<interpretation key="6" text="Tx FIFO 6 flush in device mode"/>
					<interpretation key="7" text="Tx FIFO 7 flush in device mode"/>
					<interpretation key="8" text="Tx FIFO 8 flush in device mode"/>
					<interpretation key="9" text="Tx FIFO 9 flush in device mode"/>
					<interpretation key="10" text="Tx FIFO 10 flush in device mode"/>
					<interpretation key="11" text="Tx FIFO 11 flush in device mode"/>
					<interpretation key="12" text="Tx FIFO 12 flush in device mode"/>
					<interpretation key="13" text="Tx FIFO 13 flush in device mode"/>
					<interpretation key="14" text="Tx FIFO 14 flush in device mode"/>
					<interpretation key="15" text="Tx FIFO 15 flush in device mode"/>
					<interpretation key="32" text="Flush all the transmit FIFOs in device mode"/>
				</field>
				<field bitoffset="30" bitlength="1" name="DMAREQ" description="DMA request signal"/>
				<field bitoffset="31" bitlength="1" name="AHBIDL" description="AHB master idle"/>
			</register>
			<register name="OTG_HS_GINTSTS" description="OTG_HS core interrupt register" address="0x40040014" resetvalue="0x04000020" access="rw">
				<field bitoffset="0" bitlength="1" name="CMOD" description="Current mode of operation"/>
				<field bitoffset="1" bitlength="1" name="MMIS" description="Mode mismatch interrupt"/>
				<field bitoffset="2" bitlength="1" name="OTGINT" description="OTG interrupt"/>
				<field bitoffset="3" bitlength="1" name="SOF" description="Start of frame"/>
				<field bitoffset="4" bitlength="1" name="RXFLVL" description="RxFIFO non-empty"/>
				<field bitoffset="6" bitlength="1" name="GINAKEFF" description="Global IN non-periodic NAK effective"/>
				<field bitoffset="7" bitlength="1" name="GONAKEFF" description="Global OUT NAK effective"/>
				<field bitoffset="10" bitlength="1" name="ESUSP" description="Early suspend"/>
				<field bitoffset="11" bitlength="1" name="USBSUSP" description="USB suspend"/>
				<field bitoffset="12" bitlength="1" name="USBRST" description="USB reset"/>
				<field bitoffset="13" bitlength="1" name="ENUMDNE" description="Enumeration done"/>
				<field bitoffset="14" bitlength="1" name="ISOODRP" description="Isochronous OUT packet dropped interrupt"/>
				<field bitoffset="15" bitlength="1" name="EOPF" description="End of periodic frame interrupt"/>
				<field bitoffset="18" bitlength="1" name="IEPINT" description="TIN endpoint interrupt"/>
				<field bitoffset="19" bitlength="1" name="OEPINT" description="OUT endpoint interrupt"/>
				<field bitoffset="20" bitlength="1" name="IISOIXFR" description="Incomplete isochronous IN transfer"/>
				<field bitoffset="21" bitlength="1" name="INCOMPISOOUT" description="Incomplete isochronous OUT transfer"/>
				<field bitoffset="22" bitlength="1" name="DATAFSUSP" description="Data fetch suspended"/>
				<field bitoffset="28" bitlength="1" name="CIDSCHG" description="Connector ID status change"/>
				<field bitoffset="30" bitlength="1" name="SRQINT" description="Session request/new session detected interrupt"/>
				<field bitoffset="31" bitlength="1" name="WKUPINT" description="Resume/remote wakeup detected interrupt"/>
			</register>
			<register name="OTG_HS_GINTMSK" description="OTG_HS interrupt mask register" address="0x40040018" access="rw">
				<field bitoffset="1" bitlength="1" name="MMISM" description="Mode mismatch interrupt mask"/>
				<field bitoffset="2" bitlength="1" name="OTGINTM" description="OTG interrupt mask"/>
				<field bitoffset="3" bitlength="1" name="SOFM" description="Start of frame mask"/>
				<field bitoffset="4" bitlength="1" name="RXFLVLM" description="RxFIFO non-empty mask"/>
				<field bitoffset="6" bitlength="1" name="GINAKEFFM" description="Global IN non-periodic NAK effective mask"/>
				<field bitoffset="7" bitlength="1" name="GONAKEFFM" description="Global OUT NAK effective mask"/>
				<field bitoffset="10" bitlength="1" name="ESUSPM" description="Early suspend mask"/>
				<field bitoffset="11" bitlength="1" name="USBSUSPM" description="USB suspend mask"/>
				<field bitoffset="12" bitlength="1" name="USBRSTM" description="USB reset mask"/>
				<field bitoffset="13" bitlength="1" name="ENUMDNEM" description="Enumeration done mask"/>
				<field bitoffset="14" bitlength="1" name="ISOODRPM" description="Isochronous OUT packet dropped interrupt mask"/>
				<field bitoffset="15" bitlength="1" name="EOPFM" description="End of periodic frame interrupt mask"/>
				<field bitoffset="17" bitlength="1" name="EPMISM" description="Endpoint mismatch interrupt mask"/>
				<field bitoffset="18" bitlength="1" name="IEPINTM" description="TIN endpoint interrupt mask"/>
				<field bitoffset="19" bitlength="1" name="OEPINTM" description="OUT endpoint interrupt mask"/>
				<field bitoffset="20" bitlength="1" name="IISOIXFRM" description="Incomplete isochronous IN transfer mask"/>
				<field bitoffset="21" bitlength="1" name="IISOOXFRM" description="Incomplete isochronous OUT transfer mask"/>
				<field bitoffset="22" bitlength="1" name="FSUSPM" description="Data fetch suspended mask"/>
				<field bitoffset="28" bitlength="1" name="CIDSCHGM" description="Connector ID status change mask"/>
				<field bitoffset="29" bitlength="1" name="DISCINTM" description="Disconnect detected interrupt mask"/>
				<field bitoffset="30" bitlength="1" name="SRQIM" description="Session request/new session detected interrupt mask"/>
				<field bitoffset="31" bitlength="1" name="WUIM" description="Resume/remote wakeup detected interrupt mask"/>
			</register>
			<register name="OTG_HS_GRXSTSR" description="OTG_HS receive status debug read register" address="0x4004001C" access="r">
				<field bitoffset="0" bitlength="4" name="EPNUM" description="EPNUM[3:0] bits (Endpoint number)">
					<interpretation key="0" text="Endpoint 0"/>
					<interpretation key="1" text="Endpoint 1"/>
					<interpretation key="2" text="Endpoint 2"/>
					<interpretation key="3" text="Endpoint 3"/>
					<interpretation key="4" text="Endpoint 4"/>
					<interpretation key="5" text="Endpoint 5"/>
					<interpretation key="6" text="Endpoint 6"/>
					<interpretation key="7" text="Endpoint 7"/>
					<interpretation key="8" text="Endpoint 8"/>
					<interpretation key="9" text="Endpoint 9"/>
					<interpretation key="10" text="Endpoint 10"/>
				</field>
				<field bitoffset="4" bitlength="11" name="BCNT" description="Byte count"/>
				<field bitoffset="15" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA"/>
				</field>
				<field bitoffset="17" bitlength="4" name="PKTSTS" description="PKTSTS[3:0] bits (Packet status)">
					<interpretation key="1" text="Global OUT NAK (triggers an interrupt)"/>
					<interpretation key="2" text="OUT data packet received"/>
					<interpretation key="3" text="OUT transfer completed (triggers an interrupt)"/>
					<interpretation key="4" text="SETUP transaction completed (triggers an interrupt)"/>
					<interpretation key="6" text="SETUP data packet received"/>
				</field>
				<field bitoffset="21" bitlength="4" name="FRMNUM" description="FRMNUM[3:0] bits (Frame number)"/>
			</register>
			<register name="OTG_HS_GRXSTSP" description="OTG_HS OTG status read/pop register" address="0x40040020" access="r">
				<field bitoffset="0" bitlength="4" name="EPNUM" description="EPNUM[3:0] bits (Endpoint number)">
					<interpretation key="0" text="Endpoint 0"/>
					<interpretation key="1" text="Endpoint 1"/>
					<interpretation key="2" text="Endpoint 2"/>
					<interpretation key="3" text="Endpoint 3"/>
					<interpretation key="4" text="Endpoint 4"/>
					<interpretation key="5" text="Endpoint 5"/>
					<interpretation key="6" text="Endpoint 6"/>
					<interpretation key="7" text="Endpoint 7"/>
					<interpretation key="8" text="Endpoint 8"/>
					<interpretation key="9" text="Endpoint 9"/>
					<interpretation key="10" text="Endpoint 10"/>
				</field>
				<field bitoffset="4" bitlength="11" name="BCNT" description="Byte count"/>
				<field bitoffset="15" bitlength="2" name="DPID" description="DPID[1:0] bits (Data PID)">
					<interpretation key="0" text="DATA0"/>
					<interpretation key="1" text="DATA1"/>
					<interpretation key="2" text="DATA2"/>
					<interpretation key="3" text="MDATA"/>
				</field>
				<field bitoffset="17" bitlength="4" name="PKTSTS" description="PKTSTS[3:0] bits (Packet status)">
					<interpretation key="1" text="Global OUT NAK (triggers an interrupt)"/>
					<interpretation key="2" text="OUT data packet received"/>
					<interpretation key="3" text="OUT transfer completed (triggers an interrupt)"/>
					<interpretation key="4" text="SETUP transaction completed (triggers an interrupt)"/>
					<interpretation key="6" text="SETUP data packet received"/>
				</field>
				<field bitoffset="21" bitlength="4" name="FRMNUM" description="FRMNUM[3:0] bits (Frame number)"/>
			</register>
			<register name="OTG_HS_GRXFSIZ" description="OTG_HS receive FIFO size register" address="0x40040024" resetvalue="0x00000200" access="rw">
				<field bitoffset="0" bitlength="16" name="RXFD" description="RxFIFO depth"/>
			</register>
			<register name="OTG_HS_TX0FSIZ" description="OTG_HS endpoint 0 transmit FIFO size register" address="0x40040028" resetvalue="0x00000200" access="rw">
				<field bitoffset="0" bitlength="16" name="TX0FSA" description="Endpoint 0 transmit RAM start address"/>
				<field bitoffset="16" bitlength="16" name="TX0FD" description="Endpoint 0 TxFIFO depth"/>
			</register>
			<register name="OTG_HS_GI2CCTL" description="OTG_HS I2C access register" address="0x40040030" access="rw">
				<field bitoffset="0" bitlength="8" name="RWDATA" description="I2C read/write data"/>
				<field bitoffset="8" bitlength="8" name="REGADDR" description="I2C register address"/>
				<field bitoffset="16" bitlength="7" name="ADDR" description="I2C address"/>
				<field bitoffset="23" bitlength="1" name="I2CEN" description="I2C enable"/>
				<field bitoffset="24" bitlength="1" name="ACK" description="I2C ACK"/>
				<field bitoffset="26" bitlength="2" name="I2CDEVADR" description="I2C device address"/>
				<field bitoffset="28" bitlength="1" name="I2CDATSE0" description="I2C DatSe0 USB mode"/>
				<field bitoffset="30" bitlength="1" name="RW" description="I2C read/write indicator"/>
				<field bitoffset="31" bitlength="1" name="BSYDNE" description="I2C busy/done"/>
			</register>
			<register name="OTG_HS_GCCFG" description="OTG_HS general core configuration register" address="0x40040038" access="rw">
				<field bitoffset="16" bitlength="1" name="PWRDWN" description="Power down enable"/>
				<field bitoffset="17" bitlength="1" name="I2CPADEN" description="I2C bus connection for ext I2C PHY enable"/>
				<field bitoffset="18" bitlength="1" name="VBUSASEN" description="Enable Vbus sensing A device"/>
				<field bitoffset="19" bitlength="1" name="VBUSBSEN" description="Enable Vbus sensing B device"/>
				<field bitoffset="20" bitlength="1" name="SOFOUTEN" description="SOF output enable"/>
				<field bitoffset="21" bitlength="1" name="NOVBUSSENS" description="Vbus sensing disable"/>
			</register>
			<register name="OTG_HS_CID" description="OTG_HS core ID register" address="0x4004003C" resetvalue="0x00001200" access="rw">
				<field bitoffset="0" bitlength="32" name="PRODUCT_ID" description="Product ID field"/>
			</register>
			<register name="OTG_HS_DIEPTXF1" description="OTG_HS device IN endpoint transmit FIFO1 size register" address="0x40040104" resetvalue="0x02000400" access="rw">
				<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO1 transmit RAM start address"/>
				<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
			</register>
			<register name="OTG_HS_DIEPTXF2" description="OTG_HS device IN endpoint transmit FIFO2 size register" address="0x40040108" resetvalue="0x02000400" access="rw">
				<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO2 transmit RAM start address"/>
				<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
			</register>
			<register name="OTG_HS_DIEPTXF3" description="OTG_HS device IN endpoint transmit FIFO3 size register" address="0x4004010C" resetvalue="0x02000400" access="rw">
				<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO3 transmit RAM start address"/>
				<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
			</register>
			<register name="OTG_HS_DIEPTXF4" description="OTG_HS device IN endpoint transmit FIFO4 size register" address="0x40040110" resetvalue="0x02000400" access="rw">
				<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO4 transmit RAM start address"/>
				<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
			</register>
			<register name="OTG_HS_DIEPTXF5" description="OTG_HS device IN endpoint transmit FIFO5 size register" address="0x40040114" resetvalue="0x02000400" access="rw">
				<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO5 transmit RAM start address"/>
				<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
			</register>
			<register name="OTG_HS_DIEPTXF6" description="OTG_HS device IN endpoint transmit FIFO6 size register" address="0x40040118" resetvalue="0x02000400" access="rw">
				<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO6 transmit RAM start address"/>
				<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
			</register>
			<register name="OTG_HS_DIEPTXF7" description="OTG_HS device IN endpoint transmit FIFO7 size register" address="0x4004011C" resetvalue="0x02000400" access="rw">
				<field bitoffset="0" bitlength="16" name="INEPTXSA" description="IN endpoint FIFO7 transmit RAM start address"/>
				<field bitoffset="16" bitlength="16" name="INEPTXFD" description="IN endpoint TxFIFO depth"/>
			</register>
		</registergroup>
		<registergroup name="OTG_HS_DMD" description="OTG_HS device mode registers">
			<register name="OTG_HS_DCFG" description="OTG_HS device configuration register" address="0x40040800" resetvalue="0x02200000" access="rw">
				<field bitoffset="0" bitlength="2" name="DSPD" description="DSPD[1:0] bits (Device speed)">
					<interpretation key="0" text="High speed"/>
					<interpretation key="3" text="Full speed (USB 1.1 transceiver clock is 48 MHz)"/>
				</field>
				<field bitoffset="2" bitlength="1" name="NZLSOHSK" description="Non-zero-length status OUT handshake"/>
				<field bitoffset="4" bitlength="7" name="DAD" description="Device address"/>
				<field bitoffset="11" bitlength="2" name="PFIVL" description="PFIVL[1:0] bits (Periodic frame interval)">
					<interpretation key="0" text="80% of the frame interval"/>
					<interpretation key="1" text="85% of the frame interval"/>
					<interpretation key="2" text="90% of the frame interval"/>
					<interpretation key="3" text="95% of the frame interval"/>
				</field>
				<field bitoffset="24" bitlength="2" name="PERSCHIVL" description="PERSCHIVL[1:0] bits (Periodic scheduling interval)">
					<interpretation key="0" text="25% of (micro)frame"/>
					<interpretation key="1" text="50% of (micro)frame"/>
					<interpretation key="2" text="75% of (micro)frame"/>
				</field>
			</register>
			<register name="OTG_HS_DCTL" description="OTG_HS device control register" address="0x40040804" access="rw">
				<field bitoffset="0" bitlength="1" name="RWUSIG" description="Remote wakeup signaling"/>
				<field bitoffset="1" bitlength="1" name="SDIS" description="Soft disconnect"/>
				<field bitoffset="2" bitlength="1" name="GINSTS" description="Global IN NAK status"/>
				<field bitoffset="3" bitlength="1" name="GONSTS" description="Global OUT NAK status"/>
				<field bitoffset="4" bitlength="3" name="TCTL" description="TCTL[2:0] bits (Test control)">
					<interpretation key="0" text="Test mode disabled"/>
					<interpretation key="1" text="Test_J mode"/>
					<interpretation key="2" text="Test_K mode"/>
					<interpretation key="3" text="Test_SE0_NAK mode"/>
					<interpretation key="4" text="Test_Packet mode"/>
					<interpretation key="5" text="Test_Force_Enable"/>
				</field>
				<field bitoffset="7" bitlength="1" name="SGINAK" description="Set global IN NAK"/>
				<field bitoffset="8" bitlength="1" name="CGINAK" description="Clear global IN NAK"/>
				<field bitoffset="9" bitlength="1" name="SGONAK" description="Set global OUT NAK"/>
				<field bitoffset="10" bitlength="1" name="CGONAK" description="Clear global OUT NAK"/>
				<field bitoffset="11" bitlength="1" name="POPRGDNE" description="Power-on programming done"/>
			</register>
			<register name="OTG_HS_DSTS" description="OTG_HS device status register" address="0x40040808" resetvalue="0x00000010" access="r">
				<field bitoffset="0" bitlength="1" name="SUSPSTS" description="Suspend status"/>
				<field bitoffset="1" bitlength="2" name="ENUMSPD" description="ENUMSPD[1:0] bits (Enumerated speed)">
					<interpretation key="0" text="Highl speed"/>
					<interpretation key="3" text="Full speed (PHY clock is running at 48 MHz)"/>
				</field>
				<field bitoffset="3" bitlength="1" name="EERR" description="Erratic error"/>
				<field bitoffset="8" bitlength="14" name="FNSOF" description="Frame number of the received SOF"/>
			</register>
			<register name="OTG_HS_DIEPMSK" description="OTG_HS device IN endpoint common interrupt mask register" address="0x40040810" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed mask"/>
				<field bitoffset="1" bitlength="1" name="EPDM" description="Endpoint disabled interrupt mask"/>
				<field bitoffset="3" bitlength="1" name="TOM" description="Timeout condition mask (Non-isochronous endpoints)"/>
				<field bitoffset="4" bitlength="1" name="ITTXFEMSK" description="IN token received when TxFIFO empty mask"/>
				<field bitoffset="5" bitlength="1" name="INEPNMM" description="IN token received with EP mismatch mask"/>
				<field bitoffset="6" bitlength="1" name="INEPNEM" description="IN endpoint NAK effective mask"/>
				<field bitoffset="8" bitlength="1" name="TXFURM" description="FIFO underrun mask"/>
				<field bitoffset="9" bitlength="1" name="BIM" description="Buffer not available interrupt mask"/>
			</register>
			<register name="OTG_HS_DAINT" description="OTG_HS device all endpoints interrupt register" address="0x40040818" access="r">
				<field bitoffset="0" bitlength="16" name="IEPINT" description="IN endpoint interrupt bits"/>
				<field bitoffset="16" bitlength="16" name="OEPINT" description="OUT endpoint interrupt bits"/>
			</register>
			<register name="OTG_HS_DAINTMSK" description="OTG_HS device all endpoints interrupt mask register" address="0x4004081C" access="rw">
				<field bitoffset="0" bitlength="16" name="IEPM" description="IN EP interrupt mask bits"/>
				<field bitoffset="16" bitlength="16" name="OEPM" description="OUT EP interrupt mask bits"/>
			</register>
			<register name="OTG_HS_DVBUSDIS" description="OTG_HS device Vbus discharge time register" address="0x40040828" resetvalue="0x000017D7" access="rw">
				<field bitoffset="0" bitlength="16" name="VBUSDT" description="Device Vbus discharge time"/>
			</register>
			<register name="OTG_HS_DVBUSPULSE" description="OTG_HS device Vbus pulsing time register" address="0x4004082C" resetvalue="0x000005B8" access="rw">
				<field bitoffset="0" bitlength="12" name="DVBUSP" description="Device Vbus pulsing time"/>
			</register>
			<register name="OTG_HS_DTHRCTL" description="OTG_HS device threshold control register" address="0x40040830" access="rw">
				<field bitoffset="0" bitlength="1" name="NONISOTHREN" description="Nonisochronous IN endpoints threshold enable"/>
				<field bitoffset="1" bitlength="1" name="ISOTHREN" description="Isochronous IN endpoints threshold enable"/>
				<field bitoffset="2" bitlength="9" name="TXTHRLEN" description="Transmit threshold length"/>
				<field bitoffset="16" bitlength="1" name="RXTHREN" description="Receive threshold enable"/>
				<field bitoffset="17" bitlength="9" name="RXTHRLEN" description="Receive threshold length"/>
				<field bitoffset="27" bitlength="1" name="ARPEN" description="Arbiter parking enable"/>
			</register>
			<register name="OTG_HS_DIEPEMPMSK" description="OTG_HS device IN endpoint FIFO empty interrupt mask register" address="0x40040834" access="rw">
				<field bitoffset="0" bitlength="16" name="INEPTXFEM" description="IN EP Tx FIFO empty interrupt mask bits"/>
			</register>
			<register name="OTG_HS_DEACHINT" description="OTG_HS device each endpoint interrupt register" address="0x40040838" access="rw">
				<field bitoffset="1" bitlength="1" name="IEP1INT" description="IN endpoint 1 interrupt bit"/>
				<field bitoffset="17" bitlength="1" name="OEP1INT" description="OUT endpoint 1 interrupt bit"/>
			</register>
			<register name="OTG_HS_DEACHINTMSK" description="OTG_HS device each endpoint interrupt mask register" address="0x4004083C" access="rw">
				<field bitoffset="1" bitlength="1" name="IEP1INTM" description="IN endpoint 1 interrupt mask bit"/>
				<field bitoffset="17" bitlength="1" name="OEP1INTM" description="OUT endpoint 1 interrupt mask bit"/>
			</register>
			<register name="OTG_HS_DIEPEACHMSK1" description="OTG_HS device each IN endpoint 1 interrupt mask register" address="0x40040840" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed interrupt mask"/>
				<field bitoffset="1" bitlength="1" name="EPDM" description="Endpoint disabled interrupt mask"/>
				<field bitoffset="3" bitlength="1" name="TOM" description="Timeout condition mask (Non-isochronous endpoints)"/>
				<field bitoffset="4" bitlength="1" name="ITTXFEMSK" description="IN token received when TxFIFO empty mask"/>
				<field bitoffset="5" bitlength="1" name="INEPNMM" description="IN token received with EP mismatch mask"/>
				<field bitoffset="6" bitlength="1" name="INEPNEM" description="IN endpoint NAK effective mask"/>
				<field bitoffset="8" bitlength="1" name="TXFURM" description="FIFO underrun mask"/>
				<field bitoffset="9" bitlength="1" name="BIM" description="Buffer not available interrupt mask"/>
				<field bitoffset="13" bitlength="1" name="NAKM" description="NAK interrupt mask"/>
			</register>
			<register name="OTG_HS_DOEPEACHMSK1" description="OTG_HS device each OUT endpoint 1 interrupt mask register" address="0x40040880" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRCM" description="Transfer completed interrupt mask"/>
				<field bitoffset="1" bitlength="1" name="EPDM" description="Endpoint disabled interrupt mask"/>
				<field bitoffset="2" bitlength="1" name="AHBERRM" description="AHB error mask"/>
				<field bitoffset="8" bitlength="1" name="OPEM" description="OUT packet error mask"/>
				<field bitoffset="9" bitlength="1" name="BIM" description="Buffer not available interrupt mask"/>
				<field bitoffset="12" bitlength="1" name="BERRM" description="Bubble error interrupt mask"/>
				<field bitoffset="13" bitlength="1" name="NAKM" description="NAK interrupt mask"/>
				<field bitoffset="14" bitlength="1" name="NYETM" description="NYET interrupt mask"/>
			</register>
			<register name="OTG_HS_DIEPCTL0" description="OTG_HS device control IN endpoint 0 control register" address="0x40040900" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
				<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_HS_DIEPINT0" description="OTG_HS device IN endpoint 0 interrupt register" address="0x40040908" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
				<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
				<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
				<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
				<field bitoffset="8" bitlength="1" name="TXFIFOUDRN" description="Transmit FIFO underrun"/>
				<field bitoffset="9" bitlength="1" name="BNA" description="Buffer not available interrupt"/>
				<field bitoffset="11" bitlength="1" name="PKTDRPSTS" description="Packet dropped status"/>
				<field bitoffset="12" bitlength="1" name="BERR" description="Babble error interrupt"/>
				<field bitoffset="13" bitlength="1" name="NAK" description="NAK interrupt"/>
			</register>
			<register name="OTG_HS_DIEPTSIZ0" description="OTG_HS device IN endpoint 0 transfer size register" address="0x40040910" access="rw">
				<field bitoffset="0" bitlength="7" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="2" name="PKTCNT" description="Packet count"/>
			</register>
			<register name="OTG_HS_DTXFSTS0" description="OTG_HS device IN endpoint 0 transmit FIFO status register" address="0x40040918" access="r">
				<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
			</register>
			<register name="OTG_HS_DIEPCTL1" description="OTG_HS device control IN endpoint 1 control register" address="0x40040920" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
				<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_HS_DIEPINT1" description="OTG_HS device IN endpoint 1 interrupt register" address="0x40040928" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
				<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
				<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
				<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
				<field bitoffset="8" bitlength="1" name="TXFIFOUDRN" description="Transmit FIFO underrun"/>
				<field bitoffset="9" bitlength="1" name="BNA" description="Buffer not available interrupt"/>
				<field bitoffset="11" bitlength="1" name="PKTDRPSTS" description="Packet dropped status"/>
				<field bitoffset="12" bitlength="1" name="BERR" description="Babble error interrupt"/>
				<field bitoffset="13" bitlength="1" name="NAK" description="NAK interrupt"/>
			</register>
			<register name="OTG_HS_DIEPTSIZ1" description="OTG_HS device IN endpoint 1 transfer size register" address="0x40040930" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multi packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
			<register name="OTG_HS_DIEPDMA1" description="OTG_HS device IN endpoint 1 DMA address register" address="0x40040934" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_DTXFSTS1" description="OTG_HS device IN endpoint 1 transmit FIFO status register" address="0x40040938" access="r">
				<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
			</register>
			<register name="OTG_HS_DIEPCTL2" description="OTG_HS device control IN endpoint 2 control register" address="0x40040940" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
				<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_HS_DIEPINT2" description="OTG_HS device IN endpoint 2 interrupt register" address="0x40040948" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
				<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
				<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
				<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
				<field bitoffset="8" bitlength="1" name="TXFIFOUDRN" description="Transmit FIFO underrun"/>
				<field bitoffset="9" bitlength="1" name="BNA" description="Buffer not available interrupt"/>
				<field bitoffset="11" bitlength="1" name="PKTDRPSTS" description="Packet dropped status"/>
				<field bitoffset="12" bitlength="1" name="BERR" description="Babble error interrupt"/>
				<field bitoffset="13" bitlength="1" name="NAK" description="NAK interrupt"/>
			</register>
			<register name="OTG_HS_DIEPTSIZ2" description="OTG_HS device IN endpoint 2 transfer size register" address="0x40040950" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multi packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
			<register name="OTG_HS_DIEPDMA2" description="OTG_HS device IN endpoint 2 DMA address register" address="0x40040954" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_DTXFSTS2" description="OTG_HS device IN endpoint 2 transmit FIFO status register" address="0x40040958" access="r">
				<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
			</register>
			<register name="OTG_HS_DIEPCTL3" description="OTG_HS device control IN endpoint 3 control register" address="0x40040960" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
				<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_HS_DIEPINT3" description="OTG_HS device IN endpoint 3 interrupt register" address="0x40040968" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
				<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
				<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
				<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
				<field bitoffset="8" bitlength="1" name="TXFIFOUDRN" description="Transmit FIFO underrun"/>
				<field bitoffset="9" bitlength="1" name="BNA" description="Buffer not available interrupt"/>
				<field bitoffset="11" bitlength="1" name="PKTDRPSTS" description="Packet dropped status"/>
				<field bitoffset="12" bitlength="1" name="BERR" description="Babble error interrupt"/>
				<field bitoffset="13" bitlength="1" name="NAK" description="NAK interrupt"/>
			</register>
			<register name="OTG_HS_DIEPTSIZ3" description="OTG_HS device IN endpoint 3 transfer size register" address="0x40040970" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multi packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
			<register name="OTG_HS_DIEPDMA3" description="OTG_HS device IN endpoint 3 DMA address register" address="0x40040974" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_DTXFSTS3" description="OTG_HS device IN endpoint 3 transmit FIFO status register" address="0x40040978" access="r">
				<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
			</register>
			<register name="OTG_HS_DIEPCTL4" description="OTG_HS device control IN endpoint 4 control register" address="0x40040980" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
				<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_HS_DIEPINT4" description="OTG_HS device IN endpoint 4 interrupt register" address="0x40040988" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
				<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
				<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
				<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
				<field bitoffset="8" bitlength="1" name="TXFIFOUDRN" description="Transmit FIFO underrun"/>
				<field bitoffset="9" bitlength="1" name="BNA" description="Buffer not available interrupt"/>
				<field bitoffset="11" bitlength="1" name="PKTDRPSTS" description="Packet dropped status"/>
				<field bitoffset="12" bitlength="1" name="BERR" description="Babble error interrupt"/>
				<field bitoffset="13" bitlength="1" name="NAK" description="NAK interrupt"/>
			</register>
			<register name="OTG_HS_DIEPTSIZ4" description="OTG_HS device IN endpoint 4 transfer size register" address="0x40040990" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multi packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
			<register name="OTG_HS_DIEPDMA4" description="OTG_HS device IN endpoint 4 DMA address register" address="0x40040994" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_DTXFSTS4" description="OTG_HS device IN endpoint 4 transmit FIFO status register" address="0x40040998" access="r">
				<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
			</register>
			<register name="OTG_HS_DIEPCTL5" description="OTG_HS device control IN endpoint 5 control register" address="0x400409A0" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="22" bitlength="4" name="TXFNUM" description="TxFIFO number"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
				<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_HS_DIEPINT5" description="OTG_HS device IN endpoint 5 interrupt register" address="0x400409A8" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="TOC" description="Timeout condition"/>
				<field bitoffset="4" bitlength="1" name="ITTXFE" description="IN token received when TxFIFO is empty"/>
				<field bitoffset="6" bitlength="1" name="INEPNE" description="IN endpoint NAK effective"/>
				<field bitoffset="7" bitlength="1" name="TXFE" description="Transmit FIFO empty"/>
				<field bitoffset="8" bitlength="1" name="TXFIFOUDRN" description="Transmit FIFO underrun"/>
				<field bitoffset="9" bitlength="1" name="BNA" description="Buffer not available interrupt"/>
				<field bitoffset="11" bitlength="1" name="PKTDRPSTS" description="Packet dropped status"/>
				<field bitoffset="12" bitlength="1" name="BERR" description="Babble error interrupt"/>
				<field bitoffset="13" bitlength="1" name="NAK" description="NAK interrupt"/>
			</register>
			<register name="OTG_HS_DIEPTSIZ5" description="OTG_HS device IN endpoint 5 transfer size register" address="0x400409B0" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="MCNT" description="MCNT[1:0] bits (Multi packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
			<register name="OTG_HS_DIEPDMA5" description="OTG_HS device IN endpoint 5 DMA address register" address="0x400409B4" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_DTXFSTS5" description="OTG_HS device IN endpoint 5 transmit FIFO status register" address="0x400409B78" access="r">
				<field bitoffset="0" bitlength="16" name="INEPTFSAV" description="IN endpoint TxFIFO space available"/>
			</register>
			<register name="OTG_HS_DOEPCTL0" description="OTG_HS device control OUT endpoint 0 control register" address="0x40040B00" resetvalue="0x00008000" access="rw">
				<field bitoffset="0" bitlength="2" name="MPSIZ" description="Maximum packet size">
					<interpretation key="0" text="64 bytes"/>
					<interpretation key="1" text="32 bytes"/>
					<interpretation key="2" text="16 bytes"/>
					<interpretation key="3" text="8 bytes"/>
				</field>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
				</field>
				<field bitoffset="20" bitlength="1" name="SNPM" description="Snoop mode"/>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_HS_DOEPINT0" description="OTG_HS device OUT endpoint 0 interrupt register" address="0x40040B08" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
				<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
				<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
				<field bitoffset="14" bitlength="1" name="NYET" description="NYET interrupt"/>
			</register>
			<register name="OTG_HS_DOEPTSIZ0" description="OTG_HS device OUT endpoint 0 transfer size register" address="0x40040B10" access="rw">
				<field bitoffset="0" bitlength="7" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="1" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
			<register name="OTG_HS_DOEPCTL1" description="OTG_HS device control OUT endpoint 1 control register" address="0x40040B20" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="1" name="SNPM" description="Snoop mode"/>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
				<field bitoffset="29" bitlength="1" name="SODDFRM" description="Set odd frame"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_HS_DOEPINT1" description="OTG_HS device OUT endpoint 1 interrupt register" address="0x40040B28" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
				<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
				<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
				<field bitoffset="14" bitlength="1" name="NYET" description="NYET interrupt"/>
			</register>
			<register name="OTG_HS_DOEPTSIZ1" description="OTG_HS device OUT endpoint 1 transfer size register" address="0x40040B30" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
			<register name="OTG_HS_DOEPDMA1" description="OTG_HS device OUT endpoint 1 DMA address register" address="0x40040B34" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_DOEPCTL2" description="OTG_HS device control OUT endpoint 2 control register" address="0x40040B40" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="1" name="SNPM" description="Snoop mode"/>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
				<field bitoffset="29" bitlength="1" name="SD1PID" description="Set DATA1 PID"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_HS_DOEPINT2" description="OTG_HS device OUT endpoint 2 interrupt register" address="0x40040B48" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
				<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
				<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
				<field bitoffset="14" bitlength="1" name="NYET" description="NYET interrupt"/>
			</register>
			<register name="OTG_HS_DOEPTSIZ2" description="OTG_HS device OUT endpoint 2 transfer size register" address="0x40040B50" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
			<register name="OTG_HS_DOEPDMA2" description="OTG_HS device OUT endpoint 2 DMA address register" address="0x40040B54" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_DOEPCTL3" description="OTG_HS device control OUT endpoint 3 control register" address="0x40040B60" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="1" name="SNPM" description="Snoop mode"/>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
				<field bitoffset="29" bitlength="1" name="SD1PID" description="Set DATA1 PID"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_HS_DOEPINT3" description="OTG_HS device OUT endpoint 3 interrupt register" address="0x40040B68" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
				<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
				<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
				<field bitoffset="14" bitlength="1" name="NYET" description="NYET interrupt"/>
			</register>
			<register name="OTG_HS_DOEPTSIZ3" description="OTG_HS device OUT endpoint 3 transfer size register" address="0x40040B70" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
			<register name="OTG_HS_DOEPDMA3" description="OTG_HS device OUT endpoint 3 DMA address register" address="0x40040B74" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_DOEPCTL4" description="OTG_HS device control OUT endpoint 4 control register" address="0x40040B80" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="1" name="SNPM" description="Snoop mode"/>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
				<field bitoffset="29" bitlength="1" name="SD1PID" description="Set DATA1 PID"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_HS_DOEPINT4" description="OTG_HS device OUT endpoint 4 interrupt register" address="0x40040B88" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
				<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
				<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
				<field bitoffset="14" bitlength="1" name="NYET" description="NYET interrupt"/>
			</register>
			<register name="OTG_HS_DOEPTSIZ4" description="OTG_HS device OUT endpoint 4 transfer size register" address="0x40040B90" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
			<register name="OTG_HS_DOEPDMA4" description="OTG_HS device OUT endpoint 4 DMA address register" address="0x40040B94" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
			<register name="OTG_HS_DOEPCTL5" description="OTG_HS device control OUT endpoint 5 control register" address="0x40040BA0" access="rw">
				<field bitoffset="0" bitlength="11" name="MPSIZ" description="Maximum packet size"/>
				<field bitoffset="15" bitlength="1" name="USBAEP" description="USB active endpoint"/>
				<field bitoffset="16" bitlength="1" name="DPID" description="Endpoint data PID"/>
				<field bitoffset="17" bitlength="1" name="NAKSTS" description="NAK status"/>
				<field bitoffset="18" bitlength="2" name="EPTYP" description="EPTYP[1:0] bits (Endpoint type)">
					<interpretation key="0" text="Control"/>
					<interpretation key="1" text="Isochronous"/>
					<interpretation key="2" text="Bulk"/>
					<interpretation key="3" text="Interrupt"/>
				</field>
				<field bitoffset="20" bitlength="1" name="SNPM" description="Snoop mode"/>
				<field bitoffset="21" bitlength="1" name="STALL" description="STALL handshake"/>
				<field bitoffset="26" bitlength="1" name="CNAK" description="Clear NAK"/>
				<field bitoffset="27" bitlength="1" name="SNAK" description="Set NAK"/>
				<field bitoffset="28" bitlength="1" name="SD0PID" description="Set DATA0 PID"/>
				<field bitoffset="29" bitlength="1" name="SD1PID" description="Set DATA1 PID"/>
				<field bitoffset="30" bitlength="1" name="EPDIS" description="Endpoint disable"/>
				<field bitoffset="31" bitlength="1" name="EPENA" description="Endpoint enable"/>
			</register>
			<register name="OTG_HS_DOEPINT5" description="OTG_HS device OUT endpoint 5 interrupt register" address="0x40040BA8" resetvalue="0x00000080" access="rw">
				<field bitoffset="0" bitlength="1" name="XFRC" description="Transfer completed interrupt"/>
				<field bitoffset="1" bitlength="1" name="EPDISD" description="Endpoint disabled interrupt"/>
				<field bitoffset="3" bitlength="1" name="STUP" description="SETUP phase done"/>
				<field bitoffset="4" bitlength="1" name="OTEPDIS" description="OUT token received when endpoint disabled"/>
				<field bitoffset="6" bitlength="1" name="B2BSTUP" description="Back-to-back SETUP packets received"/>
				<field bitoffset="14" bitlength="1" name="NYET" description="NYET interrupt"/>
			</register>
			<register name="OTG_HS_DOEPTSIZ5" description="OTG_HS device OUT endpoint 5 transfer size register" address="0x40040BB0" access="rw">
				<field bitoffset="0" bitlength="19" name="XFRSIZ" description="Transfer size"/>
				<field bitoffset="19" bitlength="10" name="PKTCNT" description="Packet count"/>
				<field bitoffset="29" bitlength="2" name="STUPCNT" description="STUPCNT[1:0] bits (SETUP packet count)">
					<interpretation key="1" text="1 packet"/>
					<interpretation key="2" text="2 packets"/>
					<interpretation key="3" text="3 packets"/>
				</field>
			</register>
			<register name="OTG_HS_DOEPDMA5" description="OTG_HS device OUT endpoint 5 DMA address register" address="0x40040BB4" access="rw">
				<field bitoffset="0" bitlength="32" name="DMAADDR" description="DMA address"/>
			</register>
		</registergroup>
		<registergroup name="OTG_HS_PCK" description="OTG_HS power and clock register">
			<register name="OTG_HS_PCGCCTL" description="OTG_HS power and clock gating control register" address="0x40040E00" access="rw">
				<field bitoffset="0" bitlength="1" name="STPPCLK" description="Stop PHY clock"/>
				<field bitoffset="1" bitlength="1" name="GATEHCLK" description="Gate HCLK"/>
				<field bitoffset="4" bitlength="1" name="PHYSUSP" description="PHY suspended"/>
			</register>
		</registergroup>
	</group>
	<group name="FSMC" description="Flexible static memory controller">
		<registergroup name="FSMC_Bank1" description="NOR/SRAM registers">
			<register name="FSMC_BCR1" description="SRAM/NOR-Flash chip-select control register 1" address="0xA0000000" resetvalue="0x000030D0" access="rw">
				<field bitoffset="0" bitlength="1" name="MBKEN" description="Memory bank enable bit"/>
				<field bitoffset="1" bitlength="1" name="MUXEN" description="Address amd data multiplexing enable bit"/>
				<field bitoffset="2" bitlength="2" name="MTYP" description="MTYP[1:0] bits (Memory type)">
					<interpretation key="0" text="SRAM/ROM (default after reset for Bank 2...4)"/>
					<interpretation key="1" text="PSRAM (Cellular RAM - CRAM)"/>
					<interpretation key="2" text="NOR Flash/OneNAND Flash (default after reset for Bank 1)"/>
				</field>
				<field bitoffset="4" bitlength="2" name="MWID" description="MWID[1:0] bits (Memory data bus width)">
					<interpretation key="0" text="8 bits"/>
					<interpretation key="1" text="16 bits (default after reset)"/>
				</field>
				<field bitoffset="6" bitlength="1" name="FACCEN" description="Flash access enable"/>
				<field bitoffset="8" bitlength="1" name="BURSTEN" description="Burst enable bit"/>
				<field bitoffset="9" bitlength="1" name="WAITPOL" description="Wait signal polarity bit"/>
				<field bitoffset="10" bitlength="1" name="WRAPMOD" description="Wrapped burst mode support"/>
				<field bitoffset="11" bitlength="1" name="WAITCFG" description="Wait timing configuration"/>
				<field bitoffset="12" bitlength="1" name="WREN" description="Write enable bit"/>
				<field bitoffset="13" bitlength="1" name="WAITEN" description="Wait enable bit"/>
				<field bitoffset="14" bitlength="1" name="EXTMOD" description="Extended mode enable"/>
				<field bitoffset="15" bitlength="1" name="ASYNCWAIT" description="Wait signal during asynchronous transfers"/>
				<field bitoffset="19" bitlength="1" name="CBURSTRW" description="Write burst enable"/>
			</register>
			<register name="FSMC_BTR1" description="SRAM/NOR-Flash chip-select timing register 1" address="0xA0000004" resetvalue="0x0FFFFFFF" access="rw">
				<field bitoffset="0" bitlength="4" name="ADDSET" description="ADDSET[3:0] bits (Address setup phase duration)"/>
				<field bitoffset="4" bitlength="4" name="ADDHLD" description="ADDHLD[3:0] bits (Address-hold phase duration)"/>
				<field bitoffset="8" bitlength="8" name="DATAST" description="DATAST [3:0] bits (Data-phase duration)"/>
				<field bitoffset="16" bitlength="4" name="BUSTURN" description="BUSTURN[3:0] bits (Bus turnaround phase duration)"/>
				<field bitoffset="20" bitlength="4" name="CLKDIV" description="CLKDIV[3:0] bits (Clock divide ratio)"/>
				<field bitoffset="24" bitlength="4" name="DATLAT" description="DATLA[3:0] bits (Data latency)"/>
				<field bitoffset="28" bitlength="2" name="ACCMOD" description="ACCMOD[1:0] bits (Access mode)"/>
			</register>
			<register name="FSMC_BCR2" description="SRAM/NOR-Flash chip-select control register 2" address="0xA0000008" resetvalue="0x000030D0" access="rw">
				<field bitoffset="0" bitlength="1" name="MBKEN" description="Memory bank enable bit"/>
				<field bitoffset="1" bitlength="1" name="MUXEN" description="Address/data multiplexing enable bit"/>
				<field bitoffset="2" bitlength="2" name="MTYP" description="MTYP[1:0] bits (Memory type)">
					<interpretation key="0" text="SRAM/ROM (default after reset for Bank 2...4)"/>
					<interpretation key="1" text="PSRAM (Cellular RAM - CRAM)"/>
					<interpretation key="2" text="NOR Flash/OneNAND Flash (default after reset for Bank 1)"/>
				</field>
				<field bitoffset="4" bitlength="2" name="MWID" description="MWID[1:0] bits (Memory data bus width)">
					<interpretation key="0" text="8 bits"/>
					<interpretation key="1" text="16 bits (default after reset)"/>
				</field>
				<field bitoffset="6" bitlength="1" name="FACCEN" description="Flash access enable"/>
				<field bitoffset="8" bitlength="1" name="BURSTEN" description="Burst enable bit"/>
				<field bitoffset="9" bitlength="1" name="WAITPOL" description="Wait signal polarity bit"/>
				<field bitoffset="10" bitlength="1" name="WRAPMOD" description="Wrapped burst mode support"/>
				<field bitoffset="11" bitlength="1" name="WAITCFG" description="Wait timing configuration"/>
				<field bitoffset="12" bitlength="1" name="WREN" description="Write enable bit"/>
				<field bitoffset="13" bitlength="1" name="WAITEN" description="Wait enable bit"/>
				<field bitoffset="14" bitlength="1" name="EXTMOD" description="Extended mode enable"/>
				<field bitoffset="15" bitlength="1" name="ASYNCWAIT" description="Wait signal during asynchronous transfers"/>
				<field bitoffset="19" bitlength="1" name="CBURSTRW" description="Write burst enable"/>
			</register>
			<register name="FSMC_BTR2" description="SRAM/NOR-Flash chip-select timing register 2" address="0xA000000C" resetvalue="0x0FFFFFFF" access="rw">
				<field bitoffset="0" bitlength="4" name="ADDSET" description="ADDSET[3:0] bits (Address setup phase duration)"/>
				<field bitoffset="4" bitlength="4" name="ADDHLD" description="ADDHLD[3:0] bits (Address-hold phase duration)"/>
				<field bitoffset="8" bitlength="8" name="DATAST" description="DATAST [3:0] bits (Data-phase duration)"/>
				<field bitoffset="16" bitlength="4" name="BUSTURN" description="BUSTURN[3:0] bits (Bus turnaround phase duration)"/>
				<field bitoffset="20" bitlength="4" name="CLKDIV" description="CLKDIV[3:0] bits (Clock divide ratio)"/>
				<field bitoffset="24" bitlength="4" name="DATLAT" description="DATLA[3:0] bits (Data latency)"/>
				<field bitoffset="28" bitlength="2" name="ACCMOD" description="ACCMOD[1:0] bits (Access mode)"/>
			</register>
			<register name="FSMC_BCR3" description="SRAM/NOR-Flash chip-select control register 3" address="0xA0000010" resetvalue="0x000030D0" access="rw">
				<field bitoffset="0" bitlength="1" name="MBKEN" description="Memory bank enable bit"/>
				<field bitoffset="1" bitlength="1" name="MUXEN" description="Address/data multiplexing enable bit"/>
				<field bitoffset="2" bitlength="2" name="MTYP" description="MTYP[1:0] bits (Memory type)">
					<interpretation key="0" text="SRAM/ROM (default after reset for Bank 2...4)"/>
					<interpretation key="1" text="PSRAM (Cellular RAM - CRAM)"/>
					<interpretation key="2" text="NOR Flash/OneNAND Flash (default after reset for Bank 1)"/>
				</field>
				<field bitoffset="4" bitlength="2" name="MWID" description="MWID[1:0] bits (Memory data bus width)">
					<interpretation key="0" text="8 bits"/>
					<interpretation key="1" text="16 bits (default after reset)"/>
				</field>
				<field bitoffset="6" bitlength="1" name="FACCEN" description="Flash access enable"/>
				<field bitoffset="8" bitlength="1" name="BURSTEN" description="Burst enable bit"/>
				<field bitoffset="9" bitlength="1" name="WAITPOL" description="Wait signal polarity bit."/>
				<field bitoffset="10" bitlength="1" name="WRAPMOD" description="Wrapped burst mode support"/>
				<field bitoffset="11" bitlength="1" name="WAITCFG" description="Wait timing configuration"/>
				<field bitoffset="12" bitlength="1" name="WREN" description="Write enable bit"/>
				<field bitoffset="13" bitlength="1" name="WAITEN" description="Wait enable bit"/>
				<field bitoffset="14" bitlength="1" name="EXTMOD" description="Extended mode enable"/>
				<field bitoffset="15" bitlength="1" name="ASYNCWAIT" description="Wait signal during asynchronous transfers"/>
				<field bitoffset="19" bitlength="1" name="CBURSTRW" description="Write burst enable"/>
			</register>
			<register name="FSMC_BTR3" description="SRAM/NOR-Flash chip-select timing register 3" address="0xA0000014" resetvalue="0x0FFFFFFF" access="rw">
				<field bitoffset="0" bitlength="4" name="ADDSET" description="ADDSET[3:0] bits (Address setup phase duration)"/>
				<field bitoffset="4" bitlength="4" name="ADDHLD" description="ADDHLD[3:0] bits (Address-hold phase duration)"/>
				<field bitoffset="8" bitlength="8" name="DATAST" description="DATAST [3:0] bits (Data-phase duration)"/>
				<field bitoffset="16" bitlength="4" name="BUSTURN" description="BUSTURN[3:0] bits (Bus turnaround phase duration)"/>
				<field bitoffset="20" bitlength="4" name="CLKDIV" description="CLKDIV[3:0] bits (Clock divide ratio)"/>
				<field bitoffset="24" bitlength="4" name="DATLAT" description="DATLA[3:0] bits (Data latency)"/>
				<field bitoffset="28" bitlength="2" name="ACCMOD" description="ACCMOD[1:0] bits (Access mode)"/>
			</register>
			<register name="FSMC_BCR4" description="SRAM/NOR-Flash chip-select control register 4" address="0xA0000018" resetvalue="0x000030D0" access="rw">
				<field bitoffset="0" bitlength="1" name="MBKEN" description="Memory bank enable bit"/>
				<field bitoffset="1" bitlength="1" name="MUXEN" description="Address/data multiplexing enable bit"/>
				<field bitoffset="2" bitlength="2" name="MTYP" description="MTYP[1:0] bits (Memory type)">
					<interpretation key="0" text="SRAM/ROM (default after reset for Bank 2...4)"/>
					<interpretation key="1" text="PSRAM (Cellular RAM - CRAM)"/>
					<interpretation key="2" text="NOR Flash/OneNAND Flash (default after reset for Bank 1)"/>
				</field>
				<field bitoffset="4" bitlength="2" name="MWID" description="MWID[1:0] bits (Memory data bus width)">
					<interpretation key="0" text="8 bits"/>
					<interpretation key="1" text="16 bits (default after reset)"/>
				</field>
				<field bitoffset="6" bitlength="1" name="FACCEN" description="Flash access enable"/>
				<field bitoffset="8" bitlength="1" name="BURSTEN" description="Burst enable bit"/>
				<field bitoffset="9" bitlength="1" name="WAITPOL" description="Wait signal polarity bit"/>
				<field bitoffset="10" bitlength="1" name="WRAPMOD" description="Wrapped burst mode support"/>
				<field bitoffset="11" bitlength="1" name="WAITCFG" description="Wait timing configuration"/>
				<field bitoffset="12" bitlength="1" name="WREN" description="Write enable bit"/>
				<field bitoffset="13" bitlength="1" name="WAITEN" description="Wait enable bit"/>
				<field bitoffset="14" bitlength="1" name="EXTMOD" description="Extended mode enable"/>
				<field bitoffset="15" bitlength="1" name="ASYNCWAIT" description="Wait signal during asynchronous transfers"/>
				<field bitoffset="19" bitlength="1" name="CBURSTRW" description="Write burst enable"/>
			</register>
			<register name="FSMC_BTR4" description="SRAM/NOR-Flash chip-select timing register 4" address="0xA000001C" resetvalue="0x0FFFFFFF" access="rw">
				<field bitoffset="0" bitlength="4" name="ADDSET" description="ADDSET[3:0] bits (Address setup phase duration)"/>
				<field bitoffset="4" bitlength="4" name="ADDHLD" description="ADDHLD[3:0] bits (Address-hold phase duration)"/>
				<field bitoffset="8" bitlength="8" name="DATAST" description="DATAST [3:0] bits (Data-phase duration)"/>
				<field bitoffset="16" bitlength="4" name="BUSTURN" description="BUSTURN[3:0] bits (Bus turnaround phase duration)"/>
				<field bitoffset="20" bitlength="4" name="CLKDIV" description="CLKDIV[3:0] bits (Clock divide ratio)"/>
				<field bitoffset="24" bitlength="4" name="DATLAT" description="DATLA[3:0] bits (Data latency)"/>
				<field bitoffset="28" bitlength="2" name="ACCMOD" description="ACCMOD[1:0] bits (Access mode)"/>
			</register>
		</registergroup>
		<registergroup name="FSMC_Bank1_Ex" description="NOR/SRAM extended timing registers">
			<register name="FSMC_BWTR1" description="SRAM/NOR-Flash write timing register 1" address="0xA0000104" resetvalue="" access="rw">
				<field bitoffset="0" bitlength="4" name="ADDSET" description="ADDSET[3:0] bits (Address setup phase duration)"/>
				<field bitoffset="4" bitlength="4" name="ADDHLD" description="ADDHLD[3:0] bits (Address-hold phase duration)"/>
				<field bitoffset="8" bitlength="8" name="DATAST" description="DATAST [3:0] bits (Data-phase duration)"/>
				<field bitoffset="20" bitlength="4" name="CLKDIV" description="CLKDIV[3:0] bits (Clock divide ratio)"/>
				<field bitoffset="24" bitlength="4" name="DATLAT" description="DATLA[3:0] bits (Data latency)"/>
				<field bitoffset="28" bitlength="2" name="ACCMOD" description="ACCMOD[1:0] bits (Access mode)"/>
			</register>
			<register name="FSMC_BWTR2" description="SRAM/NOR-Flash write timing register 2" address="0xA0000108" resetvalue="" access="rw">
				<field bitoffset="0" bitlength="4" name="ADDSET" description="ADDSET[3:0] bits (Address setup phase duration)"/>
				<field bitoffset="4" bitlength="4" name="ADDHLD" description="ADDHLD[3:0] bits (Address-hold phase duration)"/>
				<field bitoffset="8" bitlength="8" name="DATAST" description="DATAST [3:0] bits (Data-phase duration)"/>
				<field bitoffset="20" bitlength="4" name="CLKDIV" description="CLKDIV[3:0] bits (Clock divide ratio)"/>
				<field bitoffset="24" bitlength="4" name="DATLAT" description="DATLA[3:0] bits (Data latency)"/>
				<field bitoffset="28" bitlength="2" name="ACCMOD" description="ACCMOD[1:0] bits (Access mode)"/>
			</register>
			<register name="FSMC_BWTR3" description="SRAM/NOR-Flash write timing register 3" address="0xA000010C" resetvalue="" access="rw">
				<field bitoffset="0" bitlength="4" name="ADDSET" description="ADDSET[3:0] bits (Address setup phase duration)"/>
				<field bitoffset="4" bitlength="4" name="ADDHLD" description="ADDHLD[3:0] bits (Address-hold phase duration)"/>
				<field bitoffset="8" bitlength="8" name="DATAST" description="DATAST [3:0] bits (Data-phase duration)"/>
				<field bitoffset="20" bitlength="4" name="CLKDIV" description="CLKDIV[3:0] bits (Clock divide ratio)"/>
				<field bitoffset="24" bitlength="4" name="DATLAT" description="DATLA[3:0] bits (Data latency)"/>
				<field bitoffset="28" bitlength="2" name="ACCMOD" description="ACCMOD[1:0] bits (Access mode)"/>
			</register>
			<register name="FSMC_BWTR4" description="SRAM/NOR-Flash write timing register 4" address="0xA0000110" resetvalue="" access="rw">
				<field bitoffset="0" bitlength="4" name="ADDSET" description="ADDSET[3:0] bits (Address setup phase duration)"/>
				<field bitoffset="4" bitlength="4" name="ADDHLD" description="ADDHLD[3:0] bits (Address-hold phase duration)"/>
				<field bitoffset="8" bitlength="8" name="DATAST" description="DATAST [3:0] bits (Data-phase duration)"/>
				<field bitoffset="20" bitlength="4" name="CLKDIV" description="CLKDIV[3:0] bits (Clock divide ratio)"/>
				<field bitoffset="24" bitlength="4" name="DATLAT" description="DATLA[3:0] bits (Data latency)"/>
				<field bitoffset="28" bitlength="2" name="ACCMOD" description="ACCMOD[1:0] bits (Access mode)"/>
			</register>
		</registergroup>
		<registergroup name="FSMC_Bank2" description="NAND Flash registers">
			<register name="FSMC_PCR2" description="PC Card/NAND Flash control register 2" address="0xA0000060" resetvalue="0x00000018" access="rw">
				<field bitoffset="1" bitlength="1" name="PWAITEN" description="Wait feature enable bit"/>
				<field bitoffset="2" bitlength="1" name="PBKEN" description="PC Card/NAND Flash memory bank enable bit"/>
				<field bitoffset="3" bitlength="1" name="PTYP" description="Memory type"/>
				<field bitoffset="4" bitlength="2" name="PWID" description="PWID[1:0] bits (Databus width)">
					<interpretation key="0" text="8 bits (default after reset)"/>
					<interpretation key="1" text="16 bits (mandatory for PC Card)"/>
				</field>
				<field bitoffset="6" bitlength="1" name="ECCEN" description="ECC computation logic enable bit"/>
				<field bitoffset="9" bitlength="4" name="TCLR" description="TCLR[3:0] bits (CLE to RE delay)"/>
				<field bitoffset="13" bitlength="4" name="TAR" description="TAR[3:0] bits (ALE to RE delay)"/>
				<field bitoffset="17" bitlength="3" name="ECCPS" description="ECCPS[1:0] bits (ECC page size)">
					<interpretation key="0" text="256 bytes"/>
					<interpretation key="1" text="512 bytes"/>
					<interpretation key="2" text="1024 bytes"/>
					<interpretation key="3" text="2048 bytes"/>
					<interpretation key="4" text="4096 bytes"/>
					<interpretation key="5" text="8192 bytes"/>
				</field>
			</register>
			<register name="FSMC_SR2" description="FIFO status and interrupt register 2" address="0xA0000064" resetvalue="0x00000040" access="rw">
				<field bitoffset="0" bitlength="1" name="IRS" description="Interrupt rising edge status"/>
				<field bitoffset="1" bitlength="1" name="ILS" description="Interrupt high level status"/>
				<field bitoffset="2" bitlength="1" name="IFS" description="Interrupt falling edge status"/>
				<field bitoffset="3" bitlength="1" name="IREN" description="Interrupt rising edge detection enable bit"/>
				<field bitoffset="4" bitlength="1" name="ILEN" description="Interrupt high level detection enable bit"/>
				<field bitoffset="5" bitlength="1" name="IFEN" description="Interrupt falling edge detection enable bit"/>
				<field bitoffset="6" bitlength="1" name="FEMPT" description="FIFO empty"/>
			</register>
			<register name="FSMC_PMEM2" description="Common memory space timing register 2" address="0xA0000068" resetvalue="0xFCFCFCFC" access="rw">
				<field bitoffset="0" bitlength="8" name="MEMSET2" description="MEMSET2[7:0] bits (Common memory 2 setup time)"/>
				<field bitoffset="8" bitlength="8" name="MEMWAIT2" description="MEMWAIT2[7:0] bits (Common memory 2 wait time)"/>
				<field bitoffset="16" bitlength="8" name="MEMHOLD2" description="MEMHOLD2[7:0] bits (Common memory 2 hold time)"/>
				<field bitoffset="24" bitlength="8" name="MEMHIZ2" description="MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time)"/>
			</register>
			<register name="FSMC_PATT2" description="Attribute memory space timing register 2" address="0xA000006C" resetvalue="0xFCFCFCFC" access="rw">
				<field bitoffset="0" bitlength="8" name="ATTSET2" description="ATTSET2[7:0] bits (Attribute memory 2 setup time)"/>
				<field bitoffset="8" bitlength="8" name="ATTWAIT2" description="ATTWAIT2[7:0] bits (Attribute memory 2 wait time)"/>
				<field bitoffset="16" bitlength="8" name="ATTHOLD2" description="ATTHOLD2[7:0] bits (Attribute memory 2 hold time)"/>
				<field bitoffset="24" bitlength="8" name="ATTHIZ2" description="ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time)"/>
			</register>
			<register name="FSMC_ECCR2" description="ECC result register 2" address="0xA0000074" access="r">
				<field bitoffset="0" bitlength="32" name="ECC2" description="ECC result"/>
			</register>
		</registergroup>
		<registergroup name="FSMC_Bank3" description="NAND Flash registers">
			<register name="FSMC_PCR3" description="PC Card/NAND Flash control register 3" address="0xA0000080" resetvalue="0x00000018" access="rw">
				<field bitoffset="1" bitlength="1" name="PWAITEN" description="Wait feature enable bit"/>
				<field bitoffset="2" bitlength="1" name="PBKEN" description="PC Card/NAND Flash memory bank enable bit"/>
				<field bitoffset="3" bitlength="1" name="PTYP" description="Memory type"/>
				<field bitoffset="4" bitlength="2" name="PWID" description="PWID[1:0] bits (Databus width)">
					<interpretation key="0" text="8 bits (default after reset)"/>
					<interpretation key="1" text="16 bits (mandatory for PC Card)"/>
				</field>
				<field bitoffset="6" bitlength="1" name="ECCEN" description="ECC computation logic enable bit"/>
				<field bitoffset="9" bitlength="4" name="TCLR" description="TCLR[3:0] bits (CLE to RE delay)"/>
				<field bitoffset="13" bitlength="4" name="TAR" description="TAR[3:0] bits (ALE to RE delay)"/>
				<field bitoffset="17" bitlength="3" name="ECCPS" description="ECCPS[1:0] bits (ECC page size)">
					<interpretation key="0" text="256 bytes"/>
					<interpretation key="1" text="512 bytes"/>
					<interpretation key="2" text="1024 bytes"/>
					<interpretation key="3" text="2048 bytes"/>
					<interpretation key="4" text="4096 bytes"/>
					<interpretation key="5" text="8192 bytes"/>
				</field>
			</register>
			<register name="FSMC_SR3" description="FIFO status and interrupt register 3" address="0xA0000084" resetvalue="0x00000040" access="rw">
				<field bitoffset="0" bitlength="1" name="IRS" description="Interrupt rising edge status"/>
				<field bitoffset="1" bitlength="1" name="ILS" description="Interrupt high level status"/>
				<field bitoffset="2" bitlength="1" name="IFS" description="Interrupt falling edge status"/>
				<field bitoffset="3" bitlength="1" name="IREN" description="Interrupt rising edge detection enable bit"/>
				<field bitoffset="4" bitlength="1" name="ILEN" description="Interrupt high level detection enable bit"/>
				<field bitoffset="5" bitlength="1" name="IFEN" description="Interrupt falling edge detection enable bit"/>
				<field bitoffset="6" bitlength="1" name="FEMPT" description="FIFO empty"/>
			</register>
			<register name="FSMC_PMEM3" description="Common memory space timing register 3" address="0xA0000088" resetvalue="0xFCFCFCFC" access="rw">
				<field bitoffset="0" bitlength="8" name="MEMSET3" description="MEMSET3[7:0] bits (Common memory 3 setup time)"/>
				<field bitoffset="8" bitlength="8" name="MEMWAIT3" description="MEMWAIT3[7:0] bits (Common memory 3 wait time)"/>
				<field bitoffset="16" bitlength="8" name="MEMHOLD3" description="MEMHOLD3[7:0] bits (Common memory 3 hold time)"/>
				<field bitoffset="24" bitlength="8" name="MEMHIZ3" description="MEMHIZ3[7:0] bits (Common memory 3 databus HiZ time)"/>
			</register>
			<register name="FSMC_PATT3" description="Attribute memory space timing register 3" address="0xA000008C" resetvalue="0xFCFCFCFC" access="rw">
				<field bitoffset="0" bitlength="8" name="ATTSET3" description="ATTSET3[7:0] bits (Attribute memory 3 setup time)"/>
				<field bitoffset="8" bitlength="8" name="ATTWAIT3" description="ATTWAIT3[7:0] bits (Attribute memory 3 wait time)"/>
				<field bitoffset="16" bitlength="8" name="ATTHOLD3" description="ATTHOLD3[7:0] bits (Attribute memory 3 hold time)"/>
				<field bitoffset="24" bitlength="8" name="ATTHIZ3" description="ATTHIZ3[7:0] bits (Attribute memory 3 databus HiZ time)"/>
			</register>
			<register name="FSMC_ECCR3" description="ECC result register 3" address="0xA0000094" access="r">
				<field bitoffset="0" bitlength="32" name="ECC3" description="ECC result"/>
			</register>
		</registergroup>
		<registergroup name="FSMC_Bank4" description="PC Card registers">
			<register name="FSMC_PCR4" description="PC Card/NAND Flash control register 4" address="0xA00000A0" resetvalue="0x00000018" access="rw">
				<field bitoffset="1" bitlength="1" name="PWAITEN" description="Wait feature enable bit"/>
				<field bitoffset="2" bitlength="1" name="PBKEN" description="PC Card/NAND Flash memory bank enable bit"/>
				<field bitoffset="3" bitlength="1" name="PTYP" description="Memory type"/>
				<field bitoffset="4" bitlength="2" name="PWID" description="PWID[1:0] bits (Databus width)">
					<interpretation key="0" text="8 bits (default after reset)"/>
					<interpretation key="1" text="16 bits (mandatory for PC Card)"/>
				</field>
				<field bitoffset="6" bitlength="1" name="ECCEN" description="ECC computation logic enable bit"/>
				<field bitoffset="9" bitlength="4" name="TCLR" description="TCLR[3:0] bits (CLE to RE delay)"/>
				<field bitoffset="13" bitlength="4" name="TAR" description="TAR[3:0] bits (ALE to RE delay)"/>
				<field bitoffset="17" bitlength="3" name="ECCPS" description="ECCPS[1:0] bits (ECC page size)">
					<interpretation key="0" text="256 bytes"/>
					<interpretation key="1" text="512 bytes"/>
					<interpretation key="2" text="1024 bytes"/>
					<interpretation key="3" text="2048 bytes"/>
					<interpretation key="4" text="4096 bytes"/>
					<interpretation key="5" text="8192 bytes"/>
				</field>
			</register>
			<register name="FSMC_SR4" description="FIFO status and interrupt register 4" address="0xA00000A4" resetvalue="0x00000040" access="rw">
				<field bitoffset="0" bitlength="1" name="IRS" description="Interrupt rising edge status"/>
				<field bitoffset="1" bitlength="1" name="ILS" description="Interrupt high level status"/>
				<field bitoffset="2" bitlength="1" name="IFS" description="Interrupt falling edge status"/>
				<field bitoffset="3" bitlength="1" name="IREN" description="Interrupt rising edge detection enable bit"/>
				<field bitoffset="4" bitlength="1" name="ILEN" description="Interrupt high level detection enable bit"/>
				<field bitoffset="5" bitlength="1" name="IFEN" description="Interrupt falling edge detection enable bit"/>
				<field bitoffset="6" bitlength="1" name="FEMPT" description="FIFO empty"/>
			</register>
			<register name="FSMC_PMEM4" description="Common memory space timing register 4" address="0xA00000A8" resetvalue="0xFCFCFCFC" access="rw">
				<field bitoffset="0" bitlength="8" name="MEMSET4" description="MEMSET4[7:0] bits (Common memory 4 setup time)"/>
				<field bitoffset="8" bitlength="8" name="MEMWAIT4" description="MEMWAIT4[7:0] bits (Common memory 4 wait time)"/>
				<field bitoffset="16" bitlength="8" name="MEMHOLD4" description="MEMHOLD4[7:0] bits (Common memory 4 hold time)"/>
				<field bitoffset="24" bitlength="8" name="MEMHIZ4" description="MEMHIZ4[7:0] bits (Common memory 4 databus HiZ time)"/>
			</register>
			<register name="FSMC_PATT4" description="Attribute memory space timing register 4" address="0xA00000AC" resetvalue="0xFCFCFCFC" access="rw">
				<field bitoffset="0" bitlength="8" name="ATTSET4" description="ATTSET4[7:0] bits (Attribute memory 4 setup time)"/>
				<field bitoffset="8" bitlength="8" name="ATTWAIT4" description="ATTWAIT4[7:0] bits (Attribute memory 4 wait time)"/>
				<field bitoffset="16" bitlength="8" name="ATTHOLD4" description="ATTHOLD4[7:0] bits (Attribute memory 4 hold time)"/>
				<field bitoffset="24" bitlength="8" name="ATTHIZ4" description="ATTHIZ4[7:0] bits (Attribute memory 4 databus HiZ time)"/>
			</register>
			<register name="FSMC_PIO4" description="IO space timing register 4" address="0xA00000B0" resetvalue="xFCFCFCFC" access="rw">
				<field bitoffset="0" bitlength="8" name="IOSET4" description="IOSET4[7:0] bits (IO 4 setup time)"/>
				<field bitoffset="8" bitlength="8" name="IOWAIT4" description="IOWAIT4[7:0] bits (IO 4 wait time)"/>
				<field bitoffset="16" bitlength="8" name="IOHOLD4" description="IOHOLD4[7:0] bits (IO 4 hold time)"/>
				<field bitoffset="24" bitlength="8" name="IOHIZ4" description="IOHIZ4[7:0] bits (IO 4 databus HiZ time)"/>
			</register>
		</registergroup>
	</group>
	<group name="DBG" description="Debug support">
		<registergroup name="DBGMCU" description="ID codes and locking mechanism">
			<register name="DBGMCU_IDCODE" description="MCU device ID code register" address="0xE0042000" resetvalue="0x10000413" access="r">
				<field bitoffset="0" bitlength="12" name="DEV_ID" description="Device identifier"/>
				<field bitoffset="16" bitlength="16" name="REV_ID" description="Revision identifier"/>
			</register>
			<register name="DBGMCU_CR" description="Debug MCU configuration register" address="0xE0042004" access="rw">
				<field bitoffset="0" bitlength="1" name="DBG_SLEEP" description="Debug Sleep mode"/>
				<field bitoffset="1" bitlength="1" name="DBG_STOP">
					<description>Debug Stop mode
1.If the system tick timer interrupt is enabled
during the Stop mode debug (DBG_STOP bit set
in the DBGMCU_CR register), it will wakeup
the system from Stop mode.
Workaround
To debug the Stop mode, disable the system tick
timer interrupt.
2.However, if the application software uses the WFE
instruction to enter Stop mode, after wakeup some
instructions could be missed if the WFE is followed
by sequential instructions. This affects only Stop
debug mode with WFE entry.
Workaround
To debug Stop mode with WFE entry, the WFE
instruction must be inside a dedicated function
with 1 instruction (NOP) between the execution
of the WFE and the Bx LR.</description>
				</field>
				<field bitoffset="2" bitlength="1" name="DBG_STANDBY" description="Debug Standby mode"/>
				<field bitoffset="5" bitlength="1" name="TRACE_IOEN" description="Trace pin assignment control"/>
				<field bitoffset="6" bitlength="2" name="TRACE_MODE" description="TRACE_MODE[1:0] bits (Trace pin assignment mode)">
					<interpretation key="0" text="TRACE pin assignment for Asynchronous Mode"/>
					<interpretation key="1" text="TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 1"/>
					<interpretation key="2" text="TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 2"/>
					<interpretation key="3" text="TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 4"/>
				</field>
			</register>
			<register name="DBGMCU_APB1_FZ" description="Debug MCU APB1 freeze register" address="0xE0042008" access="rw">
				<field bitoffset="0" bitlength="1" name="DBG_TIM2_STOP" description="TIM2 counter stopped when core is halted"/>
				<field bitoffset="1" bitlength="1" name="DBG_TIM3_STOP" description="TIM3 counter stopped when core is halted"/>
				<field bitoffset="2" bitlength="1" name="DBG_TIM4_STOP" description="TIM4 counter stopped when core is halted"/>
				<field bitoffset="3" bitlength="1" name="DBG_TIM5_STOP" description="TIM5 counter stopped when core is halted"/>
				<field bitoffset="4" bitlength="1" name="DBG_TIM6_STOP" description="TIM6 counter stopped when core is halted"/>
				<field bitoffset="5" bitlength="1" name="DBG_TIM7_STOP" description="TIM7 counter stopped when core is halted"/>
				<field bitoffset="6" bitlength="1" name="DBG_TIM12_STOP" description="TIM12 counter stopped when core is halted"/>
				<field bitoffset="7" bitlength="1" name="DBG_TIM13_STOP" description="TIM13 counter stopped when core is halted"/>
				<field bitoffset="8" bitlength="1" name="DBG_TIM14_STOP" description="TIM14 counter stopped when core is halted"/>
				<field bitoffset="10" bitlength="1" name="DBG_RTC_STOP" description="RTC stopped when core is halted"/>
				<field bitoffset="11" bitlength="1" name="DBG_WWDG_STOP" description="Debug window watchdog stopped when core is halted"/>
				<field bitoffset="12" bitlength="1" name="DBG_IWDG_STOP" description="Debug independent watchdog stopped when core is halted"/>
				<field bitoffset="21" bitlength="1" name="DBG_I2C1_SMBUS_TIMEOUT" description="SMBUS timeout mode stopped when core is halted"/>
				<field bitoffset="22" bitlength="1" name="DBG_I2C2_SMBUS_TIMEOUT" description="SMBUS timeout mode stopped when core is halted"/>
				<field bitoffset="23" bitlength="1" name="DBG_I2C3_SMBUS_TIMEOUT" description="SMBUS timeout mode stopped when core is halted"/>
				<field bitoffset="25" bitlength="1" name="DBG_CAN1_STOP" description="Debug CAN1 stopped when core is halted"/>
				<field bitoffset="26" bitlength="1" name="DBG_CAN2_STOP" description="Debug CAN2 stopped when core is halted"/>
			</register>
			<register name="DBGMCU_APB2_FZ" description="Debug MCU APB2 freeze register" address="0xE004200C" access="rw">
				<field bitoffset="0" bitlength="1" name="DBG_TIM1_STOP" description="TIM1 counter stopped when core is halted"/>
				<field bitoffset="1" bitlength="1" name="DBG_TIM8_STOP" description="TIM8 counter stopped when core is halted"/>
				<field bitoffset="16" bitlength="1" name="DBG_TIM9_STOP" description="TIM9 counter stopped when core is halted"/>
				<field bitoffset="17" bitlength="1" name="DBG_TIM10_STOP" description="TIM10 counter stopped when core is halted"/>
				<field bitoffset="18" bitlength="1" name="DBG_TIM11_STOP" description="TIM11 counter stopped when core is halted"/>
			</register>
		</registergroup>
	</group>
	<group name="FLASH" description="Flash memory interface">
		<registergroup name="FLASH" description="Flash interface registers">
			<register name="FLASH_ACR" description="Access control register" address="0x40023C00" access="rw">
				<field bitoffset="0" bitlength="3" name="LATENCY" description="LATENCY[2:0] bits (Latency)">
					<interpretation key="0" text="Zero wait states"/>
					<interpretation key="1" text="One wait state"/>
					<interpretation key="2" text="Two wait states"/>
					<interpretation key="3" text="Three wait states"/>
					<interpretation key="4" text="Four wait states"/>
					<interpretation key="5" text="Five wait states"/>
					<interpretation key="6" text="Six wait states"/>
					<interpretation key="7" text="Seven wait states"/>
				</field>
				<field bitoffset="8" bitlength="1" name="PRFTEN" description="Prefetch enable"/>
				<field bitoffset="9" bitlength="1" name="ICEN" description="Instruction cache enable"/>
				<field bitoffset="10" bitlength="1" name="DCEN" description="Data cache enable"/>
				<field bitoffset="11" bitlength="1" name="ICRST" description="Instruction cache reset"/>
				<field bitoffset="12" bitlength="1" name="DCRST" description="Data cache reset"/>
			</register>
			<register name="FLASH_KEYR" description="Key register" address="0x40023C04" access="w">
				<field bitoffset="0" bitlength="32" name="FKEYR" description="FPEC key"/>
			</register>
			<register name="FLASH_OPTKEYR" description="Option key register" address="0x40023C08" access="w">
				<field bitoffset="0" bitlength="32" name="OPTKEYR" description="Option byte key"/>
			</register>
			<register name="FLASH_SR" description="Status register" address="0x40023C0C" access="rw">
				<field bitoffset="0" bitlength="1" name="EOP" description="End of operation"/>
				<field bitoffset="1" bitlength="1" name="OPERR" description="Operation error"/>
				<field bitoffset="4" bitlength="1" name="WRPERR" description="Write protection error"/>
				<field bitoffset="5" bitlength="1" name="PGAERR" description="Programming alignment error"/>
				<field bitoffset="6" bitlength="1" name="PGPERR" description="Programming parallelism error"/>
				<field bitoffset="7" bitlength="1" name="PGSERR" description="Programming sequence error"/>
				<field bitoffset="16" bitlength="1" name="BSY" description="Busy"/>
			</register>
			<register name="FLASH_CR" description="Control register" address="0x40023C10" resetvalue="0x80000000" access="rw">
				<field bitoffset="0" bitlength="1" name="PG" description="Programming"/>
				<field bitoffset="1" bitlength="1" name="SER" description="Sector erase"/>
				<field bitoffset="2" bitlength="1" name="MER" description="Mass erase"/>
				<field bitoffset="3" bitlength="4" name="SNB" description="Sector number"/>
				<field bitoffset="8" bitlength="2" name="PSIZE" description="PSIZE[1:0] bits (Program size)">
					<interpretation key="0" text="Program * 8"/>
					<interpretation key="1" text="Program * 16"/>
					<interpretation key="2" text="Program * 32"/>
					<interpretation key="3" text="Program * 64"/>
				</field>
				<field bitoffset="16" bitlength="1" name="STRT" description="Start"/>
				<field bitoffset="24" bitlength="1" name="EOPIE" description="End of operation interrupt enable"/>
				<field bitoffset="25" bitlength="1" name="ERRIE" description="Error interrupt enable"/>
				<field bitoffset="31" bitlength="1" name="LOCK" description="Lock"/>
			</register>
			<register name="FLASH_OPTCR" description="Option control register" address="0x40023C14" resetvalue="0x0FFFAAED" access="rw">
				<field bitoffset="0" bitlength="1" name="OPTLOCK" description="Option lock"/>
				<field bitoffset="2" bitlength="2" name="BOR_LEV" description="BOR_LEV[1:0] bits (BOR reset level)">
					<interpretation key="0" text="BOR Level 3 (VBOR3), reset threshold level for 2.70 to 3.60 V voltage range"/>
					<interpretation key="1" text="BOR Level 2 (VBOR2), reset threshold level for 2.40 to 2.70 V voltage range"/>
					<interpretation key="2" text="BOR Level 1 (VBOR1), reset threshold level for 2.10 to 2.40 V voltage range"/>
					<interpretation key="3" text="BOR off (VBOR0), reset threshold level for 1.80 to 2.10 V voltage range"/>
				</field>
				<field bitoffset="5" bitlength="3" name="USER" description="User option bytes">
					<interpretation key="1" text="WDG_SW"/>
					<interpretation key="2" text="NRST_STOP"/>
					<interpretation key="4" text="NRST_STDBY"/>
				</field>
				<field bitoffset="8" bitlength="8" name="RDP" description="Read protect"/>
				<field bitoffset="16" bitlength="12" name="NWRP" description="Not write protect"/>
			</register>
			<register name="FLASH_RDP_USER" description="Read protection and user option bytes" address="0x1FFFC000" resetvalue="0x0FFFAAED" access="r">
				<field bitoffset="2" bitlength="2" name="BOR_LEV" description="BOR_LEV[1:0] bits (BOR reset Level)">
					<interpretation key="0" text="BOR Level 3 (VBOR3), reset threshold level for 2.70 to 3.60 V voltage range"/>
					<interpretation key="1" text="BOR Level 2 (VBOR2), reset threshold level for 2.40 to 2.70 V voltage range"/>
					<interpretation key="2" text="BOR Level 1 (VBOR1), reset threshold level for 2.10 to 2.40 V voltage range"/>
					<interpretation key="3" text="BOR off (VBOR0), reset threshold level for 1.80 to 2.10 V voltage range"/>
				</field>
				<field bitoffset="5" bitlength="1" name="WDG_SW" description="Hardware watchdog enable"/>
				<field bitoffset="6" bitlength="1" name="NRST_STOP" description="Reset generated when entering the Stop mode"/>
				<field bitoffset="7" bitlength="1" name="NRST_STDBY" description="Reset generated when entering the Standby mode"/>
				<field bitoffset="8" bitlength="8" name="RDP" description="BOR_LEV[1:0] bits (Read protection option byte)">
					<interpretation key="170" text="Level 0, no protection"/>
					<interpretation key="204" text="Level 2, chip protection (debug and boot from RAM features disabled)"/>
					<interpretation key="0" text="Level 1, read protection of memories (debug features limited)"/>
				</field>
			</register>
			<register name="FLASH_NWRP" description="Flash memory write protection option byte" address="0x1FFFC008" access="r">
				<field bitoffset="0" bitlength="12" name="NWRPI" description="Flash memory write protection bits"/>
			</register>
		</registergroup>
	</group>
	<group name="CPU" description="Core peripherals">
		<registergroup name="MPU" description="MPU registers">
			<register name="MPU_TYPER" description="Type register" address="0xE000ED90" resetvalue="0x00000800" access="r">
				<field bitoffset="0" bitlength="1" name="SEPARATE" description="Separate flag"/>
				<field bitoffset="8" bitlength="8" name="DREGION" description="DREGION[7:0] bits (Number of MPU data regions)"/>
				<field bitoffset="16" bitlength="8" name="IREGION" description="IREGION[7:0] bits (Number of MPU instruction regions)"/>
			</register>
			<register name="MPU_CIRL" description="Control register" address="0xE000ED94" access="rw">
				<field bitoffset="0" bitlength="1" name="ENABLE" description="Enables the MPU"/>
				<field bitoffset="1" bitlength="1" name="HFNMIENA" description="Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers"/>
				<field bitoffset="2" bitlength="1" name="PRIVDEFENA" description="Enable priviliged software access to default memory map"/>
			</register>
			<register name="MPU_RNR" description="Region number register" address="0xE000ED98" access="rw">
				<field bitoffset="0" bitlength="8" name="REGION" description="REGION[7:0] bits (MPU region)"/>
			</register>
			<register name="MPU_RBAR" description="Region base address register" address="0xE000ED9C" access="rw">
				<field bitoffset="0" bitlength="4" name="REGION" description="REGION[3:0] bits (MPU region field)"/>
				<field bitoffset="4" bitlength="1" name="VALID" description="MPU region number valid"/>
				<field bitoffset="5" bitlength="26" name="ADDR" description="ADDR[25:0] bits (Region base address field)"/>
			</register>
			<register name="MPU_RASR" description="Region attribute and size register" address="0xE000EDA0" access="rw">
				<field bitoffset="0" bitlength="1" name="ENABLE" description="Region enable bit"/>
				<field bitoffset="1" bitlength="6" name="SIZE" description="SIZE[5:0] bits (Size of the MPU protection region)"/>
				<field bitoffset="8" bitlength="8" name="SRD" description="SRD[7:0] bits (Subregion disable bits)"/>
				<field bitoffset="16" bitlength="1" name="B" description="Memory attribute"/>
				<field bitoffset="17" bitlength="1" name="C" description="Memory attribute"/>
				<field bitoffset="18" bitlength="1" name="S" description="Shareable memory attribute"/>
				<field bitoffset="19" bitlength="3" name="TEX" description="TEX[2:0] bits (Memory attribute)"/>
				<field bitoffset="24" bitlength="3" name="AP" description="AP[2:0] bits (Access permission)"/>
				<field bitoffset="28" bitlength="1" name="XN" description="Instruction access disable bit"/>
			</register>
		</registergroup>
		<registergroup name="NVIC" description="NVIC registers">
			<register name="NVIC_ISER0" description="Interrupt set-enable register 0" address="0xE000E100" access="rw">
				<field bitoffset="0" bitlength="32" name="SETENA" description="SETENA[31:0] bits (Interrupt set-enable bits)"/>
			</register>
			<register name="NVIC_ISER1" description="Interrupt set-enable register 1" address="0xE000E104" access="rw">
				<field bitoffset="0" bitlength="32" name="SETENA" description="SETENA[63:32] bits (Interrupt set-enable bits)"/>
			</register>
			<register name="NVIC_ISER2" description="Interrupt set-enable register 2" address="0xE000E108" access="rw">
				<field bitoffset="0" bitlength="16" name="SETENA" description="SETENA[80:64] bits (Interrupt set-enable bits)"/>
			</register>
			<register name="NVIC_ICER0" description="Interrupt clear-enable register 0" address="0xE000E180" access="rc_w1">
				<field bitoffset="0" bitlength="32" name="CLRENA" description="CLRENA[31:0] bits (Interrupt clear-enable bits)"/>
			</register>
			<register name="NVIC_ICER1" description="Interrupt clear-enable register 1" address="0xE000E184" access="rc_w1">
				<field bitoffset="0" bitlength="32" name="CLRENA" description="CLRENA[63:32] bits (Interrupt clear-enable bits)"/>
			</register>
			<register name="NVIC_ICER2" description="Interrupt clear-enable register 2" address="0xE000E188" access="rc_w1">
				<field bitoffset="0" bitlength="16" name="CLRENA" description="CLRENA[80:64] bits (Interrupt clear-enable bits)"/>
			</register>
			<register name="NVIC_ISPR0" description="Interrupt set-pending register 0" address="0xE000E200" access="rw">
				<field bitoffset="0" bitlength="32" name="SETPEND" description="SETPEND[31:0] bits (Interrupt set-pending bits)"/>
			</register>
			<register name="NVIC_ISPR1" description="Interrupt set-pending register 1" address="0xE000E204" access="rw">
				<field bitoffset="0" bitlength="32" name="SETPEND" description="SETPEND[63:32] bits (Interrupt set-pending bits)"/>
			</register>
			<register name="NVIC_ISPR2" description="Interrupt set-pending register 2" address="0xE000E208" access="rw">
				<field bitoffset="0" bitlength="16" name="SETPEND" description="SETPEND[80:64] bits (Interrupt set-pending bits)"/>
			</register>
			<register name="NVIC_ICPR0" description="Interrupt clear-pending register 0" address="0xE000E280" access="rc_w1">
				<field bitoffset="0" bitlength="32" name="CLRPEND" description="CLRPEND[31:0] bits (Interrupt clear-pending bits)"/>
			</register>
			<register name="NVIC_ICPR1" description="Interrupt clear-pending register 1" address="0xE000E284" access="rc_w1">
				<field bitoffset="0" bitlength="32" name="CLRPEND" description="CLRPEND[63:32] bits (Interrupt clear-pending bits)"/>
			</register>
			<register name="NVIC_ICPR2" description="Interrupt clear-pending register 2" address="0xE000E288" access="rc_w1">
				<field bitoffset="0" bitlength="16" name="CLRPEND" description="CLRPEND[80:64] bits (Interrupt clear-pendinge bits)"/>
			</register>
			<register name="NVIC_IABR0" description="Interrupt active bit register 0" address="0xE000E300" access="r">
				<field bitoffset="0" bitlength="32" name="ACTIVE" description="ACTIVE[31:0] bits (Interrupt active flags)"/>
			</register>
			<register name="NVIC_IABR1" description="Interrupt active bit register 1" address="0xE000E304" access="r">
				<field bitoffset="0" bitlength="32" name="ACTIVE" description="ACTIVE[63:32] bits (Interrupt active flags)"/>
			</register>
			<register name="NVIC_IABR2" description="Interrupt active bit register 2" address="0xE000E308" access="r">
				<field bitoffset="0" bitlength="16" name="ACTIVE" description="ACTIVE[80:64] bits (Interrupt active flags)"/>
			</register>
			<register name="NVIC_IPR0" description="Interrupt priority register 0" address="0xE000E400" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[0]" description="IP[0][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[1]" description="IP[1][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[2]" description="IP[2][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[3]" description="IP[3][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR1" description="Interrupt priority register 1" address="0xE000E404" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[4]" description="IP[4][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[5]" description="IP[5][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[6]" description="IP[6][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[7]" description="IP[7][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR2" description="Interrupt priority register 2" address="0xE000E408" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[8]" description="IP[8][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[9]" description="IP[9][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[10]" description="IP[10][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[11]" description="IP[11][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR3" description="Interrupt priority register 3" address="0xE000E40C" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[12]" description="IP[12][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[13]" description="IP[13][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[14]" description="IP[14][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[15]" description="IP[15][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR4" description="Interrupt priority register 4" address="0xE000E410" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[16]" description="IP[16][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[17]" description="IP[17][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[18]" description="IP[18][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[19]" description="IP[19][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR5" description="Interrupt priority register 5" address="0xE000E414" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[20]" description="IP[20][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[21]" description="IP[21][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[22]" description="IP[22][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[23]" description="IP[23][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR6" description="Interrupt priority register 6" address="0xE000E418" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[24]" description="IP[24][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[25]" description="IP[25][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[26]" description="IP[26][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[27]" description="IP[27][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR7" description="Interrupt priority register 7" address="0xE000E41C" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[28]" description="IP[28][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[29]" description="IP[29][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[30]" description="IP[30][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[31]" description="IP[31][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR8" description="Interrupt priority register 8" address="0xE000E420" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[32]" description="IP[32][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[33]" description="IP[33][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[34]" description="IP[34][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[35]" description="IP[35][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR9" description="Interrupt priority register 9" address="0xE000E424" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[36]" description="IP[36][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[37]" description="IP[37][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[38]" description="IP[38][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[39]" description="IP[39][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR10" description="Interrupt priority register 10" address="0xE000E428" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[40]" description="IP[40][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[41]" description="IP[41][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[42]" description="IP[42][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[43]" description="IP[43][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR11" description="Interrupt priority register 11" address="0xE000E42C" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[44]" description="IP[44][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[45]" description="IP[45][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[46]" description="IP[46][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[47]" description="IP[47][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR12" description="Interrupt priority register 12" address="0xE000E430" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[48]" description="IP[48][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[49]" description="IP[49][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[50]" description="IP[50][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[51]" description="IP[51][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR13" description="Interrupt priority register 13" address="0xE000E434" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[52]" description="IP[52][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[53]" description="IP[53][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[54]" description="IP[54][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[55]" description="IP[55][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR14" description="Interrupt priority register 14" address="0xE000E438" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[56]" description="IP[56][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[57]" description="IP[57][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[58]" description="IP[58][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[59]" description="IP[59][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR15" description="Interrupt priority register 15" address="0xE000E43C" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[60]" description="IP[60][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[61]" description="IP[61][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[62]" description="IP[62][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[63]" description="IP[63][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR16" description="Interrupt priority register 16" address="0xE000E440" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[64]" description="IP[64][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[65]" description="IP[65][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[66]" description="IP[66][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[67]" description="IP[67][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR17" description="Interrupt priority register 17" address="0xE000E444" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[68]" description="IP[68][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[69]" description="IP[69][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[70]" description="IP[70][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[71]" description="IP[71][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR18" description="Interrupt priority register 18" address="0xE000E448" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[72]" description="IP[72][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[73]" description="IP[73][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[74]" description="IP[74][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[75]" description="IP[75][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR19" description="Interrupt priority register 19" address="0xE000E44C" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[76]" description="IP[76][7:0] bits (Interrupt priority)"/>
				<field bitoffset="8" bitlength="8" name="IP[77]" description="IP[77][7:0] bits (Interrupt priority)"/>
				<field bitoffset="16" bitlength="8" name="IP[78]" description="IP[78][7:0] bits (Interrupt priority)"/>
				<field bitoffset="24" bitlength="8" name="IP[79]" description="IP[79][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_IPR20" description="Interrupt priority register 20" address="0xE000E450" access="rw">
				<field bitoffset="0" bitlength="8" name="IP[80]" description="IP[80][7:0] bits (Interrupt priority)"/>
			</register>
			<register name="NVIC_STIR" description="Software trigger interrupt register" address="0xE000EF00" access="rw">
				<field bitoffset="0" bitlength="8" name="INTID" description="INTID[7:0] bits (Software generated interrupt ID)"/>
			</register>
		</registergroup>
		<registergroup name="SCB" description="SCB registers">
			<register name="SCB_ACTLR" description="Auxiliary control register" address="0xE000E008" access="rw">
				<field bitoffset="0" bitlength="1" name="DISMCYCINT" description="Disables interrupt of multi-cycle instructions"/>
				<field bitoffset="1" bitlength="1" name="DISDEFWBUF" description="Disables write buffer use during default memory map accesses"/>
				<field bitoffset="2" bitlength="1" name="DISFOLD" description="Disables folding of IT instructions"/>
				<field bitoffset="8" bitlength="1" name="DISFPCA" description="Disables automatic update of CONTROL.FPCA"/>
				<field bitoffset="9" bitlength="1" name="DISOOFP" description="Disables floating point instructions completing out of order with respect to integer instructions"/>
			</register>
			<register name="SCB_CPUID" description="CPUID base register" address="0xE000ED00" resetvalue="0x410FC241" access="r">
				<field bitoffset="1" bitlength="4" name="REVISION" description="REVISION[3:0] bits (Revision number)"/>
				<field bitoffset="4" bitlength="12" name="PARTNO" description="PARTNO[11:0] bits (Part number of the processor core)"/>
				<field bitoffset="16" bitlength="4" name="CONSTANT" description="CONSTANT[3:0] bits (Reads as 0xF)"/>
				<field bitoffset="20" bitlength="4" name="VARIANT" description="VARIANT[3:0] bits (Variant number)"/>
				<field bitoffset="24" bitlength="8" name="IMPLEMENTER" description="IMPLEMENTER[7:0] bits (Implementer code)"/>
			</register>
			<register name="SCB_ICSR" description="Interrupt control and state register" address="0xE000ED04" access="rw">
				<field bitoffset="0" bitlength="9" name="VECTACTIVE" description="VECTACTIVE[8:0] bits (Active vector)"/>
				<field bitoffset="11" bitlength="1" name="RETTOBASE" description="Return to base level"/>
				<field bitoffset="12" bitlength="7" name="VECTPENDING" description="VECTPENDING[6:0] bits (Pending vector)"/>
				<field bitoffset="22" bitlength="1" name="ISRPENDING" description="Interrupt pending flag, excluding NMI and Faults"/>
				<field bitoffset="25" bitlength="1" name="PENDSTCLR" description="SysTick exception clear-pending bit"/>
				<field bitoffset="26" bitlength="1" name="PENDSTSET" description="SysTick exception set-pending bit"/>
				<field bitoffset="27" bitlength="1" name="PENDSVCLR" description="PendSV clear-pending bit"/>
				<field bitoffset="28" bitlength="1" name="PENDSVSET" description="PendSV set-pending bit"/>
				<field bitoffset="31" bitlength="1" name="NMIPENDSET" description="NMI set-pending bit"/>
			</register>
			<register name="SCB_VTOR" description="Vector table offset register" address="0xE000ED08" access="rw">
				<field bitoffset="9" bitlength="21" name="TBLOFF" description="TBLOFF[20:0] bits (Vector table base offset field)"/>
			</register>
			<register name="SCB_AIRCR" description="Application interrupt and reset control register" address="0xE000ED0C" resetvalue="0xFA050000" access="r">
				<field bitoffset="0" bitlength="1" name="VECTRESET" description="Reserved for Debug use"/>
				<field bitoffset="1" bitlength="1" name="VECTCLRACTIVE" description="Reserved for Debug use"/>
				<field bitoffset="2" bitlength="1" name="SYSRESETREQ" description="System reset request"/>
				<field bitoffset="8" bitlength="3" name="PRIGROUP" description="PRIGROUP[2:0] bits (Interrupt priority grouping field)"/>
				<field bitoffset="15" bitlength="1" name="ENDIANESS" description="Data endianness bit"/>
				<field bitoffset="16" bitlength="16" name="VECTKEYSTAT" description="VECTKEYSTAT[15:0] bits (Register key)"/>
			</register>
			<register name="SCB_SCR" description="System control register" address="0xE000ED10" access="rw">
				<field bitoffset="1" bitlength="1" name="SLEEPONEXIT" description="Configures sleep-on-exit when returning from Handler mode to Thread mode"/>
				<field bitoffset="2" bitlength="1" name="SLEEPDEEP" description="Controls whether the processor uses sleep or deep sleep"/>
				<field bitoffset="4" bitlength="1" name="SEVEONPEND" description="Send event on pending bit"/>
			</register>
			<register name="SCB_CCR" description="Configuration and control register" address="0xE000ED14" resetvalue="0x00000200" access="rw">
				<field bitoffset="0" bitlength="1" name="NONBASETHRDENA" description="Configures how the processor enters Thread mode"/>
				<field bitoffset="1" bitlength="1" name="USERSETMPEND" description="Enables unprivileged software access to the STIR"/>
				<field bitoffset="3" bitlength="1" name="UNALIGN_ TRP" description="Enables unaligned access traps"/>
				<field bitoffset="4" bitlength="1" name="DIV_0_TRP" description="Enables faulting or halting when divide by 0"/>
				<field bitoffset="8" bitlength="1" name="BFHFNMIGN" description="Enables handlers with priority -1 or -2 to ignore data bus faults"/>
				<field bitoffset="9" bitlength="1" name="STKALIGN" description="Configures stack alignment on exception entry"/>
			</register>
			<register name="SCB_SHPR1" description="System handler priority register 1" address="0xE000ED18" access="rw">
				<field bitoffset="0" bitlength="8" name="PRI_4" description="PRI_4[7:0] bits (Priority of system handler 4, memory management fault)"/>
				<field bitoffset="8" bitlength="8" name="PRI_5" description="PRI_5[7:0] bits (Priority of system handler 5, bus fault)"/>
				<field bitoffset="16" bitlength="8" name="PRI_6" description="PRI_6[7:0] bits (Priority of system handler 6, usage fault)"/>
			</register>
			<register name="SCB_SHPR2" description="System handler priority register 2" address="0xE000ED1C" access="rw">
				<field bitoffset="24" bitlength="8" name="PRI_11" description="PRI_11[7:0] bits (Priority of system handler 11, SVCall)"/>
			</register>
			<register name="SCB_SHPR3" description="System handler priority register 3" address="0xE000ED20" access="rw">
				<field bitoffset="16" bitlength="8" name="PRI_14" description="PRI_14[7:0] bits (Priority of system handler 14, PendSV)"/>
				<field bitoffset="24" bitlength="8" name="PRI_15" description="PRI_15[7:0] bits (Priority of system handler 15, SysTick exception)"/>
			</register>
			<register name="SCB_SHCSR" description="System handler control and state register" address="0xE000ED24" access="rw">
				<field bitoffset="0" bitlength="1" name="MEMFAULTACTA" description="Memory management fault exception active bit"/>
				<field bitoffset="1" bitlength="1" name="BUSFAULTACT" description="Bus fault exception active bit"/>
				<field bitoffset="3" bitlength="1" name="USGFAULTACT" description="Usage fault exception active bit"/>
				<field bitoffset="7" bitlength="1" name="SVCALLACT" description="SVC call active bit"/>
				<field bitoffset="8" bitlength="1" name="MONITORACT" description="Debug monitor active bit"/>
				<field bitoffset="10" bitlength="1" name="PENDSVACT" description="PendSV exception active bit"/>
				<field bitoffset="11" bitlength="1" name="SYSTICKACT" description="SysTick exception active bit"/>
				<field bitoffset="12" bitlength="1" name="USGFAULTPENDED" description="Usage fault exception pending bit"/>
				<field bitoffset="13" bitlength="1" name="MEMFAULTPENDED" description="Memory management fault exception pending bit"/>
				<field bitoffset="14" bitlength="1" name="BUSFAULTPENDED" description="Bus fault exception pending bit"/>
				<field bitoffset="15" bitlength="1" name="SVCALLPENDED" description="SVC call pending bit"/>
				<field bitoffset="16" bitlength="1" name="MEMFAULTENA" description="Memory management fault enable bit"/>
				<field bitoffset="17" bitlength="1" name="BUSFAULTENA" description="Bus fault enable bit"/>
				<field bitoffset="18" bitlength="1" name="USGFAULTENA" description="Usage fault enable bit"/>
			</register>
			<register name="SCB_CFSR" description="Configurable fault status register" address="0xE000ED28" access="rw">
				<field bitoffset="0" bitlength="1" name="IACCVIOL" description="Instruction access violation flag"/>
				<field bitoffset="1" bitlength="1" name="DACCVIOL" description="Data access violation flag"/>
				<field bitoffset="3" bitlength="1" name="MUNSTKERR" description="Memory manager fault on unstacking for a return from exception"/>
				<field bitoffset="4" bitlength="1" name="MSTKERR" description="Memory manager fault on stacking for exception entry"/>
				<field bitoffset="5" bitlength="1" name="MLSPERR" description="Memory manager fault on floating-point lazy state preservation"/>
				<field bitoffset="7" bitlength="1" name="MMARVALID" description="Memory Management Fault Address Register (MMAR) valid flag"/>
				<field bitoffset="8" bitlength="1" name="IBUSERR" description="Instruction bus error"/>
				<field bitoffset="9" bitlength="1" name="PRECISERR" description="Precise data bus error"/>
				<field bitoffset="10" bitlength="1" name="IMPRECISERR" description="Imprecise data bus error"/>
				<field bitoffset="11" bitlength="1" name="UNSTKERR" description="Bus fault on unstacking for a return from exception"/>
				<field bitoffset="12" bitlength="1" name="STKERR" description="Bus fault on stacking for exception entry"/>
				<field bitoffset="13" bitlength="1" name="LSPERR" description="Bus fault on floating-point lazy state preservation"/>
				<field bitoffset="15" bitlength="1" name="BFARVALID" description="Bus Fault Address Register (BFAR) valid flag"/>
				<field bitoffset="16" bitlength="1" name="UNDEFINSTR" description="Undefined instruction usage fault"/>
				<field bitoffset="17" bitlength="1" name="INVSTATE" description="Invalid state usage fault"/>
				<field bitoffset="18" bitlength="1" name="INVPC" description="Invalid PC load usage fault"/>
				<field bitoffset="19" bitlength="1" name="NOCP" description="No coprocessor usage fault"/>
				<field bitoffset="24" bitlength="1" name="UNALIGNED" description="Unaligned access usage fault"/>
				<field bitoffset="25" bitlength="1" name="DIVBYZERO" description="Divide by zero usage fault"/>
			</register>
			<register name="SCB_HFSR" description="Hard fault status register" address="0xE000ED2C" access="rw">
				<field bitoffset="1" bitlength="1" name="VECTTBL" description="Vector table hard fault"/>
				<field bitoffset="30" bitlength="1" name="FORCED" description="Forced hard fault"/>
				<field bitoffset="31" bitlength="1" name="DEBUG_VT" description="Reserved for Debug use"/>
			</register>
			<register name="SCB_MMFAR" description="Memory management fault address register" address="0xE000ED34" access="rw">
				<field bitoffset="0" bitlength="32" name="MMFAR" description="MMFAR[31:0] bits (Memory management fault address)"/>
			</register>
			<register name="SCB_BFAR" description="Bus fault address register" address="0xE000ED38" access="rw">
				<field bitoffset="0" bitlength="32" name="BFAR" description="BFAR[31:0] bits (Bus fault address)"/>
			</register>
			<register name="SCB_AFSR" description="Auxiliary fault status register" address="0xE000ED3C" access="rw">
				<field bitoffset="0" bitlength="32" name="IMPDEF" description="IMPDEF[31:0] bits (The AFSR contains additional system fault information)"/>
			</register>
		</registergroup>
		<registergroup name="STK" description="STK registers">
			<register name="STK_CTRL" description="Control register" address="0xE000E010" resetvalue="0x00000004" access="rw">
				<field bitoffset="0" bitlength="1" name="ENABLE" description="Counter enable"/>
				<field bitoffset="1" bitlength="1" name="TICKINT" description="SysTick exception request enable"/>
				<field bitoffset="2" bitlength="1" name="CLKSOURCE" description="Clock source selection"/>
				<field bitoffset="16" bitlength="1" name="COUNTFLAG" description="Timer counted to 0 since last time this was read"/>
			</register>
			<register name="STK_LOAD" description="Reload value register" address="0xE000E014" access="rw">
				<field bitoffset="0" bitlength="24" name="RELOAD" description="RELOAD[23:0] bits (Reload value)"/>
			</register>
			<register name="STK_VAL" description="Current value register" address="0xE000E018" access="rw">
				<field bitoffset="0" bitlength="24" name="CURRENT" description="CURRENT[23:0] bits (Current counter value)"/>
			</register>
			<register name="STK_CALIB" description="Calibration value register" address="0xE000E01C" access="r">
				<field bitoffset="0" bitlength="24" name="TENMS" description="TENMS[23:0] bits (Calibration value)"/>
				<field bitoffset="30" bitlength="1" name="SKEW" description="Indicates whether the TENMS value is exact"/>
				<field bitoffset="31" bitlength="1" name="NOREF" description="Indicates that a separate reference clock is provided"/>
			</register>
		</registergroup>
		<registergroup name="FPU" description="FPU registers">
			<register name="CPACR" description="Coprocessor access control register" address="0xE000ED88" access="rw">
				<field bitoffset="20" bitlength="2" name="CP10" description="CP10[1:0] bits (Access privileges for coprocessor 10)">
					<interpretation key="0" text="Access denied"/>
					<interpretation key="1" text="Privileged access only"/>
					<interpretation key="3" text="Full access"/>
				</field>
				<field bitoffset="22" bitlength="2" name="CP11" description="CP11[1:0] bits (Access privileges for coprocessor 11)">
					<interpretation key="0" text="Access denied"/>
					<interpretation key="1" text="Privileged access only"/>
					<interpretation key="3" text="Full access"/>
				</field>
			</register>
			<register name="FPCCR" description="Floating-point context control register" address="0xE000EF34" access="rw">
				<field bitoffset="0" bitlength="1" name="LSPACT" description="Lazy state preservation is active"/>
				<field bitoffset="1" bitlength="1" name="USER" description="Privilege level was user when the floating-point stack frame was allocated"/>
				<field bitoffset="3" bitlength="1" name="THREAD" description="Mode was Thread Mode when the floating-point stack frame was allocated"/>
				<field bitoffset="4" bitlength="1" name="HFRDY" description="Priority permitted setting the HardFault handler to the pending state"/>
				<field bitoffset="5" bitlength="1" name="MMRDY" description="MemManage is enabled and priority permitted"/>
				<field bitoffset="6" bitlength="1" name="BFRDY" description="BusFault is enabled and priority permitted"/>
				<field bitoffset="8" bitlength="1" name="MONRDY" description="DebugMonitor is enabled and priority permits setting MON_PEND"/>
				<field bitoffset="30" bitlength="1" name="LSPEN" description="Enable automatic lazy state preservation for floating-point contex"/>
				<field bitoffset="31" bitlength="1" name="ASPEN" description="Enables CONTROL[2] setting on execution of a floating-point instruction"/>
			</register>
			<register name="FPCAR" description="Floating-point context address register" address="0xE000EF38" access="rw">
				<field bitoffset="3" bitlength="29" name="ADDRESS" description="ADDRESS[28:0] bits (Location of unpopulated floating-point register space)"/>
			</register>
			<register name="FPDSCR" description="Floating-point default status control register" address="0xE000EF3C" access="rw">
				<field bitoffset="22" bitlength="2" name="RMode" description="RMode[1:0] bits (Default value for FPSCR.RMode)"/>
				<field bitoffset="24" bitlength="1" name="FZ" description="Default value for FPSCR.FZ"/>
				<field bitoffset="25" bitlength="1" name="DN" description="Default value for FPSCR.DN"/>
				<field bitoffset="26" bitlength="1" name="AHP" description="Default value for FPSCR.AHP"/>
			</register>
		</registergroup>
	</group>
</model>
