--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\FPGA\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf
ML605_FMCint_AD9284.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ADC = PERIOD TIMEGRP "ADCCLK" 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1676 paths analyzed, 123 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.394ns.
--------------------------------------------------------------------------------

Paths for end point adc_dco_div/counter_0 (SLICE_X31Y126.SR), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_11 (FF)
  Destination:          adc_dco_div/counter_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.339ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.093 - 0.113)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_11 to adc_dco_div/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y128.DQ     Tcko                  0.337   adc_dco_div/counter<11>
                                                       adc_dco_div/counter_11
    SLICE_X30Y130.C2     net (fanout=3)        0.875   adc_dco_div/counter<11>
    SLICE_X30Y130.COUT   Topcyc                0.340   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lut<2>
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.AMUX   Tcina                 0.247   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D3     net (fanout=1)        0.341   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D      Tilo                  0.068   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.SR     net (fanout=7)        0.618   adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.CLK    Tsrck                 0.513   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (1.505ns logic, 1.834ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_11 (FF)
  Destination:          adc_dco_div/counter_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.093 - 0.113)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_11 to adc_dco_div/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y128.DQ     Tcko                  0.337   adc_dco_div/counter<11>
                                                       adc_dco_div/counter_11
    SLICE_X30Y130.C2     net (fanout=3)        0.875   adc_dco_div/counter<11>
    SLICE_X30Y130.COUT   Topcyc                0.290   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lutdi1
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.AMUX   Tcina                 0.247   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D3     net (fanout=1)        0.341   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D      Tilo                  0.068   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.SR     net (fanout=7)        0.618   adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.CLK    Tsrck                 0.513   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (1.455ns logic, 1.834ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_2 (FF)
  Destination:          adc_dco_div/counter_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.282ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_2 to adc_dco_div/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y126.CQ     Tcko                  0.337   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_2
    SLICE_X30Y130.A1     net (fanout=2)        0.748   adc_dco_div/counter<2>
    SLICE_X30Y130.COUT   Topcya                0.410   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lut<0>
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.AMUX   Tcina                 0.247   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D3     net (fanout=1)        0.341   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D      Tilo                  0.068   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.SR     net (fanout=7)        0.618   adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.CLK    Tsrck                 0.513   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (1.575ns logic, 1.707ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point adc_dco_div/counter_1 (SLICE_X31Y126.SR), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_11 (FF)
  Destination:          adc_dco_div/counter_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.339ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.093 - 0.113)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_11 to adc_dco_div/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y128.DQ     Tcko                  0.337   adc_dco_div/counter<11>
                                                       adc_dco_div/counter_11
    SLICE_X30Y130.C2     net (fanout=3)        0.875   adc_dco_div/counter<11>
    SLICE_X30Y130.COUT   Topcyc                0.340   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lut<2>
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.AMUX   Tcina                 0.247   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D3     net (fanout=1)        0.341   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D      Tilo                  0.068   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.SR     net (fanout=7)        0.618   adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.CLK    Tsrck                 0.513   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (1.505ns logic, 1.834ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_11 (FF)
  Destination:          adc_dco_div/counter_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.093 - 0.113)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_11 to adc_dco_div/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y128.DQ     Tcko                  0.337   adc_dco_div/counter<11>
                                                       adc_dco_div/counter_11
    SLICE_X30Y130.C2     net (fanout=3)        0.875   adc_dco_div/counter<11>
    SLICE_X30Y130.COUT   Topcyc                0.290   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lutdi1
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.AMUX   Tcina                 0.247   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D3     net (fanout=1)        0.341   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D      Tilo                  0.068   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.SR     net (fanout=7)        0.618   adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.CLK    Tsrck                 0.513   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (1.455ns logic, 1.834ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_2 (FF)
  Destination:          adc_dco_div/counter_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.282ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_2 to adc_dco_div/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y126.CQ     Tcko                  0.337   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_2
    SLICE_X30Y130.A1     net (fanout=2)        0.748   adc_dco_div/counter<2>
    SLICE_X30Y130.COUT   Topcya                0.410   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lut<0>
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.AMUX   Tcina                 0.247   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D3     net (fanout=1)        0.341   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D      Tilo                  0.068   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.SR     net (fanout=7)        0.618   adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.CLK    Tsrck                 0.513   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (1.575ns logic, 1.707ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point adc_dco_div/counter_2 (SLICE_X31Y126.SR), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_11 (FF)
  Destination:          adc_dco_div/counter_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.339ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.093 - 0.113)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_11 to adc_dco_div/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y128.DQ     Tcko                  0.337   adc_dco_div/counter<11>
                                                       adc_dco_div/counter_11
    SLICE_X30Y130.C2     net (fanout=3)        0.875   adc_dco_div/counter<11>
    SLICE_X30Y130.COUT   Topcyc                0.340   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lut<2>
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.AMUX   Tcina                 0.247   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D3     net (fanout=1)        0.341   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D      Tilo                  0.068   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.SR     net (fanout=7)        0.618   adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.CLK    Tsrck                 0.513   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (1.505ns logic, 1.834ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_11 (FF)
  Destination:          adc_dco_div/counter_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.093 - 0.113)
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_11 to adc_dco_div/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y128.DQ     Tcko                  0.337   adc_dco_div/counter<11>
                                                       adc_dco_div/counter_11
    SLICE_X30Y130.C2     net (fanout=3)        0.875   adc_dco_div/counter<11>
    SLICE_X30Y130.COUT   Topcyc                0.290   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lutdi1
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.AMUX   Tcina                 0.247   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D3     net (fanout=1)        0.341   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D      Tilo                  0.068   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.SR     net (fanout=7)        0.618   adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.CLK    Tsrck                 0.513   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (1.455ns logic, 1.834ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_dco_div/counter_2 (FF)
  Destination:          adc_dco_div/counter_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.282ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_dco_clk rising at 0.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_dco_div/counter_2 to adc_dco_div/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y126.CQ     Tcko                  0.337   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_2
    SLICE_X30Y130.A1     net (fanout=2)        0.748   adc_dco_div/counter<2>
    SLICE_X30Y130.COUT   Topcya                0.410   adc_dco_div/Mcompar_n0001_cy<3>
                                                       adc_dco_div/Mcompar_n0001_lut<0>
                                                       adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.CIN    net (fanout=1)        0.000   adc_dco_div/Mcompar_n0001_cy<3>
    SLICE_X30Y131.AMUX   Tcina                 0.247   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D3     net (fanout=1)        0.341   adc_dco_div/Mcompar_n0001_cy<4>
    SLICE_X30Y131.D      Tilo                  0.068   adc_dco_div/Mcompar_n0001_cy<5>
                                                       adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.SR     net (fanout=7)        0.618   adc_dco_div/Mcompar_n0001_cy<5>
    SLICE_X31Y126.CLK    Tsrck                 0.513   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (1.575ns logic, 1.707ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ADC = PERIOD TIMEGRP "ADCCLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_dco_div/counter_0 (SLICE_X31Y126.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_dco_div/counter_0 (FF)
  Destination:          adc_dco_div/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_dco_clk rising at 4.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adc_dco_div/counter_0 to adc_dco_div/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y126.AQ     Tcko                  0.098   adc_dco_div/counter<3>
                                                       adc_dco_div/counter_0
    SLICE_X31Y126.A5     net (fanout=2)        0.066   adc_dco_div/counter<0>
    SLICE_X31Y126.CLK    Tah         (-Th)     0.017   adc_dco_div/counter<3>
                                                       adc_dco_div/Mcount_counter_lut<0>_INV_0
                                                       adc_dco_div/Mcount_counter_cy<3>
                                                       adc_dco_div/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_dco_div/counter_4 (SLICE_X31Y127.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_dco_div/counter_4 (FF)
  Destination:          adc_dco_div/counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_dco_clk rising at 4.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adc_dco_div/counter_4 to adc_dco_div/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y127.AQ     Tcko                  0.098   adc_dco_div/counter<7>
                                                       adc_dco_div/counter_4
    SLICE_X31Y127.A5     net (fanout=2)        0.066   adc_dco_div/counter<4>
    SLICE_X31Y127.CLK    Tah         (-Th)     0.017   adc_dco_div/counter<7>
                                                       adc_dco_div/counter<4>_rt
                                                       adc_dco_div/Mcount_counter_cy<7>
                                                       adc_dco_div/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_dco_div/counter_12 (SLICE_X31Y129.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_dco_div/counter_12 (FF)
  Destination:          adc_dco_div/counter_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_dco_clk rising at 4.000ns
  Destination Clock:    adc_dco_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adc_dco_div/counter_12 to adc_dco_div/counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y129.AQ     Tcko                  0.098   adc_dco_div/counter<15>
                                                       adc_dco_div/counter_12
    SLICE_X31Y129.A5     net (fanout=3)        0.066   adc_dco_div/counter<12>
    SLICE_X31Y129.CLK    Tah         (-Th)     0.017   adc_dco_div/counter<15>
                                                       adc_dco_div/counter<12>_rt
                                                       adc_dco_div/Mcount_counter_cy<15>
                                                       adc_dco_div/counter_12
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC = PERIOD TIMEGRP "ADCCLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.668ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: adc_dco_bufr/I
  Logical resource: adc_dco_bufr/I
  Location pin: BUFR_X0Y8.I
  Clock network: adc_dco_ibuf_s
--------------------------------------------------------------------------------
Slack: 2.592ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: adc_data_p_s<0>/CLK
  Logical resource: adc_input[0].i_data_ddr/CK
  Location pin: ILOGIC_X0Y173.CLK
  Clock network: adc_dco_clk
--------------------------------------------------------------------------------
Slack: 2.592ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: adc_data_p_s<0>/CLKB
  Logical resource: adc_input[0].i_data_ddr/CKB
  Location pin: ILOGIC_X0Y173.CLKB
  Clock network: adc_dco_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SystemClock = PERIOD TIMEGRP "PIN_SystemClock_200MHz" 200 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SystemClock = PERIOD TIMEGRP "PIN_SystemClock_200MHz" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: MAIN_200_CLK_MMCM/CLKIN1
  Logical resource: MAIN_200_CLK_MMCM/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: clock200
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: MAIN_200_CLK_MMCM/CLKIN1
  Logical resource: MAIN_200_CLK_MMCM/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: clock200
--------------------------------------------------------------------------------
Slack: 2.572ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: MAIN_200_CLK_MMCM/CLKOUT0
  Logical resource: MAIN_200_CLK_MMCM/CLKOUT0
  Location pin: MMCM_ADV_X0Y0.CLKOUT0
  Clock network: CLKOUT0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLKOUT0 = PERIOD TIMEGRP "CLKOUT0" TS_SystemClock * 1.25 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1590 paths analyzed, 123 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.511ns.
--------------------------------------------------------------------------------

Paths for end point adc_clock_div/counter_0 (SLICE_X86Y105.SR), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_17 (FF)
  Destination:          adc_clock_div/counter_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.087 - 0.111)
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_17 to adc_clock_div/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y109.BQ     Tcko                  0.337   adc_clock_div/counter<19>
                                                       adc_clock_div/counter_17
    SLICE_X87Y108.D2     net (fanout=3)        0.862   adc_clock_div/counter<17>
    SLICE_X87Y108.COUT   Topcyd                0.319   adc_clock_div/Mcompar_n0001_cy<3>
                                                       adc_clock_div/Mcompar_n0001_lut<3>
                                                       adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.CIN    net (fanout=1)        0.000   adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.AMUX   Tcina                 0.248   adc_clock_div/Mcompar_n0001_cy<4>
                                                       adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D6     net (fanout=1)        0.350   adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D      Tilo                  0.068   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.SR     net (fanout=7)        0.731   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.CLK    Tsrck                 0.513   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (1.485ns logic, 1.943ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_17 (FF)
  Destination:          adc_clock_div/counter_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.385ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.087 - 0.111)
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_17 to adc_clock_div/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y109.BQ     Tcko                  0.337   adc_clock_div/counter<19>
                                                       adc_clock_div/counter_17
    SLICE_X87Y108.D2     net (fanout=3)        0.862   adc_clock_div/counter<17>
    SLICE_X87Y108.COUT   Topcyd                0.276   adc_clock_div/Mcompar_n0001_cy<3>
                                                       adc_clock_div/Mcompar_n0001_lutdi2
                                                       adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.CIN    net (fanout=1)        0.000   adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.AMUX   Tcina                 0.248   adc_clock_div/Mcompar_n0001_cy<4>
                                                       adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D6     net (fanout=1)        0.350   adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D      Tilo                  0.068   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.SR     net (fanout=7)        0.731   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.CLK    Tsrck                 0.513   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.442ns logic, 1.943ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_2 (FF)
  Destination:          adc_clock_div/counter_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.367ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_2 to adc_clock_div/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y105.CQ     Tcko                  0.337   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_2
    SLICE_X87Y108.A2     net (fanout=2)        0.711   adc_clock_div/counter<2>
    SLICE_X87Y108.COUT   Topcya                0.409   adc_clock_div/Mcompar_n0001_cy<3>
                                                       adc_clock_div/Mcompar_n0001_lut<0>
                                                       adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.CIN    net (fanout=1)        0.000   adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.AMUX   Tcina                 0.248   adc_clock_div/Mcompar_n0001_cy<4>
                                                       adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D6     net (fanout=1)        0.350   adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D      Tilo                  0.068   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.SR     net (fanout=7)        0.731   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.CLK    Tsrck                 0.513   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (1.575ns logic, 1.792ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_clock_div/counter_1 (SLICE_X86Y105.SR), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_17 (FF)
  Destination:          adc_clock_div/counter_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.087 - 0.111)
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_17 to adc_clock_div/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y109.BQ     Tcko                  0.337   adc_clock_div/counter<19>
                                                       adc_clock_div/counter_17
    SLICE_X87Y108.D2     net (fanout=3)        0.862   adc_clock_div/counter<17>
    SLICE_X87Y108.COUT   Topcyd                0.319   adc_clock_div/Mcompar_n0001_cy<3>
                                                       adc_clock_div/Mcompar_n0001_lut<3>
                                                       adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.CIN    net (fanout=1)        0.000   adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.AMUX   Tcina                 0.248   adc_clock_div/Mcompar_n0001_cy<4>
                                                       adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D6     net (fanout=1)        0.350   adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D      Tilo                  0.068   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.SR     net (fanout=7)        0.731   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.CLK    Tsrck                 0.513   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (1.485ns logic, 1.943ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_17 (FF)
  Destination:          adc_clock_div/counter_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.385ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.087 - 0.111)
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_17 to adc_clock_div/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y109.BQ     Tcko                  0.337   adc_clock_div/counter<19>
                                                       adc_clock_div/counter_17
    SLICE_X87Y108.D2     net (fanout=3)        0.862   adc_clock_div/counter<17>
    SLICE_X87Y108.COUT   Topcyd                0.276   adc_clock_div/Mcompar_n0001_cy<3>
                                                       adc_clock_div/Mcompar_n0001_lutdi2
                                                       adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.CIN    net (fanout=1)        0.000   adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.AMUX   Tcina                 0.248   adc_clock_div/Mcompar_n0001_cy<4>
                                                       adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D6     net (fanout=1)        0.350   adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D      Tilo                  0.068   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.SR     net (fanout=7)        0.731   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.CLK    Tsrck                 0.513   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.442ns logic, 1.943ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_2 (FF)
  Destination:          adc_clock_div/counter_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.367ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_2 to adc_clock_div/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y105.CQ     Tcko                  0.337   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_2
    SLICE_X87Y108.A2     net (fanout=2)        0.711   adc_clock_div/counter<2>
    SLICE_X87Y108.COUT   Topcya                0.409   adc_clock_div/Mcompar_n0001_cy<3>
                                                       adc_clock_div/Mcompar_n0001_lut<0>
                                                       adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.CIN    net (fanout=1)        0.000   adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.AMUX   Tcina                 0.248   adc_clock_div/Mcompar_n0001_cy<4>
                                                       adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D6     net (fanout=1)        0.350   adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D      Tilo                  0.068   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.SR     net (fanout=7)        0.731   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.CLK    Tsrck                 0.513   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (1.575ns logic, 1.792ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_clock_div/counter_2 (SLICE_X86Y105.SR), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_17 (FF)
  Destination:          adc_clock_div/counter_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.428ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.087 - 0.111)
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_17 to adc_clock_div/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y109.BQ     Tcko                  0.337   adc_clock_div/counter<19>
                                                       adc_clock_div/counter_17
    SLICE_X87Y108.D2     net (fanout=3)        0.862   adc_clock_div/counter<17>
    SLICE_X87Y108.COUT   Topcyd                0.319   adc_clock_div/Mcompar_n0001_cy<3>
                                                       adc_clock_div/Mcompar_n0001_lut<3>
                                                       adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.CIN    net (fanout=1)        0.000   adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.AMUX   Tcina                 0.248   adc_clock_div/Mcompar_n0001_cy<4>
                                                       adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D6     net (fanout=1)        0.350   adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D      Tilo                  0.068   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.SR     net (fanout=7)        0.731   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.CLK    Tsrck                 0.513   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (1.485ns logic, 1.943ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_17 (FF)
  Destination:          adc_clock_div/counter_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.385ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.087 - 0.111)
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_17 to adc_clock_div/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y109.BQ     Tcko                  0.337   adc_clock_div/counter<19>
                                                       adc_clock_div/counter_17
    SLICE_X87Y108.D2     net (fanout=3)        0.862   adc_clock_div/counter<17>
    SLICE_X87Y108.COUT   Topcyd                0.276   adc_clock_div/Mcompar_n0001_cy<3>
                                                       adc_clock_div/Mcompar_n0001_lutdi2
                                                       adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.CIN    net (fanout=1)        0.000   adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.AMUX   Tcina                 0.248   adc_clock_div/Mcompar_n0001_cy<4>
                                                       adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D6     net (fanout=1)        0.350   adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D      Tilo                  0.068   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.SR     net (fanout=7)        0.731   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.CLK    Tsrck                 0.513   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.442ns logic, 1.943ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_clock_div/counter_2 (FF)
  Destination:          adc_clock_div/counter_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.367ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKOUT0_BUFG rising at 0.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.093ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc_clock_div/counter_2 to adc_clock_div/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y105.CQ     Tcko                  0.337   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_2
    SLICE_X87Y108.A2     net (fanout=2)        0.711   adc_clock_div/counter<2>
    SLICE_X87Y108.COUT   Topcya                0.409   adc_clock_div/Mcompar_n0001_cy<3>
                                                       adc_clock_div/Mcompar_n0001_lut<0>
                                                       adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.CIN    net (fanout=1)        0.000   adc_clock_div/Mcompar_n0001_cy<3>
    SLICE_X87Y109.AMUX   Tcina                 0.248   adc_clock_div/Mcompar_n0001_cy<4>
                                                       adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D6     net (fanout=1)        0.350   adc_clock_div/Mcompar_n0001_cy<4>
    SLICE_X87Y111.D      Tilo                  0.068   adc_clock_div/Mcompar_n0001_cy<5>
                                                       adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.SR     net (fanout=7)        0.731   adc_clock_div/Mcompar_n0001_cy<5>
    SLICE_X86Y105.CLK    Tsrck                 0.513   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (1.575ns logic, 1.792ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLKOUT0 = PERIOD TIMEGRP "CLKOUT0" TS_SystemClock * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_clock_div/counter_0 (SLICE_X86Y105.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_clock_div/counter_0 (FF)
  Destination:          adc_clock_div/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKOUT0_BUFG rising at 4.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adc_clock_div/counter_0 to adc_clock_div/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y105.AQ     Tcko                  0.098   adc_clock_div/counter<3>
                                                       adc_clock_div/counter_0
    SLICE_X86Y105.A5     net (fanout=2)        0.079   adc_clock_div/counter<0>
    SLICE_X86Y105.CLK    Tah         (-Th)     0.017   adc_clock_div/counter<3>
                                                       adc_clock_div/Mcount_counter_lut<0>_INV_0
                                                       adc_clock_div/Mcount_counter_cy<3>
                                                       adc_clock_div/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.081ns logic, 0.079ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_clock_div/counter_4 (SLICE_X86Y106.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_clock_div/counter_4 (FF)
  Destination:          adc_clock_div/counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKOUT0_BUFG rising at 4.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adc_clock_div/counter_4 to adc_clock_div/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y106.AQ     Tcko                  0.098   adc_clock_div/counter<7>
                                                       adc_clock_div/counter_4
    SLICE_X86Y106.A5     net (fanout=2)        0.079   adc_clock_div/counter<4>
    SLICE_X86Y106.CLK    Tah         (-Th)     0.017   adc_clock_div/counter<7>
                                                       adc_clock_div/counter<4>_rt
                                                       adc_clock_div/Mcount_counter_cy<7>
                                                       adc_clock_div/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.081ns logic, 0.079ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_clock_div/counter_8 (SLICE_X86Y107.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_clock_div/counter_8 (FF)
  Destination:          adc_clock_div/counter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKOUT0_BUFG rising at 4.000ns
  Destination Clock:    CLKOUT0_BUFG rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adc_clock_div/counter_8 to adc_clock_div/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y107.AQ     Tcko                  0.098   adc_clock_div/counter<11>
                                                       adc_clock_div/counter_8
    SLICE_X86Y107.A5     net (fanout=3)        0.079   adc_clock_div/counter<8>
    SLICE_X86Y107.CLK    Tah         (-Th)     0.017   adc_clock_div/counter<11>
                                                       adc_clock_div/counter<8>_rt
                                                       adc_clock_div/Mcount_counter_cy<11>
                                                       adc_clock_div/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      0.160ns (0.081ns logic, 0.079ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKOUT0 = PERIOD TIMEGRP "CLKOUT0" TS_SystemClock * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.571ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: CLKOUT0_BUFG/I0
  Logical resource: CLKOUT0_BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: CLKOUT0
--------------------------------------------------------------------------------
Slack: 3.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: adc_clock_div/counter<3>/CLK
  Logical resource: adc_clock_div/counter_0/CK
  Location pin: SLICE_X86Y105.CLK
  Clock network: CLKOUT0_BUFG
--------------------------------------------------------------------------------
Slack: 3.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: adc_clock_div/counter<3>/CLK
  Logical resource: adc_clock_div/counter_0/CK
  Location pin: SLICE_X86Y105.CLK
  Clock network: CLKOUT0_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SystemClock
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SystemClock                 |      5.000ns|      2.800ns|      4.389ns|            0|            0|            0|         1590|
| TS_CLKOUT0                    |      4.000ns|      3.511ns|          N/A|            0|            0|         1590|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ML605_SystemClock_200MHz_n
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
ML605_SystemClock_200MHz_n|    3.511|         |         |         |
ML605_SystemClock_200MHz_p|    3.511|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ML605_SystemClock_200MHz_p
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
ML605_SystemClock_200MHz_n|    3.511|         |         |         |
ML605_SystemClock_200MHz_p|    3.511|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_dco_in_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_dco_in_n   |    3.394|         |         |         |
adc_dco_in_p   |    3.394|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_dco_in_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_dco_in_n   |    3.394|         |         |         |
adc_dco_in_p   |    3.394|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3266 paths, 0 nets, and 215 connections

Design statistics:
   Minimum period:   3.511ns{1}   (Maximum frequency: 284.819MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 31 01:48:05 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 664 MB



