{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743980926561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743980926562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  6 20:08:46 2025 " "Processing started: Sun Apr  6 20:08:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743980926562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980926562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Coprocessor -c Coprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Coprocessor -c Coprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980926562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743980926816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743980926816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/transposicao_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file src/transposicao_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 transposicao_matriz " "Found entity 1: transposicao_matriz" {  } { { "src/transposicao_matriz.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/transposicao_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980933676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980933676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oposicao_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file src/oposicao_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 oposicao_matriz " "Found entity 1: oposicao_matriz" {  } { { "src/oposicao_matriz.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/oposicao_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980933677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980933677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplicacao_num_matriz.v 2 2 " "Found 2 design units, including 2 entities, in source file src/multiplicacao_num_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacao_num_matriz " "Found entity 1: multiplicacao_num_matriz" {  } { { "src/multiplicacao_num_matriz.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/multiplicacao_num_matriz.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980933677 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplicar_elemento " "Found entity 2: multiplicar_elemento" {  } { { "src/multiplicacao_num_matriz.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/multiplicacao_num_matriz.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980933677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980933677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE multiplicacao.v(7) " "Verilog HDL Declaration information at multiplicacao.v(7): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "src/multiplicacao.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/multiplicacao.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743980933678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/multiplicacao.v 1 1 " "Found 1 design units, including 1 entities, in source file src/multiplicacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicacao " "Found entity 1: multiplicacao" {  } { { "src/multiplicacao.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/multiplicacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980933678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980933678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/MatrixSubtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/MatrixSubtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatrixSubtractor " "Found entity 1: MatrixSubtractor" {  } { { "src/MatrixSubtractor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/MatrixSubtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980933679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980933679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/MatrixAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/MatrixAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatrixAdder " "Found entity 1: MatrixAdder" {  } { { "src/MatrixAdder.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/MatrixAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980933679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980933679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/determinante_3x3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/determinante_3x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 determinante_3x3 " "Found entity 1: determinante_3x3" {  } { { "src/determinante_3x3.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/determinante_3x3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980933680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980933680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/determinante_2x2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/determinante_2x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 determinante_2x2 " "Found entity 1: determinante_2x2" {  } { { "src/determinante_2x2.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/determinante_2x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980933680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980933680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/Alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "src/Alu.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980933681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980933681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryBlock.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoryBlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryBlock " "Found entity 1: MemoryBlock" {  } { { "MemoryBlock.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/MemoryBlock.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980933682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980933682 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Coprocessor.v(237) " "Verilog HDL information at Coprocessor.v(237): always construct contains both blocking and non-blocking assignments" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 237 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743980933683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Coprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file Coprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coprocessor " "Found entity 1: Coprocessor" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980933683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980933683 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Coprocessor " "Elaborating entity \"Coprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743980933738 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digit Coprocessor.v(28) " "Verilog HDL or VHDL warning at Coprocessor.v(28): object \"digit\" assigned a value but never read" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743980933739 "|Coprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Coprocessor.v(96) " "Verilog HDL assignment warning at Coprocessor.v(96): truncated value with size 32 to match size of target (8)" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743980933741 "|Coprocessor"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "k Coprocessor.v(90) " "Verilog HDL warning at Coprocessor.v(90): initial value for variable k should be constant" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 90 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1743980933755 "|Coprocessor"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "matrix_a_Send Coprocessor.v(90) " "Verilog HDL warning at Coprocessor.v(90): initial value for variable matrix_a_Send should be constant" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 90 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1743980933755 "|Coprocessor"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "matrix_b_Send Coprocessor.v(90) " "Verilog HDL warning at Coprocessor.v(90): initial value for variable matrix_b_Send should be constant" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 90 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1743980933755 "|Coprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Coprocessor.v(109) " "Verilog HDL assignment warning at Coprocessor.v(109): truncated value with size 32 to match size of target (26)" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743980933755 "|Coprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Coprocessor.v(135) " "Verilog HDL assignment warning at Coprocessor.v(135): truncated value with size 32 to match size of target (5)" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743980933756 "|Coprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Coprocessor.v(145) " "Verilog HDL assignment warning at Coprocessor.v(145): truncated value with size 32 to match size of target (7)" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743980933756 "|Coprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Coprocessor.v(160) " "Verilog HDL assignment warning at Coprocessor.v(160): truncated value with size 32 to match size of target (5)" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743980933773 "|Coprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Coprocessor.v(171) " "Verilog HDL assignment warning at Coprocessor.v(171): truncated value with size 32 to match size of target (7)" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743980933773 "|Coprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Coprocessor.v(183) " "Verilog HDL assignment warning at Coprocessor.v(183): truncated value with size 32 to match size of target (5)" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743980933774 "|Coprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Coprocessor.v(196) " "Verilog HDL assignment warning at Coprocessor.v(196): truncated value with size 32 to match size of target (7)" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743980933774 "|Coprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Coprocessor.v(208) " "Verilog HDL assignment warning at Coprocessor.v(208): truncated value with size 32 to match size of target (5)" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743980933774 "|Coprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Coprocessor.v(253) " "Verilog HDL assignment warning at Coprocessor.v(253): truncated value with size 32 to match size of target (5)" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743980933782 "|Coprocessor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "matrix_a_Send.data_a 0 Coprocessor.v(31) " "Net \"matrix_a_Send.data_a\" at Coprocessor.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743980933791 "|Coprocessor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "matrix_a_Send.waddr_a 0 Coprocessor.v(31) " "Net \"matrix_a_Send.waddr_a\" at Coprocessor.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743980933791 "|Coprocessor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "matrix_b_Send.data_a 0 Coprocessor.v(32) " "Net \"matrix_b_Send.data_a\" at Coprocessor.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743980933792 "|Coprocessor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "matrix_b_Send.waddr_a 0 Coprocessor.v(32) " "Net \"matrix_b_Send.waddr_a\" at Coprocessor.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743980933792 "|Coprocessor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "matrix_a_Send.we_a 0 Coprocessor.v(31) " "Net \"matrix_a_Send.we_a\" at Coprocessor.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743980933792 "|Coprocessor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "matrix_b_Send.we_a 0 Coprocessor.v(32) " "Net \"matrix_b_Send.we_a\" at Coprocessor.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "Coprocessor.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743980933792 "|Coprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:uut " "Elaborating entity \"Alu\" for hierarchy \"Alu:uut\"" {  } { { "Coprocessor.v" "uut" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980933994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixAdder Alu:uut\|MatrixAdder:adder " "Elaborating entity \"MatrixAdder\" for hierarchy \"Alu:uut\|MatrixAdder:adder\"" {  } { { "src/Alu.v" "adder" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980934044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixSubtractor Alu:uut\|MatrixSubtractor:subtractor " "Elaborating entity \"MatrixSubtractor\" for hierarchy \"Alu:uut\|MatrixSubtractor:subtractor\"" {  } { { "src/Alu.v" "subtractor" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980934059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transposicao_matriz Alu:uut\|transposicao_matriz:transpose " "Elaborating entity \"transposicao_matriz\" for hierarchy \"Alu:uut\|transposicao_matriz:transpose\"" {  } { { "src/Alu.v" "transpose" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980934076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oposicao_matriz Alu:uut\|oposicao_matriz:opposite " "Elaborating entity \"oposicao_matriz\" for hierarchy \"Alu:uut\|oposicao_matriz:opposite\"" {  } { { "src/Alu.v" "opposite" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980934083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicacao_num_matriz Alu:uut\|multiplicacao_num_matriz:multiplierScalar " "Elaborating entity \"multiplicacao_num_matriz\" for hierarchy \"Alu:uut\|multiplicacao_num_matriz:multiplierScalar\"" {  } { { "src/Alu.v" "multiplierScalar" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980934091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicar_elemento Alu:uut\|multiplicacao_num_matriz:multiplierScalar\|multiplicar_elemento:multiplicacao\[0\].mult " "Elaborating entity \"multiplicar_elemento\" for hierarchy \"Alu:uut\|multiplicacao_num_matriz:multiplierScalar\|multiplicar_elemento:multiplicacao\[0\].mult\"" {  } { { "src/multiplicacao_num_matriz.v" "multiplicacao\[0\].mult" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/multiplicacao_num_matriz.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980934104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicacao Alu:uut\|multiplicacao:matrix_multiplier " "Elaborating entity \"multiplicacao\" for hierarchy \"Alu:uut\|multiplicacao:matrix_multiplier\"" {  } { { "src/Alu.v" "matrix_multiplier" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980934111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 multiplicacao.v(66) " "Verilog HDL assignment warning at multiplicacao.v(66): truncated value with size 32 to match size of target (5)" {  } { { "src/multiplicacao.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/multiplicacao.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743980934119 "|Coprocessor|Alu:uut|multiplicacao:matrix_multiplier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 multiplicacao.v(71) " "Verilog HDL assignment warning at multiplicacao.v(71): truncated value with size 32 to match size of target (5)" {  } { { "src/multiplicacao.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/multiplicacao.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743980934119 "|Coprocessor|Alu:uut|multiplicacao:matrix_multiplier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 multiplicacao.v(75) " "Verilog HDL assignment warning at multiplicacao.v(75): truncated value with size 32 to match size of target (5)" {  } { { "src/multiplicacao.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/multiplicacao.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743980934119 "|Coprocessor|Alu:uut|multiplicacao:matrix_multiplier"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1743980934177 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1743980934177 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "result " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"result\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1743980934177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryBlock MemoryBlock:memory " "Elaborating entity \"MemoryBlock\" for hierarchy \"MemoryBlock:memory\"" {  } { { "Coprocessor.v" "memory" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980934202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryBlock:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryBlock:memory\|altsyncram:altsyncram_component\"" {  } { { "MemoryBlock.v" "altsyncram_component" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/MemoryBlock.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980934272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryBlock:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryBlock:memory\|altsyncram:altsyncram_component\"" {  } { { "MemoryBlock.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/MemoryBlock.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980934282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryBlock:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryBlock:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934282 ""}  } { { "MemoryBlock.v" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/MemoryBlock.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743980934282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mln1 " "Found entity 1: altsyncram_mln1" {  } { { "db/altsyncram_mln1.tdf" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/altsyncram_mln1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980934318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980934318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mln1 MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_mln1:auto_generated " "Elaborating entity \"altsyncram_mln1\" for hierarchy \"MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_mln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980934318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uqd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uqd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uqd2 " "Found entity 1: altsyncram_uqd2" {  } { { "db/altsyncram_uqd2.tdf" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/altsyncram_uqd2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743980934359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980934359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uqd2 MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_mln1:auto_generated\|altsyncram_uqd2:altsyncram1 " "Elaborating entity \"altsyncram_uqd2\" for hierarchy \"MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_mln1:auto_generated\|altsyncram_uqd2:altsyncram1\"" {  } { { "db/altsyncram_mln1.tdf" "altsyncram1" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/altsyncram_mln1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980934359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_mln1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_mln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_mln1.tdf" "mgl_prim2" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/altsyncram_mln1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980934972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_mln1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_mln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_mln1.tdf" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/altsyncram_mln1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980934985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_mln1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_mln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743980934985 ""}  } { { "db/altsyncram_mln1.tdf" "" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/altsyncram_mln1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743980934985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_mln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_mln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980935200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_mln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_mln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980935416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_mln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"MemoryBlock:memory\|altsyncram:altsyncram_component\|altsyncram_mln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "/home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743980935622 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "det_calculator determinante_5x5 " "Node instance \"det_calculator\" instantiates undefined entity \"determinante_5x5\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "src/Alu.v" "det_calculator" { Text "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v" 74 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1743980935692 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/output_files/Coprocessor.map.smsg " "Generated suppressed messages file /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/output_files/Coprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980935765 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743980936351 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr  6 20:08:56 2025 " "Processing ended: Sun Apr  6 20:08:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743980936351 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743980936351 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743980936351 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980936351 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 24 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 24 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743980936990 ""}
