@string{acm:comm = "Communications of the {ACM}"}
@string{acm:tocs = "{ACM} Transactions on Computer Systems"}
@string{acm:tpls = "{ACM} Transactions on Programming Languages and Systems"}
@string{acm:can = "{ACM} Computer Architecture News"}
@string{ibm:jrd = "{IBM} Journal of Research and Development"}
@string{ibm:twp = "{IBM} Technical White Paper"}
@string{ieee:comp = "{IEEE} Computer"}
@string{ieee:micro = "{IEEE} Micro"}
@string{ieee:toc = "{IEEE} Transactions on Computers"}
@string{ieee:toec = "{IEEE} Transactions on Electronic Computers"}
@string{ieee:tose = "{IEEE} Transactions on Software Engineering"}
@string{ieee:tpds = "{IEEE} Transactions on Parallel and Distributed Systems"}
@string{ijpp = "Int'l. Journal of Parallel Programming"}
@string{intel:tj = "Intel Technology Journal"}
@string{jpdc = "Journal of Parallel and Distributed Computing"}
@string{siam:jssc = "{SIAM} Journal of Scientific Statistical Computing"}
@string{spe = "Software--Practice and Experience"}
@string{letters = "Computer Architecture Letters"}
@string{jilp = "Journal of Instruction-Level Parallelism"}
@string{taco = "{IEEE} Transactions on Architecture and Code Optimization"}
@string{tods = "{ACM} Transactions on Database Systems"}

@string{acm:pldi89 = "Proc. of the {ACM SIGPLAN'89} Conf. on Programming Language Design and Implementation"}
@string{acm:pldi90 = "Proc. of the {ACM SIGPLAN'90} Conf. on Programming Language Design and Implementation"}
@string{acm:pldi91 = "Proc. of the {ACM SIGPLAN'91} Conf. on Programming Language Design and Implementation"}
@string{acm:pldi92 = "Proc. of the {ACM SIGPLAN'92} Conf. on Programming Language Design and Implementation"}
@string{acm:pldi93 = "Proc. of the {ACM SIGPLAN'93} Conf. on Programming Language Design and Implementation"}
@string{acm:pldi94 = "PLDI"}
@string{acm:pldi97 = "Proc. of the {ACM SIGPLAN'97} Conf. on Programming Language Design and Implementation"}
@string{pldi02 = "Proc. of the {ACM SIGPLAN} 2002 Conf. on Programming Language Design and Implementation"}
@string{pldi10 = "Proc. of the {ACM SIGPLAN} 2010 Conf. on Programming Language Design and Implementation"}

@string{acm:ppl83 = "POPL-10"}
@string{acm:ppl90 = "POPL-17"}
@string{acm:ppl94 = "POPL-21"}

@string{asplos82 = "Proc. of the Symp. on Architectural Support for Programming Languages and Operating Systems"}
@string{asplos2 = "Proc. of the Second Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems"}
@string{asplos89 = "Proc. of the 2nd Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems"}
@string{asplos3 = "Third Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems"}
@string{asplos91 = "Proc. of the seventh Int'l. conference on Architectural support for programming languages and operating systems"}
@string{asplos92 = "Proc. of the 5th Int'l. conference on Architectural support for programming languages and operating systems"}
@string{asplos92_short = "ASPLOS-5"}
@string{asplos94 = "Proc. of the 6th Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems"}
@string{asplos96 = "Proc. of the 7th Int'l. conference on Architectural support for programming languages and operating systems"}
@string{asplos98 = "Proc. of the 8th Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems"}
@string{asplos02 = "Proc. of the 10th Int'l. conference on Architectural support for programming languages and operating systems"}
@string{asplos09 = "ASPLOS-XIV"}
@string{asplos10 = "ASPLOS-XV"}

@string{hicss87 = "Proc. of the Twentieth Hawaii Int'l. Conf. on System Sciences"}
@string{hicss90 = "Proc. of the Twenty-Third Hawaii Int'l. Conf. on System Sciences"}
@string{hicss91 = "Proc. of the Twenty-Fourth Hawaii Int'l. Conf. on System Sciences"}
@string{hicss93 = "Proc. of the Twenty-Sixth Hawaii Int'l. Conf. on System Sciences"}
@string{hicss94 = "Proc. of the Twenty-Seventh Hawaii Int'l. Conf. on System Sciences"}

@string{icpp = "Proc. of the Int'l. Conf. on Parallel Processing"}
@string{icpp78 = "Proc. of the 1978 Int'l. Conf. on Parallel Processing"}
@string{icpp87 = "ICPP-16"}
@string{icpp90 = "Proc. of the 1990 Int'l. Conf. on Parallel Processing"}
@string{icpp96 = "Proc. of the 1996 Int'l. Conf. on Parallel Processing"}
@string{icpp03 = "ICPP-32"}

@string{ics = "ICS"}
@string{ics89 = "ICS-3"}
@string{ics97 = "ICS-11"}
@string{ics98 = "ICS-12"}
@string{ics99 = "ICS-13"}
@string{ics00 = "ICS-14"}
@string{ics01 = "ICS-15"}
@string{ics02 = "ICS-16"}
@string{ics03 = "ICS-17"}
@string{ics04 = "ICS-18"}
@string{ics05 = "ICS-19"}
@string{ics06 = "ICS-20"}

@string{isca81 = "Proc. of the 8th annual Int'l. Symp. on Computer Architecture"}
@string{isca85 = "ISCA-12"}
@string{isca86 = "ISCA-13"}
@string{isca87 = "ISCA-14"}
@string{isca88 = "ISCA-15"}
@string{isca89 = "Proc. of the 16th annual Int'l. Symp. on Computer Architecture"}
@string{isca90 = "Proc. of the 17th annual Int'l. Symp. on Computer Architecture"}
@string{isca91 = "ISCA-18"}
@string{isca92 = "Proc. of the 19th annual Int'l. Symp. on Computer Architecture"}
@string{isca93 = "ISCA-20"}
@string{isca94 = "Proc. of the 21st annual Int'l. Symp. on Computer Architecture"}
@string{isca95 = "Proc. of the 22nd annual Int'l. Symp. on Computer Architecture"}
@string{isca96 = "ISCA-23"}
@string{isca97 = "Proc. of the 24th annual Int'l. Symp. on Computer Architecture"}
@string{isca98 = "Proc. of the 25th annual Int'l. Symp. on Computer Architecture"}
@string{isca99 = "Proc. of the 26th annual Int'l. Symp. on Computer Architecture"}
@string{isca00 = "Proc. of the 27th annual Int'l. Symp. on Computer Architecture"}
@string{isca01 = "Proc. of the 28th annual Int'l. Symp. on Computer Architecture"}
@string{isca02 = "Proc. of the 29th annual Int'l. Symp. on Computer Architecture"}
@string{isca03 = "Proc. of the 30th annual Int'l. Symp. on Computer Architecture"}
@string{isca04 = "ISCA-31"}
@string{isca05 = "ISCA-32"}
@string{isca06 = "ISCA-33"}
@string{isca08 = "Proc. of the 35th annual Int'l. Symp. on Computer Architecture"}
@string{isca10 = "Proc. of the 37th annual Int'l. Symp. on Computer Architecture"}

@string{ppopp91 = "Proc. of the 3rd {ACM} Sigplan Symp. on Principles and Practice of Parallel Programming"}
@string{ppopp08 = "Proc. of the 13th ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming"}
@string{ppopp09 = "Proc. of the 14th ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming"}
@string{ppopp10 = "Proc. of the 15th ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming"}
@string{ppopp11 = "Proc. of the 16th ACM SIGPLAN Symp. on Principles and Practice of Parallel Programming"}

@string{issc92 = "IEEE Journal of Solid-State Circuits"}
@string{issc98 = "IEEE Journal of Solid-State Circuits"}

@string{isscc97 = "1997 {IEEE} Int'l. Solid-State Circuits Conf. Digest of Technical Papers"}
@string{isscc99 = "1999 {IEEE} Int'l. Solid-State Circuits Conf. Digest of Technical Papers"}
@string{isscc01 = "2001 {IEEE} Int'l. Solid-State Circuits Conf. Digest of Technical Papers"}
		  
@string{super88 = "SC'88"}
@string{super89 = "SC'89"}
@string{super90 = "SC'90"}
@string{super91 = "Proc. of the 1991 ACM/IEEE conference on Supercomputing"}
@string{super92 = "SC'92"}
@string{super09 = "SC'09"}
@string{super10 = "SC'10"}
@string{super11 = "SC'11"}

@string{wlcpc91 = "Proc. of the 4th Workshop on Languages and Compilers for Parallel Computing"}
@string{wlcpc92 = "Proc. of the 5th Workshop on Languages and Compilers for Parallel Computing"}
@string{micro85 = "MICRO-18"}
@string{micro88 = "MICRO-21"}
@string{micro91 = "MICRO-24"}
@string{micro92 = "MICRO-25"}
@string{micro93 = "MICRO-26"}
@string{micro94 = "MICRO-27"}
@string{micro95 = "Proc. of the 28th Int'l. Symp. on Microarchitecture"}
@string{micro96 = "MICRO-29"}
@string{micro97 = "MICRO-30"}
@string{micro98 = "Proc. of the 31st Int'l. Symp. on Microarchitecture"}
@string{micro99 = "MICRO-32"}
@string{micro00 = "MICRO-33"}
@string{micro01 = "Proc. of the 34th Int'l. Symp. on Microarchitecture"}
@string{micro02 = "Proc. of the 35th Int'l. Symp. on Microarchitecture"}
@string{micro03 = "MICRO-36"}
@string{micro04 = "Proc. of the 37th Int'l. Symp. on Microarchitecture"}
@string{micro05 = "MICRO-38"}
@string{micro06 = "Proc. of the 39th Int'l. Symp. on Microarchitecture"}
@string{micro07 = "Proc. of the 40th Int'l. Symp. on Microarchitecture"}
@string{micro08 = "MICRO-41"}
@string{micro09 = "Proc. of the 42nd Int'l. Symp. on Microarchitecture"}
@string{micro10 = "Proc. of the 43rd Int'l. Symp. on Microarchitecture"}

@string{wmpi02 = "Second Workshop on Memory Performance Issues"}

@string{pact95 = "PACT-4"}
@string{pact96 = "Proc. of the 5th Int'l. Conf. on Parallel Architectures and Compilation Techniques"}
@string{pact97 = "PACT-6"}
@string{pact98 = "PACT-7"}
@string{pact99 = "PACT-8"}
@string{pact00 = "PACT-9"}
@string{pact01 = "Proc. of the 10th Int'l. Conf. on Parallel Architectures and Compilation Techniques"}
@string{pact02 = "PACT-11"}
@string{pact03 = "Proc. of the 12th Int'l. Conf. on Parallel Architectures and Compilation Techniques"}
@string{pact04 = "PACT-13"}
@string{pact05 = "PACT-14"}
@string{pact06 = "PACT-15"}
@string{pact07 = "PACT-16"}
@string{pact08 = "PACT-17"}
@string{pact09 = "PACT-18"}
@string{pact10 = "Proc. of the 19th Int'l. Conf. on Parallel Architectures and Compilation Techniques"}

@string{hpca95 = "HPCA-1"}
@string{hpca96 = "HPCA-2"}
@string{hpca97 = "HPCA-3"}
@string{hpca98 = "HPCA-4"}
@string{hpca99 = "Proc. of the 5th Int'l. Symp. on High Performance Computer Architecture"}
@string{hpca00 = "HPCA-6"}
@string{hpca01 = "HPCA-7"}
@string{hpca03 = "HPCA-9"}
@string{hpca04 = "Proc. of the 10th Int'l. Symp. on High Performance Computer Architecture"}
@string{hpca05 = "Proc. of the 11th Int'l. Symp. on High Performance Computer Architecture"}
@string{hpca06 = "HPCA-12"}
@string{hpca07 = "Proc. of the 13th Int'l. Symp. on High Performance Computer Architecture"}
@string{hpca08 = "HPCA-14"}
@string{hpca09 = "Proc. of the 15th Int'l. Symp. on High Performance Computer Architecture"}
@string{hpca10 = "Proc. of the 16th Int'l. Symp. on High Performance Computer Architecture"}

@string{ispass06 = "Proc. of the IEEE Int'l. Symp. on Performance Analysis of Systems and Software"}

@string{cgo06 = "Proc. of the 4th Int'l. Symp. on Code Generation and Optimization"}
@string{cgo07 = "CGO-5"}
@string{cgo08 = "CGO-6"}

@string{ispdc10 = "ISPDC-9"}

@string{iiswc09 = "IISWC'09"}
@string{iiswc10 = "IISWC'10"}
@string{iiswc12 = "IISWC'12"}

@string{sc07 = "Proceedings of the 2007 ACM/IEEE conference on Supercomputing"}


@string{isca81 = "ISCA-3"}
@string{isca82 = "ISCA-4"}
@string{isca83 = "ISCA-5"}
@string{isca84 = "ISCA-6"}
@string{isca85 = "ISCA-7"}
@string{isca86 = "ISCA-8"}
@string{isca87 = "ISCA-9"}
@string{isca88 = "ISCA-10"}
@string{isca89 = "ISCA-11"}
@string{isca90 = "ISCA-12"}
@string{isca91 = "ISCA-13"}
@string{isca92 = "ISCA-14"}
@string{isca93 = "ISCA-15"}
@string{isca94 = "ISCA-16"}
@string{isca95 = "ISCA-17"}
@string{isca96 = "ISCA-18"}
@string{isca97 = "ISCA-19"}
@string{isca98 = "ISCA-20"}
@string{isca99 = "ISCA-21"}
@string{isca00 = "ISCA-22"}
@string{isca01 = "ISCA-23"}
@string{isca02 = "ISCA-24"}
@string{isca03 = "ISCA-25"}
@string{isca04 = "ISCA-26"}
@string{isca05 = "ISCA-27"}
@string{isca06 = "ISCA-28"}
@string{isca07 = "ISCA-29"}
@string{isca08 = "ISCA-30"}
@string{isca09 = "ISCA-31"}
@string{isca10 = "ISCA-32"}
@string{isca11 = "ISCA-33"}
@string{micro85 = "MICRO-18"}
@string{micro86 = "MICRO-19"}
@string{micro87 = "MICRO-20"}
@string{micro88 = "MICRO-21"}
@string{micro89 = "MICRO-22"}
@string{micro90 = "MICRO-23"}
@string{micro91 = "MICRO-24"}
@string{micro92 = "MICRO-25"}
@string{micro93 = "MICRO-26"}
@string{micro94 = "MICRO-27"}
@string{micro95 = "MICRO-28"}
@string{micro96 = "MICRO-29"}
@string{micro97 = "MICRO-30"}
@string{micro98 = "MICRO-31"}
@string{micro99 = "MICRO-32"}
@string{micro00 = "MICRO-33"}
@string{micro01 = "MICRO-34"}
@string{micro02 = "MICRO-35"}
@string{micro03 = "MICRO-36"}
@string{micro04 = "MICRO-37"}
@string{micro05 = "MICRO-38"}
@string{micro06 = "MICRO-39"}
@string{micro07 = "MICRO-40"}
@string{micro08 = "MICRO-41"}
@string{micro09 = "MICRO-42"}
@string{micro10 = "MICRO-43"}
@string{hpca96 = "HPCA-2"}
@string{hpca97 = "HPCA-3"}
@string{hpca98 = "HPCA-4"}
@string{hpca99 = "HPCA-5"}
@string{hpca00 = "HPCA-6"}
@string{hpca01 = "HPCA-7"}
@string{hpca02 = "HPCA-8"}
@string{hpca03 = "HPCA-9"}
@string{hpca04 = "HPCA-10"}
@string{hpca05 = "HPCA-11"}
@string{hpca06 = "HPCA-12"}
@string{hpca07 = "HPCA-13"}
@string{hpca08 = "HPCA-14"}
@string{hpca09 = "HPCA-15"}
@string{hpca10 = "HPCA-16"}
@string{hpca11 = "HPCA-17"}
@string{hpca12 = "HPCA-18"}
@string{hpca95 = "HPCA-1"}



% End of Strings

@MANUAL{{NVIDIA} Copporation},
  title={CUDA Programming Guide},
  organization={NVIDIA},
  year={2007},
}

@MISC{aas05,
  TITLE = "{O(1) Scheduler}",
  HOWPUBLISHED = "http://joshaas.net/linux/"
}

@inproceedings{abr:sug93,
  AUTHOR = "Santosh G. Abraham and Rabin A. Sugumar and Daniel Windheiser and B. R. Rau and Rajiv Gupta",
  TITLE = "Predictability of Load/Store Instruction Latencies",
  BOOKTITLE = micro93,
  YEAR = 1993,
  PAGES = "139--152"
}

@inproceedings{abu:mal86,
  author = {Walid A. Abu-Sufah and Allen D. Malony},
  booktitle = {ICPP},
  pages = {559-566},
  title = {Vector Processing on the Alliant FX/8 Multiprocessor.},
  year = 1986,
}

@MISC{adreno,
  author = "Qualcomm",
  title = "Adreno, Qualcomm's integrated graphics solution",
  howpublished = "\\
                  http://www.qualcomm.com/products\_services/chipsets/multimedia/graphics.html",
}
% Topic: Mobile GPU

@article{adv:ver04,
  author = {Vikram S. Adve and Mary K. Vernon},
  journal = {ACM Trans. Comput. Syst.},
  number = 1,
  pages = {94-136},
  title = {Parallel program performance prediction using deterministic task graph analysis.},
  year = 2004,
}

@BOOK{aga89,
  AUTHOR = "Anant Agarwal",
  TITLE = "Analysis of Cache Performance for Operating Systems and Multiprogramming",
  PUBLISHER = "Kluwer Academic Publishers",
  YEAR  = 1989
}
% \hspace{\parindent}
% Agarwal~\cite{aga89} found that for multiprogramming workloads, the miss
% rate for virtually-addressed caches is higher than the miss rate for
% physically-addressed caches.  Different programs use different (physical)
% frames of memory.  If the cache is physically addressed, programs tend not
% to compete for the same cache sets.  On the other hand, the layout of the
% virtual address space does not vary significantly between programs.
% Different programs usually use the same (logical) pages of memory.  If the
% cache is virtually addressed, the programs will compete for the same cache
% sets, creating ``hot-spots'' in the cache.  Agarwal showed that these hot-%
% spots could be reduced by indexing a virtually-addressed cache with a hash
% of the virtual address and the process identifier (PID).

@ARTICLE{aga:hen88,
  AUTHOR = "Anant Agarwal and John Hennessy and Mark Horowitz",
  TITLE = "Cache Performance of Operating Systems and Multiprogramming",
  JOURNAL = acm:tocs,
  YEAR = 1988,
  VOLUME = 6,
  NUMBER = 4,
  MONTH = nov,
  PAGES = "393--431"
}
% Topic: Hash-Rehash Cache

@article{aga:hen89,
  author = {A. Agarwal and J. Hennessy and M. Horowitz},
  title = {An analytical cache model},
  journal = {ACM Trans. Comput. Syst.},
  volume = {7},
  number = {2},
  year = {1989},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{aga:pud93,
  AUTHOR = "A. Agarwal and S.D. Pudar",
  TITLE = "Column-Associative Caches: A Technique for Reducing the
		  Miss Rate of Direct-Mapped Caches",
  BOOKTITLE = isca93,
  YEAR = 1993,
  PAGES = "179--190"
}

@article{ahm:mat01,
 author = {Ahmed, Nawaaz and Mateev, Nikolay and Pingali, Keshav},
 title = {Synthesizing Transformations for Locality Enhancement of Imperfectly-Nested Loop Nests},
 journal = {Int. J. Parallel Program.},
 volume = {29},
 issue = {5},
 month = {October},
 year = {2001},
 issn = {0885-7458},
 pages = {493--544},
 numpages = {52},
 url = {http://portal.acm.org.www.library.gatech.edu:2048/citation.cfm?id=564965.564967},
 doi = {10.1023/A:1012293814832},
 acmid = {564967},
 publisher = {Kluwer Academic Publishers},
 address = {Norwell, MA, USA},
 keywords = {automatic locality enhancement, caches, imperfectly-nested loops, program transformation, restructuring compilers},
}

@BOOK{aho:set87,
  AUTHOR = "A. V. Aho and R. Sethi and J. Ullman",
  TITLE = "Compilers: Principles, Techniques, and Tools",
  PUBLISHER = "Addison Wesley",
  YEAR  = 1987,
}

@inproceedings{ahu:ska98,
  AUTHOR = "Pritpal S. Ahuja and Kevin Skadron and Margaret Martonosi and Douglas W. Clark",
  TITLE = "Multipath execution: opportunities and limits",
  BOOKTITLE = ics98,
  YEAR = 1998,
  PAGES = "101--108",
}

@inproceedings{akk:dri98,
  AUTHOR = "Haitham Akkary and Michael A. Driscoll",
  TITLE = "A Dynamic Multithreading Processor",
  BOOKTITLE = micro98,
  YEAR = 1998,
  PAGES = "226--236"
}

@inproceedings{akk:raj03,
  AUTHOR = "Haitham Akkary and Ravi Rajwar and Srikanth T. Srinivasan",
  TITLE = "Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors",
  BOOKTITLE = micro03,
  YEAR = 2003,
  PAGES = "423--434"
}

@inproceedings{akk:sri03,
  AUTHOR = "Haitham Akkary and Srikanth T. Srinivasan and Konrad Lai",
  TITLE = "Recycling Waste: Exploiting Wrong-Path Execution to Improve Branch Prediction",
  BOOKTITLE = ics03,
  YEAR = 2003
}

@inproceedings{akk:sri04, 
  AUTHOR = "Haitham Akkary and Srikanth T. Srinivasan and  Rajendar Koltur and Yogesh Patil1 and Wael Refaai",
  TITLE = "Perceptron-Based Branch Confidence Estimation ",
  BOOKTITLE = "10th Int'l. Symp. on High Performance Computer Architecture (HPCA)",
  YEAR = 2004,
  PAGES = 265
}

@inproceedings{ale:cla09,
author = "Farhana Aleen and Nathan Clark",
title = "{Commutativity Analysis for Software Parallelization: Letting Program Transformations See the Big Picture}",
booktitle = "Proc. of the Int'l. Conf. on Architectural Support for Programming Languages and Operating Systems",
year = 2009,
}

@inproceedings{ale:cod07,
AUTHOR="Alex Aleta and Josep M. Codina and Antonio Gonzalez and David Kaeli",
TITLE="Heterogeneous Clustered VLIW Microarchitecture",
BOOKTITLE= "Proc. of the Int'l. Symp. on Code Generation and Optimization",
YEAR=2007,
}

@inproceedings{ale:sha10,
 author = {Aleen, Farhana and Sharif, Monirul and Pande, Santosh},
 title = {Input-driven dynamic execution prediction of streaming applications},
 booktitle = {Proceedings of the 15th ACM SIGPLAN symposium on Principles and practice of parallel programming},
 series = {PPoPP '10},
 year = {2010},
 location = {Bangalore, India},
 pages = {315--324},
 numpages = {10},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@article{all:ken04, 
  author = {Allen, Randy and Kennedy, Ken},
  title = {Automatic loop interchange},
  journal = {SIGPLAN Not.},
  volume = {39},
  number = {4},
  year = {2004},
  issn = {0362-1340},
  pages = {75--90},
  doi = {http://doi.acm.org/10.1145/989393.989405},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{all:ken83,
  AUTHOR = "J. R. Allen and K. Kennedy and C. Porterfield and J. Warren",
  TITLE = "Conversion of Control Dependence to Data Dependence",
  BOOKTITLE = acm:ppl83,
  YEAR = 1983,
  PAGES = "177--189",
}
% Topic: Predicated Execution
% Reference for if-conversion.

@article{all:ken87,
  author = {Allen, Randy and Kennedy, Ken},
  title = {Automatic translation of FORTRAN programs to vector form},
  journal = {ACM Trans. Program. Lang. Syst.},
  volume = {9},
  number = {4},
  year = {1987},
  issn = {0164-0925},
  pages = {491--542},
  doi = {http://doi.acm.org/10.1145/29873.29875},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{alm:cas02,
 author = {Alm\'{a}si, George and Ca\c{s}caval, C\v{a}lin and Padua, David A.},
 title = {Calculating stack distances efficiently},
 booktitle = {Proceedings of the 2002 workshop on Memory system performance},
 series = {MSP '02},
 year = {2002},
 location = {Berlin, Germany},
 pages = {37--43},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{alp:weg98,
 AUTHOR = "B. Alpern and M. N. Wegoman and F. K. Zadeck",
 TITLE  = "Detecting equality of values in programs",
 BOOKTITLE ="Conf. Recordings of the 15th ACM Symp. on Principles of Programming Languages",
 YEAR = 1998,
 MONTH = jan,
} %SSA 

@MANUAL{alpha21164,
  TITLE = "Digital Semiconductor 21164 Alpha Microprocessor Product Brief",
  ORGANIZATION = "Digital Equipment Corporation, Hudson, MA",
  YEAR = 1997,
  MONTH = march,
  NOTE = "Technical Document {EC-QP97D-TE}",
}
% says the first level data cache is write through for the 21164

@MANUAL{alpha21264,
  TITLE = "Alpha 21264 Microprocessor Hardware Reference Manual",
  ORGANIZATION = "Compaq Computer Corporation",
  YEAR = 1999,
}
%  MONTH = mar,
%  NOTE = "Technical Document {EC-QP97D-TE}",
%% cmov implememtation

@inproceedings{als:bra03,
  author = {Hassan Al-Sukhni and Ian Bratt and Daniel A. Connors},
  booktitle = pact03,
  title = {Compiler-Directed Content-Aware Prefetching for Dynamic Data Structures.},
  year = 2003,
  pages = {91--100},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@MANUAL{amd,
  title={AMD Stream SDK User guide v 1.2.1-beta Oct 2008},
  organization={AMD},
  year={2008},	
}

@inproceedings{amd67,
  author = {Amdahl, Gene M.},
  title = {Validity of the single processor approach to achieving large scale computing capabilities},
  booktitle = {Proc. of the April 18-20, 1967, spring joint computer conference},
  series = {AFIPS '67 (Spring)},
  year = {1967},
  location = {Atlantic City, New Jersey},
  pages = {483--485},
  publisher = {ACM},
  address = {New York, NY, USA},
}
% Topic: Suitability

@MANUAL{amdathlonxp,
  TITLE = "{AMD Athlon$^{(TM)}$ XP} Processor Model 10 Data Sheet",
  ORGANIZATION = "Advanced Micro Devices, Inc.",
  YEAR = 2003,
  MONTH = feb,
}
%AUTHOR = "Advanced Micro Devices",

@MISC{AMDFUSION,
  AUTHOR = "{Jon Stokes}",
  TITLE =  "{A closer look at AMD's CPU/GPU Fusion}",
  ORGANIZATION = "{ars technica}",
  HOWPUBLISHED = "\url{http://arstechnica.com/news.ars/post/20061119-8250.html/}"
}

@MISC{amdmemory, 
  TITLE = "{Memory System on Fusion APUs}",
  AUTHOR = "{AMD}",
  HOWPUBLISHED = "http://developer.amd.com/afds/assets/presentations/1004_final.pdf"
}

@MISC{amdphenom, 
  TITLE = "{AMD Phenom$^{(TM)}$ II} Processor Model",
  ORGANIZATION = "Advanced Micro Devices, Inc.",
  HOWPUBLISHED = "http://www.amd.com/us/products/desktop/processors/phenom-ii/Pages.phenon-ii-key-architectural-features.aspx"
}

@article{and:pol91,
  author = {John B. Andrews and Constantine D. Polychronopoulos},
  title = {An analytical approach to performance/cost modeling of parallel computers},
  journal = {J. Parallel Distrib. Comput.},
  volume = {12},
  number = {4},
  year = {1991},
  publisher = {Academic Press, Inc.},
  address = {Orlando, FL, USA},
}

@ARTICLE{and:spa67,
 AUTHOR = "D.W. Anderson and F.J. Sparacio, and R.M. Tomasulo", 
 TITLE = "The {IBM} System/360 Model 91: Machine Philosophy and Instruction-Handling",
 JOURNAL= ibm:jrd,
 YEAR = 1967,
 VOLUME = 11,
 NUMBER = 1,
 MONTH = jan,
 PAGES = "8-24"
}
%% IBM 360 

@article{andr:bak06, 
author = {Jeff Andrews and Nick Baker},
title = {Xbox 360 System Architecture},
journal ={IEEE Micro},volume = {26},
issn = {0272-1732},
year = {2006},
pages = {25-37},
doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2006.45},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
% TOPIC: Heterogeneous

@MISC{android,
  TITLE = "{What is Android?}",
  ORGANIZATION = "{Google}",
  HOWPUBLISHED = "\url{http://developer.android.com/guide/basics/what-is-android.html}"

}
@MISC{android:inst,
TITLE = "{Instrumentation Testing}",
ORGANIZATION = "{Google}",
HOWPUBLISHED = "\url{http://www.kandroid.org/online-pdk/guide/instrumentation_testing.html}"
}

@MISC{android:root,
TITLE = "{shortfuse.org}",
ORGANIZATION = "{shortfuse.or}",
HOWPUBLISHED = "\url{http://shortfuse.org/}"
}

@inproceedings{ann:gro05, 
AUTHOR="Murali Annavaram and Ed Grochowski and John Shen",
TITLE="{Mitigating Amdahl's Law through EPI Throttling}",
BOOKTITLE= "ISCA-32",
YEAR=2005,
}

@inproceedings{ann:pom89,
  author = {Marco Annaratone and Claude Pommerell and Roland Rühl},
  booktitle = {ISCA},
  pages = {315-324},
  title = {Interprocessor Communication Speed and Performance in Distributed-memory Parallel Processors.},
  year = 1989,
}

%Mobile Benchmark
@inproceedings{ant:juu04,
  author = {Antochi, Iosif and Juurlink, Ben and Vassiliadis, Stamatis and Liuha, Petri},
  title = {GraalBench: a 3D graphics benchmark suite for mobile phones},
  booktitle = {Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems},
  series = {LCTES '04},
  year = {2004},
  isbn = {1-58113-806-7},
  location = {Washington, DC, USA},
  pages = {1--9},
  nump@INPROCEEDINGSages = {9},
  acmid = {997165},
  publisher = {ACM},
  address = {New York, NY, USA},
  keywords = {3D graphics benchmarking, embedded 3D graphics architectures},
}

@inproceedings{ara:gon01,
 AUTHOR = "Juan L. Aragon and Jose Gonzalez and Jose M. Garcia and Antonio Gonzalez",
 TITLE = "Confidence Estimation for Branch Prediction Reversal",
 BOOKTITLE = "Proc. of the 8th Int'l. Conf. on High Performance Computing (HiPC)",
 YEAR = 2001, 
 MOPNTH = dec 
} 

@inproceedings{ara:gon02,
  AUTHOR = "Juan L. Arag\'{o}n and Jos\'{e} Gonz\'{a}lez and Antonio Gonz\'{a}lez and James E. Smith",
  TITLE = "Dual Path Instruction Processing",
  BOOKTITLE = ics02,
  YEAR = 2002
}
% AUTHOR = "{ARM}",

@MISC{arm11, 
  TITLE = "{ARM 11 MPCore}",
  ORGANIZATION = "{ARM}",
  HOWPUBLISHED = "http://www.arm.com/products/CPUs/ARM11MPCoreMultiprocessor.html",
}

@inproceedings{arm:kim04,
  AUTHOR = "David N. Armstrong and Hyesoon Kim and Onur Mutlu and Yale N. Patt",
  TITLE = "Wrong Path Events: Exploiting Unusual and Illegal Program Behavior for Early Misprediction Detection and Recovery",
  BOOKTITLE = micro04,
  YEAR = 2004
}

@ARTICLE{arn:fin05, 
  title={A Survey of Adaptive Optimization in Virtual Machines}, 
  author={Arnold, M. and Fink, S.J. and Grove, D. and Hind, M. and Sweeney, P.F.}, 
  journal={Proc. of the IEEE}, 
  year={2005}, 
  month={Feb. }, 
  volume={93}, 
  number={2}, 
  keywords={optimisation, optimising compilers, virtual machinesadaptive optimization systems, automatic memory management, feedback directed optimization, modular program representations, online monitoring, online profiling, production level technology, runtime compilation, software performance evaluation, static optimizers, virtual machines}, 
  ISSN={0018-9219}, 
}
%pages={449-466}, 

@inproceedings{arn:par12,
  author    = {Jose-Maria Arnau and
               Joan-Manuel Parcerisa and
               Polychronis Xekalakis},
  title     = {Boosting mobile GPU performance with a decoupled access/execute
               fragment processor},
  booktitle = {ISCA},
  year      = {2012},
}
% TOPIC: GPGPU

@article{arn:wel05,
   author = {Matthew Arnold and Adam Welc and V. T. Rajan},
   title = {Improving virtual machine performance using a cross-run profile repository},
   journal = {SIGPLAN Not.},
   volume = {40},
   number = {10},
   year = {2005},
   issn = {0362-1340},
   publisher = {ACM},
   address = {New York, NY, USA},
}
%pages = {297--311},

@MISC{article_2010_1,
author= {Gaston Hillar},
title= {Measuring Speedup is Challenging with {I}ntel {Turbo Boost Technology}},
NOTE = "\url{http://www.drdobbs.com/go-parallel/blog/archives/2010/01/intel_adds_new_1.html}"
}

@ARTICLE{arv:nik90,
  AUTHOR = "Arvind and Rishiyur S. Nikhil",
  TITLE = "Executing a program on the {MIT} tagged-token dataflow architecture",
  JOURNAL = ieee:toc,
  YEAR = 1990,
  VOLUME = 39,
  NUMBER = 3,
  MONTH = mar,
  PAGES = "300--318"
}

@MISC{atom,
  volume = 1,
  TITLE = "{Intel Atom Processor}",
  ORGANIZATION = "{Intel}",
  HOWPUBLISHED = "http://www.intel.com/technology\\/atom/index.htm"
}

@inproceedings{attila, 
  author = {del Barrio, V.M. and Gonzalez, C. and Roca, J. and Fernandez, A. and Espasa E;},
  title = {ATTILA: a cycle-level execution-driven simulator for modern GPU architectures},
  booktitle = {ISPASS '06: Proc. of the IEEE Int'l. Symp. on Performance Analysis of Systems and Software, 2006},
  year = {2006},
}

@inproceedings{aue:bac12,
 author = {Auerbach, Joshua and Bacon, David F. and Burcea, Ioana and Cheng, Perry and Fink, Stephen J. and Rabbah, Rodric and Shukla, Sunil},
 title = {A compiler and runtime for heterogeneous computing},
 booktitle = {Proceedings of the 49th Annual Design Automation Conference},
 series = {DAC '12},
 year = {2012},
} 
% TOPIC: Heterogeneous architecture

@inproceedings{aug:con97,
 AUTHOR = "David I. August and  Daniel A. Connors and  John C. Gyllenhaal and  Wen-mei W. Hwu",
 TITLE ="Architectural Support for Compiler-Synthesized Dynamic Branch Prediction Strategies: Rationale and Initial Results",
 BOOKTITLE=hpca97,
 YEAR = 1997
}
% TOPIC:predicated code and branch predictor 
% matching the predicated code direcition with branch predictor 

@inproceedings{aus:pne95,
  AUTHOR = "T. M. Austin and D. N. Pnevmatikatos and G. S. Sohi",
  TITLE = "Streamlining Data Cache Access with Fast Address Calculation",
  BOOKTITLE = "ISCA-22",
  YEAR = 1995,
  PAGES = "369--380"
}
% Address prediction

@inproceedings{aus:soh92,
  AUTHOR = "Todd M. Austin and Gurindar S. Sohi",
  TITLE = "Dynamic Dependency Analysis of Ordinary Programs",
  BOOKTITLE = "ISCA-19",
  YEAR = 1992,
  PAGES = "342--351"
}
% Topic: ILP

@inproceedings{aus:soh95,
  AUTHOR = "T. M. Austin and and G. S. Sohi",
  TITLE = "Zero-cycle loads: Microarchitecture support for reducing load latency",
  BOOKTITLE = micro95,
  YEAR = 1995,
  PAGES = "82--92"
}

@ARTICLE{avi61,
  AUTHOR = "Algirdas Avizienis",
  TITLE = "Signed-Digit Number Representations for Fast Parallel Arithmetic",
  JOURNAL = "IRE Transactions on Electronic Computers",
  YEAR = 1961,
  VOLUME = "{EC}-10",
  NUMBER = 9,
  MONTH = sep,
  PAGES = "389--400"
}
% Topic: redundant binary

@article{bad:agg04,
  author = {Abdel-Hameed A. Badawy and Aneesh Aggarwal and Donald Yeung and Chau-Wen Tseng},
  journal = jilp,
  title = {The Efficacy of Software Prefetching and Locality Optimizations on Future Memory Systems.},
  url = {http://dblp.uni-trier.de/db/journals/jilp/jilp6.html#BadawyAYT04},
  volume = {6},
  year = {2004},
}

@inproceedings{bae:che91,
  AUTHOR = "J. Baer and T. Chen",
  TITLE = "An Effective On-Chip Preloading Scheme to Reduce Data Access Penalty",
  BOOKTITLE = super91,
  YEAR = 1991,
  pages = {176--186},
  publisher = {ACM},
  location = {Albuquerque, New Mexico, United States},
  doi = {http://doi.acm.org/10.1145/125826.125932},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{bae:wan88,
  AUTHOR = "Jean-Loup Baer and Wen-Hann Wang",
  TITLE = "On the Inclusion Properties for Multi-level Cache Hierarchies",
  BOOKTITLE = isca88,
  YEAR = 1988,
  PAGES = "73--80"
}

@inproceedings{bag:del10,
  author = {Baghsorkhi, Sara S. and Delahaye, Matthieu and Patel, Sanjay J. and Gropp, William D. and Hwu, Wenmei W.},
  title = {An adaptive performance modeling tool for GPU architectures},
  booktitle = {PPoPP},
  year = {2010},
  location = {Bangalore, India},
}
% Topic: GPU related (journal)

@inproceedings{bag:gel12,
  author    = {Sara S. Baghsorkhi and
               Isaac Gelado and
               Matthieu Delahaye and
               Wen-mei W. Hwu},
  title     = {Efficient performance evaluation of memory hierarchy for
               highly multithreaded graphics processors},
  booktitle = {PPOPP},
  year      = {2012},
  pages     = {23-34},
  ee        = {http://doi.acm.org/10.1145/2145816.2145820},
  crossref  = {DBLP:conf/ppopp/2012},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}
% TOPIC: GPGPU

@inproceedings{bah:alb98,
  AUTHOR = "R. I. Bahar and G. Albera",
  TITLE = "Performance Analysis of Wrong-Path Data Cache Accesses",
  BOOKTITLE = "Workshop on Performance Analysis and its Impact on Design",
  YEAR = 1998,
}

@inproceedings{bai:bar91,
 author = {Bailey, D. H. and Barszcz, E. and Barton, J. T. and Browning, D. S. and Carter, R. L. and Dagum, L. and Fatoohi, R. A. and Frederickson, P. O. and Lasinski, T. A. and Schreiber, R. S. and Simon, H. D. and Venkatakrishnan, V. and Weeratunga, S. K.},
 title = {The {NAS} parallel benchmarks summary and preliminary results},
 booktitle = {SC},
 year = {1991},
} 

@INPROCEEDINGS{bak:yua09, 
author={Bakhoda, A. and Yuan, G.L. and Fung, W.W.L. and Wong, H. and Aamodt, T.M.}, 
booktitle={Performance Analysis of Systems and Software, 2009. ISPASS 2009. IEEE International Symposium on}, 
title={Analyzing CUDA workloads using a detailed GPU simulator}, 
year={2009}, 
month={april}, 
volume={}, 
number={}, 
pages={163 -174}, 
keywords={CUDA programming;CUDA workload;GPU hardware;GPU simulator;caches;flexible programming model;graphic processing unit;high-end graphics card;interconnect topology;memory controller;memory request coalescing hardware;microarchitecture design;microarchitecture performance simulator;parallel thread execution;parallel workload distribution;virtual instruction set;cache storage;computer graphic equipment;instruction sets;multi-threading;multiprocessing systems;parallel architectures;}, 
ISSN={},}
%doi={10.1109/ISPASS.2009.4919648}, 
%%% Topic:GPGPU 

@inproceedings{bal:dwa01,
  AUTHOR = "Rajeev Balasubramonian and Sandhya Dwarkadas and David H. Albonesi",
  TITLE = "Dynamically Allocating Processor Resources Between Nearby and Distant {ILP}",
  BOOKTITLE = isca01,
  YEAR = 2001,
}

@inproceedings{bal:dwa01a,
  author={Balasubramonian, R. and Dwarkadas, S. and Albonesi, D.H.},
  booktitle={Microarchitecture, 2001. MICRO-34. Proceedings. 34th ACM/IEEE International Symposium on},
  title={Reducing the complexity of the register file in dynamic superscalar processors},
  year={2001},
  month={dec.},
  volume={},
  number={},
  pages={ 237 - 248},
}

@inproceedings{bal:kim08, 
AUTHOR="Nagesh {B  Lakshminarayana} and Hyesoon Kim",
TITLE="Understanding Performance, Power and Energy Behavior in Asymmetric Multiprocessor",
BOOKTITLE= "2008 {IEEE} Int'l. conference on computer design (ICCD)",
YEAR= 2008,
}

@inproceedings{bal:kim10, 
  author = "Nagesh  {B. Lakshminarayana} and Hyesoon Kim",
  title={Effect of Instruction Fetch and Memory Scheduling on GPU Performance},
  BOOKTITLE = "Workshop on Language, Compiler, and Architecture Support for GPGPU, in conjunction with HPCA/PPoPP",
  YEAR = 2010,
}

@TECHREPORT{bal:lar93,
  AUTHOR = "Thomas Ball and James R. Larus",
  TITLE = "Branch Prediction for Free",
  INSTITUTION = "Computer Sciences Department, University of Wisconsin -
		 Madison",
  YEAR = 1993,
  NUMBER = 1137,
  MONTH = feb
}
% Topic: Branch Prediction
% Examines various heuristics that analyze the program structure
% to make static branch predictions.

@inproceedings{bal:lee09, 
  author = "Nagesh  {B. Lakshminarayana} and Jaekyu Lee and Hyesoon Kim",
  title={Age Based Longest Job Fast Core First Scheduling Policy for Asymmetric Multiprocessors},
  BOOKTITLE = "Super Computing",
  YEAR = 2009,
}

@inproceedings{bal:raj05,
AUTHOR="Saisanthosh Balakrishnan and Ravi Rajwar and Mike Upton and Konrad Lai",
TITLE="{The Impact of Performance Asymmetry in Emerging Multicore Architectures}",
BOOKTITLE="ISCA-32",
YEAR= 2005 ,
}

@ARTICLE{bal:sha08,
author={Balkan, D. and Sharkey, J. and Ponomarev, D. and Ghose, K.},
journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on}, 
title={Selective Writeback: Reducing Register File Pressure and Energy Consumption},
year={2008},
month={june},
}

@inproceedings{bal:sus08, 
AUTHOR="Nagesh {B Lakshminarayana} and Sushma Rao and Hyesoon Kim",
TITLE="Asymmetry Aware Scheduling Algorithms for Asymmetric Multiprocessor",
BOOKTITLE= "WIOSCA'08, in conjunction with the 35th ISCA",
YEAR= 2008,
}

@book{ban94,
  author = {Banerjee, Utpal K.},
  title = {Loop Parallelization},
  year = {1994},
  isbn = {0792394550},
  publisher = {Kluwer Academic Publishers},
  address = {Norwell, MA, USA},
}

@inproceedings{ban:mos02,
AUTHOR="Amirali Baniasadi and Andreas Moshovos",
TITLE="Asymmetric-frequency clustering: a power-aware back-end for high-performance processors",
BOOKTITLE="ISLPED",
YEAR= 2002,
}

@inproceedings{bar99,
  AUTHOR = "P. Barnes",
  TITLE = "A {500MHz} 64b {RISC} {CPU} with {1.5MB} On-Chip Cache",
  BOOKTITLE = isscc99,
  YEAR = 1999,
  MONTH = feb,
}
% HP PA-8500

@inproceedings{bar:gha01,
  AUTHOR = "Luiz A. Barroso and et. al.",
  TITLE = "Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing",
  BOOKTITLE = "ISCA-27",
  YEAR = 2000,
}
% NOTE = "and Kourosh Gharachorloo and Robert McNamara and Andreas Nowatzyk and Shaz Qadeer and Barton Sano and Scott Smith and Robert Stets and Ben Verghese"

@article{bar:hol07,
  author = {Luiz Andr Barroso and Urs Hlzle},
  title = {The Case for Energy-Proportional Computing},
  journal ={Computer},
  volume = {40},
  number = {12},
  issn = {0018-9162},
  year = {2007},
  pages = {33-37},
}

@inproceedings{bar:nys03,
  AUTHOR = "Ronald D. Barnes and Erik M. Nystrom and John W. Sias and Sanjay J. Patel and Nacho Navarro and Wenmei W. Hwu",
  TITLE = "Beating in-order stalls with flea-flicker two-pass pipelining",
  BOOKTITLE = "MICRO-36",
  YEAR = 2003
}

@MISC{barcelona,
  AUTHOR="AMD", 
  Title = "{AMD Phenom$^{\texttrademark}$ II Processors}", 
  HOWPUBLISHED = "\\
                  http://www.amd.com/us/products/desktop/processors/phenom-ii/Pages/phenom-ii.aspx", 
}

@MISC{bartok,
  AUTHOR = "{Microsoft Research}", 
  TITLE =  "Bartok compiler",
  ORGANIZATION = "",
  HOWPUBLISHED = "\url{http://research.microsoft.com/act/}"
}

@inproceedings{bas:kir07,
AUTHOR="Arkaprava Basu and Nevin Kirman and Meyrem Kirman and Mainak Chaudhuri and Jose Martinez",
TITLE="Scavenger: A New Last Level Cache Architecture with Global Block Priority",
BOOKTITLE="Proc. of the 40th Annual IEEE/ACM Int'l. Symp. on Microarchitecture",
YEAR=2007,
}
%% Topic: Wrongpath memory modeling 

@inproceedings{bec:cro06,
AUTHOR="Michela Becchi and Patrick Crowley",
TITLE="{Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures}",
BOOKTITLE= "Proc. of the 3rd conference on Computing Frontiers",
YEAR= 2006,
}

@inproceedings{bec:woo07,
AUTHOR="Bradford M. Beckmann and David A. Wood",
TITLE="Managing Wire Delay in Large Chip-Multiprocessor Caches",
BOOKTITLE="Proc. of the 37th annual IEEE/ACM Int'l. Symp. on Microarchitecture",
YEAR= 2007,
}

@inproceedings{bek:jou99,
  AUTHOR = "M. Bekerman and S. Jourdan and R. Ronen and G. Kirshenboim and L. Rappoport and A. Yoaz and U. Weiser",
  TITLE = "Early load address resolution via register tracking",
  BOOKTITLE = isca99,
  YEAR = 1999,
  PAGES = "54--63"
}

@inproceedings{bek:jou99b,
  AUTHOR = "M. Bekerman and S. Jourdan and R. Ronen and G. Kirshenboim and L. Rappoport and A. Yoaz and U. Weiser",
  TITLE = "Correlated load-address predictors",
  BOOKTITLE = "ISCA-26",
  YEAR = 1999
}

@inproceedings{bek:yoa00,
  AUTHOR = "Michael Bekerman and Adi Yoaz and Freddy Gabbay and Stephan Jourdan and Maxim Kalaev and Ronny Ronen",
  TITLE = "Early load address resolution via register tracking",
  BOOKTITLE = "ISCA-27",
  YEAR = 2000,
  PAGES = "306--315"
}

@BOOK{bel57,
  AUTHOR = "R. E. Bellman",
  TITLE  = "Dynamic Programming",
  PUBLISHER = "Princeton University Press",
  YEAR  = 1957
}

@article{ben:kru75,
  author    = {Brian T. Bennet and
               Vincent J. Kruskal},
  title     = {LRU Stack Processing},
  journal   = {IBM Journal of Research and Development},
  volume    = {19},
  number    = {4},
  year      = {1975},
  pages     = {353-357},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@ARTICLE{ben:krus75,
 author = {B. T. Bennett and V. J. Kruskal},
 title = {LRU stack processing},
 journal = {IBM Journal of Research and Development},
 year = {1975},
 volume = {19},
 pages = {353--357}
}

@inproceedings{ben:rab00,
  author = {Michael A. Bender and Michael O. Rabin},
  title = {Scheduling Cilk multithreaded parallel programs on processors of different speeds},
  booktitle = {SPAA '00: Proc. of the twelfth annual ACM Symp. on Parallel algorithms and architectures},
  year = {2000},
  location = {Bar Harbor, Maine, United States},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{ber:lee94,
  AUTHOR = "Brian N. Bershad and Dennis Lee and Theodore H. Romer
            and J. Bradley Chen",
  TITLE = "Avoiding Conflict Misses Dynamically in Large Direct-Mapped Caches",
  BOOKTITLE = asplos94,
  YEAR = 1994,
  PAGES = "158--170"
}
% \hspace{\parindent}
% Cache conflict misses may be the result of the operating system doing a poor
% job of assigning (logical) pages to (physical) frames of memory.  The Cache
% Miss Lookaside (CML) Buffer~\cite{ber:lee94} counts the number of misses that
% occur to each frame of memory.  When the number of misses for a frame exceeds
% a threshold, the CML Buffer sends an interrupt to the processor.  When the
% processor acknowledges the interrupt, it examines the CML Buffer to determine
% which frames had large numbers of misses.  Frames that potentially compete
% for the same cache sets and that had large numbers of misses are identified.
% The pages associated with these frames are then reassigned such that further
% conflicts are avoided.

@inproceedings{ber:pap99,
  author = {Bernacchia, Guiseppe and Papaefthymiou, Marios C.},
  title = {Analytical macromodeling for high-level power estimation},
  booktitle = {ICCAD '99: Proc. of the 1999 IEEE/ACM Int'l. conference on Computer-aided design},
  year = {1999},
}

@inproceedings{ber:rod91,
  AUTHOR = "David Bernstein and Michael Rodeh",
  TITLE = "Global Instruction Scheduling for Superscalar Machines",
  BOOKTITLE = acm:pldi91,
  YEAR = 1991,
  PAGES = "241--255"
}
% Topic: Instruction Scheduling(ber:rod)
% Examines moving instructions between basic blocks for two specific
% cases: useful and n-level speculative. 

@inproceedings{bey:cla07,
  AUTHOR="Jean Christophe Beyler and Philippe Clauss",
  TITLE="Performance driven data cache prefetching in a dynamic software optimization system",
  BOOKTITLE = "Proc. of the 21st annual Int'l. conference on Supercomputing",
  YEAR = 2007,  
}

@INPROCEEDINGS{bey:dho01,
    author = {Kristof Beyls and Erik H. Dùholl},
    title = {Reuse distance as a metric for cache behavior},
    booktitle = {In Proceedings of the IASTED Conference on Parallel and Distributed Computing and Systems},
    year = {2001},
    pages = {617--662}
}

@inproceedings{bha:joh99,
  AUTHOR = "R. Bhargava and L. K. John and F. Matus",
  TITLE = "Accurately Modeling Speculative Instruction Fetching in Trace-Driven Simulation",
  BOOKTITLE = "Proc. of the IEEE Performance, Computers and Communications Conf.",
  YEAR = 1999,
  MONTH = "Feb",
  PAGES = "65--71"
}

@inproceedings{bha:mar09,
  author = {Bhattacharjee, Abhishek and Martonosi, Margaret},
  title = {Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors},
  journal = {SIGARCH Comput. Archit. News},
  volume = {37},
  number = {3},
  year = {2009},
  issn = {0163-5964},
  pages = {290--301},
  doi = {http://doi.acm.org/10.1145/1555815.1555792},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@book{bik04,
 author = "Aart J. C. Bik",
 title = "Software Vectorization Handbook, The: Applying Intel Multimedia Extensions for Maximum Performance",
 year = "2004",
 publisher = "Intel Press",
}
 

@inproceedings{bil:mir08,
  author = {Bild, David R. and Misra, Sanchit and Chantemy, Thidapat and Kumar, Prabhat and Dick, Robert P. and Hu, X. Sharon and Shang, Li and Choudhary, Alok},
  title = {Temperature-aware test scheduling for multiprocessor systems-on-chip},
  booktitle = {ICCAD '08: Proc. of the 2008 IEEE/ACM Int'l. Conf. on Computer-Aided Design},
  year = {2008},
}

@inproceedings{bir:uhl91,
  AUTHOR = "Peter L. Bird and Richard A. Uhlig",
  TITLE = "Using Lookahead to Reduce Memory Bank Contention for
	   Decoupled Operand References",
  BOOKTITLE = super91,
  YEAR = 1991,
  PAGES = "187--196"
}
% Topic: Decoupled Access/Execute

@ARTICLE{bird80,
  AUTHOR = "R. S. Bird",
  TITLE = "Tabulation Techniques for Recursive Programs",
  JOURNAL = "Computing Surveys",
  YEAR = 1980,
  VOLUME = 12,
  NUMBER = 4,
  PAGES = "403--417",
  MONTH = dec
}

@article{bla:dre10,
 author = {Blake, Geoffrey and Dreslinski, Ronald G. and Mudge, Trevor and Flautner, Kriszti\'{a}n},
 title = {Evolution of thread-level parallelism in desktop applications},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {June 2010},
 volume = {38},
 number = {3},
 month = jun,
 year = {2010},
} 

@inproceedings{bla:nik97,
AUTHOR="Filip Blagojevic and Dimitris S. Nikolopoulos and Alexandros Stamatakis and Christos D. Antonopoulo",
TITLE="Dynamic multigrain parallelization on the cell broadband engine",
BOOKTITLE= "Proc. of the 12th ACM SIGPLAN Symp. on Principles and practice of parallel programming",
YEAR=2007,
}

@article{blo70,
    author = "Burton H. Bloom",
    title = "Space/Time Trade-offs in Hash Coding with Allowable Errors",
    journal = "Communications of the ACM",
    volume = "13",
    number = "7",
    pages = "422-426",
    year = "1970"
}

@inproceedings{blu:joe96,
 author = {Robert D. Blumofe and Christopher F. Joerg and Bradley C. Kuszmaul and Charles E. Leiserson and Keith H. Randall and Yuli Zhou},
 title = {Cilk: an efficient multithreaded runtime system},
 booktitle = {PPOPP '95: Proc. of the fifth ACM SIGPLAN Symp. on Principles and practice of parallel programming},
 year = {1995},
 isbn = {0-89791-701-6},
 pages = {207--216},
 location = {Santa Barbara, California, United States},
 doi = {http://doi.acm.org/10.1145/209936.209958},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@article{blu:lei99,
 author = {Blumofe, Robert D. and Leiserson, Charles E.},
 title = {Scheduling multithreaded computations by work stealing},
 journal = {J. ACM},
 volume = {46},
 number = {5},
 year = {1999},
 issn = {0004-5411},
 pages = {720--748},
 doi = {http://doi.acm.org/10.1145/324133.324234},
 publisher = {ACM},
 address = {New York, NY, USA},
 }
 
 

@inproceedings{boh95,
  AUTHOR = "Mark T. Bohr",
  TITLE = "Interconnect scaling---the real limiter to high performance {ULSI}",
  BOOKTITLE = "Technical Digest of the Int'l. Electron Devices Meeting",
  YEAR = 1995,
  MONTH = dec,
  PAGES = "241--244"
}

@article{bom:roo89,
  author = {L. Bomans and Dirk Roose},
  journal = {Concurrency - Practice and Experience},
  number = 1,
  pages = {3-18},
  title = {Benchmarking the iPSC/2 Hypercube Multiprocessor.},
  year = 1989,
}

@inproceedings{bon:man08,
  author    = {Uday Bondhugula and
               Muthu Manikandan Baskaran and
               Sriram Krishnamoorthy and
               J. Ramanujam and
               Atanas Rountev and
               P. Sadayappan},
  title     = {Automatic Transformations for Communication-Minimized Parallelization
               and Locality Optimization in the Polyhedral Model},
  booktitle = {CC},
  year      = {2008},
  pages     = {132-146},
}
%topic: Prospector 

@inproceedings{bon:nan96,
  AUTHOR = "James O. Bondi and Ashwini K. Nanda and Simonjit Dutta",
  TITLE = "Integrating a Misprediction Recovery Cache ({MRC}) into a Superscalar Pipeline",
  BOOKTITLE = micro96,
  PAGES = "14--23",
  MONTH = dec,		    
  YEAR = 1996
}

@article{bor01,
  author = {Borkar, Shekhar},
  title = {Design Challenges of Technology Scaling},
  journal = {IEEE Micro},
  volume = {19},
  number = {4},
  year = {1999},
  pages = {23--29},
}

@BOOK{bov:ces05,
  AUTHOR = "Daniel P. Bovet and Marco Cesati",
  TITLE = "{Understanding the Linux Kernel, Third Edition}",
  PUBLISHER = "O'Reilly",
  YEAR  = 2005
}

@article{bow:sor08,
  title="The Impact of Dynamically Heterogeneous Multicore Processors on Thread Scheduling",
  author="Fred A. Bower, Daniel J. Sorin and Landon P. Cox",
  journal="IEEE Micro",
  year="2008",
  month="May-June",
  volume={28},
  issue ={3},
  pages={17-25}
}

@ARTICLE{bra:fol12, 
author={Branover, A. and Foley, D. and Steinman, M.}, 
journal={Micro, IEEE}, title={AMD Fusion APU: Llano}, 
year={2012}, 
month={march-april }, 
volume={32}, 
number={2}, 
pages={28 -37}, 
keywords={AMD fusion APU;AMD fusion accelerated processor unit;AMD turbo CORE technology;Llano variant;low-power design;performance-watt ratio optimization;power gating;processor performance;system thermal design limits;low-power electronics;microprocessor chips;performance evaluation;power aware computing;}, 
doi={10.1109/MM.2012.2}, 
ISSN={0272-1732},}

@inproceedings{bri:bri07,
  author = {O'Brien,, Kevin and O'Brien,, Kathryn and Sura,, Zehra and Chen,, Tong and Zhang,, Tao},
  title = {Supporting OpenMP on Cell},
  booktitle = {IWOMP '07: Proc. of the 3rd Int'l. workshop on OpenMP},
  year = {2008},
  isbn = {978-3-540-69302-4},
  pages = {65--76},
  location = {Beijing, China},
  doi = {http://dx.doi.org/10.1007/978-3-540-69303-1_6},
  publisher = {Springer-Verlag},
  address = {Berlin, Heidelberg},
}

@inproceedings{bri:coo89,
  AUTHOR = "Preston Briggs and Keith D. Cooper and Ken Kennedy and
	    Linda Torczon",
  TITLE = "Coloring Heuristics for Register Allocation",
  BOOKTITLE = acm:pldi89,
  YEAR = 1989,
  PAGES = "275--284"
}
% Topic: Register Allocation

@inproceedings{bro:mar01,
  author = {Brooks, David and Martonosi, Margaret},
  title = {Dynamic Thermal Management for High-Performance Microprocessors},
  booktitle = {HPCA '01: Proc. of the 7th Int'l. Symp. on High-Performance Computer Architecture},
  year = {2001},
}

@inproceedings{bro:tiw00,
  AUTHOR = "David Brooks and Vivek Tiwari and Margaret Martonosi",
  TITLE = "Wattch: a framework for architectural-level power analysis and optimizations",
  BOOKTITLE = "ISCA-27",
  YEAR = 2000,
}
%PAGES = "83 - 94"

@inproceedings{brook, 
 author = {Buck, Ian and Foley, Tim and Horn, Daniel and Sugerman, Jeremy and Fatahalian, Kayvon and Houston, Mike and Hanrahan, Pat},
 title = {Brook for GPUs: stream computing on graphics hardware},
 booktitle = {ACM SIGGRAPH 2004 Papers},
 series = {SIGGRAPH '04},
 year = {2004},
 location = {Los Angeles, California},
 pages = {777--786},
 numpages = {10},
 url = {http://doi.acm.org.prx.library.gatech.edu/10.1145/1186562.1015800},
 doi = {10.1145/1186562.1015800},
 acmid = {1015800},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Data Parallel Computing, GPU Computing, Brook, Programmable Graphics Hardware, Stream Computing},
} 
% TOPIC: GPGPU

@MISC{BROOK,
  AUTHOR = "{Advanced Micro Devices, Inc.}",
  TITLE =  "{AMD {Brook+}}", 
  HOWPUBLISHED = "http://ati.amd.com/technology/streamcomputing/AMD-Brookplus.pdf" 
}

@INPROCEEDINGS{bru:col12, 
author={Brunie, N. and Collange, S. and Diamos, G.}, 
booktitle={Computer Architecture (ISCA), 2012 39th Annual International Symposium on}, 
title={Simultaneous branch and warp interweaving for sustained GPU performance}, 
year={2012}, 
month={june}, 
volume={}, 
number={}, 
pages={49 -60}, 
keywords={SIMD execution;SIMD execution model;SIMT microarchitectures;coissuing instructions;control flow reconvergence points;control logic;decode logic;disjoint subsets;extra memory divergence;fine grained threads;instruction fetch;instruction multiple thread;interwarp correlations;lane shuffling technique;micro architectures;multiple execution units;simultaneous branch interweaving;simultaneous warp interweaving;sustained GPU performance;graphics processing units;multi-threading;parallel processing;}, 
doi={10.1109/ISCA.2012.6237005}, 
ISSN={1063-6897},}
%%% Topic:GPGPU 

% TOPIC: GPGPU
@article{bry04,
  author={Ray Bryant},
  title={Scalability of signal delivery for Posix Threads},
  year={2004},
  doi={http://lkml.org/lkml/2004/11/22/432}
}

@MISC{btbqueue-patent,
  AUTHOR = "Thomas McDonald",
  HOWPUBLISHED = "U.S. Patent Number 7,165,168",
  TITLE = "Microprocessor with branch target address cache update queue",
  YEAR = 2007,
}

@phdthesis{buc05,
  author = {Ian Buck},
  note = {Adviser-Pat Hanrahan},
  title = {Stream computing on graphics hardware},
  year = {2005},
  isbn = {0-496-96006-7},
  order_no = {AAI3162314},
  publisher = {Stanford University},
  address = {Stanford, CA, USA},
}

@inproceedings{buc07,
 author = {Buck, Ian},
 title = {GPU computing with NVIDIA CUDA},
 booktitle = {ACM SIGGRAPH 2007 courses},
 series = {SIGGRAPH '07},
 year = {2007},
 location = {San Diego, California},
 articleno = {6},
 url = {http://doi.acm.org/10.1145/1281500.1281647},
 doi = {10.1145/1281500.1281647},
 acmid = {1281647},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{bul:one01,
 author = {Bull, J. M. and O'Neill, D.},
 title = {A Microbenchmark Suite for OpenMP 2.0},
 booktitle = {Proceedings of the 3rd European Workshop on {OpenMP}},
 year = {2001},
 }

@MISC{buldozer_uarch,
  TITLE = "AMD's Bulldozer Microarchitecture",
  HOWPUBLISHED = "http://www.realworldtech.com/page.cfm?ArticleID=\\RWT082610181333"
}
% TOPIC: Processor microarchitecture

@TECHREPORT{bur:aus96,
  AUTHOR = "Doug Burger and Todd Austin and Steve Bennett",
  TITLE = "Evaluating Future Microprocessors: The SimpleScalar Tool Set",
  INSTITUTION = "University of Wisconsin - Madison Technical Report",
  NUMBER = "{1308}",		  
  YEAR = 1996,
  MONTH = jul,
}

@inproceedings{bur:kim10,
  author = {Burtscher, Martin and Kim, Byoung-Do and Diamond, Jeff and McCalpin, John and Koesterke, Lars and Browne, James},
  title = {PerfExpert: An Easy-to-Use Performance Diagnosis Tool for HPC Applications},
  booktitle = {Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis},
  series = {SC '10},
  year = {2010},
  isbn = {978-1-4244-7559-9},
  pages = {1--11},
  numpages = {11},
  url = {http://dx.doi.org/10.1109/SC.2010.41},
  doi = {http://dx.doi.org/10.1109/SC.2010.41},
  acmid = {1884700},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
} 

@TECHREPORT{bur:whe94,
  AUTHOR = "M. Burrows and D. Wheeler",
  TITLE = "A block sorting lossless data compression algorithm",
  INSTITUTION = "DEC",
  NUMBER = "{124}",		  
  YEAR = 1994,
}

@PHDTHESIS{but93,
  AUTHOR = "Michael G. Butler",
  TITLE = "Aggressive Execution Engines for Surpassing Single Basic
	   Block Execution",
  SCHOOL = "University of Michigan",
  YEAR = 1993
}
% Topic: Dynamically-scheduled machines (HPS).
  
@inproceedings{but:dye91,
  AUTHOR = "Michael Butler and David Dyer and Yale Patt",
  TITLE = "Toward the Specification of an {ISA} for High Performance
	   Computing Engines - Part I: the Hardware Perspective",
  BOOKTITLE = hicss91,
  YEAR = 1991
}
% Topic: Miscellaneous
% Want to be able to quickly figure out the flow dependences
% for each instruction.

@inproceedings{but:pat90,
  AUTHOR = "Michael Butler and Yale Patt",
  TITLE = "An Area-Efficient Register Alias Table for Implementing {HPS}",
  BOOKTITLE = icpp90,
  YEAR = 1990,
  PAGES = "611--612"
}

@inproceedings{but:pat91,
  AUTHOR = "Michael Butler and Yale Patt",
  TITLE = "The Effect of Real Data Cache Behavior on the Performance
	   of a Microarchitecture that Supports Dynamic Scheduling",
  BOOKTITLE = micro91,
  YEAR = 1991
}
% Topic: Dynamically scheduling
% Shows that cache misses have some, but not a huge, effect on
% HPS machines.

@inproceedings{but:pat92,
  AUTHOR = "Michael Butler and Yale Patt",
  TITLE = "An Investigation of the Performance of Various Dynamic
	   Scheduling Techniques",
  BOOKTITLE = micro92,
  YEAR = 1992
}

@article{but:soh00, 
  author = {J. Adam Butts and Gurindar S. Sohi},
  title = {A Static Power Model for Architects},
  journal ={Microarchitecture},
  volume = {0},
  year = {2000},
  pages={191-201},
}

@INPROCEEDINGS{but:soh02,
  author={Butts, J.A. and Sohi, G.S.},
  booktitle={Microarchitecture, 2002. (MICRO-35). Proceedings. 35th Annual IEEE/ACM International Symposium on},
  title={Characterizing and predicting value degree of use},
  year={2002},
  }
% TOPIC: Reducing ROB and RF power

@inproceedings{but:yeh91,
  AUTHOR = "Michael Butler and Tse-Yu Yeh and Yale Patt and
	    Mitch Alsup and Hunter Scales and Michael Shebanow",
  TITLE = "Single Instruction Stream Parallelism Is Greater than Two",
  BOOKTITLE = isca91,
  YEAR = 1991,
  PAGES = "276--286"
}
% Topic: ILP
% Shows integer code has IPC of 2-4 for processors that could be
% built in 1991.  No compiler optimizations are considered.

@MANUAL{c99,
TITLE = "The ANSI C standard (C99)",
ORGANIZATION = "ISO/IEC",
NOTE= "\url{http://www.open-std.org/JTC1/SC22/WG14/www/docs/n1124.pdf}",
}

@inproceedings{cab:cal03, 
 author = {Ca{\$\beta\$}caval, Calin and Padua, David A.},
 title = {Estimating cache misses and locality using stack distances},
 booktitle = {Proceedings of the 17th annual international conference on Supercomputing},
 series = {ICS '03},
 year = {2003},
 isbn = {1-58113-733-8},
 location = {San Francisco, CA, USA},
 pages = {150--159},
 numpages = {10},
 url = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/782814.782836},
 doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/782814.782836},
 acmid = {782836},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache modeling, compiler algorithms, stack algorithms},
}

@misc{cacti, 
  author ={{HP Labs}},
  title ={{CACTI}: An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model}, 
  howpublished="http://www.hpl.hp.com/research/cacti/",
}

@inproceedings{cai:gon08,
  author = {Qiong Cai and Jos Gonzalez and Ryan Rakvic and Grigorios Magklis and Pedro Chaparro and Antonio Gonzalez},
  title = {Meeting Points: Using Thread Criticality to Adapt Multicore Hardware to Parallel Regions},
  booktitle = {PACT '08},
  year = {2008},
  location = {Toronto, Ontario, Canada},
  doi = {http://doi.acm.org/10.1145/1454115.1454149},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{cal:bau08,
  author = {John Calandrino and Dan Baumberger and Tong Li and Jessica Young and Scott Hahn},
  title = {LinSched: The Linux Scheduler Simulator},
  booktitle = {Proc. of the 21st Int'l. Conf. on Parallel and Distributed Computing and Communications Systems},
  year = {2008},
  location = {New Orleans, USA},
}

@inproceedings{cal:fel97,
  AUTHOR = "Brad Calder and Peter Feller and Alan Eustace", 
  TITLE = "Value profiling",
  BOOKTITLE = "Proc. of the 30th annual ACM/IEEE Int'l. Symp. on Microarchitecture",
  YEAR = 1997
}

@inproceedings{cal:gru94,
  AUTHOR = "Brad Calder and Dirk Grunwald",
  TITLE = "Fast and Accurate Instruction Fetch and Branch Prediction",
  BOOKTITLE = isca94,
  YEAR = 1994,
  PAGES = "2--11"
}
% Topic: Branch Prediction
% Given certain assumptions, shows how to get rid of BTB.

@inproceedings{cal:gru94b,
  AUTHOR = "Brad Calder and Dirk Grunwald",
  TITLE = "Reducing Branch Costs via Branch Alignment",
  BOOKTITLE = asplos94,
  YEAR = 1994,
  PAGES = "242--251"
}

@inproceedings{cal:gru94c,
  AUTHOR = "Brad Calder and Dirk Grunwald",
  TITLE = "Reducing indirect function call overhead in {C++} programs",
  BOOKTITLE = acm:ppl94,
  YEAR = 1994
}

@inproceedings{cal:gru95,
  AUTHOR = "Brad Calder and Dirk Grunwald",
  TITLE = "Next Cache Line and Set Prediction",
  BOOKTITLE = "ISCA-22",
  YEAR = 1995,
  PAGES = "287--296"
}
% Topic: BTBs
% Integrates BTB into instruction cache line

@ARTICLE{cal:gru95b,
  AUTHOR = "Brad Calder and Dirk Grunwald and Benjamin Zorn",
  TITLE = "Quantifying Behavioral Differences Between {C} and {C++} Programs",
  JOURNAL = "Journal of Programming Languages",
  YEAR = 1995,
  VOLUME = 2, 
  NUMBER = 4, 
  PAGES = "323--351"
}

@inproceedings{cal:gru96,
  AUTHOR = "Brad Calder and Dirk Grunwald and Joel Emer",
  TITLE = "Predictive Sequential Associative Cache", 
  BOOKTITLE = hpca96,
  YEAR = 1996,
}
% \hspace{\parindent}
% The predictive sequential associative cache~\cite{cal:gru96} is a two-way
% set associative cache with a least recently used (LRU) replacement policy
% that has the same RAM bank organization and access time as a direct-mapped
% cache.  Unlike conventional two-way set associative caches, in which both
% cache lines of a set are accessed in parallel, the predictive sequential
% associative cache only accesses one cache line at a time.  A predictor
% guesses which of the two cache line will contain the requested data.  The
% predicted line is probed first.  If the line contains the requested data,
% the data is retrieved.  Otherwise, the line's rehash bit, which was first
% used for column-associative caches~\cite{aga:pud93}, indicates whether the
% data might be found in the other cache line.  If the data might be found
% in the other line, the other line is probed.

@inproceedings{cal:ken91,
  AUTHOR = "D. Callahan and K. Kennedy and A. Porterfield",
  TITLE = "Software Prefetching",
  BOOKTITLE = asplos91,
  YEAR = 1991,
  PAGES = "40--52",
  publisher = {ACM},
  location = {Santa Clara, CA, USA},
  address = {New York, NY, USA},
}

@inproceedings{cal:rei99,
  AUTHOR = "Brad Calder G. Reinman and Dean M. Tullsen",
  TITLE = "Selective Value Prediction",
  BOOKTITLE = isca99,
  YEAR = 1999,
  PAGES = "64--74"
}

@inproceedings{can:gon00,
  AUTHOR = "Ramon Canal and Antonio Gonz{\'{a}}lez",
  TITLE = "A Low-Complexity Issue Logic",
  BOOKTITLE = ics00,
  YEAR = 2000,
  PAGES = "327--335"
}

@inproceedings{can:lip06,
AUTHOR="Jason F. Cantin and Mikko H. Lipasti and James E. Smith",
TITLE="Stealth prefetching",
BOOKTITLE="ASPLOS'06",
YEAR=2006,
}

@ARTICLE{cao:fel96,
AUTHOR="Pei Cao and Edward W. Felten and Anna R. Karlin and Kai Li",
TITLE="Implementation and performance of integrated application-controlled file caching, prefetching, and disk scheduling ",
JOURNAL="ACM Transactions on Computer Systems (TOCS)",
VOLUME= 14,
NUMBER= 4,
YEAR=1996, 
MONTH= nov,
}

@inproceedings{car:hsi99,
  author = {John B. Carter and Wilson C. Hsieh and Leigh Stoller and Mark R. Swanson and Lixin Zhang and Erik Brunvand and Al Davis and Chen-Chi Kuo and Ravindra Kuramkote and Michael Parker and Lambert Schaelicke and Terry Tateyama},
  booktitle = hpca99,
  interhash = {5eedc02f7a8277711c1949c1be717ba8},
  intrahash = {499b48b39c5fd1d1d7f8b6412bea8366},
  pages = {70--79},
  title = {Impulse: Building a Smarter Memory Controller.},
  url = {http://dblp.uni-trier.de/db/conf/hpca/hpca1999.html#CarterHSSZBDKKPST99},
  year = 1999,
  keywords = {dblp},
  ee = {http://computer.org/proceedings/hpca/0004/00040070abs.htm},
  added-at = {2002-01-03T00:00:00.000+0100},
  description = {dblp},
  biburl = {http://www.bibsonomy.org/bibtex/2499b48b39c5fd1d1d7f8b6412bea8366/dblp},
  date = {2002-01-03},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}
% Topic: GPU memory scheduling

@inproceedings{car:men07,
  author = {Carta, Salvatore and Acquaviva, Andrea and Del Valle, Pablo G. and Atienza, David and De Micheli, Giovanni and Rincon, Fernando and Benini, Luca and Mendias, Jose M.},
  title = {Multi-processor operating system emulation framework with thermal feedback for systems-on-chip},
  booktitle = {GLSVLSI '07: Proc. of the 17th ACM Great Lakes Symp. on VLSI},
  year = {2007},
}

@inproceedings{car:ond05,
 author = {Carr, Steve and \"{O}nder, Soner},
 title = {A case for a working-set-based memory hierarchy},
 booktitle = {Proceedings of the 2nd conference on Computing frontiers},
 series = {CF '05},
 year = {2005},
 isbn = {1-59593-019-1},
 location = {Ischia, Italy},
 pages = {252--261},
 numpages = {10},
 url = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1062261.1062304},
 doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1062261.1062304},
 acmid = {1062304},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache design, loop tiling},
}

@ARTICLE{car:polymorph85,
  AUTHOR = "Luca Cardelli and Peter Wegner",
  TITLE = "On understanding types, data abstraction, and polymorphism",
  JOURNAL = "ACM Computing Surveys",
  YEAR = 1985,
  VOLUME = 17,
  NUMBER = 4,
  PAGES = "471--523",
  MONTH = dec
}

@inproceedings{car:tza10,
  author = {George C. Caragea and Alexandros Tzannes and Fuat Keceli and Rajeev Barua and Uzi Vishkin},
  booktitle = ispdc10,
  title = {Resource-Aware Compiler Prefetching for Many-Cores},
  year = 2010,
}
% Topic: GPU prefetch

@inproceedings{cas:pad03,
 author = {Ca\c{s}caval, C\v{a}lin and Padua, David A.},
 title = {Estimating cache misses and locality using stack distances},
 series = {ICS '03},
 year = {2003},
 booktitle = {Proceedings of the 17th annual international conference on Supercomputing},
 location = {San Francisco, CA, USA},
 pages = {150--159},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@article{cat:vas93, 
  author = {McCann, Cathy and Vaswani, Raj and Zahorjan, John},
  title = {A dynamic processor allocation policy for multiprogrammed shared-memory multiprocessors},
  journal = {ACM Trans. Comput. Syst.},
  volume = {11},
  number = {2},
  year = {1993},
  issn = {0734-2071},
  pages = {146--178},
  doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/151244.151246},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@MISC{cell,
  AUTHOR = "{IBM Corporation}", 
  TITLE =  "{The Cell project at IBM Research}",
  ORGANIZATION= "{IBM}",
  HOWPUBLISHED = "\url{http://www.research.ibm.com/cell/}"
}

@ARTICLE{cez:str04,
  AUTHOR = "L. Ceze and K. Strauss and J. Tuck and J. Renau and J. Torrellas",
  TITLE = "{CAVA}: Hiding {L2} Misses with Checkpoint-Assisted Value Prediction",
  JOURNAL = letters,
  YEAR = 2004,
  VOLUME = 3,
  MONTH = dec
}

@MISC{cfs,
  TITLE = "{Completely Fair Scheduler}",
  ORGANIZATION = "{Linux}",
  HOWPUBLISHED = "http://kerneltrap.org/node/8059"
}

@MISC{cg-acm,
 author = {Mark, William R. and Glanville, R. Steven and Akeley, Kurt and Kilgard, Mark J.},
 title = {Cg: a system for programming graphics hardware in a C-like language},
 booktitle = {ACM SIGGRAPH 2003 Papers},
 series = {SIGGRAPH '03},
 year = {2003},
 isbn = {1-58113-709-5},
 location = {San Diego, California},
 pages = {896--907},
 numpages = {12},
 url = {http://doi.acm.org.prx.library.gatech.edu/10.1145/1201775.882362},
 doi = {10.1145/1201775.882362},
 acmid = {882362},
 publisher = {ACM},
 address = {New York, NY, USA},
} 
% TOPIC: GPGPU

@PHDTHESIS{cha01,
  AUTHOR = "Fay W. Chang",
  TITLE = "Using Speculative Execution to Automatically Hide I/O Latency",
  SCHOOL = "Carnegie Mellon University",
  YEAR = 2001,
  MONTH = dec
}

@inproceedings{cha09,
  author = {Chaudhuri, Mainak},
  title = {Pseudo-{LIFO}: the foundation of a new family of replacement policies for last-level caches},
  booktitle = micro09,
  year = {2009},
  isbn = {978-1-60558-798-1},
  location = {New York, New York},
  pages = {401--412},
  numpages = {12},
  url = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1669112.1669164},
  doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1669112.1669164},
  acmid = {1669164},
  publisher = {ACM},
  address = {New York, NY, USA},
  keywords = {chip-multiprocessor, last-level cache, replacement policy},
} 

@inproceedings{cha:ban95,
  AUTHOR = "Pohua P. Chang and U. Banerjee",
  TITLE = "Profile-Guided Multi-Heuristic Branch Prediction",
  BOOKTITLE = icpp,
  YEAR = 1995
}

@BOOK{cha:bow01,
  EDITOR = "Anantha Chandrakasan and William J. Bowhill and Frank Fox",
  TITLE = "Design of High-Performance Microprocessor Circuits",
  PUBLISHER = "{IEEE} Press",
  YEAR  = 2001
}

@ARTICLE{cha:cap05,
  AUTHOR = "Shailender Chaudhry and Paul Caprioli and Sherman Yip and Marc Tremblay",
  TITLE = "High-Performance Throughput Computing",
  JOURNAL = ieee:micro,
  YEAR = 2005,
  VOLUME = 25,
  NUMBER = 3,
  PAGES = "32--45",
  MONTH = "May",
}

@inproceedings{cha:cha87,
  AUTHOR = "Chang, J.H. and Chao, H. and K. So",
  TITLE = "Cache Design of a Sub-Micron {CMOS} System/370",
  BOOKTITLE = isca87,
  YEAR = 1987,
  PAGES = "208--213"
}

@inproceedings{cha:che91,
  AUTHOR = "Pohua P. Chang and William Y. Chen and Scott A. Mahlke and
	    W. W. Hwu",
  TITLE = "Comparing Static and Dynamic Code Scheduling for
	   Multiple-Instruction-Issue Processors",
  BOOKTITLE = micro91,
  YEAR = 1991,
  PAGES = "25--33"
}
% Topic: IMPACT, Dynamically Scheduled machines, VLIW
% Compares out-of-order machine against staticly-scheduled machine
% with non-trapping instructions.  Performance is about the same.

@inproceedings{cha:eve96,
  AUTHOR = "Po-Yung Chang and Marius Evers and Yale N. Patt",
  TITLE = "Improving Branch Prediction Accuracy by Reducing Pattern History Table Interference",
  BOOKTITLE = pact96,
  YEAR = 1996
}
% Topic: PHT filtering to reduce negative interference

@inproceedings{cha:gib99,
  AUTHOR = "Fay W. Chang and Garth A. Gibson",
  TITLE = "Automatic {I/O} hint generation through speculative execution",
  BOOKTITLE = "Proc. of the 3rd Symp. on Operating Systems Design and Implementation",
  YEAR = 1999,
  MONTH = feb,
  PAGES = "1--14"
}

@inproceedings{cha:gon04,
  author = {P. Chaparro and J. Gonzalez and A. Gonzalez},
  title = {Thermal-Effective Clustered Microarchitectures},
  booktitle = {First Workshop on Temperature-Aware Computer Systems in conjunction with ISCA-31},
  year = {2004},
}

@inproceedings{cha:gon05,
  author = {Chaparro, Pedro and Magklis, Grigorios and Gonzalez, Jose and Gonzalez, Antonio},
  title = {Distributing the Frontend for Temperature Reduction},
  booktitle = {HPCA '05: Proc. of the 11th Int'l. Symp. on High-Performance Computer Architecture},
  year = {2005},
}

@inproceedings{cha:gon07,
  author = {Chaparro, P. and Gonzalez, J. and Magklis, G. and Cai Qiong and A. Gonzalez},
  title = {Understanding the Thermal Implications of Multi-Core Architectures},
  booktitle = {Parallel and Distributed Systems, IEEE Transactions on},
  volume={18},
  year = {2007},
  publisher = {IEEE},
  address = {Los Alamitos, CA, USA},
}
% Topic: Thermal-microarchitecture

@inproceedings{Cha:guo05,
 author = {Chandra, Dhruba and Guo, Fei and Kim, Seongbeom and Solihin, Yan},
 title = {Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture},
 booktitle = {Proceedings of the 11th International Symposium on High-Performance Computer Architecture},
 year = {2005},
 isbn = {0-7695-2275-0},
 pages = {340--351},
 numpages = {12},
 url = {http://portal.acm.org/citation.cfm?id=1042442.1043432},
 doi = {10.1109/HPCA.2005.27},
 acmid = {1043432},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{cha:hao94,
  AUTHOR = "Po-Yung Chang and Eric Hao and Tse-Yu Yeh and Yale N. Patt",
  TITLE = "Branch Classification: A New Mechanism for Improving Branch
	   Predictor Performance",
  BOOKTITLE = micro94,
  YEAR = 1994,
  PAGES = "22--31"
}
% Topic: Branch Prediction
% Looks at hybrid predictors and classifying branches via profiling
% in order to assign them to predictors within a hybrid predictor.

@inproceedings{cha:hao95,
  AUTHOR = "Po-Yung Chang and Eric Hao and Yale N. Patt",
  TITLE = "Alternative Implementations of Hybrid Branch Predictors",
  BOOKTITLE = micro95,
  YEAR = 1995,
  PAGES = "252--263"
}

@inproceedings{cha:hao95pred,
  AUTHOR = "Po-Yung Chang and Eric Hao and Yale N. Patt and Pohua P. Chang",
  TITLE = "Using Predicated Execution to Improve the Performance of a Dynamically-Scheduled Machine With Speculative Execution",
  BOOKTITLE = pact95,
  YEAR = 1995,
}

@inproceedings{cha:hao97,
  AUTHOR = "Po-Yung Chang and Eric Hao and Yale N. Patt",
  TITLE = "Target Prediction for Indirect Jumps",
  BOOKTITLE = isca97,
  YEAR = 1997
}
% Topic: Indirect jump prediction using branch history

@INPROCEEDINS{cha:hwu88,
  AUTHOR = "Pohua P. Chang and W. W. Hwu",
  TITLE = "Trace Selection for Compiling Large C Application Programs
	   to Microcode",
  BOOKTITLE = micro88,
  YEAR = 1988,
  PAGES = "21--29"
}
% TOPIC: IMPACT
% Ran experiments to measure effectiveness of various heuristics for
% forming traces.

@INPROCEEDINGS{cha:jen10,
  author={Chang, D.W. and Jenkins, C.D. and Garcia, P.C. and Gilani, S.Z. and Aguilera, P. and Nagarajan, A. and Anderson, M.J. and Kenny, M.A. and Bauer, S.M. and Schulte, M.J. and Compton, K.}, 
  booktitle={FPL'10},
  title="{ERCB}ench: An open-source benchmark suite for embedded and reconfigurable computing",
  year={2010}, 
  volume={}, 
  number={}, 
  pages={408--413}, 
  keywords={ERCBench;Verilog model;embedded computing;hardware accelerator;hardware-based computation;open source benchmark suite;reconfigurable computing;software- based control flow;benchmark testing;hardware description languages;public domain software;reconfigurable architectures;}, 
  doi={10.1109/FPL.2010.85}, 
  ISSN={1946-1488},
}

@inproceedings{cha:mah91,
  AUTHOR = "Pohua P. Chang and Scott A. Mahlke and William Y. Chen and
	    Nancy J. Warter and W. W. Hwu",
  TITLE = "{IMPACT}: An Architectural Framework for Multiple-Instruction-Issue
	   Processors",
  BOOKTITLE = isca91,
  YEAR = 1991,
  PAGES = "266--275"
}
% Topic = IMPACT
% Describes a set of architectural features that are good tradeoffs for
% increasing performance and describes how IMPACT compiler exploits
% these features.

@BOOK{cha:men00, 
  AUTHOR = "Rohit Chandra and Ramesh Menon and Leo Dagum and David Kohr and Dror Maydan and Jeff McDonald", 
  TITLE = "Parallel Programming in OpenMP", 
  PUBLISHER = "Morgan Kaufmann",
  YEAR  = 2000
}

@inproceedings{cha:par01,
  author = {Siddhartha Chatterjee and Erin Parker and Philip J. Hanlon and Alvin R. Lebeck},
  title = {Exact analysis of the cache behavior of nested loops},
  booktitle = {PLDI '01: Proc. of the ACM SIGPLAN 2001 conference on Programming language design and implementation},
  year = {2001},
  location = {Snowbird, Utah, United States},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@article{cha:puz97,
  author    = {M.J. Charney and
               T.R. Puzak},
  title     = {Prefetching and memory system behavior of the {SPEC95} benchmark suite},
  journal   = {IBM Journal of Reseach and Development},
  volume    = {41},
  number    = {3},
  year      = {1997},
  pages     = {265--286}
}

@inproceedings{cha:sta99,
  AUTHOR = "Robert S. Chappell and Jared Stark
            and Sangwook P. Kim and Steven K. Reinhardt and Yale N. Patt",
  TITLE = "Simultaneous Subordinate Microthreading ({SSMT})",
  BOOKTITLE = isca99,
  YEAR = 1999
}

@inproceedings{cha:tse02,
  AUTHOR = "Robert S. Chappell and Francis Tseng
            and Adi Yoaz and Yale N. Patt",
  TITLE = "Difficult-Path Branch Prediction Using Subordinate Microthreads",
  BOOKTITLE = "ISCA-29",
  YEAR = 2002
}

@inproceedings{cha:wel06,
AUTHOR="Koushik Chakraborty and Philip M. Wells and Gurindar S. Sohi",
TITLE="Computation spreading: employing hardware migration to specialize CMP cores on-the-fly",
BOOKTITLE= "ACM SIGOPS Operating Systems Review",
YEAR=2006,
}

@PHDTHESIS{che93,
  AUTHOR = "William Yu-Wei Chen, Jr.",
  TITLE = "Data Preload for Superscalar and {VLIW} Processors",
  SCHOOL = "University of Illinois, Urbana",
  YEAR = 1993
}
% Topic: Disambiguation.

@article{che:aam08,
  author = {A. Agarwal and J. Hennessy and M. Horowitz},
  title = {An improved analytical microprocessor memory model},
  journal = {Workshop on Modeling, Benchmarking and Simulation},
  volume = {4},
  year = {2008},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{che:aam09,
  author    = {Xi E. Chen and Tor M. Aamodt},
  title     = {A first-order fine-grained multithreaded throughput model},
  booktitle = {HPCA},
  year      = {2009},
}

@article{che:ail07,
  author = {Chen, Shimin and Ailamaki, Anastassia and Gibbons, Phillip B. and Mowry, Todd C.},
  title = {Improving hash join performance through prefetching},
  journal = tods,
  volume = {32},
  number = {3},
  year = {2007},
  issn = {0362-5915},
  pages = {17},
  doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1272743.1272747},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{che:bae94,
  author = {Chen, T.-F. and Baer, J.-L.},
  title = {A performance study of software and hardware data prefetching schemes},
  booktitle = isca94,
  year = {1994},
  pages = {223--232},
  location = {Chicago, Illinois, United States},
  doi = {http://doi.acm.org/10.1145/191995.192030},
  publisher = {IEEE Computer Society Press},
  address = {Los Alamitos, CA, USA},
}

@article{che:bae95,
  author = {Tien-Fu Chen and Jean-Loup Baer},
  journal = {IEEE Trans. Computers},
  number = 5,
  pages = {609-623},
  title = {Effective Hardware Based Data Prefetching for High-Performance Processors.},
  volume = 44,
  year = 1995,
}

@article{che:boy08,
  author = {Che, Shuai and Boyer, Michael and Meng, Jiayuan and Tarjan, David and Sheaffer, Jeremy W. and Skadron, Kevin},
  title = {A performance study of general-purpose applications on graphics processors using CUDA},
  journal = {J. Parallel Distrib. Comput.},
  volume = {68},
  number = {10},
  year = {2008},
  issn = {0743-7315},
  pages = {1370--1380},
}

@inproceedings{che:boy09,
  author = {Shuai Che and Michael Boyer and Jiayuan Meng and David Tarjan and Jeremy W. Sheaffer and Sang-Ha Lee and Kevin Skadron},
  title = {Rodinia: A Benchmark Suite for Heterogeneous Computing},
  booktitle = iiswc09,
  year = {2009}
}

@inproceedings{che:bri92,
  AUTHOR = "William Y. Chen and Roger A. Bringmann and Scott A. Mahlke and
	    Richard E. Hank and James E. Sicolo",
  TITLE = "An Efficient Architecture for Loop Based Data Prefetching",
  BOOKTITLE = micro92,
  YEAR = 1992,
  PAGES = "92--101"
}
% Topic: Data Prefetching
% Adds a buffer for holding prefetch data and works out the consistency
% issues.

@ARTICLE{che:cha93,
  AUTHOR = "William Y. Chen and Pohua P. Chang and Thomas M. Conte and Wen-mei W. Hwu", 
  TITLE = "The Effect of Code Expanding Optimizations on Instruction Cache Design",
  JOURNAL = ieee:toc,
  YEAR = 1993,
  VOLUME = 42,
  NUMBER = 9,
  MONTH = sep,
  PAGES = "1045--1057"
}

@inproceedings{che:che92,
  AUTHOR = "Chien-Ming Chen and Yunn-Yen Chen and Chung-Ta King",
  TITLE = "Branch Merging for Effective Exploitation of Instruction-Level
	   Parallelism",
  BOOKTITLE = micro92,
  YEAR = 1992,
  PAGES = "37--40"
}
% Topic: Multi-Way Branches
% Merge n branches into one with 2^n targets.

@inproceedings{che:cof96,
  AUTHOR = "I-Cheng K. Chen and John T. Coffey and Trevor N. Mudge",
  TITLE = "Analysis of Branch Prediction via Data Compression",
  BOOKTITLE = asplos96,
  YEAR = 1996
}

@inproceedings{che:gib07,
AUTHOR="Shimin Chen and Phillip B. Gibbons and Michael Kozuch and Vasileios Liaskovitis and Anastassia Ailamaki and Guy E. Blelloch and Babak Falsafi and Limor Fix and Nikos Hardavellas and Todd C. Mowry and Chris Wilkerson",
TITLE="{Scheduling Threads for Constructive Cache Sharing on CMPs}",
BOOKTITLE= "Proc. of the nineteenth annual ACM Symp. on Parallel algorithms and architectures",
YEAR= 2007,
}

@inproceedings{che:lee97,
  AUTHOR = "I-Cheng K. Chen and Chih-Chieh Lee and Trevor N. Mudge",
  TITLE = "Instruction Prefetching Using Branch Prediction Information",
  BOOKTITLE = "1997 {IEEE} Int'l. Conf. on Computer Design",
  YEAR = 1997,
  PAGES = "593--601"
}
% Topic: a seriously flawed prefetching scheme

@inproceedings{che:lin04,
 AUTHOR = "T. Chen and J. Lin and X.Dai and W.C. Hsu and P.C. Yew",
 TITLE      = "Data Dependence Profiling for Speculative Optimizations", 
 BOOKTITLE  = "Proc. of 14th Int'l. Conf on Compiler Construction (CC)",
 YEAR       = 2004 
}

@inproceedings{che:now01,
  author = {Tiberiu Chelcea and Steven M. Nowick},
  title = {Robust interfaces for mixed-timing systems with application to latency-insensitive protocols},
  booktitle = {DAC '01: Proc. of the 38th conference on Design automation},
  year = {2001},
  isbn = {1-58113-297-2},
  pages = {21--26},
  location = {Las Vegas, Nevada, United States},
  doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/378239.378256},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{che:vij01,
  AUTHOR = "Chen-Yong Cher and T. N. Vijaykumar",
  TITLE = "Skipper: a microarchitecture for exploiting control-flow independence",
  BOOKTITLE = micro01,
  YEAR = 2001,
}
%PAGES = "4--15"

@INPROCEEDINGS{che:yua09,
author="Haibo Checn and Liwei Yuan and Xi Wu and Binyu Zang and Bo Huang and Pen-Chung Yew", 
title="control flow obfuscation with information flow tracking", 
booktitle="micro-42",
year=2009, 
}

@inproceedings{cho07,
 AUTHOR="Yuan Chou",
 TITLE="Low-Cost Epoch-Based Correlation Prefetching for Commercial Applications", 
 BOOKTITLE="MICRO-40",
 YEAR=2007
}

@inproceedings{cho:ahn12,
 author = {Choi, Hyojin and Ahn, Jaewoo and Sung, Wonyong},
 title = {Reducing off-chip memory traffic by selective cache management scheme in GPGPUs},
 booktitle = {Proceedings of the 5th Annual Workshop on General Purpose Processing with Graphics Processing Units},
 series = {GPGPU-5},
 year = {2012},
 isbn = {978-1-4503-1233-2},
 location = {London, England},
 pages = {110--119},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2159430.2159443},
 doi = {10.1145/2159430.2159443},
 acmid = {2159443},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {GPGPU, cache replacement decision, off-chip memory traffic},
}

@inproceedings{cho:ban01,
  author = {Choi, Jung Hwan and Bansal, Aditya and Meterelliyoz, Mesut and Murthy, Jayathi and Roy, Kaushik},
  title = {Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits},
  booktitle = {ICCAD '06: Proc. of the 2006 IEEE/ACM Int'l. conference on Computer-aided design},
  year = {2006},
}

@inproceedings{cho:che07,
  author = {Choi, Jeonghwan and Cher, Chen-Yong and Franke, Hubertus and Hamann, Henrdrik and Weger, Alan and Bose, Pradip},
  title = {Thermal-aware task scheduling at the system software level},
  booktitle = {ISLPED '07: Proc. of the 2007 Int'l. Symp. on Low power electronics and design},
  year = {2007},
}
% Topic: Thermal-microarchitecture

@inproceedings{cho:fah04,
  AUTHOR = "Yuan Chou and Brian Fahs and Santosh Abraham",
  TITLE = "Microarchitecture Optimizations for Exploiting Memory-Level Parallelism",
  BOOKTITLE = "ISCA-31",
  YEAR = 2004,
}

@inproceedings{cho:fun99,
  AUTHOR = "Yuan Chou and Jason Fung and John Paul Shen",
  TITLE = "Reducing branch misprediction penalties via dynamic control independence detection",
  BOOKTITLE = ics99,
  YEAR = 1999,
  PAGES = "109--118",		  
}

@ARTICLE{cho:hen90,
  AUTHOR = "Fred C. Chow and John L. Hennessy",
  TITLE = "The Priority-Based Coloring Approach to Register Allocation",
  JOURNAL = acm:tpls,
  YEAR = 1990,
  VOLUME = 12,
  NUMBER = 4,
  MONTH = oct,
  PAGES = "501--536"
}

@inproceedings{cho:kni01,
  AUTHOR = "Youngsoo Choi and Allan Knies and Luke Gerke and Tin-Fook Ngai", 
  TITLE = "The Impact of If-Conversion and Branch Prediction on Program Execution on the {Intel Itanium} Processor", 
  BOOKTITLE = micro01,
  YEAR = 2001,
  PAGES = "182--191",		  
}
% Topic: predication 

@article{cho:koh04,
  author = {Seungryul Choi and Nicholas Kohout and Sumit Pamnani and Dongkeun Kim and Donald Yeung},
  title = {A general framework for prefetch scheduling in linked data structures and its application to multi-chain prefetching},
  journal = {ACM Trans. Comput. Syst.},
  volume = {22},
  number = {2},
  year = {2004},
  issn = {0734-2071},
  pages = {214--280},
  doi = {http://doi.acm.org/10.1145/986533.986536},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{cho:sin10,
  author = {Choi, Jee W. and Singh, Amik and Vuduc, Richard W.},
  title = {Model-driven autotuning of sparse matrix-vector multiply on GPUs},
  booktitle = {PPoPP},
  year = {2010},
  location = {Bangalore, India},
}
% Topic: GPU related (journal)

@inproceedings{chr:emer98,
  AUTHOR = "George Z. Chrysos and Joel S. Emer",
  TITLE = "Memory Dependence Prediction using Store Sets",
  BOOKTITLE = isca98,
  PAGES = "142--153",		  
  YEAR = 1998
}

@inproceedings{chr:vik04,
 author = {Lattner, Chris and Adve, Vikram},
 title = {LLVM: A Compilation Framework for Lifelong Program Analysis \& Transformation},
 booktitle = {Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization},
 series = {CGO '04},
 year = {2004},
} 
%llvm 

@inproceedings{chu:cal03,
  AUTHOR = "Weihaw Chuang and Brad Calder",
  TITLE = "Predicate Prediction for Effi\mbox{}cient Out-of-order Execution",
  BOOKTITLE = ics03,
  PAGES = "183--192",		  
  YEAR = 2003
}

@inproceedings{chu:nah99,
  author = {Hao-Hua Chu and Klara Nahrstedt},
  booktitle = {ICMCS, Vol. 1},
  pages = {296-301},
  title = {CPU Service Classes for Multimedia Applications.},
  year = 1999,
}
% Topic: Execution time prediction

	
@article{cin:mar00,
 author = {Cintra, Marcelo and Martinez, Jose F. and Torrellas, Josep},
 title = {Architectural support for scalable speculative parallelization in shared-memory multiprocessors},
 journal = {SIGARCH Comput. Archit. News},
 volume = {28},
 number = {2},
 year = {2000},
 issn = {0163-5964},
 pages = {13--24},
 doi = {http://doi.acm.org/10.1145/342001.363382},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{cle:qui93,
  author = {Clement, M. J. and Quinn, M. J.},
  title = {Analytical performance prediction on multicomputers},
  booktitle = {SC},
  year = {1993},
  location = {Portland, Oregon},
}

@MISC{cli:arn96,
  AUTHOR = "David W. Clift and James M. Arnold and Robert P. Colwell and Andrew F. Glew",
  HOWPUBLISHED = "U.S. Patent Number 5,466,352",
  TITLE = "Floating point register alias table {FXCH} and retirement floating point register array",
  YEAR = 1996,
}

@book{clrs,
	author = {Cormen, Thomas  H.  and Leiserson, Charles  E.  and Rivest, Ronald  L.  and Stein, Clifford  },
	citeulike-article-id = {201727},
	howpublished = {Paperback},
	isbn = {0262531968},
	keywords = {algorithms, hma},
	month = {September},
	posted-at = {2005-10-27 13:54:05},
	priority = {2},
	publisher = {The MIT Press},
	title = {Introduction to Algorithms, Second Edition},
	url = {http://www.amazon.ca/exec/obidos/redirect?tag=citeulike09-20\&amp;path=ASIN/0262531968},
	year = {2001}
}

@ARTICLE{col98,
  AUTHOR = "Robert Colwell",
  TITLE = "Maintaining a Leading Position",
  JOURNAL = ieee:comp,
  VOLUME = 31,
  NUMBER = 1,
  YEAR = 1998,
  MONTH = jan,
  PAGES = "45--48"
}

@article{col:dau10,
    author = {Sylvain Collange and Marc Daumas and David Defour and David Parello},
    title = {Barra: A Parallel Functional Simulator for GPGPU},
    journal ={Modeling, Analysis, and Simulation of Computer Systems, International Symposium on},
    volume = {0},
    issn = {1526-7539},
    year = {2010},
    pages = {351-360},
    doi = {http://doi.ieeecomputersociety.org/10.1109/MASCOTS.2010.43},
    publisher = {IEEE Computer Society},
    address = {Los Alamitos, CA, USA},
}

@inproceedings{col:hall90,
  AUTHOR = "Robert P. Colwell and W. Eric Hal and Chandra S. Joshi and
	    David B. Papworth and Paul K. Rodman and James E. Tornes",
  TITLE = "Architecture and Implementation of a {VLIW} Supercomputer",
  BOOKTITLE = super90,
  YEAR = 1990,
  PAGES = "910--919"
}
% Topic: VLIW
% Talks about Multiflow machine.

@ARTICLE{col:nix88,
  AUTHOR = "Robert P. Colwell and Robert P. Nix and John J. O'Donnell and
	    David B. Papworth and Paul K. Rodman",
  TITLE = "A {VLIW} Architecture for a Trace Scheduling Compiler",
  JOURNAL = ieee:toc,
  VOLUME = 37,
  NUMBER = 8,
  YEAR = 1988,
  MONTH = aug,
  PAGES = "967--979"
}
% Topic: VLIW
% Reference for non-trapping instructions.

@inproceedings{col:sai02,
  AUTHOR = "Jamison D. Collins and Suleyman Sair and Brad Calder and Dean M. Tullsen",
  TITLE = "Pointer cache assisted prefetching",
  BOOKTITLE = micro02,
  YEAR = 2002,
  pages = {62--73},
  location = {Istanbul, Turkey},
  publisher = {IEEE Computer Society Press},
  address = {Los Alamitos, CA, USA},
}

@inproceedings{col:tul01,
  AUTHOR = "Jamison D. Collins and Dean M. Tullsen and Hong Wang and John P. Shen",
  TITLE = "Dynamic Speculative Precomputation",
  BOOKTITLE = micro01,
  YEAR = 2001,
  pages = {306--317},
  location = {Austin, Texas},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{col:tul04,
  AUTHOR = "Jamison D. Collins and Dean M. Tullsen and Hong Wang",
  TITLE = "Control Flow Optimization via Dynamic Reconvergence Prediction",
  BOOKTITLE = micro04,
  YEAR = 2004
}

@MANUAL{con:flo79,
  AUTHOR = "W.D. Connors and J. Florkowski and S.K. Patton",
  TITLE = "The IBM 3033: An Inside Look.",
  ORGANIZATION = "Datamation",
  PAGES = "198--218",
  YEAR = 1979
}
% Topic: Dynamically-scheduled machines (HPS).

@article{con:kal10,
 author = {Conway, Pat and Kalyanasundharam, Nathan and Donley, Gregg and Lepak, Kevin and Hughes, Bill},
 title = {Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor},
 journal = {IEEE Micro},
 issue_date = {March 2010},
 volume = {30},
 number = {2},
 month = mar,
 year = {2010},
 issn = {0272-1732},
 pages = {16--29},
 numpages = {14},
 url = {http://dx.doi.org/10.1109/MM.2010.31},
 doi = {10.1109/MM.2010.31},
 acmid = {1804052},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
 keywords = {HyperTransport3 technology, blade server, cache, cache directory, memory hierarchy, multiprocessor, power envelopes, probe filter, processor, processor, x86-64, multiprocessor, memory hierarchy, cache, cache directory, probe filter, system interconnect, HyperTransport3 technology, blade server, power envelopes, system interconnect, x86-64},
}

@inproceedings{con:mar05,
  author = {Contreras, Gilberto and Martonosi, Margaret},
  title = {Power prediction for intel XScale processors using performance monitoring unit events},
  booktitle = {ISLPED},
  year = {2005},
}
% Topic: Power related

@inproceedings{con:men95,
  AUTHOR = "Thomas M. Conte and K. N. Menezes and P. M. Mills and B. A. Patel",
  TITLE = "Optimization of Instruction Fetch Mechanisms for High Issue Rates",
  BOOKTITLE = "ISCA-22",
  YEAR = 1995
}
% Topic: Collapsing buffer
% Fetch mechanism which allows fetch beyond short forward branches.

@PHDTHESIS{coo02,
  AUTHOR = "Robert Cooksey",
  TITLE = "Content-Sensitive Data Prefetching",
  SCHOOL = "University of Colorado, Boulder",
  YEAR = 2002
}

@ARTICLE{coo:hal93, 
  AUTHOR = " K.D. Cooper and  M.W. Hall, and  R.T. Hood, and  K. Kennedy, and  K.S. McKinley, and  J.M. Mellor-Crummey, and  L. Torczon, and  S.K. Warren,", 
  TITLE = "The ParaScope parallel programming environment", 
  JOURNAL = "Proc. of the IEEE",
  YEAR = 1993,
  VOLUME = 81,
  NUMBER = 2,
  MONTH = feb,
  PAGES = "244-263",
}

@inproceedings{coo:jou02,
  AUTHOR = "Robert Cooksey and Stephan Jourdan and Dirk Grunwald",
  TITLE = "A stateless, content-directed data prefetching mechanism",
  BOOKTITLE = asplos02,
  YEAR = 2002,
  pages = {279--290},
  location = {San Jose, California},
  doi = {http://doi.acm.org/10.1145/605397.605427},
  publisher = {ACM},
  address = {New York, NY, USA},

}
%PAGES = "279--290",
@ARTICLE{cop:hal93, 
  AUTHOR = " K.D. Cooper and  M.W. Hall, and  R.T. Hood, and  K. Kennedy, and  K.S. McKinley, and  J.M. Mellor-Crummey, and  L. Torczon, and  S.K. Warren,", 
  TITLE = "The ParaScope parallel programming environment", 
  JOURNAL = "Proc. of the IEEE",
  YEAR = 1993,
  VOLUME = 81,
  NUMBER = 2,
  MONTH = feb,
  PAGES = "244-263",
}

@MISC{core, 
  AUTHOR = "{Intel Corporation}",
  Title = "{Intel Core Duo Processor T2500}",
  HOWPUBLISHED = "\url{http://processorfinder.intel.com/Details.aspx?sSpec=SL8VT}",
}

@MISC{core2duo,
  AUTHOR="Intel", 
  Title = "{Intel\textregistered Core Microarchitecture}", 
  HOWPUBLISHED = "\\
                  http://www.intel.com/technology/45nm/index.htm?iid=tech\_micro+45nm/", 
}

@MISC{core2quad, 
  TITLE = "{Intel Core2 Quad Processors}",
  ORGANIZATION = "{INTEL}",
  HOWPUBLISHED = "http://www.intel.com/products/processor/core2quad"
}

@MISC{core_uarch,
  TITLE = "Intel's Core Microarchitecture",
  HOWPUBLISHED = "http://www.realworldtech.com/page.cfm?ArticleID=\\RWT030906143144"
}
% TOPIC: Processor microarchitecture

@MISC{corei7, 
  TITLE = "{Intel Core i7 Processors}",
  AUTHOR = "{INTEL}",
  HOWPUBLISHED = "http://www.intel.com/products/processor/corei7/specifications.htm"
}

@MISC{corei7-2600,
    TITLE= "{Intel Core i7 2600 Quad core Processor}",
    ORGANIZATION = "{Intel}",
    HOWPUBLISHED = "http://ark.intel.com/products/52213",
}

@INPROCEEDINGS{cou:sam11, 
author={Coutinho, B. and Sampaio, D. and Pereira, F.M.Q. and Meira, W.}, 
booktitle={Parallel Architectures and Compilation Techniques (PACT), 2011 International Conference on}, title={Divergence Analysis and Optimizations}, 
year={2011}, 
month={oct.}, 
volume={}, 
number={}, 
pages={320 -329}, 
keywords={GPU programming;Ocelot;SIMD execution model;branch fusion;divergence analysis;open-source CUDA compiler;optimizations;processing elements;single instruction multiple data;synchronization point;graphics processing units;optimisation;parallel architectures;program compilers;public domain software;synchronisation;}, 
doi={10.1109/PACT.2011.63}, 
ISSN={1089-795X},}

@MISC{cpufreq,
  TITLE = "{Linux kernel CPUfreq subsystem}",
  HOWPUBLISHED = "http://www.kernel.org/pub/linux/utils/kernel/cpufreq/cpufreq.html"
}

@inproceedings{cra:pat11,
 author = {Crago, Neal Clayton and Patel, Sanjay Jeram},
 title = {OUTRIDER: efficient memory latency tolerance with decoupled strands},
 booktitle = {Proceedings of the 38th annual international symposium on Computer architecture},
 series = {ISCA '11},
 year = {2011},
 isbn = {978-1-4503-0472-6},
 location = {San Jose, California, USA},
 pages = {117--128},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2000064.2000079},
 doi = {10.1145/2000064.2000079},
 acmid = {2000079},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {accelerator, computer architecture, memory latency},
} 

@ARTICLE{cri:mar03,
  AUTHOR = "Adrian Cristal and Jose F. Martinez and Josep Llosa and Mateo Valero",
  TITLE = "A Case for Resource-conscious Out-of-order Processors",
  JOURNAL = letters,
  YEAR = 2003,
  MONTH = oct
}

@inproceedings{cri:ort04,
  AUTHOR = "Adrian Cristal and Daniel Ortega and Josep Llosa and Mateo Valero",
  TITLE = "Out-of-order Commit Processors",
  BOOKTITLE = hpca04,
  YEAR = 2004
}

@ARTICLE{cri:san05, 
  AUTHOR  = "AdriNan Cristal and Oliverio J. Santana  and Francisco Cazorla  and Marco Galluzzi and Tanausu Ramirez and Miquel Pericas and Mateo Valero", 
  TITLE = "Kilo-instruction processors: Overcoming the Memory Wall",
  JOURNAL = "IEEE Micro",
  YEAR = 2005,
  VOLUME = 25,
  NUMBER =3 ,
  MONTH = May, 
  PAGES = "48-57", 
}

@MANUAL{criticalblue_ref,
TITLE = "{Prism: an analysis exploration and verification environment for software implementation and optimization on multicore architectures}",
ORGANIZATION = "{CriticalBlue}",
NOTE = "\url{http://www.criticalblue.com}"
}
% Topic: Prospector

@inproceedings{cru:gon00,
  author={Cruz, J.-L. and Gonzalez, A. and Valero, M. and Topham, N.P.},
  booktitle={Computer Architecture, 2000. Proceedings of the 27th International Symposium on},
  title={Multiple-banked register file architectures},
  year={2000},
  month={june},
  volume={},
  number={},
  pages={316 -325},
}

@MISC{ct,
  AUTHOR = "{{Ct}: C for Throughput Computing}", 
  TITLE =  "",
  ORGANIZATION = "{Intel}",
  HOWPUBLISHED = "http://techresearch.intel.com/articles/Tera-Scale/1514.htm"
}

@MANUAL{CUDA,
  TITLE = {CUDA Programming Guide, V4.0},
  ORGANIZATION = "NVIDIA Corporation",
}
% Topic: GPGPU
% This topic will include all papers pertaining to GPGPU

@MISC{cuda:course,
  AUTHOR = "Hwu, Wenmei W. and Kirk, David",
  TITLE =  {ECE 498 AL: Applied parallel programming, Spring 2010.},
  ORGANIZATION = "{University of Illinois at Urbana-Champaign}",
  HOWPUBLISHED = "{http://courses.ece.uiuc.edu/ece498/al/}"
}
% Topic: GPGPU
% This topic will include all papers pertaining to GPGPU

@MISC{CUDA_FORUM,
  TITLE =  "{CUDA Forum}",
  ORGANIZATION = "",
  HOWPUBLISHED = "",
  NOTE = "http://forums.nvidia.com"
}
% GPUMETRIC

@MISC{cudaobjdump,
  AUTHOR = "{NVIDIA}",
  TITLE =  "{CUDA OBJDUMP}",
  HOWPUBLISHED = "{http://developer.nvidia.com}"
}

@MISC{cudasdk,
  author = "{NVIDIA}",
  title = "{CUDA SDK 3.0}",
  howpublished = "\\http://developer.download.nvidia.com/object/\\
cuda\_3\_1\_downloads.html",
}
% Topic: GPU prefetch

@inproceedings{cup:jac99,
  AUTHOR = "Vinodh Cuppu and Bruce Jacob and Brian Davis and Trevor Mudge",
  TITLE = "A Performance Comparison of Contemporary {DRAM} Architectures",
  BOOKTITLE = isca99,
  PAGES = "222--233",
  YEAR = 1999
}

@TECHREPORT{cyt:fer91,
  AUTHOR = "R. Cytron and J. Ferrante and B. K. Rosen and M. N. Wegman and F. K. Zadeck", 
  TITLE = "Efficiently computing static single assignment form and the control dependence graph", 
 INSTITUTION = "IBM",
 NUMBER = "RC14756",
 YEAR =  "revised March 1991", 
}

@INPROCEEDINGS{cza:day01,
  author={Czajkowski, G. and Daynes, L. and Wolczko, M.},
  booktitle={Software Reliability Engineering, 2001. ISSRE 2001. Proceedings. 12th International Symposium on}, title={Automated and portable native code isolation},
  year={2001},
  month={nov.},
volume={},
number={},
pages={ 298 - 307},
}

@inproceedings{DaCapo:paper,
  title={The {DaCapo} Benchmarks: {J}ava Benchmarking Development and Analysis},
  author={Blackburn, S. M. and Garner, R. and Hoffman, C. and Khan, A. M.
      and McKinley, K. S. and Bentzur, R. and Diwan, A. and Feinberg, D. 
      and Frampton, D. and Guyer, S. Z. and Hirzel, M. and Hosking, A.
      and Jump, M. and Lee, H. and Moss, J. E. B. and Phansalkar, A.
      and Stefanovi\'{c}, D. and {VanDrunen}, T. and von~Dincklage, D.
      and Wiedermann, B.},
  booktitle = {OOPSLA}, 
  year = 2006,
 
}
%  month=oct,
%  author="S.M. Blackburn and others",
%  author={Blackburn, S. M. and Garner, R. and Hoffman, C. and Khan, A. M.
%      and McKinley, K. S. and Bentzur, R. and Diwan, A. and Feinberg, D. 
%      and Frampton, D. and Guyer, S. Z. and Hirzel, M. and Hosking, A.
%      and Jump, M. and Lee, H. and Moss, J. E. B. and Phansalkar, A.
%      and Stefanovi\'{c}, D. and {VanDrunen}, T. and von~Dincklage, D.
%      and Wiedermann, B.},
%  booktitle = {OOPSLA '06: Proc. of the 21st annual ACM SIGPLAN conference on Object-Oriented Programing, Systems, Languages, and Applications},
% location = {Portland, OR, USA},
%  publisher = {ACM Press},
%  address = {New York, NY, USA},
%  Year = {2006}

@inproceedings{dag:aji11,
 author = {Daga, Mayank and Aji, Ashwin M. and Feng, Wu-chun},
 title = {On the Efficacy of a Fused CPU+GPU Processor (or APU) for Parallel Computing},
 booktitle = {Proceedings of the 2011 Symposium on Application Accelerators in High-Performance Computing},
 series = {SAAHPC '11},
 year = {2011},
 isbn = {978-0-7695-4448-9},
 pages = {141--149},
 numpages = {9},
 url = {http://dx.doi.org/10.1109/SAAHPC.2011.29},
 doi = {10.1109/SAAHPC.2011.29},
 acmid = {2060321},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {AMD Fusion, graphics processing unit, GPU, GPGPU, accelerated processing unit, APU, OpenCL, performance evaluation, benchmarking, heterogeneous computing},
}

@article{dah:dub95,
  author    = {Fredrik Dahlgren and
               Michel Dubois and
               Per Stenstr{\"o}m},
  title     = {Sequential Hardware Prefetching in Shared-Memory Multiprocessors},
  journal   = {IEEE Transactions on Parallel and Distributed Systems},
  volume    = {6},
  number    = {7},
  year      = {1995},
  pages     = {733--746},
  ee        = {http://www.computer.org/tpds/td1995/l0733abs.htm},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{dal:lla99,
  author={Dal Corral, A.M. and Llaberia, J.M.},
  journal={IEEE Transactions on Computers}, 
  title={Minimizing conflicts between vector streams in interleaved memory systems},
  year={1999},
  volume = 48,
  pages={449-456},
  number = 4,
}
% Topic: Vector memory access

@inproceedings{das:mut09,
  author = {Reetuparna Das and Onur Mutlu and Thomas Moscibroda and Chita R. Das},
  title = {Application-aware prioritization mechanisms for on-chip networks},
  booktitle = micro09,
  year = {2009},
  pages = {280--291},
  publisher = {ACM},
  address = {New York, NY, USA},
  keywords = {arbitration, memory systems, multi-core, on-chip networks, packet scheduling, prioritization},
} 

@inproceedings{das:mut10,
  author = {Reetuparna Das and Onur Mutlu and Thomas Moscibroda and Chita R. Das},
  title = {A\'{e}rgia: exploiting packet latency slack in on-chip networks},
  booktitle = isca10,
  year = {2010},
  pages = {106--116},
  publisher = {ACM},
  address = {New York, NY, USA},
  keywords = {arbitration, memory systems, multi-core, on-chip networks, packet scheduling, prioritization},
}

@INPROCEEDINGS{das:set11,
author={Dasika, G. and Sethia, A. and Mudge, T. and Mahlke, S.},
booktitle={Parallel Architectures and Compilation Techniques (PACT), 2011 International Conference on}, title={PEPSC: A Power-Efficient Processor for Scientific Computing},
year={2011},
month={oct.},
volume={},
number={},
pages={101 -110},
keywords={GPU;PEPSC architecture;SIMD data path;desktop supercomputer;general programming models;graphics processing unit;high-end laptop computer;intelligent dynamic prefetching mechanism;power-efficient processor;scientific computing;single-instruction multiple-data data path;computer architecture;graphics processing units;laptop computers;parallel machines;storage management;},
doi={10.1109/PACT.2011.16},
ISSN={1089-795X},}

@inproceedings{dav:jin94,
  author = "{Jack W. Davidson and Sanjay Jinturkar}",
  title = "{Memory access coalescing: a technique for eliminating redundant memory accesses}",
  booktitle = "{PLDI '94: Proc. of the ACM SIGPLAN 1994 conference on Programming language design and implementation}",
  year = {1994},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{dav:wha90,
  AUTHOR = "Jack W. Davidson and David B. Whalley",
  TITLE = "Reducing the Cost of Branches by Using Registers",
  BOOKTITLE = isca90,
  YEAR = 1990,
  PAGES = "182--191"
}
% Topic: Branch prediction

@MISC{ddr_memory,
  TITLE="{Graphics RAM GDDR3}", 
  ORGANIZATION= "{Qimonda}",
  HOWPUBLISHED="{http://www.qimonda.com/graphics-ram/gddr3/index.html}",
}

@inproceedings{de:bor99,
  author = {De, Vivek and Borkar, Shekhar},
  title = {Technology and design challenges for low power and high performance},
  booktitle = {ISLPED '99: Proc. of the 1999 Int'l. Symp. on Low power electronics and design},
  year = {1999},
  isbn = {1-58113-133-X},
  pages = {163--168},
}

@inproceedings{dea:gro95, 
  AUTHOR = "Jeffrey Dean and  David Grove and Craig Chambers",
  TITLE = "Optimization of Object-Oriented Programs Using Static Class Hierarchy Analysis", 
  BOOKTITLE = "Proc. of the 9th European Conf. on Object-Oriented Programming", 
  PAGES = "77--101",
  YEAR = 1995
}

@inproceedings{dea:hic97,
  AUTHOR = "J. Dean and J. E. Hicks and C. A. Waldspurger and W. E. Weihl and G. Chrysos",
  TITLE = "{ProfileMe}: Hardware Support for Instruction-Level Profiling on
           Out-of-Order Processors",
  BOOKTITLE = micro97,
  PAGES = "292--302",
  YEAR = 1997
}

@inproceedings{dea:kae01,
  AUTHOR = "Marcos R. de Alba and David R. Kaeli",
  TITLE = "Runtime Predictability of Loops",
  BOOKTITLE = "IEEE 4th Annual Workshop on Workload Characterization",
  YEAR = 2001
}

@inproceedings{deb:mut98,
  author = {Debray, Saumya and Muth, Robert and Weippert, Matthew},
  title = {Alias analysis of executable code},
  booktitle = {POPL '98: Proc. of the 25th ACM SIGPLAN-SIGACT Symp. on Principles of programming languages},
  year = {1998},
  isbn = {0-89791-979-3},
  pages = {12--24},
  location = {San Diego, California, United States},
  doi = {http://doi.acm.org/10.1145/268946.268948},
  publisher = {ACM},
  address = {New York, NY, USA},
}
%% binary-level disambiguations

@MISC{decuda,
  AUTHOR = "{Wladimir J. Laan}",
  TITLE =  "{Cubin Utilities}",
  HOWPUBLISHED = "{https://github.com/laanwj/decuda/wiki}"
}
% Topic: GPU related (journal)

@inproceedings{deh:hsu89,
  AUTHOR = "J. C. Dehnert and P. Y. T. Hsu and J. P. Bratt",
  TITLE = "Overlapped Loop Support in the {C}ydra 5",
  BOOKTITLE = "ISCA-16",
  YEAR = 1989,
  PAGES = "26--38"
}

@inproceedings{dei:hwu96,
 AUTHOR = "Brian L. Deitrich and Wen-mei W. Hwu",
 TITLE  = "Speculative hedge: regulating compile-time speculation against profile variations",
 BOOKTITLE = micro96,
 YEAR = 1996,
 ISBN = {0-8186-7641-8},
 PAGES = {70--79},
 LOCATION = {Paris, France},
 PUBLISHER = {IEEE Computer Society},
 ADDRESS = {Washington, DC, USA},
}
% Topic: Predicated Execution
% Reference for use of predicated execution to allow software
% pipelining of loops.

@ARTICLE{den80,
  AUTHOR = "Jack B. Dennis",
  TITLE = "Data Flow Supercomputers",
  JOURNAL = ieee:comp,
  YEAR = 1980,
  MONTH = nov,
  VOLUME = 13,
  NUMBER = 11,
  PAGES = "48--56"
}

@ARTICLE{denning80,
  AUTHOR = "P. Denning",
  TITLE = "Working Sets Past and Present",
  JOURNAL = "IEEE Transactions on Software Engineering",
  YEAR = 1980,
  VOLUME = SE-6,
  NUMBER = 1,
  PAGES = "64--84",
  MONTH = jan
}

@MISC{denver,
  AUTHOR = "NVIDIA",
  TITLE =  "Project Denver",
  HOWPUBLISHED = "\\http://blogs.nvidia.com/2011/01/project-denver-processor-to-usher-in-new-era-of-computing/",
}

@MISC{DevPartner,
  AUTHOR = "{Compuware Corporation}",
  TITLE =  "DevPartner",
  ORGANIZATION = "",
  HOWPUBLISHED = "{http://www.compuware.com/ products/devpartner/}"
}

@inproceedings{dho:smi02,
 author = {Dhodapkar, Ashutosh S. and Smith, James E.},
 title = {Managing multi-configuration hardware via dynamic working set analysis},
 booktitle = {Proceedings of the 29th annual international symposium on Computer architecture},
 series = {ISCA '02},
 year = {2002},
 isbn = {0-7695-1605-X},
 location = {Anchorage, Alaska},
 pages = {233--244},
 numpages = {12},
 url = {http://portal.acm.org.www.library.gatech.edu:2048/citation.cfm?id=545215.545241},
 acmid = {545241},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@inproceedings{dho:smi04,
  author    = {Ashutosh S. Dhodapkar and
               James E. Smith},
  title     = {Tuning Reconfigurable Microarchitectures for Power Efficiency.},
  booktitle = {IPDPS},
  year      = {2004},
  ee        = {http://csdl.computer.org/comp/proceedings/ipdps/2004/2132/04/213240133aabs.htm},
  crossref  = {DBLP:conf/ipps/2004},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{dia:ash11,
 author = {Diamos, Gregory and Ashbaugh, Benjamin and Maiyuran, Subramaniam and Kerr, Andrew and Wu, Haicheng and Yalamanchili, Sudhakar},
 title = {SIMD re-convergence at thread frontiers},
 booktitle = {Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-44 '11},
 year = {2011},
 isbn = {978-1-4503-1053-6},
 location = {Porto Alegre, Brazil},
 pages = {477--488},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2155620.2155676},
 doi = {10.1145/2155620.2155676},
 acmid = {2155676},
 publisher = {ACM},
 address = {New York, NY, USA},
}
%%% Topic:GPGPU 

@ARTICLE{die98,
  AUTHOR = "Keith Diefendorff",
  TITLE = "Xeon Replaces {Pentium} {Pro}",
  JOURNAL = "Microprocessor Report",
  YEAR = 1998,
  MONTH = jul,
}

@ARTICLE{die98b,
  AUTHOR = "Keith Diefendorff",
  TITLE = "{K7} Challenges Intel",
  JOURNAL = "Microprocessor Report",
  YEAR = 1998,
  MONTH = oct,
}

@ARTICLE{die98c,
  AUTHOR = "Keith Diefendorff",
  TITLE = "Jalapeno Powers Cyrix's {M3}",
  JOURNAL = "Microprocessor Report",
  YEAR = 1998,
  MONTH = nov,
}

@inproceedings{dig:mar09,
   author = {Danny Dig and John Marrero and Michael D. Ernst},
   title = {Refactoring sequential {Java} code for concurrency via
	concurrent libraries},
   booktitle = {ICSE'09, Proc. of the 30th Int'l. Conf.
	on Software Engineering},
   address = {Vancouver, BC, Canada},
   month = {May~20--22,},
   year = {2009}
}

@inproceedings{dim:had08,
 author = {Dimakopoulos, Vassilios V. and Hadjidoukas, Panagiotis E. and Philos, Giorgos Ch.},
 title = {A microbenchmark study of {OpenMP} overheads under nested parallelism},
 booktitle = {Proceedings of the 4th international conference on {OpenMP} in a new era of parallelism},
 series = {IWOMP'08},
 year = {2008},
 location = {West Lafayette, IN, USA},
 pages = {1--12},
 publisher = {Springer-Verlag},
 address = {Berlin, Heidelberg},
}

@inproceedings{dim:man09,
 author = {Dimitrov, Martin and Mantor, Mike and Zhou, Huiyang},
 title = {Understanding software approaches for GPGPU reliability},
 booktitle = {Proceedings of 2nd Workshop on General Purpose Processing on Graphics Processing Units},
 series = {GPGPU-2},
 year = {2009},
 isbn = {978-1-60558-517-8},
 location = {Washington, D.C.},
 pages = {94--104},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1513895.1513907},
 doi = {10.1145/1513895.1513907},
 acmid = {1513907},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {GPGPU, reliability},
}

@inproceedings{din:bia07,
  author = {Diniz, Bruno and Guedes, Dorgival and Meira,Jr., Wagner and Bianchini, Ricardo},
  title = {Limiting the power consumption of main memory},
  booktitle = {ISCA '07: Proc. of the 34th annual Int'l. Symp. on Computer Architecture},
  year = {2007},
}

@inproceedings{din:ken99,
    author = {Chen Ding and Ken Kennedy},
    title = {Bandwidth-based performance tuning and prediction},
    booktitle = {IASTED Conference on Parallel and Distributed Computing and Systems},
    year = {1999},
}
 
% Topic: Power related

@inproceedings{dot:bag11,
  author = {Dotsenko, Yuri and Baghsorkhi, Sara S. and Lloyd, Brandon and Govindaraju, Naga K.},
  title = {Auto-tuning of fast {Fourier} transform on graphics processors},
  booktitle = {Proceedings of the 16th ACM symposium on Principles and practice of parallel programming},
  series = {PPoPP '11},
  year = {2011},
  isbn = {978-1-4503-0119-0},
  location = {San Antonio, TX, USA},
  pages = {257--266},
  numpages = {10},
  url = {http://doi.acm.org/10.1145/1941553.1941589},
  doi = {http://doi.acm.org/10.1145/1941553.1941589},
  acmid = {1941589},
  publisher = {ACM},
  address = {New York, NY, USA},
  keywords = {auto-tuning, fast fourier transform, fft, gpu, high performance, performance analysis, performance tuning},
} 
 
 
@article{joh:eig04,
 author = {Johnson, Troy A. and Eigenmann, Rudolf and Vijaykumar, T. N.},
 title = {Min-cut program decomposition for thread-level speculation},
 journal = {SIGPLAN Not.},
 volume = {39},
 number = {6},
 year = {2004},
 doi = {http://doi.acm.org/10.1145/996893.996851},
 publisher = {ACM},
 address = {New York, NY, USA},
}
 
@article{du:lim04,
 author = {Du, Zhao-Hui and Lim, Chu-Cheow and Li, Xiao-Feng and Yang, Chen and Zhao, Qingyu and Ngai, Tin-Fook},
 title = {A cost-driven compilation framework for speculative parallelization of sequential programs},
 journal = {SIGPLAN Not.},
 volume = {39},
 number = {6},
 year = {2004},
 issn = {0362-1340},
 doi = {http://doi.acm.org/10.1145/996893.996852},
 publisher = {ACM},
 address = {New York, NY, USA},
}
% Topic: Prospector
 
@inproceedings{bri:vac07,
 author = {Bridges, Matthew and Vachharajani, Neil and Zhang, Yun and Jablin, Thomas and August, David},
 title = {Revisiting the Sequential Programming Model for Multi-Core},
 booktitle = {MICRO '07: Proc. of the 40th Annual IEEE/ACM Int'l. Symp. on Microarchitecture},
 year = {2007},
 isbn = {0-7695-3047-8},
 address = {Washington, DC, USA},
}
% Topic: Prospector 
 
@inproceedings{pra:olu05,
 author = {Prabhu, Manohar K. and Olukotun, Kunle},
 title = {Exposing speculative thread parallelism in SPEC2000},
 booktitle = {PPoPP '05: Proc. of the tenth ACM SIGPLAN Symp. on Principles and practice of parallel programming},
 year = {2005},
 isbn = {1-59593-080-9},
 location = {Chicago, IL, USA},
 publisher = {ACM},
 address = {New York, NY, USA},
}
 
 
@article{din:rin97,
 author = {Diniz, Pedro C.},
 editor = {Rinard, Martin C.},
 title = {Commutativity analysis: a new analysis technique for parallelizing compilers},
 journal = {ACM Trans. Program. Lang. Syst.},
 volume = {19},
 number = {6},
 year = {1997},
 issn = {0164-0925},
}

@inproceedings{din:zho03,
 author = {Ding, Chen and Zhong, Yutao},
 title = {Predicting whole-program locality through reuse distance analysis},
 series = {PLDI '03},
 year = {2003},
 booktitle = {Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation},
 location = {San Diego, California, USA},
 pages = {245--257},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{cas:pad:03,
 author = {Ca\c{s}caval, C\v{a}lin and Padua, David A.},
 title = {Estimating cache misses and locality using stack distances},
 booktitle = {Proceedings of the 17th annual international conference on Supercomputing},
 series = {ICS '03},
 year = {2003},
 isbn = {1-58113-733-8},
 location = {San Francisco, CA, USA},
 pages = {150--159},
}
%topic: prospector 
@inproceedings{ding:zho03,
 author = {Ding, Chen and Zhong, Yutao},
 title = {Predicting whole-program locality through reuse distance analysis},
 booktitle = {Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation},
 series = {PLDI '03},
 year = {2003},
 isbn = {1-58113-662-5},
 location = {San Diego, California, USA},
 pages = {245--257},
}
%topic: prospector 

@MISC{directX,
author="Michael~D. Root and James~R. Boer.",
title="{Directx Complete, First Edition}",
HOWPUBLISHED="McGraw-Hill, Inc.",
Year=1998, 
}
% TOPIC: GPGPU

@inproceedings{dmp_micro, 
 AUTHOR = "Hyesoon Kim and Jos\'e A. Joao and  Onur Mutlu and Yale N. Patt", 
 TITLE = "Diverge-Merge Processor {(DMP)}: Dynamic Predicated Execution of Complex Control-Flow Graphs Based on Frequently Executed Paths",
 BOOKTITLE = micro06,
 YEAR = 2006, 
 }

@ARTICLE{dol:kri89,
  AUTHOR = "Apostolos Dollas and Robert F. Krick",
  TITLE = "The Case for the Sustained Performance Computer Architecture",
  JOURNAL = "Computer Architecture News",
  YEAR = 1989,
  VOLUME = 17,
  NUMBER = 6,	
  PAGES = "129--136"
}
% Topic: Predicated Execution
% Reference for use of predicated execution to allow software
% pipelining of loops.

@inproceedings{don:fra08,
AUTHOR="Jack Dongarra and Jean-François Pineau and Yves Robert and Frédéric Vivien",
TITLE="Matrix product on heterogeneous master-worker platforms",
BOOKTITLE= "Proc. of the 13th ACM SIGPLAN Symp. on Principles and practice of parallel programming",
YEAR= 2008,
}

@inproceedings{don:mar04,
  author = {James Donald and Margaret Martonosi},
  title = {Temperature-Aware Design Issues for SMT and CMP Architectures},
  booktitle = {Fifth Workshop on Complexity-Effective Design (WCED) in conjunction with ISCA-31},
  year = {2004},
}

@inproceedings{don:mar06,
  author = {James Donald and Margaret Martonosi},
  title = {Techniques for Multicore Thermal Management: Classification and New Exploration},
  booktitle = {ISCA '06: Proceedings of the 33rd annual International Symposium on Computer Architecture},
  year = {2006},
}
% Topic: Thermal-microarchitecture

@inproceedings{don:pin08,
  author = {Jack Dongarra and Jean-Fran\c{c}ois Pineau and Yves Robert and Fr\'{e}d\'{e}ric Vivien},
  title = {Matrix product on heterogeneous master-worker platforms},
  booktitle = {PPoPP '08: Proc. of the 13th ACM SIGPLAN Symp. on Principles and practice of parallel programming},
  year = {2008},
  location = {Salt Lake City, UT, USA},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@article{dor:rod05,
	author = "Antonio J. Dorta and Casiano Rodr\'{\i}guez and Francisco de Sande and Arturo Gonzalez-Escribano",
	title = "The {OpenMP Source Code Repository}",
	journal = "Parallel, Distributed, and Network-Based Processing, Euromicro Conf. on",
	year = "2005",
}
%volume = "0",
%pages = "244--250",

@MISC{dotnet-interface,
  AUTHOR = "Vance Morrison", 
  TITLE =  "Digging into interface calls in the {.NET Framework}: Stub-based dispatch",
  ORGANIZATION = "Microsoft Corporation",
  HOWPUBLISHED = "http://blogs.msdn.com/vancem/archive/2006/03/13/550529.aspx"
}

@inproceedings{dra:sez93,
  AUTHOR = "Nathalie Drach and Andr\'{e} Seznec",
  TITLE = "{MIDEE}: Smoothing Branch and Instruction Cache Miss
          Penalties on Deep Pipelines",
  BOOKTITLE = micro93,
  YEAR = 1993,
  PAGES = "193--201"
}

@ARTICLE{dramsim2,
author={Rosenfeld, P. and Cooper-Balis, E. and Jacob, B.},
journal={Computer Architecture Letters}, title={DRAMSim2: A Cycle Accurate Memory System Simulator},
year={2011},
month={jan.-june },
volume={10},
number={1},
pages={16 -19},
keywords={DDR2/3 memory system model;DRAMSim2 simulation;DRAMSim2 timing;Verilog model;cycle accurate memory system simulator;trace-based simulation;visualization tool;DRAM chips;memory architecture;memory cards;},
doi={10.1109/L-CA.2011.4},
ISSN={1556-6056},}
% TOPIC: DRAMSim

@inproceedings{dri:hol96,
  AUTHOR = "Karel Driesen and Urs H{\"{o}}lzle",
  TITLE = "The direct cost of virtual function calls in C++",
  BOOKTITLE = "Proc. of the 11th ACM SIGPLAN conference on Object-oriented programming, systems, languages, and application" , 
  YEAR = 1996, 
  PAGES = "306--323",
}

@TECHREPORT{dri:hol97,
  AUTHOR = "Karel Driesen and Urs H{\"{o}}lzle",
  TITLE = "Accurate Indirect Branch Prediction",
  INSTITUTION = "Department of Computer Science, University of
		  California, Santa Barbara",
  YEAR = 1997,
  NUMBER = "TRCS97-19",
  MONTH = dec
}

@inproceedings{dri:hol98,
  AUTHOR = "Karel Driesen and Urs H{\"{o}}lzle",
  TITLE = "Accurate Indirect Branch Prediction",
  BOOKTITLE = isca98,
  YEAR = 1998
}

@inproceedings{dri:hol98a,
  AUTHOR = "Karel Driesen and Urs H{\"{o}}lzle",
  TITLE = "The Cascaded Predictor: Economical and Adaptive Branch Target Prediction",
  BOOKTITLE = micro98,
  YEAR = 1998
}

@inproceedings{dri:hol99,
  AUTHOR = "Karel Driesen and Urs H{\"{o}}lzle",
  TITLE = "Multi-stage Cascaded Prediction",
  BOOKTITLE ="European Conf. on Parallel Processing",
  YEAR = 1999,
}

@inproceedings{dub04,
AUTHOR="Michel Dubois",
TITLE="Fighting the memory wall with assisted execution",
BOOKTITLE="Proc. of the 1st conference on Computing frontiers ",
YEAR=2004,
}

@inproceedings{dub:che12,
 author = {Dubach, Christophe and Cheng, Perry and Rabbah, Rodric and Bacon, David F. and Fink, Stephen J.},
 title = {Compiling a high-level language for GPUs: (via language support for architectures and compilers)},
 booktitle = {Proceedings of the 33rd ACM SIGPLAN conference on Programming Language Design and Implementation},
 series = {PLDI '12},
 year = {2012},
} 

@inproceedings{dub:leb92,
  AUTHOR = "Czarek Dubnicki and Thomas J. {LeBlanc}",
  TITLE = "Adjustable Block Size Coherent Caches",
  BOOKTITLE = "ISCA-19",
  YEAR = 1992,
  PAGES = "170--180"
}

@PHDTHESIS{dun98,
  AUTHOR = "James D. Dundas",
  TITLE = "Improving Processor Performance by Dynamically Pre-Processing the Instruction Stream",
  SCHOOL = "University of Michigan",
  YEAR = 1998
}

@inproceedings{dun:mud97,
  AUTHOR = "James Dundas and Trevor Mudge",
  TITLE = "Improving Data Cache Performance by Pre-executing Instructions Under a Cache Miss",
  BOOKTITLE = ics97,
  YEAR = 1997,
  PAGES = "68--75"
}
% Reference for runahead execution in an in-order machine

@MANUAL{dunix,
  TITLE = "{DIGITAL} {UNIX} Version 4.0D Reference Pages Documentation Kit",
  ORGANIZATION = "Digital Equipment Corporation",
  YEAR = 1997,
}
% Reference for pixie, prof, ftoc, and cord.
% This is the best I could come up with.  (JWS)

@inproceedings{dut:fra95,
  AUTHOR = "Simonjit Dutta and Manoj Franklin",
  TITLE = "Control Flow Prediction with {Tree-Like} Subgraphs for Superscalar Processors",
  BOOKTITLE = micro95,
  YEAR = 1995,
  PAGES = "258--263"
}
% Topic: Multiple branch predictor

@ARTICLE{ebc88,
  AUTHOR = "Kemal Ebcio\u{g}lu",
  TITLE = "Some Design Ideas for a {VLIW} Architecture for Sequential Natured Software",
  JOURNAL = "Parallel Processing (Proc. of {IFIP WG} 10.3, Working Conf. on Parallel Processing)",
  YEAR = 1988,
  MONTH = apr,
  PAGES = "3--21"
}
% Topic: Statically-scheduled machines
% Discusses IBM VLIW prototype.

@inproceedings{ebr:mut09,
  author = {Eiman Ebrahimi and Onur Mutlu and Yale N. Patt},
  booktitle = hpca09,
  title = {Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems.},
  year = {2009},
  pages = {7-17},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}
%	date = {2009-03-16}

@inproceedings{ebr:mut09_2,
  author = {Eiman Ebrahimi and Onur Mutlu and Chang Joo Lee and Yale N. Patt},
  booktitle = micro09,
  title = {Coordinated control of multiple prefetchers in multi-core systems.},
  year = 2009,
}
%  pages = {316-326},
% Topic: GPU prefetch

@inproceedings{ede:mud98,
  AUTHOR = "A. N. Eden and T. Mudge",
  TITLE = "The YAGS Branch Prediction Scheme",
  BOOKTITLE = micro98,
  YEAR = 1998,
  PAGES = "69--77"
}

@ARTICLE{eec:van02, 
  AUTHOR = "Lieven Eeckhout and  Hans Vandierendonck and  Koen De Bosschere ", 
  TITLE = "  Quantifying the Impact of Input Data Sets on Program Behavior and  its Applications  ",
  JOURNAL = "Journal of Instruction-Level Parallelism",
  YEAR = 2003,
  NUMBER = 5, 
  PAGES = "1-33"
}

@ARTICLE{eic:vas93,
  AUTHOR = "Richard J. Eickemeyer and Stamatis Vassiliadis",
  TITLE = "A load-instruction unit for pipelined processors",
  JOURNAL = ibm:jrd,
  YEAR = 1993,
  VOLUME = 37,
  PAGES = "547--564"
}

@article{ eig:hoe98,
    author = "R. Eigenmann and J. Hoeflinger and D. Padua",
    title = "On the Automatic Parallelization of the {Perfect Benchmarks}",
	journal = "IEEE Transactions on Parallel and Distributed Systems",
	volume = "9",
	number = "1",
	pages = "5--23",
	year = "1998",
}
%Parallelization performance

@INPROCEEDINGS{ekl:nik11, 
  author={Eklov, D. and Nikoleris, N. and Black-Schaffer, D. and Hagersten, E.}, 
  booktitle={Parallel Processing (ICPP), 2011 International Conference on}, title={Cache Pirating: Measuring the Curse of the Shared Cache}, 
  year={2011}, 
  month={sept.}, 
  volume={}, 
  number={}, 
  pages={165 -175}, 
  keywords={Nehalem based test system;Pirate application;Target application;application performance measurement;cache pirating;off-chip bandwidth measurement;performance counter;shared cache capacity;cache storage;}, 
  doi={10.1109/ICPP.2011.15}, 
  ISSN={0190-3918},}

@inproceedings{elm:alb03,
  author = {El-Moursy, Ali and Albonesi, David H.},
  title = {Front-End Policies for Improved Issue Efficiency in SMT Processors},
  booktitle = {HPCA '03: Proc. of the 9th Int'l. Symp. on High-Performance Computer Architecture},
  year = {2003},
  isbn = {0-7695-1871-0},
  pages = {31}
}

@article{emm:har05,
  author = {Emma, Philip G. and Hartstein, Allan and Puzak, Thomas R. and Srinivasan, Vijayalakshmi},
  title = {Exploring the limits of prefetching},
  journal = {IBM Journal of Research and Development},
  volume = {49},
  issue = {1},
  month = {January},
  year = {2005},
  issn = {0018-8646},
  pages = {127--144},
  numpages = {18},
  url = {http://dx.doi.org/10.1147/rd.491.0127},
  doi = {http://dx.doi.org/10.1147/rd.491.0127},
  acmid = {1063341},
  publisher = {IBM Corp.},
  address = {Riverton, NJ, USA},
} 

@inproceedings{ert:gre03,
  author = "M. Anton Ertl and David Gregg",
  title = "Optimizing indirect branch prediction accuracy in virtual machine interpreters",
  booktitle = "PLDI",
  year = {2003}
}
%pages = {278--288},

@inproceedings{esm:ble11,
  author = {Esmaeilzadeh, Hadi and Blem, Emily and St. Amant, Renee and Sankaralingam, Karthikeyan and Burger, Doug},
  title = {Dark silicon and the end of multicore scaling},
  booktitle = {Proceedings of the 38th annual international symposium on Computer architecture},
  series = {ISCA '11},
  year = {2011},
} 

@article{esm:cao12,
 author = {Esmaeilzadeh, Hadi and Cao, Ting and Yang, Xi and Blackburn, Stephen M. and McKinley, Kathryn S.},
 title = {Looking back and looking forward: power, performance, and upheaval},
 journal = {Commun. ACM},
 issue_date = {July 2012},
 volume = {55},
 number = {7},
 month = jul,
 year = {2012},
} 
% TOPIC: Energy efficiency 

@PHDTHESIS{eve99,
  AUTHOR = "Marius Evers",
  TITLE = "Improving Branch Prediction by Understanding Branch Behavior",
  SCHOOL = "The University of Michigan", 
  YEAR = 1999
}
  

@inproceedings{eve:cha96,
  AUTHOR = "Marius Evers and Po-Yung Chang and Yale N. Patt",
  TITLE = "Using Hybrid Branch Predictors to Improve Branch Prediction
		  Accuracy in the Presence of Context Switches",
  BOOKTITLE = isca96,
  PAGES = "3--11",		  
  YEAR = 1996
}
% Multiple component branch predictor

@inproceedings{eve:pat98,
  AUTHOR = "Marius Evers and Sanjay J. Patel and Robert S. Chappell and Yale N. Patt",
  TITLE = "An Analysis of Correlation and Predictability: What Makes
		  Two-Level Branch Predictors Work",
  BOOKTITLE = isca98,
  YEAR = 1998
}

@ARTICLE{eve:yeh01,
  AUTHOR = "Marius Evers and Tse-Yu Yeh",
  TITLE = "Understanding branches and designing branch predictors for high-performance microprocessors",
  JOURNAL = "Proc. of the IEEE",
  YEAR = 2001,
  VOLUME = 89,
  NUMBER = 11,
  MONTH = nov,
  PAGES = "1610--1620"
}

@ARTICLE{ewe:tod94,
  AUTHOR = "Seye Ewedemi and David Todd and {Jen-Tien} Yen",
  TITLE = "Design Issues of the High Performance {PowerPC} 620 Microprocessor",
  JOURNAL = "{NIKKEI} Electronics",
  YEAR = 1994,
  PAGES = "121--132"
}

@MISC{extech, 
TITLE="ExTECH 380801", 
ORGANIZATION= "Extech Instruments Corporation" ,
HOWPUBLISHED = "\url{http://www.extech.com/instrument/products/310_399/380801.html}",
}
% Topic: Hardware-component

@article{eye08,
  author = {S. Eyerman},
  title = {Analytical Performance Analysis and Modeling of Superscalar and Multi-threaded Processors},
}

@inproceedings{eye:eec06,
  author = {Stijn Eyerman and Lieven Eeckhout and Tejas Karkhanis and James E. Smith},
  title = {A performance counter architecture for computing accurate CPI components},
  booktitle = {ASPLOS-XII: Proc. of the 12th Int'l. conference on Architectural support for programming languages and operating systems},
  year = {2006},
  location = {San Jose, California, USA},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{luo:gum01,
  title={Balancing throughput and fairness in SMT processors},
  author={Kun Luo and Jayanth Gummaraju and Manoj Franklin},
  booktitle={Performance Analysis of Systems and Software, 2001. ISPASS. 2001 IEEE Int'l. Symp. on},
  year={2001},
  pages={164-171}
}
@inproceedings{eye:eec07,
  title={A Memory-Level Parallelism Aware Fetch Policy for SMT Processors},
  author={Stijn Eyerman and Levin Eeckhout},
  booktitle={High Performance Computer Architecture, 2007. HPCA 2007. IEEE 13th Int'l. Symp. on},
  year={2007},
  month={February},
  pages={240-249}
}

@article{eye:eec08,
  author = {Eyerman, Stijn and Eeckhout, Lieven},
  journal = {IEEE Micro},
  number = 3,
  pages = {42-53},
  title = {System-Level Performance Metrics for Multiprogram Workloads.},
  year = 2008,
}

@inproceedings{eye:eec10,
  author = {Eyerman, Stijn and Eeckhout, Lieven},
  title = "{Modeling critical sections in {A}mdahl's law and its implications for multicore design}",
  booktitle = {ISCA},
  year = {2010},
  pages = {362--370},
  location = {Saint-Malo, France},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@article{eye:sti09,
 author = {Eyerman, Stijn and Eeckhout, Lieven and Karkhanis, Tejas and Smith, James E.},
 title = {A mechanistic performance model for superscalar out-of-order processors},
 journal = {ACM Trans. Comput. Syst.},
 volume = {27},
 issue = {2},
 month = {May},
 year = {2009},
 issn = {0734-2071},
 pages = {3:1--3:37},
 articleno = {3},
 numpages = {37},
} 
% Topic: GPU related (journal)

 @inproceedings{amd67,
 author = {Amdahl, Gene M.},
 title = {Validity of the single processor approach to achieving large scale computing capabilities},
 booktitle = {Proceedings of the April 18-20, 1967, spring joint computer conference},
 series = {AFIPS '67 (Spring)},
 year = {1967},
 location = {Atlantic City, New Jersey},
 pages = {483--485},
 publisher = {ACM},
 address = {New York, NY, USA},
}
@inproceedings{fah97,
 author = {Fahringer, Thomas},
 title = {Estimating Cache Performance for Sequential and Data Parallel Programs},
 booktitle = {Proceedings of the International Conference and Exhibition on High-Performance Computing and Networking},
 series = {HPCN Europe '97},
 year = {1997},
 isbn = {3-540-62898-3},
 pages = {840--849},
 numpages = {10},
 url = {http://portal.acm.org.www.library.gatech.edu:2048/citation.cfm?id=645561.659225},
 acmid = {659225},
 publisher = {Springer-Verlag},
 address = {London, UK},
}

@inproceedings{fah:97,
  author = {Fahringer, Thomas},
  title = {Estimating Cache Performance for Sequential and Data Parallel Programs},
  booktitle = {Proc. of the International Conf. and Exhibition on High-Performance Computing and Networking},
  series = {HPCN Europe '97},
  year = {1997},
  isbn = {3-540-62898-3},
  pages = {840--849},
  numpages = {10},
  url = {http://portal.acm.org.www.library.gatech.edu:2048/citation.cfm?id=645561.659225},
  acmid = {659225},
  publisher = {Springer-Verlag},
  address = {London, UK},
}

@inproceedings{fah:zim93,
  author = {Thomas Fahringer and Hans P. Zima},
  booktitle = {Int'l. Conf. on Supercomputing},
  pages = {207-219},
  title = {A Static Parameter Based Performance Prediction Tool for Parallel Programs.},
  year = 1993,
}

@inproceedings{fal:sta04,
  author = "Ayose Falc\'on and Jared Stark and Alex Ramirez and Konrad Lai and Mateo Valero",
  title = "Prophet/Critic Hybrid Branch Prediction",
  booktitle = isca04,
  pages="250--262",
  month=jun, year = "2004",
  url = "citeseer.ist.psu.edu/712585.html"
}

@inproceedings{fan:car04,
 author = {Fang, Changpeng and Carr, Steve and \"{O}nder, Soner and Wang, Zhenlin},
 title = {Reuse-distance-based miss-rate prediction on a per instruction basis},
 booktitle = {Proceedings of the 2004 workshop on Memory system performance},
 series = {MSP '04},
 year = {2004},
 location = {Washington, D.C.},
 pages = {60--68},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{far:cho97,
  AUTHOR = "Keith I. Farkas and Paul Chow and Norman P. Jouppi and Zvonko Vranesic", 
  TITLE = "{Memory-System} Design Considerations for {Dynamically-Scheduled} Processors",
  BOOKTITLE = isca97,
  YEAR = 1997,
  PAGES = "133--143"
}

@ARTICLE{far:fis98,
  AUTHOR = "James A. Farrell and Timothy C. Fischer",
  TITLE = "Issue Logic for a {600-MHz} {Out-of-Order} Execution Microprocessor",
  JOURNAL = issc98,
  YEAR = 1998,
  VOLUME = "33",
  NUMBER = 5,
}

@inproceedings{far:jou95,
  AUTHOR = "Keith I. Farkas and Norman P. Jouppi and Paul Chow",
  TITLE = "How Useful Are {Non-Blocking} Loads, Stream Buffers and
           Speculative Execution in Multiple Issue Processors?",
  BOOKTITLE = hpca95,
  YEAR = 1995,
  PAGES = "78--89"
}

@inproceedings{far:ker11,
 author = {Farooqui, Naila and Kerr, Andrew and Diamos, Gregory and Yalamanchili, S. and Schwan, K.},
 title = {A framework for dynamically instrumenting GPU compute applications within GPU Ocelot},
 booktitle = {Proceedings of the Fourth Workshop on General Purpose Processing on Graphics Processing Units},
 series = {GPGPU-4},
 year = {2011},
 isbn = {978-1-4503-0569-3},
 location = {Newport Beach, California},
 pages = {9:1--9:9},
 articleno = {9},
 numpages = {9},
 url = {http://doi.acm.org/10.1145/1964179.1964192},
 doi = {10.1145/1964179.1964192},
 acmid = {1964192},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CUDA, GPGPU, GPU computing, Ocelot, OpenCL, PTX, Parboil, Rodinia, dynamic binary compilation, instrumentation},
}

@inproceedings{fat:hor06,
 author = {Fatahalian, Kayvon and Horn, Daniel Reiter and Knight, Timothy J. and Leem, Larkhoon and Houston, Mike and Park, Ji Young and Erez, Mattan and Ren, Manman and Aiken, Alex and Dally, William J. and Hanrahan, Pat},
 title = {Sequoia: programming the memory hierarchy},
 booktitle = {Proceedings of the 2006 ACM/IEEE conference on Supercomputing},
}

@inproceedings{fax:pop08,
 author = {Faxen, K.-F. and Popov, K. and Albertsson, L. and Janson, S.},
 title = {Embla - Data Dependence Profiling for Parallel Programming},
 booktitle = {Complex, Intelligent and Software Intensive Systems},
 year = {2008},
 pages = {780--785},
 location = {Barcelona},
}

@inproceedings{fed:sel05,
  author = {Alexandra Fedorova and Margo Seltzer and Christoper Small and Daniel Nussbaum},
  title = {Performance of multithreaded chip multiprocessors and implications for operating system design},
  booktitle = {ATEC '05: Proc. of the annual conference on USENIX Annual Technical Conf.},
  year = {2005},
  location = {Anaheim, CA},
  publisher = {USENIX Association},
  address = {Berkeley, CA, USA},
}

@TECHREPORT{fed:ven07,
AUTHOR="Alexandra Fedorova and David Vengerov and Daniel Doucette",
TITLE="{Operating System Scheduling On Heterogeneous Core Systems}",
INSTITUTION="Sun Microsystem",
YEAR= 2007
}
%NUMBER= ,
%MONTH = 

@TECHREPORT{fel:kel04,
  AUTHOR = "Wes Felter and Tom Keller",
  TITLE = "Power Measurement on the Apple Power Mac G5",
  INSTITUTION = "IBM Research Division",		  
  YEAR = 2004,
  MONTH = july,
}

W.},
 title = {{CUBA}: an architecture for efficient CPU/co-processor data communication},
 booktitle = {Proceedings of the 22nd annual international conference on Supercomputing},
 year = {2008},
 isbn = {978-1-60558-158-3},
 location = {Island of Kos, Greece},
 pages = {299--308},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1375527.1375571},
 doi = {http://doi.acm.org/10.1145/1375527.1375571},
 acmid = {1375571},
} 
% series = {ICS '08},
% publisher = {ACM},
% address = {New York, NY, USA},
% keywords = {co-processors},
%parallel programming models for heterogeneous multicore architectures 
@article{fer:bel10,
author = {Roger Ferrer and Pieter Bellens and Vicenc Beltran and Marc Gonzalez  and Xavier Martorell and Rosa M. Badia and Eduard Ayguade and Jae-Seung Yeom and Scott Schneider and Konstantinos Koukos and Michail Alvanos and Dimitros S. Nikolopoulos and Angelos Bilas},
title = {Parallel Programming Models for Heterogeneous Multicore Architectures},
journal ={IEEE Micro},
volume = {30},
issn = {0272-1732},
year = {2010},
pages = {42-53},
doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2010.94},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}

@inproceedings{fer:esp02,
  author = {Fern\'{a}ndez, Manel and Espasa, Roger},
  title = {Speculative Alias Analysis for Executable Code},
  booktitle = {PACT '02: Proc. of the 2002 Int'l. Conf. on Parallel Architectures and Compilation Techniques},
  year = {2002},
  isbn = {0-7695-1620-3},
  pages = {222--231},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@INPROCEEDINGS{fer:lot11, 
author={Ferdman, M. and Lotfi-Kamran, P. and Balet, K. and Falsafi, B.}, 
booktitle={High Performance Computer Architecture (HPCA), 2011 IEEE 17th International Symposium on}, title={Cuckoo directory: A scalable directory for many-core systems}, 
year={2011}, 
month={feb.}, 
volume={}, 
number={}, 
pages={169 -180}, 
keywords={16-core CMP;Cuckoo directory;commercial server;directory associativity;distributed directory;duplicate-tag-based directories;many core systems;on chip cores;scalable directory;scalable on chip coherence mechanisms;scientific workloads;sparse directories;distributed databases;file organisation;microprocessor chips;multiprocessing systems;}, 
doi={10.1109/HPCA.2011.5749726}, 
ISSN={1530-0897},}

@ARTICLE{fer:ott87,
  AUTHOR = "Jeanne Ferrante and Karl J. Ottenstein and Joe D. Warren",
  TITLE = "The Program Dependence Graph and Its Use in Optimization",
  JOURNAL = acm:tpls,
  VOLUME = 9,
  NUMBER = 3,
  MONTH = jul,
  YEAR = 1987,
  PAGES = "319--349"
}
% Topic: Instruction scheduling

@misc{fermi, 
  author ={NVIDIA},
  title ={Fermi: NVIDIA's Next Generation CUDA Compute Architecture}, 
  howpublished="\\http://www.nvidia.com/fermi",
}

@inproceedings{fie:bod02,
  author = {Brian A. Fields and Rastislav Bodík and Mark D. Hill},
  booktitle = "ISCA-29",
  interhash = {33ce3c7bcab441a35447d4262d02be22},
  intrahash = {4cff3e57893ad51dbe2e537d494bf827},
  pages = {47--58},
  title = {Slack: Maximizing Performance Under Technological Constraints.},
  url = {http://dblp.uni-trier.de/db/conf/isca/isca2002.html#FieldsBH02},
  year = 2002,
  keywords = {dblp},
  ee = {http://computer.org/proceedings/isca/1605/16050047abs.htm},
  added-at = {2004-11-25T00:00:00.000+0100},
  description = {dblp},
  isbn = {0-7695-1605-X},
  biburl = {http://www.bibsonomy.org/bibtex/24cff3e57893ad51dbe2e537d494bf827/dblp},
  date = {2004-11-25},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{fie:rub01,
  author = {Brian A. Fields and Shai Rubin and Rastislav Bod\'{i}k},
  booktitle = isca01,
  interhash = {cb700dd41440f209a4c7182e320a8b6d},
  intrahash = {78e723b09c7f8affaf841e9765e7fb68},
  pages = {74--85},
  title = {Focusing processor policies via critical-path prediction.},
  url = {http://dblp.uni-trier.de/db/conf/isca/isca2001.html#FieldsRB01},
  year = 2001,
  keywords = {dblp},
  ee = {http://doi.acm.org/10.1145/379240.379253},
  added-at = {2004-11-25T00:00:00.000+0100},
  description = {dblp},
  biburl = {http://www.bibsonomy.org/bibtex/278e723b09c7f8affaf841e9765e7fb68/dblp},
  date = {2004-11-25},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{fig:for00,
  author = {R.J.O. Figueiredo and J.A.B Figueiredo},
  title = {Impact of heterogeneity on DSM performance},
  booktitle = {High-Performance Computer Architecture, 2000. HPCA-6. Proc.. Sixth Int'l. Symp.},
  year = {2000},
  publisher = {IEEE},
  address = {Los Alamitos, CA, USA},
}

@INPROCEEDINGS{Fillo:95:micro,
author={Fillo, M. and Keckler, S.W. and Dally, W.J. and Carter, N.P. and Chang, A. and Gurevich, Y. and Lee, W.S.}, 
booktitle={Microarchitecture, 1995. Proceedings of the 28th Annual International Symposium on}, 
title={The M-Machine multicomputer}, 
year={1995}, 
month={nov-1 dec}, 
volume={}, 
number={}, 
pages={146 -156}, 
keywords={3-D mesh network;M-Machine multicomputer;architectural concepts testing;hardware mechanisms;instruction-level;local memory;multithreaded processor;on-chip cache;overall system throughput;programming systems;single thread performance;software mechanisms;thread-level parallelism;user accessible message passing system;computer architecture;message passing;multiprocessing systems;synchronisation;}, 
doi={10.1109/MICRO.1995.476822}, 
ISSN={},}
% TOPIC: GPGPU

@ARTICLE{fis81,
  AUTHOR = "Joseph A. Fisher",
  TITLE = "Trace Scheduling: A Technique for Global Microcode Compaction",
  JOURNAL = ieee:toc,
  YEAR = 1981,
  VOLUME = "{C}-30",
  NUMBER = 7,
  MONTH = jul,
  PAGES = "478--490"
}
% Topic: Enlarged basic blocks
% Reference for trace scheduling.

@inproceedings{fis:fre92,
  AUTHOR = "Joseph A. Fisher and Stefan M. Freudenberger",
  TITLE = "Predicting Conditional Branch Directions from Previous
	   Runs of a Program",
  BOOKTITLE = asplos92_short,
  YEAR = 1992,
  PAGES = "85--95"
}
% Topic: Branch prediction
% Shows that static profiling usually yields a good approximation
% of branch taken frequency for a reasonable profiled data set.

@inproceedings{fli:sat99,
  address = {New York, NY, USA},
  author = {Jason Flinn and M. Satyanarayanan},
  booktitle = {SOSP '99: Proc. of the seventeenth ACM Symp. on Operating systems principles},
  pages = {48--63},
  title = {Energy-aware adaptation for mobile applications},
  year = 1999,
}
% Topic: Execution time prediction

@inproceedings{flo:vin05,
 AUTHOR = "Adrian Florea and Lucian Vintan",
 TITLE = "Advanced Techniques for improving Indirect Branch Prediction Accuracy", 
 BOOKTITLE = "Proc. 19th European Conf. on modelling and simulation",
 YEAR = 2005,
}

@inproceedings{fol:gon01,
  AUTHOR = "Daniele Folegnani and Antonio Gonz\'{a}lez",
  TITLE = "Energy-effective issue logic",
  BOOKTITLE = isca01,
  YEAR = 2001,
  PAGES = "230--239"
}

@article{fou:fil11,
 author = {Fousek, Jan and Filipovi\v{c}, Ji\v{r}i and Madzin, Matu\v{s}},
 title = {Automatic fusions of CUDA-GPU kernels for parallel map},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {September 2011},
 volume = {39},
 number = {4},
 month = dec,
 year = {2011},
} 
% TOPIC: GPGPU

@TECHREPORT{fra93,
  AUTHOR = "Manoj Franklin",
  TITLE = "The Multiscalar Architecture",
  INSTITUTION = "Computer Sciences Department, University of Wisconsin -
		 Madison",
  YEAR = 1993,
  NUMBER = 1196,
  MONTH = nov
}
% Topic: The Multiscalar Architecture

@TECHREPORT{fra:hei97,
  AUTHOR = "Matthew Farrens and Timothy Heil and James E. Smith and Gary Tyson",
  TITLE = "Restricted Dual Path Execution" , 
  INSTITUTION = "University of California at Davis",
  YEAR = 1997,
  NUMBER = "CSE-97-18",
  MONTH = nov  
}

@article{fra:ram04,
  author = {Cazorla, Francisco J. and Ramirez, Alex and Valero, Mateo and Fernandez, Enrique},
  title = {Optimizing Long-Latency-Load-Aware Fetch Policies for SMT processors},
  journal = {Int'l. Journal of High Performance Computing and Networking},
  volume = {2},
  number = {1},
  year = {2004},
  issn = {1740-0562},
  pages = {45--54}
}

@inproceedings{fra:rus02, 
AUTHOR="Hubertus Franke and Rusty Russell and Matthew Kirkwood",
TITLE="Fuss, futexes and furwocks: Fast Userlevel Locking in Linux",
BOOKTITLE= "Ottawa Linux Symp.",
YEAR= 2002,
}

@inproceedings{fra:smo94,
  AUTHOR = "Manoj Franklin and Mark Smotherman",
  TITLE = "A {Fill-Unit} Approach to Multiple Instruction Issue",
  BOOKTITLE = micro94,
  YEAR = 1994,
  PAGES = "162--171"
}
% Topic: Enlarged basic blocks.

@inproceedings{fra:soh92,
  AUTHOR = "Manoj Franklin and Gurindar S. Sohi",
  TITLE = "The Expandable Split Window Paradigm for Exploiting
	   Fine-Grain Parallelism",
  BOOKTITLE = "ISCA-19",
  YEAR = 1992,
  PAGES = "58--67"
}
% Topic: Dynamically Scheduled machines
% Presents a decentralized implementation of a wide issue superscalar
% machine.

@inproceedings{fra:soh92a,
  AUTHOR = "Manoj Franklin and Gurindar S. Sohi",
  TITLE = "Register Traffic Analysis for Streamlining Inter-Operation
	   Communication in Fine-Grain Parallel Processors",
  BOOKTITLE = micro92,
  YEAR = 1992,
  PAGES = "236--245"
}
% Topic: Miscellaneous
% Shows that most register instances are used only once.

@ARTICLE{fra:soh96,
  AUTHOR = "Manoj Franklin and Gurindar S. Sohi",
  TITLE = "{ARB}: A Hardware Mechanism for Dynamic Reordering of Memory References",
  JOURNAL = ieee:toc,
  YEAR = 1996,
  VOLUME = 45,
  NUMBER = 5,
  MONTH = may,
  PAGES = "552--571"
}
% I guess it took them a year longer than expected.

@MISC{frfcfs-patent,
  AUTHOR = "William K. Zuravleff and Timothy Robinson",
  HOWPUBLISHED = "U.S. Patent Number 5,630,096",
  TITLE = "Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order",
  YEAR = 1997,
  MONTH = "May", 
}

@MISC{fri:cha97,
  AUTHOR = "D. H. Friendly and M. Charney",		  
  HOWPUBLISHED = "To be presented at The First Workshop on Computer Architecture Evaluation
                   Using Comercial Workloads",
  TITLE = "Performance Analysis of Shadow Directory Prefetching for {TPC-C}",
  YEAR = 1998,
}

@inproceedings{fri:hal09,
 author = {Frigo, Matteo and Halpern, Pablo and Leiserson, Charles E. and Lewin-Berlin, Stephen},
 title = {Reducers and other Cilk++ hyperobjects},
 booktitle = {Proceedings of the twenty-first annual symposium on Parallelism in algorithms and architectures},
 series = {SPAA},
 year = {2009},
} 
% Topic: GPU related (journal)

@inproceedings{fri:pat97,
  Author = "Daniel H. Friendly and Sanjay J. Patel and Yale N. Patt",
  Title = "Alternative Fetch and Issue Techniques from the Trace Cache Fetch Mechanism",
  BOOKTITLE = micro97,
  YEAR = 1997
}

@inproceedings{fri:pat98,
  Author = "Daniel H. Friendly and Sanjay J. Patel and Yale N. Patt",
  Title = "Putting the Fill Unit to Work: Dynamic Optimizations for Trace Cache Microprocessors",
  BOOKTITLE = micro98,
  YEAR = 1998
}

@inproceedings{fu:pat91,
  author={Fu, J.W.C. and Patel, J.H.},
  booktitle=isca91,
  title={Data prefetching in multiprocessor vector cache memories},
  year={1991},
}
%pages={ 54 - 63},
% Topic: Vector memory access

@inproceedings{fu:pat92, 
  AUTHOR = "W. C. Fu and J. H. Patel and B. L. Janssens",
  TITLE = "Stride directed prefetching in scalar processors", 
  BOOKTITLE = micro92, 
  YEAR = 1992
}
%PAGES = "102--110",	

@inproceedings{fu:zha07,
AUTHOR="Rao Fu and Antonia Zhai and Pen-Chung Yew and Wei-Chung Hsu and Jiwei Lu",
TITLE="Reducing Queuing Stalls Caused By Data Prefetching",
BOOKTITLE="INTERACT-11",
YEAR= 2007,
}

@INPROCEEDINGS{fun:aam11, 
author={Fung, W.W.L. and Aamodt, T.M.}, 
booktitle={High Performance Computer Architecture (HPCA), 2011 IEEE 17th International Symposium on}, 
title={Thread block compaction for efficient SIMT control flow}, 
year={2011}, 
month={feb.}, 
volume={}, 
number={}, 
pages={25 -36}, 
keywords={CUDA applications;NVIDIA;SIMT control flow;data dependent control flow;divergence handling;graphics processor units;manycore accelerators;parallel scalar threads;single instruction multiple data cores;stack based reconvergence mechanism;thread block compaction;warps;wavefronts;computer graphic equipment;coprocessors;multiprocessing systems;parallel architectures;}, 
doi={10.1109/HPCA.2011.5749714}, 
ISSN={1530-0897},}
%%% Topic:GPGPU 

@inproceedings{fun:sha07,
 author = {Fung, Wilson W. L. and Sham, Ivan and Yuan, George and Aamodt, Tor M.},
 title = {Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow},
 booktitle = {Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 40},
 year = {2007},
 isbn = {0-7695-3047-8},
 pages = {407--420},
 numpages = {14},
 url = {http://dx.doi.org/10.1109/MICRO.2007.12},
 doi = {10.1109/MICRO.2007.12},
 acmid = {1331735},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@article{fun:sha09,
 author = {Fung, Wilson W. L. and Sham, Ivan and Yuan, George and Aamodt, Tor M.},
 title = {Dynamic warp formation: Efficient MIMD control flow on SIMD graphics hardware},
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {June 2009},
 volume = {6},
 number = {2},
 month = jul,
 year = {2009},
 issn = {1544-3566},
 pages = {7:1--7:37},
 articleno = {7},
 numpages = {37},
 url = {http://doi.acm.org/10.1145/1543753.1543756},
 doi = {10.1145/1543753.1543756},
 acmid = {1543756},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {GPU, SIMD, control flow, fine-grained multithreading},
}
%%% Topic:GPGPU 

@misc{fusion,
  author = "AMD",
  title = "Fusion",
  howpublished="http://sites.amd.com/us/fusion/apu/Pages/fusion.aspx",
}

@MISC{fusionsim,
  TITLE= "FusionSim",
  HOWPUBLISHED = "{http://www.fusionsim.ca}",
}
% TOPIC: GPGPU

@MISC{g80, 
  AUTHOR="{NVIDIA}", 
  HOWPUBLISHED= "{\\http://www.nvidia.com/page/geforce\_8800.html}",
  TITLE="GeForce 8800 graphics processors",
}
% Topic: Hardware-component
% this topic will include references to all datasheets of components or whitepapers on
% component specifications

@MISC{G80arc,
  AUTHOR = "{Rys Sommefeldt}",
  TITLE =  "{NVIDIA G80: Architecture and GPU Analysis}",
  ORGANIZATION = "{Beyond3D}",
  HOWPUBLISHED = "{http://www.beyond3d.com/content/reviews/1/}"
}

@TECHREPORT{gab:men96,
  AUTHOR = "F. Gabbay and A. Mendelson",
  TITLE = "Speculative Execution based on Value Prediction",
  INSTITUTION = "Technion - Israel Institute of Technology",
  YEAR = 1996,
  NUMBER = "TR 1080",
  MONTH = Nov
}

@inproceedings{gal:che94,
  AUTHOR = "David M. Gallagher and William Y. Chen and Scott A. Mahlke and John C. Gyllenhaal and Wen-mei W. Hwu",
  TITLE = "Dynamic Memory Disambiguation Using the Memory Conflict Buffer",
  BOOKTITLE = "ASPLOS-VI",
  YEAR = 1994
}
%PAGES = "183--193",
%mem dependence checking

@inproceedings{gal:jal89,
  author = {Kyle Gallivan and William Jalby and Allen Maloney and Harry A. G. Wijshoff},
  booktitle = {ICS},
  pages = {433-442},
  title = {Performance prediction of loop constructs on multiprocessor hierarchical-memory systems.},
  year = 1989,
}

@inproceedings{gan:akk04,
 AUTHOR = "Amit Gandhi and Haitham Akkary and Srikanth Srinivasan",
 TITLE = "Reducing Branch Misprediction Penalty via Selective Recovery",
 BOOKTITLE = "HPCA-10",
 YEAR = 2004
}
%% Topic: branch misprediction penalty 

@inproceedings{gan:bur05,
AUTHOR="Ilya Ganusov and Martin Burtscher",
TITLE="On the importance of optimizing the configuration of stream prefetchers",
BOOKTITLE="Proc. of the 2005 workshop on Memory system performance",
YEAR= 2005
}

@inproceedings{gan:bur06,
AUTHOR="Ilya Ganusov and Martin Burtscher",
TITLE="Efficient emulation of hardware prefetchers via event-driven helper threading",
BOOKTITLE="Proc. of the 15th Int'l. conference on Parallel architectures and compilation techniques",
YEAR=2006
}

@MANUAL{GAP,
  TITLE = "GAP System for Computational Discrete Algebra",
  ORGANIZATION = "The GAP Group",
  NOTE = "\url{http://www.gap-system.org/}"
}

@TECHREPORT{gar:dea94,
  AUTHOR = "Charlie Garrett and Jeffrey Dean and David Grove and Craig Chambers", 
  TITLE  = "Measurement and Application of Dynamic Receiver Class Distributions", 
  INSTITUTION = "University of Washington",
  YEAR = 1994, 
  NUMBER = "{UW-CS} 94-03-05", 
  MONTH = mar 
}

@inproceedings{gar:jeo11,
 AUTHOR = "Saturnino Garcia and Donghwan Jeon and Chris Louie and Michael Bedford Taylor",
 TITLE      = "Kremlin: Rethinking and Rebooting gprof for the Multicore Age", 
 BOOKTITLE  = "PLDI",
 YEAR       = 2011 
}

@BOOK{gar:joh79,
  AUTHOR = "Michael R. Garey and David S. Johnson",
  TITLE = "Computers and Intractability: A Guide to the Theory of {NP}-Completeness",
  PUBLISHER = "W. H. Freeman and Company",
  YEAR  = 1979
}

@inproceedings{gau:cha11,
  author = "Jayesh Gaur and Mainak Chaudhuri and Sreenivas Subramoney",
  TITLE = "Bypass and Insertion Algorithms for Exclusive Last-level Caches",
  BOOKTITLE = isca11,
  year = 2011,
}

@inproceedings{gau:gem00,
  author = {Hasyim Gautama and Arjan J. C. van Gemund},
  booktitle = {Workshop on Software and Performance},
  pages = {216-226},
  title = {Static performance prediction of data-dependent programs.},
  year = 2000,
}

@MISC{gbench,
TITLE = "{GLBenchmark}",
ORGANIZATION = "{Kishonti Information Ltd}",
HOWPUBLISHED = "\url{http://www.kandroid.org/online-pdk/guide/instrumentation_testing.html}"
}

@MISC{gcc,
  AUTHOR = "{GCC-4.0}", 
  TITLE =  "{GNU} Compiler Collection",
  ORGANIZATION = "",
  HOWPUBLISHED = "http://gcc.gnu.org/"
}

@inproceedings{ge:fen05,
AUTHOR="Rong Ge and Xizhou Feng and Kirk W. Cameron", 
TITLE="Improvement of Power-Performance Efficiency for High-End Computing",
BOOKTITLE= "{IPDPS'05}",
YEAR=2005,
}

@MISC{ge:fen07,
  AUTHOR = "R. Ge and X. Feng and H. Pyla and K. Cameron and W. Feng",		  
  HOWPUBLISHED = "www.green500.org/docs/tutorials/",
  TITLE = "Power Measurement Tutorial for the Green500 List",
  YEAR = 2007,
}

@inproceedings{geb:joh11,
 author = {Gebhart, Mark and Johnson, Daniel R. and Tarjan, David and Keckler, Stephen W. and Dally, William J. and Lindholm, Erik and Skadron, Kevin},
 title = {Energy-efficient mechanisms for managing thread context in throughput processors},
 booktitle = {Proceedings of the 38th annual international symposium on Computer architecture},
 series = {ISCA '11},
 year = {2011},
 isbn = {978-1-4503-0472-6},
 location = {San Jose, California, USA},
 pages = {235--246},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2000064.2000093},
 doi = {10.1145/2000064.2000093},
 acmid = {2000093},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {energy-efficiency, multi-threading, register file organization, throughput computing},
} 
% TOPIC: GPGPU

@article{gec:slu70,
 author = {Gecsei, J. and Slutz, D. R. and Traiger, I. L.},
 title = {Evaluation techniques for storage hierarchies},
 journal = {IBM Syst. J.},
 volume = {9},
 issue = {2},
 month = {June},
 year = {1970},
 issn = {0018-8670},
 pages = {78--117},
 numpages = {40},
 url = {http://dx.doi.org.www.library.gatech.edu:2048/10.1147/sj.92.0078},
 doi = {http://dx.doi.org.www.library.gatech.edu:2048/10.1147/sj.92.0078},
 acmid = {1663471},
 publisher = {IBM Corp.},
 address = {Riverton, NJ, USA},
}

@MISC{geforce,
  TITLE="{NVIDIA GeForce series GTX280, 8800GTX, 8800GT}", 
  ORGANIZATION= "{Nvidia}",
  HOWPUBLISHED="http://www.nvidia.com/geforce",
}

@inproceedings{gel:kel08,
 author = {Gelado, Isaac and Kelm, John H. and Ryoo, Shane and Lumetta, Steven S. and Navarro, Nacho and Hwu, Wen-mei W.},
 title = {CUBA: an architecture for efficient CPU/co-processor data communication},
 booktitle = {Proceedings of the 22nd annual international conference on Supercomputing},
 series = {ICS '08},
 year = {2008},
 isbn = {978-1-60558-158-3},
 location = {Island of Kos, Greece},
 pages = {299--308},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1375527.1375571},
 doi = {10.1145/1375527.1375571},
 acmid = {1375571},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {co-processors},
}

@article{gel:sto10,
 author = {Gelado, Isaac and Stone, John E. and Cabezas, Javier and Patel, Sanjay and Navarro, Nacho and Hwu, Wen-mei W.},
 title = {An asymmetric distributed shared memory model for heterogeneous parallel systems},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {March 2010},
 volume = {38},
 number = {1},
 month = mar,
 year = {2010},
} 
% TOPIC: Heterogeneous architecture

@inproceedings{gem93,
  author = {Arjan J. C. van Gemund},
  booktitle = {Int'l. Conf. on Supercomputing},
  pages = {318-327},
  title = {Performance Prediction of Parallel Processing Systems: The PAMELA Methodology.},
  year = 1993,
}

@book{gems2,
  author = {Matt Pharr and Randima Fernando},
  title = {{GPU Gems 2}},
  year = {2005},
  publisher = {Addison-Wesley Professional},
}

@article{gen:men06,
  author = {Alexander Gendler and Avi Mendelson and Yitzhak Birk},
  journal = {Int'l. Journal of Parallel Programming},
  number = 2,
  pages = {171-188},
  title = {A PAB-Based Multi-Prefetcher Mechanism.},
  volume = 34,
  year = 2006,
}
% Topic: GPU prefetch

@misc{gf100, 
  author ={NVIDIA},
  title ={NVIDIA GF100}, 
  howpublished={White paper},
  url="http://www.hardwarebg.com/b4k/files/nvidia_gf100_whitepaper.pdf",
}
% TOPIC: GPGPU

@inproceedings{gha:rip10,
 author = {Gharaibeh, Abdullah and Ripeanu, Matei},
 title = {Size Matters: Space/Time Tradeoffs to Improve GPGPU Applications Performance},
 booktitle = {Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis},
 series = {SC '10},
 year = {2010},
 isbn = {978-1-4244-7559-9},
 pages = {1--12},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/SC.2010.51},
 doi = {10.1109/SC.2010.51},
 acmid = {1884690},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}
%%% Topic:GPGPU 

@inproceedings{Ghi:kel05,
AUTHOR="Soraya Ghiasi and Tom Keller and Freeman Rawson",
TITLE="Scheduling for heterogeneous processors in server systems",
BOOKTITLE= "Proc. of the 2nd conference on Computing frontiers",
YEAR=2005,
}

@inproceedings{ghi:kel05,
  author = {Soraya Ghiasi and Tom Keller and Freeman Rawson},
  title = {Scheduling for heterogeneous processors in server systems},
  booktitle = {CF '05: Proc. of the 2nd conference on Computing frontiers},
  year = {2005},
  location = {Ischia, Italy},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{gie:all97,
  AUTHOR = "Bruce A. Gieseke and Randy L. Allmon and Daniel W. Bailey and Bradley J. Benschneider
            and Sharon M. Britton and John D. Clouser and Harry R. Fair III and James A. Farrell
            and Michael K. Gowan and Christopher L. Houghton and James B. Keller and Thomas H. Lee
            and Daniel L. Leibholz and Susan C. Lowell and Mark D. Matson and Richard J. Matthew
            and Victor Peng and Michael D. Quinn and Donald A. Priore and Michael J. Smith
            and Kathryn E. Wilcox",
  TITLE = "A {600MHz} Superscalar {RISC} Microprocessor with Out-of-Order Execution",
  BOOKTITLE = isscc97,
  YEAR = 1997,
  MONTH = feb,
  PAGES = "176--178"
}
% Alpha 21264.

@Article{gin77,
  title =        "Buffer block prefetching method",
  author =       "J. D. Gindele",
  journal =      "IBM Technical Disclosure Bulletin",
  volume =       "20",
  number =       "2",
  year =         "1977",
  month =        jul,
  pages =        "696--697",
  annote =       "\bn Sets forth the next-block hardware prefetch
                 strategy, and claims 32-128 byte lines are good and
                 allow for caches of 1/2 to 1/4 capacity to maintain the
                 same hit ratio via prefetching. \en",
}

@article{gir:pol95,
  author = {Girkar, Milind and Polychronopoulos, Constantine D.},
  title = {Extracting task-level parallelism},
  journal = {ACM Trans. Program. Lang. Syst.},
  volume = {17},
  number = {4},
  year = {1995},
  issn = {0164-0925},
  pages = {600--634},
  doi = {http://doi.acm.org/10.1145/210184.210189},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@UNPUBLISHED{gle00,
 AUTHOR = "Andy Glew",
 TITLE = "Predication\_and\_OOO",
 YEAR = 2001,
 NOTE = "comp.arch"
}

@inproceedings{glew98,
  AUTHOR = "Andy Glew",
  TITLE = "{MLP} yes! {ILP} no!",
  BOOKTITLE = "{ASPLOS} Wild and Crazy Idea Session '98",
  YEAR = 1998,
  MONTH = oct
}

@MISC{GLSL,
  AUTHOR = "John Kessenich and Dave Baldwin and Randi Rost",
  TITLE =  "The {OpenGL} shading language",
  HOWPUBLISHED = "http://www.opengl.org/documentation",
}
% Topic: GPU related (journal)

@ARTICLE{goc:ron03, 
AUTHOR = "Simcha Gochman and Ronny Ronen and Ittai Anati and Ariel Berkovits and Tsvika Kurts and Alon Naveh and Ali Saeed and Zeev Sperber and Robert C. Valentine" ,
  TITLE = "The {Intel Pentium M} Processor: Microarchitecture and Performance",
  JOURNAL = intel:tj, 
  YEAR = 2003,
  VOLUME = 7,
  NUMBER = 2,
  MONTH = may,
  YEAR = 2003,
}

@inproceedings{goe:kum07,
  author={Goel, N. and Kumar, A. and Panda, P.R.},
  booktitle={VLSI Design, 2007. Held jointly with 6th International Conference on Embedded Systems., 20th International Conference on},
  title={Power Reduction in VLIW Processor with Compiler Driven Bypass Network},
  year={2007},
  month={jan.},
  volume={},
  number={},
  pages={233 - 238},
}

@inproceedings{gof:ken91,
  AUTHOR = "G. Goff and Ken Kennedy and C-W. Tseng",
  TITLE = "Practical Dependence Testing",
  BOOKTITLE = "PLDI",
  YEAR = 1991
}
%PAGES = "15--29",

@TECHREPORT{gol:mud93,
  AUTHOR = "Michael Golden and Trevor N. Mudge",
  TITLE = "Hardware Support for Hiding Cache Latency",
  INSTITUTION = "University of Michigan",
  YEAR = 1993,
  NUMBER = "{CSE}-152-93",
  MONTH = feb
}
% Topic: address prediction

@ARTICLE{gol:rai90,
  AUTHOR = "M. C. Golumbic and V. Rainish",
  TITLE = "Instruction Scheduling Beyond Basic Blocks",
  JOURNAL = ibm:jrd,
  YEAR = 1990,
  VOLUME = 34,
  NUMBER = 1,
  MONTH = jan,
  PAGES = "93--97"
}
% Topic: Instruction Scheduling
% Various code transformations to hide branch penalties - looks
% like inline target insertion.

@inproceedings{gon:gon97,
  AUTHOR = "J. Gonzalez and A. Gonzalez",
  TITLE = "Speculative execution via address prediction and data prefetching",
  BOOKTITLE = "Proc. fo the 1997 Int'l. Conf. on Supercomputing",
  YEAR = 1997,
  PAGES = "196--203"
}

@inproceedings{gon:gon98,
  AUTHOR = "A. Gonzalez and J. Gonzalez and Mateo Valero",
  TITLE = "Virtual-Physical Registers",
  BOOKTITLE = hpca98,
  YEAR = 1998
}

@inproceedings{gor:thi06,
  author = {Gordon, Michael I. and Thies, William and Amarasinghe, Saman},
  title = {Exploiting coarse-grained task, data, and pipeline parallelism in stream programs},
  booktitle = {ASPLOS-XII: Proc. of the 12th Int'l. conference on Architectural support for programming languages and operating systems},
  year = {2006},
  isbn = {1-59593-451-0},
  pages = {151--162},
  location = {San Jose, California, USA},
  doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1168857.1168877},
  publisher = {ACM},
  address = {New York, NY, USA},
}
% Topic: Prospector

@INPROCEEDINGS{gos:haf93, 
author={Gosmann, K. and Hafer, C. and Lindmeier, H. and Plankl, J. and Westerholz, K.}, 
booktitle={System Sciences, 1993, Proceeding of the Twenty-Sixth Hawaii International Conference on}, title={Code reorganization for instruction caches}, 
year={1993}, 
month={jan}, 
volume={i}, 
number={}, 
pages={ 214 - 223 vol.1}, 
keywords={ SPEC benchmarks; address space; cache conflicts; cache optimizations; cache sizes; coarse-grained code reorganization; direct mapped caches; hit rates; instruction caches; performance gains; reduced complexity; software optimizations; spatial program locality; temporal program locality; trace analysis; buffer storage; optimisation; performance evaluation; program compilers; program diagnostics;}, 
doi={10.1109/HICSS.1993.270743}, 
ISSN={},}

@inproceedings{gos:sha10,
  author={Goswami, N. and Shankar, R. and Joshi, M. and Tao Li},
  booktitle={Workload Characterization (IISWC), 2010 IEEE International Symposium on}, 
  title={Exploring GPGPU workloads: Characterization methodology, analysis and microarchitecture evaluation implications},
  year={2010},
  month={Dec.},
  }

@inproceedings{gov:cha95,
  address = {New York, NY, USA},
  author = {Kinshuk Govil and Edwin Chan and Hal Wasserman},
  booktitle = {MobiCom '95: Proc. of the 1st annual Int'l. conference on Mobile computing and networking},
  pages = {13--25},
  title = {Comparing algorithm for dynamic speed-setting of a low-power CPU},
  year = 1995,
}
% Topic: Execution time prediction

@inproceedings{gov:lar06,
  author = {Govindaraju, Naga K. and Larsen, Scott and Gray, Jim and Manocha, Dinesh},
  title = {A memory model for scientific algorithms on graphics processors},
  booktitle = {SC},
  year = {2006},
  location = {Tampa, Florida},
}
% Topic: GPU related (journal)

@inproceedings{gow:bir98,
  AUTHOR = "Michael K. Gowan and Larry L. Biro and Daniel B. Jackson",
  TITLE = "Power considerations in the design of the {Alpha} 21264 microprocessor",
  BOOKTITLE = "Proc. of the 35th Annual IEEE/ACM Design Automation Conf.",
  PAGES = "726--731",
  YEAR = 1998
}

@MISC{GPGPU,
  AUTHOR = "{GPGPU}",
  TITLE =  "{General-Purpose Computation Using Graphics Hardware}",
  HOWPUBLISHED = "{http://www.gpgpu.org/}"
}

@MISC{gpgpu-sim,
  TITLE="{GPGPU-Sim}",
  HOWPUBLISHED ="{http://www.gpgpu-sim.org/}",
}
% TOPIC: GPGPU

@inproceedings{gprof,
  AUTHOR = "S. L. Graham and P. B. Kessler, and M. K. Mckusick",
  TITLE = "{Gprof}: A call graph execution profiler",
  BOOKTITLE = "In SIGPLAN 82: Proc. of the 1982 SIGPLAN Symp. on Compiler construction",
  YEAR = 1982
} 

@MANUAL{gpu_dram, 
  TITLE="512Mbit GDDR3 SDRAM", 
  ORGANIZATION = "Samsung Electronics ", 
  YEAR = 2007, 
  MONTH = May, 
}

@inproceedings{gra:afs06, 
AUTHOR="R.E. Grant and A. Afsahi",
TITLE="{Power-Performance Efficiency of Asymmetric Multiprocessors for Multi-threaded Scientific Applications}",
BOOKTITLE="IPDPS",
YEAR=2006
}

@inproceedings{gra:gro08,
  author = {Gratz, Paul and Grot, Boris and Keckler, Stephen W.},
  booktitle = hpca08,
  pages = {203-214},
  publisher = {IEEE Computer Society},
  title = {Regional congestion awareness for load balance in networks-on-chip.},
  year = 2008,
  date = {2009-02-23}
}

@inproceedings{gra:ken92,
  AUTHOR = {Torbj\"{o}rn Granlund and Richard Kenner},
  TITLE = "Eliminating Branches using a Superoptimizer and the {GNU} {C}
	   Compiler",
  BOOKTITLE = acm:pldi92,
  YEAR = 1992,
  PAGES = "341--352"
}
% Topic: Predicated Execution
% Finds efficient ways to implement conditional moves with regular
% instructions.

@INPROCEEDINGS{gre:haz11, 
author={Gregg, C. and Hazelwood, K.}, 
booktitle={Performance Analysis of Systems and Software (ISPASS), 2011 IEEE International Symposium on}, title={Where is the data? Why you cannot debate CPU vs. GPU performance without the answer}, 
year={2011}, 
month={april}, 
volume={}, 
number={}, 
pages={134 -144}, 
keywords={GPU kernels;desktop processing power;fast computing cores;general purpose GPU computing;high-end graphics cards;memory transfer times;multicore CPUs;system data;computer graphic equipment;coprocessors;general purpose computers;microprocessor chips;multiprocessing systems;}, 
doi={10.1109/ISPASS.2011.5762730}, 
ISSN={},}

@ARTICLE{gro90,
  AUTHOR = "Gregory F. Grohoski",
  TITLE = "Machine Organization of the {IBM} {RISC} System/6000 Processor",
  JOURNAL = ibm:jrd,
  YEAR = 1990,
  VOLUME = 34,
  NUMBER = 1,
  MONTH = jan,
  PAGES = "37--58"
}
% Topic: Instruction Stockpiling and Split Line Instruction Fetch

@ARTICLE{gro98,
  AUTHOR = "Greg Grohoski",
  TITLE = "Reining in Complexity",
  JOURNAL = ieee:comp,
  VOLUME = 31,
  NUMBER = 1,
  YEAR = 1998,
  MONTH = jan,
  PAGES = "41--42"
}

@inproceedings{gro:dea95,
  AUTHOR = "David Grove and Jeffrey Dean and Charles Garrett and Craig Chambers",
  TITLE = "Profile-guided receiver class prediction",
  BOOKTITLE = "OOPSLA-10",
  YEAR = 1995,
  PAGES = "108--123"
}

@inproceedings{gro:hes11,
  author = {Grot, Boris and Hestness, Joel and Keckler, Stephen W. and Mutlu, Onur},
  booktitle = isca11,
  pages = {401-412},
  publisher = {ACM},
  title = {Kilo-NOC: a heterogeneous network-on-chip architecture for scalability and service guarantees.},
  year = 2011,
}
% TOPIC: NoC

@inproceedings{gro:ron04,
AUTHOR="Grochowski, E. and Ronen, R.and Shen, J.and Hong Wan ",
TITLE="Best of both latency and throughput",
BOOKTITLE= "ICCD 2004",
YEAR= 2004 ,
}

@inproceedings{gru:kla98, 
   AUTHOR = "Dirk Grunwald and Artur Klauser and Srilatha Manne and Andrew Pleszkun",
   TITLE = "Confidence Estimation for Speculation Control",
   BOOKTITLE = "ISCA-25",
   YEAR = 1998  
}
   

@INPROCEEDINGS{gru:rei08,
  author={Grund, D. and Reineke, J.},
  booktitle={Formal Methods and Models for Co-Design, 2008. MEMOCODE 2008. 6th ACM/IEEE International Conference on},
  title={Estimating the Performance of Cache Replacement Policies},
  year={2008},
  month=june,
  volume={},
  number={},
  pages={101 -112},
  keywords={cache performance;cache replacement policies;memory accesses;stochastic model;cache storage;software architecture;stochastic processes;},
  doi={10.1109/MEMCOD.2008.4547695},
  ISSN={},
}

@MISC{gt200arch,
  AUTHOR = "David Kanter", 
  TITLE =  "{NVIDIA's GT200: Inside a Parallel Processor}",
  ORGANIZATION = "",
  HOWPUBLISHED = "http://www.realworldtech.com/",
}
%HOWPUBLISHED = "http://www.realworldtech.com/page.cfm?ArticleID=RWT090808195242",

@MISC{gtx280,
  TITLE="{GeForce GTX280}", 
  ORGANIZATION= "{Nvidia}",
  HOWPUBLISHED="http://www.nvidia.com/object/geforcefamily.html",
}

@MISC{gtx280die, 
TITLE="NVidia's GeForce GTX280 Graphics Processor", 
ORGANIZATION= "The Tech Report" ,
HOWPUBLISHED = "\url{http://techreport.com/articles.x/14934/2}",
}
% Topic: Hardware-component, Processor Die Picture

@MISC{gtx470, 
TITLE="NVIDIA Fermi GTX470", 
ORGANIZATION= "NVIDIA" ,
HOWPUBLISHED = "\url{http://www.nvidia.com/object/product_geforce_gtx_470_us.html}",
}
% Topic: Hardware-component

@MISC{gtx480, 
TITLE="NVIDIA Fermi GTX480", 
ORGANIZATION= "NVIDIA" ,
HOWPUBLISHED = "\url{http://www.nvidia.com/object/product_geforce_gtx_480_us.html}",
}
% Topic: Hardware-component

@inproceedings{gum:ere07,
AUTHOR="Jayanth Gummaraju and Mattan Erez and Joel Coburn and Mendel Rosenblum and  William J. Dally",
TITLE="Architectural Support for the Stream Execution Model on General-Purpose Processors",
BOOKTITLE="Proc. of the 16th Int'l. Conf. on Parallel Architecture and Compilation Techniques",
YEAR = 2007, 
}

@article{gun:hal01,
  author = {Gunther, S. and Binns, F. and Carmean, D. M. and Hall, J.C.},
  title = {Managing the Impact of Increasing Microprocessor Power Consumption},
  journal = {Intel Technology Journal},
  volume = {5},
  number = {1},
  year = {2001},
}

@inproceedings{guo:wu06,
  author    = {Bolei Guo and
    Youfeng Wu and
      Cheng Wang and
      Matthew J. Bridges and
      Guilherme Ottoni and
      Neil Vachharajani and
      Jonathan Chang and
      David I. August},
  title     = {Selective Runtime Memory Disambiguation in a Dynamic Binary
    Translator},
  booktitle = {CC},
  year      = {2006},
  pages     = {65-79},
  ee        = {http://dx.doi.org/10.1007/11688839_6},
  crossref  = {DBLP:conf/cc/2006},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{gup:chi90,
  AUTHOR = "Rajiv Gupta and Chi-Hung Chi",
  TITLE = "Improving Instruction Cache Behavior by Reducing Cache Pollution",
  BOOKTITLE = super90,
  YEAR = 1990,
  PAGES = "82--91"
}

@BOOK{gup:meh02,
 AUTHOR = "Rajiv Gupta and Eduard Mehofer and Youtao Zhang",
 TITLE ="Profile Guided Compiler Optimizations",
 BOOKTITLE ="In The Compiler Design Handbook: Optimizations and Machine Code Generation",
 PUBLISHER= "CRC Press",
 YEAR = 2002,
}
% 
%% BOOK but for format issue 

@ARTICLE{gup:sof90,
  AUTHOR = "Rajiv Gupta and Mary Lou Soffa",
  TITLE = "Region Scheduling: An Approach for Detecting and Redistributing
	   Parallelism",
  JOURNAL = ieee:tose,
  VOLUME = 16,
  NUMBER = 4,
  MONTH = apr,
  YEAR = 1990,
  PAGES = "421--431"
}
% Topic: Compilers, intermediate representation, instruction scheduling

@inproceedings{gup:stu12,
title	=	"A Study of Persistent Threads Style GPU Programming for GPGPU Workloads ",
booktitle	=	"Innovative Parallel Computing",
author	=	"Kshitij Gupta AND Jeff A. Stuart AND John D. Owens ",
year	=	"2012",
}
% TOPIC: GPGPU

@ARTICLE{gur:kir85,
  AUTHOR = "J. R. Gurd and C. C. Kirkham and I. Watson",
  TITLE = "The Manchester prototype dataflow computer",
  JOURNAL = acm:comm,
  YEAR = 1985,
  MONTH = jan,
  VOLUME = 28,
  NUMBER = 1,
  PAGES = "34--52"
}

@article{gus88,
 author = {Gustafson, John L.},
 title = {Reevaluating {A}mdahl's law},
 journal = {Commun. ACM},
 volume = {31},
 issue = {5},
 month = {May},
 year = {1988},
 pages = {532--533},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@INPROCEEDINGS{gut:rin01,
author={Guthaus, M.R. and Ringenberg, J.S. and Ernst, D. and Austin, T.M. and Mudge, T. and Brown, R.B.},
booktitle={Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop on}, title={MiBench: A free, commercially representative embedded benchmark suite},
year={2001},
month={dec.},
volume={},
number={},
pages={ 3 - 14},
keywords={ ARM instruction set; SPEC2000; SimpleScalar; benchmark suite; benchmarking; embedded programs; performance; representative embedded programs; embedded systems; instruction sets; security of data; software performance evaluation; telecommunication computing;},
doi={10.1109/WWC.2001.990739},
ISSN={ },}

@ARTICLE{gwe94,
  AUTHOR = "Linley Gwennap",
  TITLE = "Digital Leads the Pack with 21164",
  JOURNAL = "Microprocessor Report",
  YEAR = 1994,
  MONTH = sep,
  PAGES = "1--10"
}

@ARTICLE{gwe95,
  AUTHOR = "Linley Gwennap",
  TITLE = "Intel's {P6} Uses Decoupled Superscalar Design",
  JOURNAL = "Microprocessor Report",
  YEAR = 1995,
  MONTH = feb,
}

@ARTICLE{gwe96,
  AUTHOR = "Linley Gwennap",
  TITLE = "Digital 21264 Sets New Standard",
  JOURNAL = "Microprocessor Report",
  YEAR = 1996,
  MONTH = oct,
  PAGES = "11--16"
}

@ARTICLE{gwe96b,
  AUTHOR = "Linley Gwennap",
  TITLE = "Intel's {MMX} Speeds Multimedia",
  JOURNAL = "Microprocessor Report",
  YEAR = 1996,
  MONTH = mar,
}

@ARTICLE{gwe97,
  AUTHOR = "Linley Gwennap",
  TITLE = "Klamath Extends {P6} Family",
  JOURNAL = "Microprocessor Report",
  YEAR = 1997,
  MONTH = feb,
}

@ARTICLE{gwe98,
  AUTHOR = "Linley Gwennap",
  TITLE = "Alpha 21364 to Ease Memory Bottleneck",
  JOURNAL = "Microprocessor Report",
  YEAR = 1998,
  MONTH = oct,
}

@inproceedings{hal:ama99,
  AUTHOR = "Mary W. Hall and Saman P. Amarasinghe and Brian R. Murphy and Shih-Wei Liao and Monica S. Lam",
  TITLE = "Detecting Coarse-Grain Parallelism Using an Interprocedural Parallelizing Compiler",  
  BOOKTITLE = "Proc. of Supercomputing '95",
  YEAR = 1995
}
%Parallelization

@article{hal:and96,
    author = "Mary W. Hall and Jennifer-Ann M. Anderson and Saman P. Amarasinghe and Brian R. Murphy and Shih-Wei Liao and Edouard Bugnion and Monica S. Lam",
    title = "Maximizing Multiprocessor Performance with the {SUIF} Compiler",
    journal = "IEEE Computer",
    volume = "29",
    number = "12",
    pages = "84-89",
    year = "1996"
}
%Parallelization

@inproceedings{ham:asa06,
 author = {Hampton, Mark and Asanovi\'{c}, Krste},
 title = {Implementing virtual memory in a vector processor with software restart markers},
 booktitle = {Proceedings of the 20th annual international conference on Supercomputing},
 series = {ICS '06},
 year = {2006},
 isbn = {1-59593-282-8},
 location = {Cairns, Queensland, Australia},
 pages = {135--144},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1183401.1183422},
 doi = {10.1145/1183401.1183422},
 acmid = {1183422},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {exception handling, vector processors},
}

@inproceedings{han:chi06,
  author = {Richard A. Hankins and Gautham N. Chinya and Jamison D. Collins and Perry H. Wang and Ryan Rakvic and Hong Wang and John P. Shen},
  title = {Multiple Instruction Stream Processor},
  booktitle = {ISCA '06: Proc. of the 33rd annual Int'l. Symp. on Computer Architecture},
  year = {2006},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{han:mah93,
  AUTHOR = "Richard E. Hank and Scott A. Mahlke and Roger A. Bringmann and
	    John C. Gyllenhaal and W. W. Hwu",
  TITLE = "Superblock Formation Using Static Program Analysis",
  BOOKTITLE = micro93,
  YEAR = 1993,
  PAGES = "247--255"
}
% Topic: IMPACT

@inproceedings{hao:cha94,
  AUTHOR = "Eric Hao and Po-Yung Chang and Yale N. Patt",
  TITLE = "The Effect of Speculatively Updating Branch History on
	   Branch Prediction Accuracy, Revisited",
  BOOKTITLE = micro94,
  YEAR = 1994,
  PAGES = "228--232"
}
% Topic: Branch Prediction
% Shows that speculative update is important for Two-Level predictor.

@inproceedings{hao:cha96,
  AUTHOR = "Eric Hao and Po-Yung Chang and Marius Evers and Yale N. Patt",
  TITLE = "Increasing the Instruction Fetch Rate via Block-Structured
          Instruction Set Architectures",
  BOOKTITLE = micro96,
  YEAR = 1996
}
% Topic: intro to block structured ISAs

@ARTICLE{hao:cha98,
  AUTHOR = "Eric Hao and Po-Yung Chang and Marius Evers and Yale N. Patt",
  TITLE = "Increasing the Instruction Fetch Rate via Block-Structured
          Instruction Set Architectures",
  JOURNAL = ijpp,
  YEAR = 1998,
  VOLUME = 26,
  NUMBER = 4,
  MONTH = aug,
  PAGES = "449--478"
}

@inproceedings{har82,
  AUTHOR = "S.P. Harbison",
  TITLE = "An architectural alternative to optimizing compilers",
  BOOKTITLE = asplos82,
  YEAR = 1982,
  PAGES = "57--65"
}

@article{har:jum87,
  author = {David T. {Harper III} and J. Robert Jump},
  interhash = {7e924be783644998e8b9841c4aa5534d},
  intrahash = {f750e12a6a03eba99d387931c4173819},
  journal = ieee:toc,
  number = 12,
  pages = {1440--1449},
  title = {Vector Access Performance in Parallel Memories Using a Skewed Storage Scheme.},
  url = {http://dblp.uni-trier.de/db/journals/tc/tc36.html#HarperJ87},
  volume = 36,
  year = 1987,
  keywords = {dblp},
  added-at = {2003-11-20T00:00:00.000+0100},
  description = {dblp},
  biburl = {http://www.bibsonomy.org/bibtex/2f750e12a6a03eba99d387931c4173819/dblp},
  date = {2003-11-20}
}
% Topic: GPU memory scheduling

@inproceedings{har:puz03,
  AUTHOR = "A. Hartstein and Thomas R. Puzak",
  TITLE = "The optimum pipeline depth for a microprocessor",
  BOOKTITLE = "ISCA-29",
  YEAR = 2002
}

@inproceedings{Har:sri06,
 author = {Hartstein, A. and Srinivasan, V. and Puzak, T. R. and Emma, P. G.},
 title = {Cache miss behavior: is it \&\#8730;2?},
 booktitle = {Proceedings of the 3rd conference on Computing frontiers},
 series = {CF '06},
 year = {2006},
 isbn = {1-59593-302-6},
 location = {Ischia, Italy},
 pages = {313--320},
 numpages = {8},
 url = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1128022.1128064},
 doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1128022.1128064},
 acmid = {1128064},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache organization, memory hierarchy, performance},
} 

@inproceedings{has:bro05,
  author = {Hasan, Jahangir and Jalote, Ankit and Vijaykumar, T. N. and Brodley, Carla E.},
  title = {Heat Stroke: Power-Density-Based Denial of Service in SMT},
  booktitle = {HPCA '05: Proc. of the 11th Int'l. Symp. on High-Performance Computer Architecture},
  year = {2005},
}

@inproceedings{has:kae97a,
  AUTHOR = "Amir H. Hashemi and David R. Kaeli and Brad Calder",
  TITLE = "Procedure Mapping Using Static Call Graph Estimation",
  BOOKTITLE = "Proc. of the Workshop on the Interaction
               between Compilers and Computer Architectures",
  YEAR = 1997,
}

@inproceedings{has:kae97b,
  AUTHOR = "Amir H. Hashemi and David R. Kaeli and Brad Calder",
  TITLE = "Efficient Procedure Mapping using Cache Line Coloring",
  BOOKTITLE = acm:pldi97,
  YEAR = 1997,
  PAGES = "171--182"
}

@inproceedings{has:lei87, 
  author = {Hastad, J. and Leighton, T. and Rogoff, B.},
  title = {Analysis of backoff protocols for multiple access channels},
  booktitle = {Proceedings of the nineteenth annual ACM symposium on Theory of computing},
  series = {STOC '87},
  year = {1987},
  isbn = {0-89791-221-7},
  location = {New York, New York, United States},
  pages = {241--253},
  numpages = {13},
  acmid = {28422},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{haz:con00,
  AUTHOR = "Kim Hazelwood and Thomas Conte",
  TITLE = "A Lightweight Algorithm for Dynamic If-Conversion During Dynamic Optimization",
  BOOKTITLE = "2000 Int'l. Conf. on Parallel Architectures and Compilation Techniques", 
  YEAR = 2000,
}

@MISC{hd4870, 
  TITLE = "{ATI Mobility Radeon{TM} HD4850/4870 Graphics-Overview}",
  ORGANIZATION = "{AMD}",
  HOWPUBLISHED = "http://ati.amd.com/products/radeonhd4800"
}

@MISC{hd5870, 
  TITLE = "{ATI Mobility Radeon{TM} HD5870 Graphics-Overview}",
  ORGANIZATION = "{AMD}",
  HOWPUBLISHED = "http://www.amd.com/us/press-releases/Pages/amd-press-release-2009sep22.aspx"
}

@inproceedings{he:gov07,
  author = {He, Bingsheng and Govindaraju, Naga K. and Luo, Qiong and Smith, Burton},
  title = {Efficient gather and scatter operations on graphics processors},
  booktitle = sc07,
  year = {2007},
  isbn = {978-1-59593-764-3},
  location = {Reno, Nevada},
  pages = {46:1--46:12},
  articleno = {46},
  numpages = {12},
  url = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1362622.1362684},
  doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1362622.1362684},
  acmid = {1362684},
  publisher = {ACM},
  address = {New York, NY, USA},
  keywords = {cache optimization, gather, graphics processors, parallel processing, scatter},
} 

@inproceedings{he:lei10,
 author = {He, Yuxiong and Leiserson, Charles E. and Leiserson, William M.},
 title = {The {Cilkview} scalability analyzer},
 booktitle = {SPAA},
 year = {2010},
} 

@article{hea:arn99,
  author = {Christopher A. Healy and Robert D. Arnold and Frank Mueller and David B. Whalley and Marion G. Harmon},
  journal = {IEEE Trans. Computers},
  number = 1,
  pages = {53-70},
  title = {Bounding Pipeline and Instruction Cache Performance.},
  volume = 48,
  year = 1999,
}
% Topic: Execution time prediction

@TECHREPORT{hei:smi96,
  AUTHOR = "Timothy Heil and James E. Smith",
  TITLE = "Selective Dual Path Execution",
  INSTITUTION = "University of Wisconsin-Madison",
  YEAR = 1996,
  NUMBER = " ",
  MONTH = Nov
}

@MANUAL{hen98,
  AUTHOR = "Glenn Henry",
  TITLE = "{WinChip} 4: A Superpipelined x86 {CPU}",
  ORGANIZATION = "Integrated Device Technology, Inc., and Centaur Technology, Inc.",
  YEAR = 1998,
  NOTE = "Microprocessor Forum presentation", 
  MONTH = oct,
}

@inproceedings{hen:bra00,
  AUTHOR = "Dana S. Henry and Bradley C. Kuszmaul and Gabriel H. Loh and Rahul Sami",
  TITLE = "Circuits for Wide-Window Superscalar Processors",
  BOOKTITLE = "ISCA-27",
  PAGES = "236--247",
  YEAR = 2000
}

@inproceedings{heo:bar03,
  author = {Heo, Seongmoo and Barr, Kenneth and Asanovi\'{c}, Krste},
  title = {Reducing power density through activity migration},
  booktitle = {ISLPED '03: Proc. of the 2003 Int'l. Symp. on Low power electronics and design},
  year = {2003},
}
% Topic: Power-management

@article{hil:mar08,
 author = {Hill, Mark D. and Marty, Michael R.},
 title = {Amdahl's Law in the Multicore Era},
 journal = {Computer},
 volume = {41},
 issue = {7},
 month = {July},
 year = {2008},
 pages = {33--38},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
}

@article{hill:mar08,
 author = {Hill, Mark D. and Marty, Michael R.},
 title = {Amdahl's Law in the Multicore Era},
 journal = {Computer},
 volume = {41},
 issue = {7},
 month = {July},
 year = {2008},
 issn = {0018-9162},
 pages = {33--38},
 numpages = {6},
 url = {http://portal.acm.org.www.library.gatech.edu:2048/citation.cfm?id=1449375.1449387},
 doi = {10.1109/MC.2008.209},
 acmid = {1449387},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
 keywords = {Amdahl's law, multicore chips, chip multiprocessors (CMPs)},
}

@ARTICLE{hin:sag01,
  AUTHOR = "Glenn Hinton and Dave Sager and Mike Upton
            and Darrell Boggs and Doug Carmean and Alan Kyker and Patrice Roussel",
  TITLE = "The Microarchitecture of the {Pentium} 4 Processor",
  JOURNAL = intel:tj, 
  YEAR = 2001,
  MONTH = feb,
  NOTE = "Q1 2001 Issue",
}

@inproceedings{hir:kim92,
  AUTHOR = "Hiroaki Hirata and Kozo Kimura and Satoshi Nagamine and Yoshiyuki Mochizuki and Akio Nishimura and Yoshimori Nakase and Teiji Nishizawa",
  TITLE = "An elementary processor architecture with simultaneous instruction issuing from multiple threads",
  BOOKTITLE = "ISCA-19",
  YEAR = 1992,
  PAGES = "136--145"
}

@inproceedings{hol:cha91,
  AUTHOR = "Urs  H{\"{o}}lzle and Craig Chambers and David Ungar",
  TITLE = "Optimizing dynamically-typed object-oriented languages with polymorphic inline caches",
  BOOKTITLE = "ECOOP",
  YEAR =1991 
}
%BOOKTITLE = {ECOOP '91: Proc. of the European Conf. on Object-Oriented Programming},
%PAGES = "21--38",
%publisher = {Springer-Verlag},
%address = {London, UK},

@inproceedings{hol:ung94,
  AUTHOR = "Urs  H{\"{o}}lzle and David Ungar",
  TITLE = "Optimizing dynamically-dispatched calls with run-time type feedback",
  BOOKTITLE = acm:pldi94, 
  YEAR =1994, 
}
%  PAGES = "326--336"

@inproceedings{hom:li05,
  author = {Homayoun, H. and Li, K.F. and Rafatirad, S.},
  title = { Thread scheduling based on low-quality instruction prediction for simultaneous multithreaded processors},
  booktitle = {IEEE-NEWCAS Conf., 2005. The 3rd Int'l.  },
  year = {2005},
  publisher = {IEEE},
  address = {Los Alamitos, CA, USA},
}

@inproceedings{hon:che10,
 author = {Hong, Chuntao and Chen, Dehao and Chen, Wenguang and Zheng, Weimin and Lin, Haibo},
 title = {MapCG: writing parallel program portable between CPU and GPU},
 booktitle = {Proceedings of the 19th international conference on Parallel architectures and compilation techniques},
 series = {PACT '10},
 year = {2010},
 isbn = {978-1-4503-0178-7},
 location = {Vienna, Austria},
 pages = {217--226},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1854273.1854303},
 doi = {10.1145/1854273.1854303},
 acmid = {1854303},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {GPU programming, parallel, portability},
}

@inproceedings{hon:kim09,
  author = {Sunpyo Hong and Hyesoon Kim},
  title = {An Analytical Model for a GPU Architecture with Memory-level and Thread-level Parallelism Awareness},
  booktitle = {ISCA},
  year = {2009},
}

@inproceedings{hon:kim10,
  author = {Sunpyo Hong and Hyesoon Kim},
  title = {IPP:An Integrated GPU Power and Performance Model that Predicts Optimal Number of Active Cores to Save Energy at Static Time},
  booktitle = {ISCA '10: Proc. of the 37th annual Int'l. Symp. on Computer Architecture},
  year = {2010},
}
% Topic: Power-management

@techreport{hon:kim:isca_tech09,
  author = {Sunpyo Hong and Hyesoon Kim},
  title = {An Analytical Model for a {GPU} architecture with Memory-level and Thread-level Parallelism Awareness},
  year = {2009},
  publisher = {Georgia Institute of Technology},
  address = {Atlanta, GA, USA},
  NUMBER = "TR-2009-003",
}

@article{hor:cho10,
 author = {Hormati, Amir H. and Choi, Yoonseo and Woh, Mark and Kudlur, Manjunath and Rabbah, Rodric and Mudge, Trevor and Mahlke, Scott},
 title = {MacroSS: macro-SIMDization of streaming applications},
 journal = {SIGPLAN Not.},
 issue_date = {March 2010},
 volume = {45},
 number = {3},
 month = mar,
 year = {2010},
} 
% TOPIC: Software

@article{hor:mar98,
  author = {Mark Horowitz and Margaret Martonosi and Todd C. Mowry and Michael D. Smith},
  title = {Informing memory operations: memory performance feedback mechanisms and their applications},
  journal = {ACM Trans. Comput. Syst.},
  volume = {16},
  number = {2},
  year = {1998},
  issn = {0734-2071},
  pages = {170--205},
  doi = {http://doi.acm.org/10.1145/279227.279230},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{hor:sam11,
 author = {Hormati, Amir H. and Samadi, Mehrzad and Woh, Mark and Mudge, Trevor and Mahlke, Scott},
 title = {Sponge: portable stream programming on graphics engines},
 booktitle = {Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems},
 series = {ASPLOS '11},
 year = {2011},
 isbn = {978-1-4503-0266-1},
 location = {Newport Beach, California, USA},
 pages = {381--392},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1950365.1950409},
 doi = {10.1145/1950365.1950409},
 acmid = {1950409},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {compiler, gpu, optimization, portability, streaming},
}

@MISC{hotspot,
  author="{LAVA research group}", 
  ORGANIZATION = {University of Virginia}, 
  title="HotSpot", 
  HOWPUBLISHED = "\url{http://lava.cs.virginia.edu/HotSpot/index.htm}", 
}
% Topic: Thermal-microarchitecture
% This topic will cover all papers pertinent to thermal modelling and thermal aware
% microarchitecture

 year = {2008},
 isbn = {978-1-60558-282-5},
 location = {Toronto, Ontario, Canada},
 pages = {303--314},
 numpages = {12},
} 
% series = {PACT '08},
% publisher = {ACM},
% address = {New York, NY, USA},
% TOPIC: COMIC, Heterogeneous
@inproceedings{hou:zho08,
 author = {Hou, Qiming and Zhou, Kun and Guo, Baining},
 title = {BSGP: bulk-synchronous GPU programming},
 booktitle = {ACM SIGGRAPH 2008 papers},
}

@misc{hpctoolkit,
  author = "{John Mellor-Crummey}",
  title = "{HPCToolKit}",
  organization = "Rice University", 
  HOWPUBLISHED ="{http://hpctoolkit.org/index.html}" 
}

@ARTICLE{hsu94,
  AUTHOR = "Peter Yan-Tek Hsu",
  TITLE = "Design of the {TFP} Microprocessor",
  JOURNAL = ieee:micro,
  YEAR = 1994,
  VOLUME = 14,
  NUMBER = 2,
  MONTH = "april",
  PAGES = "23--33"
}
% Topic: Dynamically scheduled machines
% Processor consists of statically-scheduled integer unit with a
% dynamically scheduled floating point unit.

@inproceedings{hsu:che02, 
  AUTHOR = "Wei Chung Hsu and Howard Chen and Pen Chung Yew and Dong-Yuan Chen", 
  TITLE = "On the Predictability of Program Behavior Using Different Input Data Sets", 
  BOOKTITLE = "Proc. of the Sixth Annual Workshop on Interaction between Compilers and Computer Architectures",
  YEAR = 2002, 
}

@inproceedings{hsu:dav86,
  AUTHOR = "P. Hsu and E. Davidson",
  TITLE = "Highly Concurrent Scalar Processing",
  BOOKTITLE = isca86,
  YEAR = 1986
}
% Topic: Predicated Execution
% Reference for predicated (guarded) instructions.  Views the
% control flow graph as a binary decision tree.

@UNPUBLISHED{hsu:smi93,
  AUTHOR = "W.-C. Hsu and J. E. Smith",
  TITLE = "Instruction Cache Prefetching in Pipelined Processors",
  YEAR = 1993,
  NOTE = "Received draft from Professor Patt"
}
% Topic: Icache
% Studies fall-through and target prefetching for the icache.

@inproceedings{hu:mar00,
  author = {Zhigang Hu and Margaret Martonosi},
  title = {Reducing Register File Power Consumption by Exploiting Value Lifetime Characteristics},
  booktitle = {in Workshop on Complexity-Effective Design (WCED)},
  year = {2000},
}

@INPROCEEDINGS{hua:che05,
author={Cheng-hui Huang and Huo Yan Chen},
booktitle={Systems, Man and Cybernetics, 2005 IEEE International Conference on}, title={A semi-automatic generator for unit testing code files based on JUnit},
year={2005},
month={oct.},
volume={1},
number={},
pages={ 140 - 145 Vol. 1},
}

@ARTICLE{hua:san08,
  title={Accurate, Pre-RTL Temperature-Aware Design Using a Parameterized, Geometric Thermal Model},
  author={Wei Huang and Sankaranarayanan, K. and Skadron, K. and Ribando, R.J. and Stan, M.R.},
  journal={Computers, IEEE Transactions on},
  year={2008},
  month={Sept. },
}
% Topic: Power related

@inproceedings{hua:ska09,
  title={Differentiating the Roles of IR Measurement and Simulation for Power and Temperature-Aware Design},
  author={Wei Huang and Kevin Skadron and Sudhanva Gurumurthi and Robert J. Ribando and Mircea R. Stan},
  booktitle = {ISPASS '09: Proc. of the IEEE Int'l. Symp. on Performance Analysis of Systems and Software, 2009},
  year={2009},
  month={April},
}
% Topic: Thermal-microarchitecture

@inproceedings{hua:sta08,
  author = {Huang, Wei and Stant, Mircea R. and Sankaranarayanan, Karthik and Ribando, Robert J. and Skadron, Kevin},
  title = {Many-core design from a thermal perspective},
  booktitle = {DAC '08: Proc. of the 45th conference on Design automation},
  year = {2008},
}
% Topic: Thermal-microarchitecture

@inproceedings{hua:sta09,
  author = {W. Huang and K. Skadron and S. Gurumurthi and R. J. Ribando and and M. R. Stan},
  title = {Differentiating the Roles of IR Measurement and Simulation for Power and Temperature-Aware Design},
  booktitle = {ISPASS '09: Proc. of the 2009 IEEE Int'l. Symp. on Performance Analysis of Systems and Software},
  year = {2009},
}
% Topic: Thermal-microarchitecture

@inproceedings{hua:xia09,
  author = {Huang, S. and Xiao, S. and Feng, W.},
  title = {On the energy efficiency of graphics processing units for scientific computing},
  booktitle = {IPDPS},
  year = {2009},
}

@inproceedings{hug:kau01,
  author = {Christopher J. Hughes and Praful Kaul and Sarita V. Adve and Rohit Jain and Chanik Park and Jayanth Srinivasan},
  booktitle = {ISCA},
  pages = {254-265},
  title = {Variability in the execution of multimedia applications and implications for architecture.},
  year = 2001,
}
% Topic: Execution time prediction

@inproceedings{hur:lin06,
  author = {Ibrahim Hur and Calvin Lin},
  booktitle = micro06,
  crossref = {conf/micro/2006},
  pages = {397--408},
  title = {Memory Prefetching Using Adaptive Stream Detection.},
  url = {http://dblp.uni-trier.de/db/conf/micro/micro2006.html#HurL06},
  year = {2006},
  doi = {http://dx.doi.org/10.1109/MICRO.2006.32},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}
%  date = {2007-01-23}

@inproceedings{hur:lin09,
  author = {Ibrahim Hur and Calvin Lin},
  booktitle = hpca09,
  title = {Feedback mechanisms for improving probabilistic memory prefetching.},
  year = {2009},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
  pages = {443--454},
}

@Techreport{hwu:09:fermi,
AUTHOR="Wenmei~W. Hwu and John Stone",
TITLE="A programmer’s view of the new {GPU} computing capabilities in the
  {F}ermi architecture and {CUDA} 3.0.",
INSTITUTION="University of Illinois", 
YEAR =2009,
}
% TOPIC: GPGPU

@inproceedings{hwu:cha89,
  AUTHOR = "W. W. Hwu and Pohua P. Chang",
  TITLE = "Achieving High Instruction Cache Performance with an
	   Optimizing Compiler",
  BOOKTITLE = "ISCA-16",
  YEAR = 1989,
}
% Topic: Icache, IMPACT
% Looks at rearranging code and varying cache characteristics to
% improve icache hit rate.

@ARTICLE{hwu:cha92,
  AUTHOR = "W. W. Hwu and Pohua P. Chang",
  TITLE = "Efficient Instruction Sequencing with Inline Target Insertion",
  JOURNAL = ieee:toc,
  YEAR = 1992,
  VOLUME = 41,
  NUMBER = 12,
  MONTH = dec,
  PAGES = "1537--1551"
}
% Topic: IMPACT, Branch Prediction
% In depth description of forward semantic optimization.

@inproceedings{hwu:con89,
  AUTHOR = "W. W. Hwu and Thomas M. Conte and Pohua P. Chang",
  TITLE = "Comparing Software and Hardware Schemes for Reducing the
	   Cost of Branches",
  BOOKTITLE = "ISCA-16",
  YEAR = 1989,
  PAGES = "224--233"
}
% Topic: IMPACT, Branch Prediction
% Introduces forward semantic optimization.  Compares its performance
% against two bit dynamic predictor with a BTB.

@ARTICLE{hwu:mah93,
  AUTHOR = "W. W. Hwu and Scott A. Mahlke and William Y. Chen and
	    Pohua P. Chang and Nancy J. Warter and Roger A. Bringmann and
	    Roland G. Ouellette and Richard E. Hank and Tokuzo Kiyohara and
	    Grant E. Haab and John G. Holm and Daniel M. Lavery",
  TITLE = "The Superblock: An Effective Technique for {VLIW} and
	   Superscalar Compilation",
  JOURNAL = "Journal of Supercomputing",
  YEAR = 1993,
  VOLUME = 7,
  NUMBER = "9--50"
}
% Topic: IMPACT, Enlarged Basic Blocks
% Overview paper on superblocks.

@inproceedings{hwu:pat86,
  AUTHOR = "W. W. Hwu and Yale N. Patt",
  TITLE = "{HPSm}, a High Performance Restricted Data Flow Architecture
	   Having Minimal Functionality",
  BOOKTITLE = isca86,
  YEAR = 1986,
  PAGES = "297--306"
}
% Topic: Dynamically-scheduled machines (HPS)
% Described a simplified version of HPS and measured performance.

@inproceedings{hwu:pat87,
  AUTHOR = "W. W. Hwu and Yale N. Patt",
  TITLE = "Checkpoint Repair for Out-of-Order Execution Machines",
  BOOKTITLE = isca87,
  YEAR = 1987,
  PAGES = "18--26"
}
% Reference for checkpointing.

@ARTICLE{hwu:pat87a,
  AUTHOR = "W. W. Hwu and Yale N. Patt",
  TITLE = "Checkpoint Repair for High-Performance Out-of-Order
	   Execution Machines",
  JOURNAL = ieee:toc,
  YEAR = 1987,
  VOLUME = "C-36",
  NUMBER = 12,
  MONTH = dec
}
% Topic: Dynamically-scheduled machines (HPS)

@misc{hyn09, 
  title ="{HYNIX GDDR5 SGRAM}",
  howpublished="http://www.hynix.co.kr/inc/\\pdfDownload.jsp?
path=/datasheet/pdf/graphics/\\H5GQ1H24AFR(Rev1.0).pdf"
}

@MANUAL{IA32,
  TITLE = "{Intel 64} and {IA-32} Architectures Software Developer Manuals",
  ORGANIZATION = "Intel",
  YEAR = 2011,
}

@MANUAL{IA64:vol1,
  TITLE = "{IA-64} Intel Itanium Architecture Software Developer's Manual
          Volume 1: Application Architecture",
  ORGANIZATION = "Intel Corporation",
  YEAR = 2002,
}

@MANUAL{IA64:vol2,
  TITLE = "{IA-64} Intel Itanium Architecture Software Developer's Manual
          Volume 2: System Architecture",
  ORGANIZATION = "Intel Corporation",
  YEAR = 2002,
}

@MANUAL{IA64:vol3,
  TITLE = "{IA-64} Intel Itanium Architecture Software Developer's Manual
          Volume 3: Instruction Set Reference",
  ORGANIZATION = "Intel Corporation",
  YEAR = 2002,
}

@inproceedings{iac:spr04,
  author = {Iacobovici, Sorin and Spracklen, Lawrence and Kadambi, Sudarshan and Chou, Yuan and Abraham, Santosh G.},
  booktitle = ics04,
  pages = {1-11},
  title = {Effective stream-based and execution-based data prefetching.},
  year = 2004,
}

% Topic: GPU prefetch
@MANUAL{iato,
  AUTHOR = "Amaury Darsch and AndrNi Seznec",
  ORGANIZATION = "IRISA", 
  TITLE = "IATO, The IAOO Toolkit",
  NOTE = " http://www.irisa.fr/caps/projects/ArchiCompil/iato/",
}
%% IA-64 OOO model 
%% http://www.irisa.fr/caps/projects/ArchiCompil/iato/
%  YEAR = 2002,

@MISC{IBMCELL,
  AUTHOR = "{IBM Corporation}", 
  TITLE =  "{The Cell project at IBM Research}",
  HOWPUBLISHED = "\url{http://www.research.ibm.com/cell/}"
}

@MISC{IBMCELL_prog,
  AUTHOR = "Nicholas Blachford",
  TITLE =  "{Cell Architecture Explained Version 2, Part 3: Programming The Cell}",
  HOWPUBLISHED = "\url{http://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_543_544\~121775,00.html/}"
}

@MISC{IBMzseries,
  AUTHOR = "{IBM Corporation}", 
  TITLE =  "{IBM zSeries mainframe servers}",
  ORGANIZATION = "",
  HOWPUBLISHED = "\url{http://www.ibm.com/systems/z/}"
}

@MISC{icc,
  AUTHOR = "{ICC}", 
  TITLE =  "Intel C++ Compiler",
  ORGANIZATION = "",
  HOWPUBLISHED = "http://www.intel.com/cd/software/products/asmo-na/eng/compilers/clin/277618.htm"
}

@MISC{Icc91,
  AUTHOR = "{Intel Corporation}", 
  TITLE =  "{ICC 9.1 for Linux}",
  ORGANIZATION = "",
  HOWPUBLISHED = "\url{http://www.intel.com/cd/software/products/asmo-na/eng/compilers/284264.htm}"
}

@inproceedings{ige:eld98,
 author = {Igehy, Homan and Eldridge, Matthew and Proudfoot, Kekoa},
 title = {Prefetching in a texture cache architecture},
 booktitle = {Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware},
 series = {HWWS '98},
 year = {1998},
 isbn = {1-58113-097-X},
 location = {Lisbon, Portugal},
 pages = {133--ff.},
 url = {http://doi.acm.org/10.1145/285305.285321},
 doi = {10.1145/285305.285321},
 acmid = {285321},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@MISC{INTEL,
  AUTHOR = "{Intel Corporation}",
  TITLE =  "{Processors, Intel microprocessor export compliance metrics}",
  HOWPUBLISHED = "{http://www.intel.com/support/processors/sb/cs-023143.html/}"
}

@MISC{intel_opencl,
  AUTHOR = "{Intel Corporation}",
  TITLE = "{Intel OpenCL SDK}",
  HOWPUBLISHED = "{http://software.intel.com/en-us/articles/intel-opencl-sdk/}"
}

@MISC{intrinsic,
  AUTHOR = "MM\_PREFETCH", 
  ORGANIZATION = "",
  HOWPUBLISHED = "http://www3.intel.com/Assets/PDF/manual/253667.pdf"
}

@MISC{ipa2011, 
title= "Intel {P}arallel {A}mplifier 2011",
NOTE = "\url{http://msdn.microsoft.com/en-us/magazine/ee336027.aspx}"
}

@inproceedings{ipe:kir07,
AUTHOR="Engin Ipek and Meyrem Kirman and Nevin Kirman and Jose F. Martinez",
TITLE="Core fusion: accommodating software diversity in chip multiprocessors",
BOOKTITLE= "Proc. of the 34th annual Int'l. Symp. on Computer Architecture",
YEAR= 2007,
}

@inproceedings{ipe:sch06,
  author = {\"{I}pek, Engin and McKee, Sally A. and Caruana, Rich and de Supinski, Bronis R. and Schulz, Martin},
  title = {Efficiently exploring architectural design spaces via predictive modeling},
  booktitle = {ASPLOS-XII: Proc. of the 12th Int'l. conference on Architectural support for programming languages and operating systems},
  year = {2006},
}

@inproceedings{isc:mar03, 
  author = {Isci, Canturk and Martonosi, Margaret},
  title = {Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data},
  booktitle = {MICRO},
  year = {2003},
}
% Topic: Power-management

@inproceedings{isc:mar06,
  author = {Isci, Canturk and Buyuktosunoglu, Alper and Cher, Chen-Yong and Bose, Pradip and Martonosi, Margaret},
  title = {An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget},
  booktitle = {MICRO 39: Proc. of the 39th Annual IEEE/ACM Int'l. Symp. on Microarchitecture},
  year = {2006},
}

@inproceedings{ish:kaw00,
  AUTHOR = "Kazuaki Ishizaki and Motohiro Kawahito and Toshiaki Yasue and Hideaki Komatsu and Toshio Nakatani",
  TITLE = "A Study of Devirtualization Techniques for a {Java Just-In-Time} Compiler",
  BOOKTITLE = "OOPSLA-15",
  YEAR = 2000
}

@MISC{itk, 
AUTHOR="{National Library}",
TITLE = "Medicine Insight Segmentation and Registration Toolkit ({ITK})",
ORGANIZATION = " ", 
HOWPUBLISHED ="{http://www.itk.org/}"
}

@inproceedings{iye:zha07,
  author = {Ravi Iyer and Li Zhao and Fei Guo and Ramesh Illikkal and Srihari Makineni and Don Newell and Yan Solihin and Lisa Hsu and Steve Reinhardt},
  title = {QoS policies and architecture for cache/memory in CMP platforms},
  booktitle = {SIGMETRICS '07: Proc. of the 2007 ACM SIGMETRICS Int'l. conference on Measurement and modeling of computer systems},
  year = {2007},
  isbn = {978-1-59593-639-4},
  pages = {25--36},
  location = {San Diego, California, USA},
  doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1254882.1254886},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@ARTICLE{jac03, 
  title={A case for studying DRAM issues at the system level}, 
  author={Jacob, B.}, 
  journal={Micro, IEEE}, 
  year={2003}, 
  month={July-Aug.}, 
  volume={23}, 
  number={4}, 
  pages={ 44-56}, 
}

@inproceedings{jac96,
  AUTHOR = "Erik Jacobsen and Eric Rotenberg and J. E. Smith",
  TITLE = "Assigning Confidence to Conditional Branch Predictions",
  BOOKTITLE = micro96,
  YEAR = 1996,
}
%PAGES = "142--152"

@inproceedings{jac:ben97,
  AUTHOR = "Quinn Jacobson and Steve Bennett and Nikhil Sharma and James E. Smith",
  TITLE = "Control Flow Speculation in Multiscalar Processors",
  BOOKTITLE = hpca97,
  YEAR = 1997
}

@article{jac:che96,
  author = {Bruce L. Jacob and Peter M. Chen and Seth R. Silverman and Trevor N. Mudge},
  title = {"An Analytical Model for Designing Memory Hierarchies"},
  journal = {IEEE Trans. Comput.},
  volume = {46},
  number = {10},
  year = {1996},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{jac:rot97,
  AUTHOR = "Quinn Jacobson and Eric Rotenberg and James E. Smith",
  TITLE = "Path-based Next Trace Prediction",
  BOOKTITLE = micro97,
  YEAR = 1997
}

@inproceedings{jac:smi96,
  Author = "Erik Jacobsen and Eric Rotenberg and J. E. Smith",
  Title = "Assigning Confidence to Conditional Branch Predictions",
  BOOKTITLE = micro96,
  YEAR = 1996,
}
%PAGES = "142--152"		  

@inproceedings{jac:smi99,
  AUTHOR = "Quinn Jacobson and James E. Smith",
  TITLE = "Instruction Pre-Processing in Trace Processors",
  BOOKTITLE = hpca99,
  YEAR = 1999
}

@TECHREPORT{jai:dev01,
   AUTHOR = "Prabhat Jain and Srinivas Devadas and Larry Rudolph",
   TITLE = "Controlling Cache Pollution in Prefetching With Software-assisted Cache Replacement",
   INSTITUTION = "Massachusetts Institute of Technology",
   NUMBER = "{CSG-462}",		  
   YEAR = 2001,
}

@inproceedings{jal:bor10,
  author = {Jaleel, Aamer and Borch, Eric and Bhandaru, Malini and Steely Jr., Simon C. and Emer, Joel},
  title = {Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies},
  booktitle = micro10,
  year = {2010},
  isbn = {978-0-7695-4299-7},
  pages = {151--162},
  numpages = {12},
  url = {http://dx.doi.org/10.1109/MICRO.2010.52},
  doi = {http://dx.doi.org/10.1109/MICRO.2010.52},
  acmid = {1935019},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
  keywords = {inclusion, non-inclusion, exclusion, replacement},
} 

@inproceedings{jal:has08,
  author = {Jaleel, Aamer and Hasenplaugh, William and Qureshi, Moinuddin and Sebot, Julien and Steely,Jr., Simon and Emer, Joel},
  title = {Adaptive insertion policies for managing shared caches},
  booktitle = pact08,
  year = {2008},
  isbn = {978-1-60558-282-5},
  location = {Toronto, Ontario, Canada},
  pages = {208--219},
  numpages = {12},
  acmid = {1454145},
  publisher = {ACM},
  address = {New York, NY, USA},
  keywords = {cache partitioning, replacement, set dueling, shared cache},
} 
%url = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1454115.1454145},
%doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1454115.1454145},

@inproceedings{jal:the10,
  author = {Jaleel, Aamer and Theobald, Kevin B. and Steely,Jr., Simon C. and Emer, Joel},
  title = {High performance cache replacement using re-reference interval prediction ({RRIP})},
  booktitle = isca10,
  year = {2010},
  isbn = {978-1-4503-0053-7},
  location = {Saint-Malo, France},
  pages = {60--71},
  numpages = {12},
  acmid = {1815971},
  publisher = {ACM},
  address = {New York, NY, USA},
  keywords = {replacement, scan resistance, shared cache, thrashing},
} 

@MISC{jbench,
	TITLE = "JBechmark",
	ORGANIZATION = "Kishonti Information Ltd.",
	HOWPUBLISHED = "\url{http://www.jbenchmark.com/}"
}

@inproceedings{jeo:gar11, 
  author = {Donghwan Jeon and Saturnino Garcia and Chris Louie and Michael Bedford Taylor},
  title= "Parkour: Parallel Speedup Estimates for Serial Programs", 
  booktitle = {USENIX Workshop on Hot Topics in Parallelism (HotPar)},
  year = 2011
}

@inproceedings{jeo:gar11_oopsla, 
  author = {Donghwan Jeon, Saturnino Garcia, Chris Louie and Michael Bedford Taylor},
  title= "Kismet: Parallel Speedup Estimates for Serial Programs", 
  booktitle = {OOPSLA'11},
  year = 2011
}

@inproceedings{jer:hil06, 
  title={Friendly fire: understanding the effects of multiprocessor prefetches},
  author={Jerger, N.D.E. and Hill, E.L. and Lipasti, M.H.},
  booktitle=ispass06,
  year={2006},
  pages = {177--188},
  doi = {http://doi.ieeecomputersociety.org/10.1109/ISPASS.2006.1620802},
  publisher = {IEEE Computer Society},
  address = {Los Alamitos, CA, USA},
}

@inproceedings{jia:sha12,
 author = {Jia, Wenhao and Shaw, Kelly A. and Martonosi, Margaret},
 title = {Characterizing and improving the use of demand-fetched caches in GPUs},
 booktitle = {Proceedings of the 26th ACM international conference on Supercomputing},
 series = {ICS '12},
 year = {2012},
 isbn = {978-1-4503-1316-2},
 location = {San Servolo Island, Venice, Italy},
 pages = {15--24},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2304576.2304582},
 doi = {10.1145/2304576.2304582},
 acmid = {2304582},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CUDA, GPGPU, GPU cache, compiler optimization},
}

@incollection{jia:zha10,
  author={Jiang, Yunlian and Zhang, EddyZ. and Tian, Kai and Shen, Xipeng},
  year={2010},
  isbn={978-3-642-11969-9},
  booktitle={Compiler Construction},
  volume={6011},
  series={Lecture Notes in Computer Science},
  editor={Gupta, Rajiv},
  doi={10.1007/978-3-642-11970-5_15},
  title={Is Reuse Distance Applicable to Data Locality Analysis on Chip Multiprocessors?},
  url={http://dx.doi.org/10.1007/978-3-642-11970-5_15},
  publisher={Springer Berlin Heidelberg},
  pages={264-282}
}

@inproceedings{jim:kec00,
  AUTHOR = "Daniel A. Jim\'{e}nez and Steve W. Keckler and Calvin Lin",
  TITLE = "The Impact of Delay on the Design of Branch Predictors",
  BOOKTITLE = micro00,
  YEAR = 2000,
  PAGES = "67--76"
}

@inproceedings{jim:lin01,
  AUTHOR = "Daniel A. Jim\'{e}nez and Calvin Lin",
  TITLE = "Dynamic Branch Prediction with Perceptrons",
  BOOKTITLE = hpca01,
  YEAR = 2001,
}
%PAGES = "197--206"

@TECHREPORT{jim:lin02,
  AUTHOR = "Daniel A. Jim\'{e}nez and Calvin Lin",
  TITLE = "Composite Confidence Estimators for Enhanced Speculation Control",
  INSTITUTION =  "Department of Computer Sciences, The University of Texas at Austin",
  NUMBER = TR-02-14, 
  YEAR = 2002,
  MONTH = jan
}
% summary of confidence estimator and another confidence estimator  

@TECHREPORT{jin:fru99,
  AUTHOR = "H. Jin and M. Frumkin and J. Yan",
  TITLE = "The {OpenMP} Implementation of {NAS} Parallel Benchmarks and Its Performance", 
  YEAR = 1998, 
  INSTITUTION = {NASA},
}
%NASA NPB parallel benchmarks 

@ARTICLE{joa:mut07, 
 AUTHOR = "Jos\'e A. Joao and Onur Mutlu and Hyesoon Kim and Yale N. Patt", 
 TITLE = "Dynamic Predication of Indirect Jumps",
 JOURNAL = "IEEE Computer Architecture Letters",
 YEAR = 2007, 
 MONTH = may
 }

@inproceedings{joa:mut08, 
  AUTHOR = "Jos\'e A. Joao and Onur Mutlu and Hyesoon Kim and  Rishi Agarwal and Yale N. Patt", 
  TITLE = "Improving the Performance of Object-Oriented Languages with Dynamic Predication of Indirect Jumps",
  BOOKTITLE = "ASPLOS-13",
  YEAR = 2008, 
}

@article{joh89,
 author = {Johnson, Eric E.},
 title = {Working set prefetching for cache memories},
 journal = {SIGARCH Comput. Archit. News},
 volume = {17},
 issue = {6},
 month = {December},
 year = {1989},
 issn = {0163-5964},
 pages = {137--141},
 numpages = {5},
 url = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/77254.77264},
 doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/77254.77264},
 acmid = {77264},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@BOOK{joh91,
  AUTHOR = "Mike Johnson",
  TITLE = "Superscalar Microprocessor Design",
  PUBLISHER = "{Prentice-Hall}, Inc.",
  YEAR  = 1991
}

@TECHREPORT{joh94,
  AUTHOR = "John D. Johnson",
  TITLE = "Expansion Caches for Superscalar Microprocessors",
  INSTITUTION = "Stanford University",
  YEAR = 1994,
  NUMBER = "CSL-TR-94-630",
  ADDRESS = "Palo Alto {CA}",
  MONTH = jun
}
% Topic: Miscellaneous

@article{joh:con99,
  address = {Washington, DC, USA},
  author = {Teresa L. Johnson and Daniel A. Connors and Matthew C. Merten and Wen mei W. Hwu},
  journal = {IEEE Trans. Comput.},
  number = 12,
  pages = {1338--1354},
  publisher = {IEEE Computer Society},
  title = {Run-Time Cache Bypassing},
  volume = 48,
  year = 1999,
  timestamp = {2010-06-06T16:46:26.000+0200},
  keywords = {MAT bypassing cache runtime},
  added-at = {2010-06-06T16:46:26.000+0200},
  issn = {0018-9340},
}

@inproceedings{joh:hwu97,
  author = {Teresa L. Johnson and Wen mei W. Hwu},
  booktitle = isca97,
  pages = {315-326},
  title = {Run-Time Adaptive Cache Hierarchy Management via Reference Analysis.},
  year = 1997,
  keywords = {dblp},
}

@inproceedings{joh:mer97,
  AUTHOR = "Teresa L. Johnson and Matthew C. Merten and Wen-mei W. Hwu",
  TITLE = "Run-time Spatial Locality Detection and Optimization",
  BOOKTITLE = micro97,
  YEAR = 1997,
  PAGES = "57--64"
}
%% Topic:Wrong Path Event 

@inproceedings{joh:sub97,
  AUTHOR = "L. John and A. Subramanian",
  TITLE = "Design and Performance Evaluation of a Cache Assist to Implement Selective Caching",
  BOOKTITLE = "Proc. of the Int'l. Conf. on Computer Design",
  MONTH = "October",
  YEAR = 1997,
  PAGES = "510--518"
}

@inproceedings{jos:gru97,
  AUTHOR = "Doug Joseph and Dirk Grunwald",
  TITLE = "Prefetching using {Markov} Predictors",
  BOOKTITLE = isca97,
  YEAR = 1997,
  PAGES = "252--263",
  location = {Denver, Colorado, United States},
  doi = {http://doi.acm.org/10.1145/264107.264207},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{jos:mar01,
  author = {Joseph, Russ and Martonosi, Margaret},
  title = {Run-time power estimation in high performance microprocessors},
  booktitle = {ISLPED '01: Proc. of the 2001 Int'l. Symp. on Low power electronics and design},
  year = {2001},
}
% Topic: Power related

@ARTICLE{jou89,
  AUTHOR = "Norman P. Jouppi",
  TITLE = "The Nonuniform Distribution of Instruction-Level and Machine
	   Parallelism and Its Effect on Performance",
  JOURNAL = ieee:toc,
  YEAR = 1989,
  VOLUME = 38,
  NUMBER = 12,
  MONTH = dec,
  PAGES = "1645--1658"
}
% Topic: ILP
% Performance modeling of superscalar/superpipelined machines and
% integer applications.  Did not read.

@inproceedings{jou90,
  AUTHOR = "Norman P. Jouppi",
  TITLE = "Improving Direct-Mapped Cache Performance by the Addition of
           a Small Fully-Associative Cache and Prefetch Buffers",
  BOOKTITLE = isca90,
  YEAR = 1990,
  pages = {388--397},
  location = {Barcelona, Spain},
  doi = {http://doi.acm.org/10.1145/285930.285998},
  publisher = {ACM},
  address = {New York, NY, USA},
}
%PAGES = "364--373"
% \hspace{\parindent}
% Victim caches~\cite{jou90} are small fully associative caches that are used in
% conjunction with a direct mapped cache to reduce the number of conflict misses.
% When a miss occurs in the direct mapped cache, the victim cache is probed for
% the data.  If the data is found in the victim cache, the contents of the direct
% mapped cache line and the victim cache line are swapped.  If the data is not
% found in the victim cache, the data is fetched from the next level of the memory
% hierarchy and written into the direct mapped cache.  First, however, the line
% in the direct mapped cache that will be replaced is copied to the victim cache.

@inproceedings{jou:96,
  AUTHOR = "Stephan Jourdan and Tse-Hao Hsing and Jared Stark and Yale N. Patt",
  TITLE = "The Effects of Mispredicted-Path Execution on Branch Prediction Structures",
  BOOKTITLE = pact96,
  YEAR = 1996,
  PAGES = "58--67"
}

@inproceedings{jou:sai95,
  AUTHOR = "Stephan Jourdan and Pascal Sainrat and Daniel Litaize",
  TITLE = "Exploring Configurations of Functional Units in an Out-of-Order Superscalar Processor",
  BOOKTITLE = "ISCA-22",
  YEAR = 1995,
  PAGES = "117--125"
}

@inproceedings{jou:wal89,
  AUTHOR = "Norman P. Jouppi and David W. Wall",
  TITLE = "Available Instruction-Level Parallelism for Superscalar
	   and Superpipelined Machines",
  BOOKTITLE = asplos89,
  YEAR = 1989,
  PAGES = "272--282"
}

@inproceedings{jou:wil94,
  AUTHOR = "N. P. Jouppi and S. J. E Wilton",
  TITLE = "Tradeoffs in Two-Level On-Chip Caching",
  BOOKTITLE = "Proc. of the 21st Intl. Symp. on Computer Architecture",
  pages = "34-45",
  YEAR = 1994,
}

@Article{Jourdan/etal:97,
  author =    {Jourdan, Stephan and Stark, Jared and Hsing, Tse-Hao and Patt, Yale N.},
  title =     {Recovery Requirements of Branch Prediction Storage
              Structures in the Presence of Mispredicted-Path
              Execution.},
  journal =   {Int'l. Journal of Parallel Programming},
  year =      1997,
  volume  =   25,
  number =    05,
  pages =     "363--384",
  seperator = {-------------------------------------------------------},
  publisher = {Plenum Publishing Corporation},
  shortcut =  {IJPP},
  entrydate = 19980103
}

@MISC{JRockit,
	AUTHOR = "{BEA Systems Inc.}",
	TITLE = "BEA JRockit 6",
	ORGANIZATION = "",
	HOWPUBLISHED = "{http://www.bea.com}"
}

@inproceedings{jua:lan96,
  AUTHOR = "Toni Juan and Tomas Lang and Juan J. Navarro",
  TITLE = "The Difference-bit Cache",
  BOOKTITLE = isca96,
  YEAR = 1996,
  PAGES = "114--120"
}		

@inproceedings{kae:emm91,
  AUTHOR = "D. Kaeli and P. Emma",
  TITLE = "Branch History Table Predictions of Moving Target Branches Due to Subroutine Returns",
  BOOKTITLE = isca91,
  YEAR = 1991
}
% Topic: return address stack

@inproceedings{kal:kae98,
  AUTHOR = "John Kalamatianos and David R. Kaeli",
  TITLE = "Temporal-based Procedure Reordering for Improved Instruction Cache Performance",
  BOOKTITLE = hpca98,
  PAGES = "224--253",
  YEAR = 1998,
}

@inproceedings{kal:kae98b,
  AUTHOR = "John Kalamatianos and David R. Kaeli",
  TITLE = "Predicting indirect branches via data compression",
  BOOKTITLE = micro98,
  YEAR = 1998,
}

@MISC{kam:str08,
  AUTHOR = "Shoaib Kamil and John Shalf and Erich Strohmaier",		  
  HOWPUBLISHED = "http://www.nersc.gov/projects/SDSA/reports/uploaded/powereff_report_xt4.pdf",
  TITLE = "Power Efficiency in High Performance Computing",
  YEAR = 2008,
}

@inproceedings{kan:vru08,
  author = {Kannan, Deepa and Shrivastava, Aviral and Mohan, Vipin and Bhardwaj, Sarvesh and Vrudhula, Sarma},
  title = {Temperature and Process Variations Aware Power Gating of Functional Units},
  booktitle = {VLSID '08: Proc. of the 21st Int'l. Conf. on VLSI Design},
  year = {2008},
}

@inproceedings{kar:dah00,
  AUTHOR = "Magnus Karlsson and Fredrik Dahlgren and Per Strenstrom",		  
  TITLE = "A Prefetching Technique for Irregular Accesses to Linked Data Structures",
  BOOKTITLE = "HPCA-6",
  YEAR = 2000,
}

@article{kar:fla90,
 author = {Karp, Alan H. and Flatt, Horace P.},
 title = {Measuring parallel processor performance},
 journal = {Commun. ACM},
 volume = {33},
 issue = {5},
 month = {May},
 year = {1990},
 issn = {0001-0782},
 pages = {539--543},
 numpages = {5},
 url = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/78607.78614},
 doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/78607.78614},
 acmid = {78614},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {parallel performance},
}

@inproceedings{kar:hac11,
 author = {Karrenberg, Ralf and Hack, Sebastian},
 title = {Whole-function vectorization},
 booktitle = {Proceedings of the 9th Annual IEEE/ACM International Symposium on Code Generation and Optimization},
 series = {CGO '11},
 year = {2011},
 isbn = {978-1-61284-356-8},
 pages = {141--150},
 numpages = {10},
 url = {http://dl.acm.org/citation.cfm?id=2190025.2190061},
 acmid = {2190061},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@inproceedings{kar:smi02,
  AUTHOR = "Tejas Karkhanis and J. E. Smith",		  
  TITLE = "A Day in the Life of a Data Cache Miss",
  BOOKTITLE = wmpi02,
  YEAR = 2002,
}

@inproceedings{kar:smi04,
  author = {Tejas S. Karkhanis and James E. Smith},
  title = {A First-Order Superscalar Processor Model},
  booktitle = {ISCA},
  year = {2004},
}
%booktitle = {ISCA '04: Proc. of the 31st annual Int'l. Symp. on Computer Architecture},
% publisher = {IEEE Computer Society},
% address = {Washington, DC, USA},

@inproceedings{kar:smi07,
  author = {Tejas S. Karkhanis and James E. Smith},
  title = {Automated design of application specific superscalar processors: an analytical approach},
  booktitle = {ISCA '07: Proc. of the 34th annual Int'l. Symp. on Computer Architecture},
  year = {2007},
  location = {San Diego, California, USA},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@TECHREPORT{kat:sch94,
  AUTHOR = "Vinod Kathail and Michael Schlansker and B. Ramakrishna Rau",
  TITLE = "{HPL} {PlayDoh} Architecture Specification: Version 1.0",
  INSTITUTION = "Hewlett-Packard Laboratories",
  YEAR = 1994,
  NUMBER = "{HPL}-93-80",
  ADDRESS = "Palo Alto {CA}",
  MONTH = feb
}
% Topic: Miscellaneous

@ARTICLE{kec:dal11, 
author={Keckler, S.W. and Dally, W.J. and Khailany, B. and Garland, M. and Glasco, D.}, 
journal={Micro, IEEE}, title={GPUs and the Future of Parallel Computing}, 
year={2011}, 
month={sept.-oct. }, 
volume={31}, 
number={5}, 
pages={7 -17}, 
keywords={GPU-based high-throughput computing systems;Nvidia Research;graphics processing unit;high-performance computing system;parallel computing;single-chip parallel-computing system;computer graphic equipment;coprocessors;parallel processing;}, 
doi={10.1109/MM.2011.89}, 
ISSN={0272-1732},}

@inproceedings{kec:dal98,
 author = {Keckler, Stephen W. and Dally, William J. and Maskit, Daniel and Carter, Nicholas P. and Chang, Andrew and Lee, Whay S.},
 title = {Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor},
 booktitle = {Proceedings of the 25th annual international symposium on Computer architecture},
 series = {ISCA '98},
 year = {1998},
 isbn = {0-8186-8491-7},
 location = {Barcelona, Spain},
 pages = {306--317},
 numpages = {12},
 url = {http://dx.doi.org/10.1145/279358.279399},
 doi = {10.1145/279358.279399},
 acmid = {279399},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@ARTICLE{kel76,
  AUTHOR = "Robert M. Keller",
  TITLE = "Look-Ahead Processors",
  JOURNAL = "Computing Surveys",
  YEAR = 1976,
  VOLUME = 7,
  NUMBER = 4,
  PAGES = "177--195",
  MONTH = dec
}
% Topic: Dynamically Scheduled Machines
% Survey paper - classical reference.

@MANUAL{kel96,
  AUTHOR = "Jim Keller",
  TITLE = "The 21264: A Superscalar Alpha Processor with Out-of-Order Execution",
  ORGANIZATION = "Digital Equipment Corporation, Hudson, MA",
  YEAR = 1996,
  NOTE = "Microprocessor Forum presentation", 
  MONTH = oct,
}

@article{kel:joh09,
 author = {Kelm, John H. and Johnson, Daniel R. and Johnson, Matthew R. and Crago, Neal C. and Tuohy, William and Mahesri, Aqeel and Lumetta, Steven S. and Frank, Matthew I. and Patel, Sanjay J.},
 title = {Rigel: an architecture and scalable programming interface for a 1000-core accelerator},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {June 2009},
 volume = {37},
 number = {3},
 month = jun,
 year = {2009},
} 
% TOPIC: Architecture

@inproceedings{kel:joh10,
 author = {Kelm, John H. and Johnson, Daniel R. and Tuohy, William and Lumetta, Steven S. and Patel, Sanjay J.},
 title = {Cohesion: a hybrid memory model for accelerators},
 booktitle = {Proceedings of the 37th annual international symposium on Computer architecture},
 series = {ISCA '10},
 year = {2010},
} 
% TOPIC: Heterogeneous architecture

@INBOOK{kennedy_book,
        AUTHOR = "R. Allen and K. Kennedy",
        TITLE = "Optimizing Compilers for Modern Architectures",
	PUBLISHER = "Morgan Kaufmann",
	YEAR = "2002"
}

@inproceedings{ker:dia09,
  AUTHOR="Andrew Kerr and Gregory Diamos and Sudhakar Yalamanchili",
  TITLE="A Characterization and Analysis of PTX Kernels",
  BOOKTITLE="IISWC",
  YEAR= 2009,
}

@ARTICLE{kes99,
  AUTHOR = "Richard E. Kessler",
  TITLE = "The {Alpha} 21264 microprocessor",
  JOURNAL = ieee:micro,
  YEAR = 1999,
  VOLUME = 19,
  NUMBER = 2,
  PAGES = "24--36"
}

@ARTICLE{kes:hil92,
  AUTHOR = "R. E. Kessler and Mark D. Hill",
  TITLE = "Page Placement Algorithms for Large Real-Indexed Caches",
  JOURNAL = acm:tocs,
  YEAR = 1992,
  VOLUME = 10,
  NUMBER = 4,
  MONTH = nov,
  PAGES = "338--360"
}
% Topic: page coloring

@inproceedings{kes:joo89,
  AUTHOR = "Kessler, R.E and Joss, R. and Lebeck, A. and Hill, M",
  TITLE = "Inexpensive Implementations of Set-Associativity",
  BOOKTITLE = "ISCA-16",
  YEAR = 1989,
  PAGES = "131--139"
}
% Topic: Implementing set-associativity with direct-mapped access times

@article{kha:sol08,
  author = {Mazen Kharbutli and Yan Solihin},
  journal = {IEEE Trans. Computers},
  number = 4,
  pages = {433-447},
  title = {Counter-Based Cache Replacement and Bypassing Algorithms.},
  volume = 57,
  year = 2008,
}

@inproceedings{ki:kno97,
  AUTHOR = "Ando Ki and Alan E.Knowles",
  TITLE = "Adaptive Data Prefetching Using Cache Information",
  BOOKTITLE = ics97,
  YEAR = 1997,
  PAGES = "204--212"
}

@inproceedings{kim:cha04,
  author = {Kim, Seongbeom and Chandra, Dhruba and Solihin, Yan},
  title = {Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture},
  booktitle = pact04,
  year = {2004},
  isbn = {0-7695-2229-7},
  pages = {111--122},
  numpages = {12},
  url = {http://dx.doi.org.www.library.gatech.edu:2048/10.1109/PACT.2004.15},
  doi = {http://dx.doi.org.www.library.gatech.edu:2048/10.1109/PACT.2004.15},
  acmid = {1026001},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
} 

@inproceedings{kim:dal05,
  author = {Kim, John and Dally, William J. and Towles, Brian and Gupta, Amit K.},
  booktitle = isca05,
  pages = {420-431},
  publisher = {IEEE Computer Society},
  title = {Microarchitecture of a High-Radix Router.},
  year = 2005,
  date = {2005-05-20}
}
% TOPIC: Interconnection

@inproceedings{kim:dal07,
  author = {Kim, John and Dally, William J. and Abts, Dennis},
  booktitle = isca07,
  pages = {126-137},
  publisher = {ACM},
  title = {Flattened butterfly: a cost-efficient topology for high-radix networks.},
  year = 2007,
  date = {2007-06-13}
}
% TOPIC: NoC

@inproceedings{kim:han10,
  author = {Yoongu Kim and Dongsu Han and Onur Mutlu and Mor Harchol-Balter},
  booktitle = "HPCA-16",
  pages = {1--12},
  title = {{ATLAS}: A scalable and high-performance scheduling algorithm for multiple memory controllers},
  year = {2010},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}
% Topic: GPU memory scheduling

@inproceedings{kim:joa07,
  AUTHOR = "Hyesoon Kim and Jos\'e A. Joao and Onur Mutlu and Chang Joo Lee and Yale N. Patt and Robert Cohn", 
  TITLE = "{VPC} Prediction: Reducing the Cost of Indirect Branches via Hardware-Based Dynamic Devirtualization", 
  BOOKTITLE = "ISCA-34", 
  YEAR = 2007,
}

@inproceedings{kim:joa07cgo,
  AUTHOR = "Hyesoon Kim and Jos\'e A. Joao and Onur Mutlu and Yale N. Patt", 
  TITLE = "Profile-assisted Compiler Support for Dynamic Predication in Diverge-Merge Processors",
  BOOKTITLE = cgo07, 
  YEAR = 2007, 
}

@TECHREPORT{kim:joa6,
  AUTHOR = "Hyesoon Kim and Jos\'e A. Joao and Onur Mutlu and Yale N. Patt", 
  TITLE = "Compiler-Assisted Dynamic Predicated Execution to Reduce the Branch Misprediction Penalty",
  INSTITUTION = "The University of Texas at Autin", 
  YEAR = 2006,
  NUMBER = "TR-HPS-2006-005",
  MONTH = apr
}

@TECHREPORT{kim:joa7,
  AUTHOR = "Hyesoon Kim and Jos\'e A. Joao and Onur Mutlu and Chang Joo Lee and Yale N. Patt and Robert Cohn", 
  TITLE = "{VPC} Prediction: Reducing the Cost of Indirect Branches via Hardware-Based Dynamic Devirtualization", 
  INSTITUTION = "The University of Texas at Austin", 
  YEAR = 2007,
  NUMBER = "TR-HPS-2007-002",
  MONTH = mar,
}

@INPROCEEDINGS{kim:kim00,
  author = {Kim, Minjang and Kim, Hyesoon and Luk, Chi-Keung},
  title = {{SD\textsuperscript{3}}: A Scalable Approach to Dynamic Data-Dependence Profiling},
  year = {2010},
  BOOKTITLE="MICRO-43",
	YEAR=2010
}

 year = {2008},
 isbn = {978-1-4503-0112-1},
 location = {Los Angeles, California},
 pages = {19:1--19:12},
 articleno = {19},
 numpages = {12},
 url = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1399504.1360618},
 doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1399504.1360618},
 acmid = {1360618},
}
% series = {SIGGRAPH '08},
% publisher = {ACM},
% address = {New York, NY, USA},
% keywords = {bulk synchronous parallel programming, programable graphics hardware, stream processing, thread manipulation},
% TOPIC:GPGPU-history 
@inproceedings{kim:kim10,
 author = {Kim, Daehoon and Kim, Hwanju and Huh, Jaehyuk},
 title = {Virtual Snooping: Filtering Snoops in Virtualized Multi-cores},
 booktitle = {Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture},
}

@inproceedings{kim:kim10micro, 
  author = {Minjang Kim and Hyesoon Kim and Chi-keung Luk},
  title= {SD3: A Scalable Approach To Dynamic Data-Dependence Profiling}, 
  booktitle = {MICRO},
  year = 2010
}
% Topic: Prospector 

@inproceedings{kim:kum12,
author = {Minjang Kim and Pranith Kumar and Hyesoon Kim and Bevin Brett},
title={Predicting Potential Speedup of Serial Code via Lightweight Profiling and Emulations with Memory Performance Model},
booktitle={Proceedings of the 26th IEEE International Parallel and Distributed Processing Symposium (IPDPS)},
year={2012}
}
% Topic: Prospector 

@inproceedings{kim:lia04,
AUTHOR="Dongkeun Kim and Steve Shih-wei Liao and Perry H. Wang and Juan del Cuvillo and Xinmin Tian and Xiang Zou and Hong Wang and Donald Yeung and Milind Girkar and John P. Shen ",
TITLE="Physical Experimentation with Prefetching Helper Threads on Intel's Hyper-Threaded Processors",
BOOKTITLE="Proc. of the Int'l. Symp. on Code generation and optimization: feedback-directed and runtime optimization",
YEAR= 2004,
}

@TECHREPORT{kim:mut-tech05,
AUTHOR ="Hyesoon Kim and  Onur Mutlu and  Jared Stark and  David N. Armstrong and Yale N. Patt", 
TITLE = "Wish Branch: A New Control Flow Instruction Combining Conditional Branching and Predicated Execution",
INSTITUTION = "The University of Texas at Autin", 
YEAR = 2005,
NUMBER = "TR-HPS-2005-002",
MONTH = feb
}

@inproceedings{kim:mut05, 
 AUTHOR = "Hyesoon Kim and  Onur Mutlu and  Jared Stark and Yale N. Patt", 
 TITLE = "Wish Branches: Combining Conditional Branching and Predication for Adaptive Predicated Execution",
 BOOKTITLE = micro05,
 YEAR = 2005, 
 }

@inproceedings{kim:pap10,
  author = {Yoongu Kim and Michael Papamichael and Onur Mutlu and Mor Harchol-Balter},
  title = {Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior},
  booktitle = "MICRO-43",
  year = {2010},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}
% Topic: GPU memory scheduling

@inproceedings{kim:seo12,
 author = {Kim, Jungwon and Seo, Sangmin and Lee, Jun and Nah, Jeongho and Jo, Gangwon and Lee, Jaejin},
 title = {SnuCL: an OpenCL framework for heterogeneous CPU/GPU clusters},
 booktitle = {Proceedings of the 26th ACM international conference on Supercomputing},
 series = {ICS '12},
 year = {2012},
} 
% TOPIC: Heterogeneous architecture

@inproceedings{kim:shr11,
  author = {Yooseong Kim and Aviral Shrivastava},
  title = {CuMAPz: A Tool to Analyze Memory Access Patterns in CUDA},
  booktitle = {DAC '11: Proc. of the 48th conference on Design automation},
  month = {June}, 
  year = {2011},
}
% TOPIC: GPGPU

@inproceedings{kim:sul06, 
 AUTHOR = "Hyesoon Kim and Muhammad Aater Suleman and  Onur Mutlu and Yale N. Patt", 
 TITLE = "{2D}-Profiling: Detecting Input-Dependent Branches with a Single Input Data Set",
 BOOKTITLE = "The 4th Annual Int'l. Symp. on Code Generation and Optimization", 
 YEAR = 2006, 
 }

@inproceedings{kim:tak99,
  AUTHOR = "Tohru Kimura and Koichi Takeda and Yoshiharu Aimoto and Noritsugu Nakamura
            and Takahiro Iwasaki and Youetsu Nakazawa and Hideo Toyoshima and Masayuki Hamada
            and Mitsuhiro Togo and Hajime Nobusawa and Takaho Tanigawa",
  TITLE = "{64Mb} 6.8ns Random {ROW} Access {DRAM} Macro for {ASICs}",
  BOOKTITLE = isscc99,
  YEAR = 1999,
  MONTH = feb,
}

@ARTICLE{kir:hag07,
  AUTHOR = "Knud J. Kirkegaard and Mohammad R. Haghighat and Ravi Narayanaswamy and Bhanu Shankar and Neil Faiman and David C. Sehr",
  TITLE = "Methodology, Tools, and Techniques to Parallelize Large-Scale
  Applications: A Case Study",
  JOURNAL = "Intel Technical Journal",
  YEAR = 2007,
  VOLUME = 11,
  NUMBER = 4,
  MONTH = Nov,
}

@inproceedings{kir:kir05,
  author = "Nevin K{\i}rman and Meyrem K{\i}rman and Mainak Chaudhuri and Jos{\'e} F. Mart{\'\i}nez",
  title = "Checkpointed Early Load Retirement",
  booktitle = "HPCA-11",
  year = "2005" 
}

@article{kis:fra01,
 author = {Thomas Kistler and Michael Franz},
 title = {Continuous Program Optimization: Design and Evaluation},
 journal = {IEEE Trans. Comput.},
 volume = {50},
 number = {6},
 year = {2001},
 issn = {0018-9340},
 pages = {549--566},
 doi = {http://dx.doi.org/10.1109/12.931893},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 }

@inproceedings{kla:aus98,
  AUTHOR = "Arthur Klauser and Todd Austin and Dirk Grunwald and Brad Calder",
  TITLE = "Dynamic Hammock Predication for Non-predicated Instruction Set Architectures",
  BOOKTITLE = pact98,
  YEAR = 1998,
}

@inproceedings{kla:gru99,
  AUTHOR = "Arthur Klauser and Dirk Grunwald",
  TITLE = "Instruction fetch mechanisms for multipath execution processors",
  BOOKTITLE = micro99,
  YEAR = 1999,
}

@inproceedings{kla:lev91,
  AUTHOR = "Alexander C. Klaiber and Henry M. Levy",
  TITLE = "An Architecture for Software-Controlled Data Prefetching",
  BOOKTITLE = isca91,
  YEAR = 1991,
  PAGES = "1--11"
}
% Topic: Data Prefetching

@article{kla:man01, 
  AUTHOR = "Artur Klauser and Srilatha Manne and Dirk Grunwald",
  TITLE = "Selective Branch Inversion: Confidence Estimation for Branch Predictors",
  JOURNAL   = "Int'l. Journal of Parallel Programming",
  volume    = "29",
  number    = "1",
  year      = 2001,
  pages     = "81-110",
}

@inproceedings{kla:pai98,
  AUTHOR = "Arthur Klauser and Abhijit Paithankar and Dirk Grunwald",
  TITLE = "Selective Eager Execution on the PolyPath Architecture", 
  BOOKTITLE = isca98,
  YEAR = 1998,
}

@ARTICLE{kle:lil02,
  AUTHOR = "{A}{J} KleinOsowski and David J. Lilja",
  TITLE = "Minne{SPEC}: A New {SPEC} Benchmark Workload for Simulation-Based Computer Architecture Research",
  JOURNAL = letters,
  VOLUME = 1,
  MONTH = jun,
  YEAR = 2002
}

@article{kol:mie88,
  author = {Otto Kolp and Hermann Mierendorff},
  journal = {Parallel Computing},
  pages = {357-366},
  title = {Performance estimations for SUPRENUM systems.},
  year = 1988,
}

@article{kon:kla91,
author = {X. Kong and D. Klappholz and K. Psarris},
title = {The I Test: An Improved Dependence Test for Automatic Parallelization and Vectorization},
journal ={IEEE Transactions on Parallel and Distributed Systems},
volume = {2},
number = {3},
year = {1991}
}

@inproceedings{kot:muk09,
  author = {Kothapalli, Kishore and Mukherjee, Rishabh and Rehman, Suhail and Patidar, Suryakant and Narayanan, P. J. and Srinathan, Kannan},
  title = {A performance prediction model for the CUDA GPGPU platform},
  booktitle = {HiPC},
  year = {2009},
  location = {Kochi, India},
}
% Topic: GPU related (journal)

@techreport{kov:mel08,
  Author = {Volkov, Vasily and Demmel, James},
  Title = {LU, QR and Cholesky Factorizations using Vector Capabilities of GPUs},
  Institution = {EECS Department, University of California, Berkeley},
  Year = {2008},
  Month = {May},
}

@inproceedings{kra94,
  AUTHOR = "Andreas Krall",
  TITLE = "Improving Semi-static Branch Prediction by Code Replication",
  BOOKTITLE = pldi94,
  YEAR = 1994,
  PAGES = "97--106"
}
% Topic: Branch prediction
% Static implementation of the Two-Level predictor.  Profiles program 
% looking for branch correlation and then duplicates and rearranges
% basic blocks so that fall-through paths are always the most likely
% branch result.  Uses per-address history for loop branches and
% global history for all others.

@inproceedings{kri:gra08, 
AUTHOR="Gayathri Krishnamurthy and Elana D. Granston and Eric J. Stotze",
TITLE="Affinity-based cluster assignment for unrolled loops",
BOOKTITLE= "Proc. of the 2008 conference on Asia and South Pacific design automation",
YEAR=2008,
}

@inproceedings{kri:mah05,
  author = {Krishnamohan, Srivathsan and Mahapatra, Nihar R.},
  title = {Increasing the energy efficiency of pipelined circuits via slack redistribution},
  booktitle = {GLSVSLI '05: Proc. of the 15th ACM Great Lakes Symp. on VLSI},
  year = {2005},
}

@inproceedings{kro81,
  AUTHOR = "David Kroft",
  TITLE = "Lockup-free Instruction Fetch/Prefetch Cache Organization",
  BOOKTITLE = isca81,
  YEAR = 1981,
  PAGES = "81--87",
  location = {Minneapolis, Minnesota, United States},
  publisher = {IEEE Computer Society Press},
  address = {Los Alamitos, CA, USA},
}

@inproceedings{kul:car08, 
  author = {Kulkarni, Milind and Carribault, Patrick and Pingali, Keshav and Ramanarayanan, Ganesh and Walter, Bruce and Bala, Kavita and Chew, L. Paul},
  title = {Scheduling strategies for optimistic parallel execution of irregular programs},
  booktitle = {SPAA '08: Proc. of the twentieth annual Symp. on Parallelism in algorithms and architectures},
  year = {2008},
  isbn = {978-1-59593-973-9},
  pages = {217--228},
  location = {Munich, Germany},
  doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1378533.1378575},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{kul:pin07, 
  author = {Kulkarni, Milind and Pingali, Keshav and Walter, Bruce and Ramanarayanan, Ganesh and Bala, Kavita and Chew, L. Paul},
  title = {Optimistic parallelism requires abstractions},
  booktitle = {PLDI '07: Proc. of the 2007 ACM SIGPLAN conference on Programming language design and implementation},
  year = {2007},
  isbn = {978-1-59593-633-2},
  pages = {211--222},
  location = {San Diego, California, USA},
  doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1250734.1250759},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{kum:far03,
AUTHOR="Rakesh Kumar and Keith Farkas and Norman Jouppi and Partha Ranganathan and Dean Tullsen",
TITLE="{Single-ISA} Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction",
BOOKTITLE="MICRO-36",
YEAR=2003
}
 

@inproceedings{kum:jha06,
  author = {Kumar, Amit and Shang, Li and Peh, Li-Shiuan and Jha, Niraj K.},
  title = {HybDTM: a coordinated hardware-software approach for dynamic thermal management},
  booktitle = {DAC '06: Proc. of the 43rd annual Design Automation Conf.},
  year = {2006},
}
% Topic: Thermal-microarchitecture

@inproceedings{kum:jou04,
AUTHOR="Rakesh Kumar and Norman P. Jouppi and Dean M. Tullsen",
TITLE="Conjoined-Core Chip Multiprocessing",
BOOKTITLE="Micro-37",
YEAR= 2004,
}

@inproceedings{kum:tul04,
AUTHOR="Rakesh Kumar and Dean M. Tullsen and Parthasarathy Ranganathan and Norman P. Jouppi and Keith I. Farkas",
TITLE="{Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance}",
BOOKTITLE="ISCA-31", 
YEAR= 2004,
}
%BOOKTITLE= "roceedings of the 31st annual Int'l. Symp. on Computer Architecture",

@article{kum:tul05,
  author = {Rakesh Kumar and Dean M. Tullsen and Norman P. Jouppi and Parthasarathy Ranganathan},
  title = {Heterogeneous Chip Multiprocessors},
  journal = {Computer},
  volume = {38},
  number = {11},
  year = {2005},
  publisher = {IEEE Computer Society Press},
  address = {Los Alamitos, CA, USA},
}

@INPROCEEDINGS{kun:xu12, 
author={Huang Kun and Yang Xu and Zhao Guoxing and Luo Zuying}, 
booktitle={Quality Electronic Design (ISQED), 2012 13th International Symposium on}, 
title={Efficient electro-thermal co-analysis on CPU GPU heterogeneous architecture}, 
year={2012}, 
month={march}, 
}
% TOPIC: Heterogeneous architecture

@inproceedings{kur:bos06,
  author = {Kursun, E and Cher, C-Y and Buyuktosunoglu, A and Bose, P},
  title = {Investigating the Effects of Task Scheduling on Thermal Behavior},
  booktitle = {Third Workshop on Temperature-Aware Computer Systems in conjunction with ISCA-33},
  year = {2006},
}

@inproceedings{kur:cha94,
  AUTHOR = "G. Kurpanek and K. Chan and J. Zheng and E. {DeLano} and W. Bryg",
  TITLE = "{PA7200}: A {PA-RISC} Processor with Integrated
           High Performance {MP} Bus Interface",
  BOOKTITLE = "{COMPCON} Digest of Papers", 
  YEAR = 1994,
  MONTH = feb,
}
% Topic: Assist Cache

@article{laf:sez01,
 author = {Thierry Lafage and Andre; Seznec},
 title = {Choosing representative slices of program execution for microarchitecture simulations: a preliminary application to the data stream},
 book = {Workload characterization of emerging computer applications},
 year = {2001},
 isbn = {0-7923-7315-4},
 pages = {145--163},
 publisher = {Kluwer Academic Publishers},
 }

@inproceedings{lai:fid01,
  AUTHOR = "An-Chow Lai and Cem Fide and Babak Falsafi",
  TITLE = "Dead-block prediction and dead-block correlating prefetchers",
  BOOKTITLE = isca01,
  YEAR = 2001,
  PAGES = "144--154",
  doi = {http://doi.acm.org/10.1145/384285.379259},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@ARTICLE{lam79, 
author={Lamport, L.}, 
journal={Computers, IEEE Transactions on}, title={How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs}, 
year={1979}, 
month={sept. }, 
volume={C-28}, 
number={9}, 
pages={690 -691}, 
keywords={Computer design;concurrent computing;hardware correctness;multiprocessing;parallel processing;}, 
doi={10.1109/TC.1979.1675439}, 
ISSN={0018-9340},}

@inproceedings{lam:wil92,
  AUTHOR = "Monica S. Lam and R. P. Wilson",
  TITLE = "Limits of Control Flow on Parallelism",
  BOOKTITLE = "ISCA-19",
  YEAR = 1992,
}
%PAGES = "248--259"
% Topic: Boosting
% Gives a more thorough description of boosting.

@MISC{LAMMPS,
  AUTHOR = "{Sandia National Laboratories}",
  TITLE =  "{LAMMPS Molecular Dynamics Simulator}",
  HOWPUBLISHED = "{http://lammps.sandia.gov/}"
}

@MISC{lammps_public,
  AUTHOR = "{Jaeky Lee and Hyesoon Kim}",
  TITLE =  "{LAMMPS Molecular Dynamics Simulator with CUDA}",
  HOWPUBLISHED = "\url{http://www.nvidia.com/object/computational\_chemistry.html}"
}

@article{lar93,
 author = {Larus, J. R.},
 title = {Loop-Level Parallelism in Numeric and Symbolic Programs},
 journal = {IEEE Trans. Parallel Distrib. Syst.},
 volume = {4},
 number = {7},
 year = {1993},
 pages = {812--826},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
 }
% Topic: Prospector

@inproceedings{lar:ell91,
  author = {Richard P. LaRowe, Jr. and Carla Schlatter Ellis and Laurence S. Kaplan},
  title = {The robustness of NUMA memory management},
  booktitle = {SOSP '91: Proc. of the thirteenth ACM Symp. on Operating systems principles},
  year = {1991},
  location = {Pacific Grove, California, United States},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{lat:len07,
 author = {C. Lattner and A. Lenharth and V. Adve},
 title = {Making Context-sensitive Points-to Analysis with Heap Cloning Practical For The Real World},
 booktitle = {PLDI}, 
year = {2007}, 
}
% Topic: Prospector

@inproceedings{leb:kop02,
  AUTHOR = "Alvin R. Lebeck and Jinson Koppanalil and Tong Li and Jaidev Patwardhan and Eric Rotenberg",
  TITLE = "A Large, Fast Instruction Window for Tolerating Cache Misses",
  BOOKTITLE = "ISCA-29",
  PAGES = "59--70",
  YEAR = 2002
}

@inproceedings{lee:avi11,
 author = {Lee, Yunsup and Avizienis, Rimas and Bishara, Alex and Xia, Richard and Lockhart, Derek and Batten, Christopher and Asanovi\'{c}, Krste},
 title = {Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators},
 booktitle = {Proceedings of the 38th annual international symposium on Computer architecture},
 series = {ISCA '11},
 year = {2011},
 isbn = {978-1-4503-0472-6},
 location = {San Jose, California, USA},
 pages = {129--140},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2000064.2000080},
 doi = {10.1145/2000064.2000080},
 acmid = {2000080},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {data-parallel accelerators, maven, simplified vector-thread architectures, simplified vt architectures, vector-thread architectures, vt architectures},
} 

@inproceedings{lee:bae95,
  AUTHOR = "Dennis Lee and Jean-Loup Baer and Brad Calder and Dirk Grunwald",
  TITLE = "Instruction Cache Fetch Policies for Speculative Execution",
  BOOKTITLE = "ISCA-22",
  YEAR = 1995,
  PAGES = "357--367"
}

@inproceedings{lee:bal10,
author = {Jaekyu Lee and Nagesh B. Lakshminarayana and  Hyesoon Kim and Richard Vuduc}, 
title={Many-thread aware prefetching for GPGPUs},
booktitle = "MICRO-43",
year = {2010}
}

@inproceedings{lee:bro06,
  author = {Lee, Benjamin C. and Brooks, David M.},
  title = {Accurate and efficient regression modeling for microarchitectural performance and power prediction},
  booktitle = {ASPLOS-XII: Proc. of the 12th Int'l. conference on Architectural support for programming languages and operating systems},
  year = {2006},
}

@inproceedings{lee:che97,
  AUTHOR = "Chih-Chieh Lee and I-Cheng K. Chen and Trevor N. Mudge",
  TITLE = "The Bi-Mode Branch Predictor",
  BOOKTITLE = micro97,
  YEAR = 1997,
  PAGES = "4--13"
}

@inproceedings{lee:kim10,
  author = {Lee, Victor W. and Kim, Changkyu and Chhugani, Jatin and Deisher, Michael and Kim, Daehyun and Nguyen, Anthony D. and Satish, Nadathur and Smelyanskiy, Mikhail and Chennupaty, Srinivas and Hammarlund, Per and Singhal, Ronak and Dubey, Pradeep},
  title = {Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU},
  booktitle = isca10,
  year = {2010},
  location = {Saint-Malo, France},
  pages = {451--460},
  publisher = {ACM},
  address = {New York, NY, USA},
  keywords = {cpu architecture, gpu architecture, performance analysis, performance measurement, software optimization, throughput computing},
} 

@inproceedings{lee:kim12,
  author = {Jaekyu Lee and Hyesoon Kim},
  booktitle = hpca12,
  title = {{TLP} Aware Cache Management Schemes in a CPU-GPU Heterogeneous Architecture},
  year = 2012,
}
% TOPIC: Heterogeneous architecture

 year = {2009},
 isbn = {978-1-60558-392-1},
 location = {Dublin, Ireland},
 pages = {431--440},
 numpages = {10},
} 
% TOPIC: Larrabee
@INPROCEEDINGS{lee:lee10, 
author={Jaejin Lee and Jun Lee and Sangmin Seo and Jungwon Kim and Seungkyun Kim and Sura, Z.}, 
booktitle={High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on}, title={COMIC plusplus: A software SVM system for heterogeneous multicore accelerator clusters}, 
year={2010}, 
month=Jan., 
volume={}, 
number={}, 
pages={1 -12}, 
}
% TOPIC: COMIC++, Heterogeneous

@inproceedings{lee:lee12,
 author = {Lee, Junghee and Lee, Hyung Gyu and Ha, Soonhoi and Kim, Jongman and Nicopoulos, Chrysostomos},
 title = {A programmable processing array architecture supporting dynamic task scheduling and module-level prefetching},
 booktitle = {Proceedings of the 9th conference on Computing Frontiers},
 series = {CF '12},
 year = {2012},
} 
% TOPIC: Architecture

@inproceedings{lee:mut08,
  author = {Chang Joo Lee and Onur Mutlu and Veynu Narasiman and Yale N. Patt},
  booktitle = micro08,
  title = {Prefetch-Aware DRAM Controllers.},
  year = 2008,
  pages = {200--209},
}
% Topic: GPU prefetch

@inproceedings{lee:nar09,
  author = {Chang Joo Lee and Veynu Narasiman and Onur Mutlu and Yale N. Patt},
  booktitle = micro09,
  title = {Improving memory bank-level parallelism in the presence of prefetching.},
  year = 2009,
}
%pages = {327-336},
% Topic: GPU prefetch

@inproceedings{lee:ng08,
  author = {Lee, Jae W. and Ng, Man Cheuk and Asanovic, Krste},
  title = {Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks},
  booktitle = isca08,
  year = {2008},
  pages = {89--100},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
  keywords = {quality-of-service, on-chip network, router, interconnects, chip multiprocessors, multicores, resource management, software interface},
} 

@inproceedings{lee:pil01,
  AUTHOR = "Jens Leenstra and Juergen Pille and Antje Mueller 
            and Wolfram Sauer and Rolf Sautter and Dieter Wendel",
  TITLE = "A {1.8GHz} Instruction Window Buffer",
  BOOKTITLE = isscc01,
  YEAR = 2001,
  MONTH = feb,
  PAGES = "314--315"
}

@inproceedings{lee:sat11,
 author = {Lee, Jungseob and Sathisha, Vijay and Schulte, Michael and Compton, Katherine and Kim, Nam Sung},
 title = {Improving Throughput of Power-Constrained GPUs Using Dynamic Voltage/Frequency and Core Scaling},
 booktitle = {Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '11},
 year = {2011},
 isbn = {978-0-7695-4566-0},
 pages = {111--120},
 numpages = {10},
 url = {http://dx.doi.org/10.1109/PACT.2011.17},
 doi = {10.1109/PACT.2011.17},
 acmid = {2121412},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {GPU, dynamic voltage, frequency, core scaling, power constraint, throughput},
} 

@inproceedings{lee:seo08,
 author = {Lee, Jaejin and Seo, Sangmin and Kim, Chihun and Kim, Junghyun and Chun, Posung and Sura, Zehra and Kim, Jungwon and Han, SangYong},
 title = {COMIC: a coherent shared memory interface for cell be},
 booktitle = {Proceedings of the 17th international conference on Parallel architectures and compilation techniques},
}

@ARTICLE{lee:smi84,
  AUTHOR = "Johnny K. F. Lee and Alan Jay Smith",
  TITLE = "Branch Prediction Strategies and Branch Target Buffer
	   Design",
  JOURNAL = "{IEEE} Computer",
  YEAR = 1984,
  MONTH = jan
}
%  PAGES = "6--22",

@PHDTHESIS{lee:thesis,
  AUTHOR = "Chih-Chieh Lee",
  TITLE = "Optimizing High Performance Dynamic Branch Predictors",
  SCHOOL = "University of Michigan, Ann Arbor",
  YEAR = 1997
}
% Topic: Branch Prediction
% Classic reference for branch prediction and BTB's.  They also 
% propose a static one level predictor that is a precursor to
% two level prediction.

@inproceedings{lee:yew87,
  AUTHOR = "R. L. Lee and P.-C. Yew and D. H. Lawrie",
  TITLE = "Data Prefetching in Shared Memory Multiprocessors",
  BOOKTITLE = icpp87,
  YEAR = 1987,
}

@ARTICLE{levy:05,
author={Levy, M.},
journal={Computer}, title={Evaluating digital entertainment system performance},
year={2005},
month={july},
volume={38},
number={7},
pages={ 68 - 72},
}

@inproceedings{li:ahn09,
 author = {Li, Sheng and Ahn, Jung Ho and Strong, Richard D. and Brockman, Jay B. and Tullsen, Dean M. and Jouppi, Norman P.},
 title = {McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures},
 booktitle = {Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 42},
 year = {2009},
 isbn = {978-1-60558-798-1},
 location = {New York, New York},
 pages = {469--480},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1669112.1669172},
 doi = {10.1145/1669112.1669172},
 acmid = {1669172},
 publisher = {ACM},
 address = {New York, NY, USA},
} 
% TOPIC: Power

@inproceedings{li:bau07,
AUTHOR="Tong Li and Dan Baumberger and David A. Koufaty and Scott Hahn",
TITLE="{Efficient Operating System Scheduling for Performance-Asymmetric Multi-Core Architecture}",
BOOKTITLE="SC 07",
YEAR=2007,
}
%BOOKTITLE="Proc. of Supercomputing 07",

@inproceedings{li:ger05,
 author = {Li, Tianchao and Gerndt, Michael},
 title = {SMART: A Simulation Tool for Analyzing Cache Access Behavior on SMPs},
 booktitle = {Proceedings of the 13th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems},
 year = {2005},
 isbn = {0-7695-2458-3},
 pages = {525--528},
 numpages = {4},
 url = {http://portal.acm.org.www.library.gatech.edu:2048/citation.cfm?id=1097871.1098208},
 doi = {10.1109/MASCOT.2005.67},
 acmid = {1098208},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@inproceedings{li:kan05,
  author = {Li, Feihui and Kandemir, Mahmut},
  title = {Locality-conscious workload assignment for array-based computations in MPSOC architectures},
  booktitle = {DAC '05: Proc. of the 42nd annual Design Automation Conf.},
  year = {2005},
}

@inproceedings{li:mar04,
  author = {Homayoun, H.    Li, K.F.    Rafatirad, S.},
  title = { The thrifty barrier: energy-aware synchronization in shared-memory multiprocessors},
  booktitle = {High Performance Computer Architecture, 2004. HPCA-10. Proc.. 10th Int'l. Symp. on},
  year = {2004},
  publisher = {IEEE},
  address = {Los Alamitos, CA, USA},
}

@article{li:mar05,
  author = {Li, Jian and Mart\'{\i}nez, Jos\'{e} F.},
  title = {Power-performance considerations of parallel computing on chip multiprocessors},
  journal = {ACM Trans. Archit. Code Optim.},
  volume = {2},
  number = {4},
  year = {2005},
  issn = {1544-3566},
  pages = {397--422},
}

@inproceedings{li:mar06, 
AUTHOR="J. Li and J. F. Martinez",
TITLE = "Dynamic power-performance adaptation of parallel computation on chip multiprocessors",
BOOKTITLE = hpca06,
YEAR = 2006
}

@inproceedings{li:ska05,
  author = {Li, Yingmin and Brooks, David and Hu, Zhigang and Skadron, Kevin},
  title = {Performance, Energy, and Thermal Considerations for SMT and CMP Architectures},
  booktitle = {HPCA '05: Proc. of the 11th Int'l. Symp. on High-Performance Computer Architecture},
  year = {2005},
}
% Topic: Power related

@inproceedings{li:yeu07,
  author = {Li, Xuanhua and Yeung, Donald},
  title = {Application-Level Correctness and its Impact on Fault Tolerance},
  booktitle = {HPCA '07: Proc. of the 2007 IEEE 13th Int'l. Symp. on High Performance Computer Architecture},
  year = {2007},
}

@inproceedings{lia:diw99,
  AUTHOR = "Shih-Wei Liao and Amer Diwan and Robert P. Bosch Jr. and Anwar M. Ghuloum and Monica S. Lam",
  TITLE = "{SUIF} Explorer: An Interactive and Interprocedural Parallelizer",
  BOOKTITLE = "Principles and  Practice of Parallel Programming",
  YEAR = 1999
}
%Parallelization

@inproceedings{lia:du06,
  author = {Shih-wei Liao and Zhaohui Du and Gansha Wu and Guei-Yuan Lueh},
  title = {Data and Computation Transformations for Brook Streaming Applications on Multiprocessors},
  booktitle = {CGO '06: Proc. of the Int'l. Symp. on Code Generation and Optimization},
  year = {2006},
  isbn = {0-7695-2499-0},
  pages = {196--207},
  doi = {http://dx.doi.org.www.library.gatech.edu:2048/10.1109/CGO.2006.13},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{lin:col08,
  author = {Michael D. Linderman and Jamison D. Collins and Hong Wang and Teresa H. Meng},
  title = {Merge: a programming model for heterogeneous multi-core systems},
  booktitle = {ASPLOS XIII},
  year = {2008},
}

@article{lin:nic08,
  title="{NVIDIA Tesla: A Unified Graphics and Computing Architecture}",
  author="{E. Lindholm, J. Nickolls, S.Oberman and J. Montrym}",
  journal={IEEE Micro},
  year={2008},
  month={March-April},
  volume={28},
  number={2},
  pages={39-55},
}

@inproceedings{lin:puz01,
  author    = {Wei-Fen Lin and
               Steven K. Reinhardt and
               Doug Burger and
               Thomas R. Puzak},
  title     = {Filtering Superfluous Prefetches Using Density Vectors.},
  booktitle = {ICCD},
  year      = {2001},
}

@inproceedings{lin:rei01,
  AUTHOR = "Wei-Fen Lin and Steven K. Reinhardt and Doug Burger ",
  TITLE = "Reducing {DRAM} Latencies with an Integrated Memory Hierarchy Design",
  BOOKTITLE = hpca01,
  YEAR = 2001,
  PAGES = "301-312"
}

@inproceedings{lin:siv08,
  author = {Lin, Hai and Sun, Guangyu and Fei, Yunsi and Xie, Yuan and Sivasubramaniam, Anand},
  title = {Thermal-aware Design Considerations for Application-Specific Instruction Set Processor},
  booktitle = {SASP '08: Proc. of the 2008 Symp. on Application Specific Processors},
  year = {2008},
}

@INPROCEEDINGS{lin:tan11, 
author={Yisong Lin and Tao Tang and Guibin Wang}, 
booktitle={Trust, Security and Privacy in Computing and Communications (TrustCom), 2011 IEEE 10th International Conference on}, title={Power Optimization for GPU Programs Based on Software Prefetching}, 
year={2011}, 
month={nov.}, 
volume={}, 
number={}, 
pages={1339 -1346}, 
keywords={GPU programs;dynamic voltage scaling technology;energy consumption;low power optimization technology;memory access latency;memory wall problem;multithread execution model;performance constraint;power consumption;power efficiency;software prefetching;graphics processing units;low-power electronics;multi-threading;optimisation;power aware computing;program diagnostics;software performance evaluation;storage management;}, 
doi={10.1109/TrustCom.2011.184}, 
ISSN={},}

@inproceedings{lin:zhe07,
  author = {Lin, Jiang and Zheng, Hongzhong and Zhu, Zhichun and David, Howard and Zhang, Zhao},
  title = {Thermal modeling and management of DRAM memory systems},
  booktitle = {ISCA '07: Proc. of the 34th annual Int'l. Symp. on Computer Architecture},
  year = {2007},
}
% Topic: Power related

@inproceedings{lip:sch95,
  AUTHOR = "M. H. Lipasti and William J. Schmidt and Steven R. Kunkel and Robert R. Roediger",
  TITLE = "{SPAID}: Software Prefetching in Pointer- and Call-Intensive Environments",
  BOOKTITLE = micro95,
  YEAR = 1995,
  PAGES = "232--236",
  location = {Ann Arbor, Michigan, United States},
  publisher = {IEEE Computer Society Press},
  address = {Los Alamitos, CA, USA},
}

@inproceedings{lip:shen96,
  AUTHOR = "M. H. Lipasti and C.B Wilkerson and J. P. Shen",
  TITLE = "Value Locality and Load Value Prediction",
  BOOKTITLE = asplos96,
  YEAR = 1996,
  PAGES = "226--237"
}

@inproceedings{lip:shen96b,
  AUTHOR = "Mikko H. Lipasti and John Paul Shen",
  TITLE = "Exceeding the Dataflow Limit via Value Prediction",
  BOOKTITLE = micro96,
  YEAR = 1996,
  PAGES = "226--237"
}
% Topic: value prediction

@INPROCEEDINGS{liu:jia10,
author={Fang Liu and Xiaowei Jiang and Yan Solihin},
booktitle={High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on}, title={Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance},
year={2010},
month={jan.},
volume={},
number={},
pages={1 -12},
keywords={CMP system;cache partitioning;chip multiprocessor architecture;level cache;off-chip memory bandwidth partitioning scheme;off-chip pin bandwidth;optimum bandwidth partition;cache storage;microprocessor chips;multiprocessing systems;},
doi={10.1109/HPCA.2010.5416655},
ISSN={1530-0897},}

@inproceedings{liu:mul07,
  author={Weiguo Liu, Muller-Wittig, Schmidt, B., },
  title={Performance Predictions for General-Purpose Computation on GPUs},
  journal={ICPP}, 
  year={2007},
}
% Topic: GPU related (journal)

@inproceedings{liu:siv05,
  author = {Chun Liu and Anand Sivasubramaniam and Mahmut Kandemir and Mary Jane Irwin},
  title = {Exploiting Barriers to Optimize Power Consumption of CMPs},
  booktitle = {IPDPS '05: Proc. of the 19th IEEE Int'l. Parallel and Distributed Processing Symp. (IPDPS'05) - Papers},
  year = {2005},
  isbn = {0-7695-2312-9},
  pages = {5.1},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{liu:tuc06,
 author = "Liu, Wei and Tuck, James and Ceze, Luis and Ahn, Wonsun and Strauss, Karin and Renau, Jose and Torrellas, Josep",
 title = "POSH: a TLS compiler that exploits program structure",
 booktitle = "PPoPP '06: Proc. of the eleventh ACM SIGPLAN Symp. on Principles and practice of parallel programming",
 year = 2006,
}
%The I test: an improved dependence test for automaticparallelization and vectorization

@inproceedings{liu:zha03,
  AUTHOR = " Y. Liu and  Z. Zhang and R. Qiao and R. Ju",
  TITLE =  "A Region-Based Compilation Infrastructure",
  BOOKTITLE = " Proc. of the 7th Workshop on Interaction between Compilers and Computer Architecture",
  YEAR = 2003,
}
%%% Topic:
%% region based compiler for ORC 
%% Y. Liu, Z. Zhang, R. Qiao, and R. Ju, "A Region-Based Compilation Infrastructure" Proc. of the 7th Workshop on Interaction between Compilers and Computer Architectures, Feb. 2003

@MISC{llano, 
  TITLE = "{Amd llano}",
  AUTHOR = "{AMD}",
  HOWPUBLISHED = "http://www.intel.com/products/processor/corei7/specifications.htm"
}

@MISC{LLANO,
  AUTHOR = "{Denis Foley, Maurice Steinman, Alex Branover, Greg Smaus, Antonio Asaro, Swamy Punyamurtula, Ljubisa Bajic}",
  TITLE = "{AMDS "LLANO" FUSION APU}",
  HOWPUBLISHED = "{http://www.hotchips.org/wp-content/uploads/hc_archives/hc23/HC23.19.9-Desktop-CPUs/HC23.19.930-Llano-Fusion-Foley-AMD.pdf}"
}

@INPROCEEDINGS{loh08,
 author = {Gabriel H. Loh},
 title = {The cost of uncore in throughput-oriented many-core processors},
 booktitle = {In Proc. of Workshop on Architectures and Languages for Troughput Applications (ALTA)},
 year = {2008},
}

@BOOK{lov05,
  AUTHOR = "Robert Love",
  TITLE = "{Linux Kernel Development, Second Edition}",
  PUBLISHER = "Novell Press",
  YEAR  = 2005
}

@inproceedings{lov:jor90,
  AUTHOR = "Carl E. Love and Harry F. Jordan",
  TITLE = "An Investigation of Static Versus Dynamic Scheduling",
  BOOKTITLE = isca90,
  YEAR = 1990,
  PAGES = "192--201"
}
% Topic: Decoupled access/execute, VLIW

@INPROCEEDINGS{loz:gao95,
author={Lozano, L.A. and Gao, G.R.},
booktitle={Microarchitecture, 1995. Proceedings of the 28th Annual International Symposium on}, 
title={Exploiting short-lived variables in superscalar processors},
year={1995},
}
% TOPIC: Reducing ROB and RF power

@MISC{lrb,
  author = {INTEL},
  title = "{Intel\textregistered Larrabee}",
  howpublished = "\\
                  http://arstechnica.com/business/news/2010/06/intel-announces-hpc-push-with-reincarnated-larrabee-proc.ars",
}
% Topic: GPU prefetch

@inproceedings{lu:che03,
  AUTHOR="Jiwei Lu and Howard Chen and Rao Fu and Wei-Chung Hsu and Bobbie Othmer and Pen-Chung Yew and Dong-Yuan Chen",
  TITLE="The Performance of Runtime Data Cache Prefetching in a Dynamic Optimization System",
  BOOKTITLE="Proc. of the 36th annual IEEE/ACM Int'l. Symp. on Microarchitecture",
  YEAR= 2003,
}

@inproceedings{lu:par08,
 author = {Lu, Shan and Park, Soyeon and Seo, Eunsoo and Zhou, Yuanyuan},
 title = {Learning from mistakes: a comprehensive study on real world concurrency bug characteristics},
 booktitle = {Proceedings of the 13th international conference on Architectural support for programming languages and operating systems},
 series = {ASPLOS XIII},
 year = {2008},
 location = {Seattle, WA, USA},
 pages = {329--339},
 publisher = {ACM},
 address = {New York, NY, USA},
}
% Topic: Prospector

@inproceedings{luk01,
  AUTHOR = "Chi-Keung Luk",
  TITLE = "Tolerating Memory Latency through Software-{C}ontrolled Pre-execution in Simultaneous Multithreading Processors",
  BOOKTITLE = isca01,
  PAGES = "40--51",
  YEAR = 2001,
  location = {G\"{o}teborg, Sweden},
  doi = {http://doi.acm.org/10.1145/379240.379250},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{mel:fow01,
 author = "John Mellor-Crummey and Robert Fowler and David Whalley",
 title = "Tools for application-oriented performance tuning",
 booktitle = "ICS",
 year = "2001",
}
%pages = "154--165",
%publisher = {ACM},
%address = {New York, NY, USA},
 
 
@inproceedings{luk05pin,
 AUTHOR = "Chi-Keung Luk and Robert Cohn and Robert Muth and Harish
           Patil and Artur Klauser and Geoff Lowney and Steven Wallace and Vijay Janapa Reddi and Kim Hazelwood",
 TITLE      = "Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation", 
 BOOKTITLE  = "PLDI",
 YEAR       = 2005 
}

@inproceedings{luk08,
AUTHOR="Chi-Keung Luk",
TITLE="Qilin:Dynamic compilation system for heterogeneous architecture ",
BOOKTITLE="Internal Intel Conf.",
YEAR=2008 ,
}

@inproceedings{luk:hon09,
  author = {Luk, Chi-Keung and Hong, Sunpyo and Kim, Hyesoon},
  title = {Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping},
  booktitle = {Micro},
  year = {2009},
  location = {New York, New York},
}

@ARTICLE{luk:mow01, 
AUTHOR="Chi-Keung Luk and Tood Mowry",
TITLE="Architectural and compiler support for effective instruction prefetching: a cooperative approach",
JORUNAL="ACM Transactions on Computer Systems (TOCS)",
VOLUME=19,
NUMBER=1,
PAGES="71--109",
YEAR= 2001, 
MONTH=feb,
}

@inproceedings{luk:mow96,
  AUTHOR = "Chi-Keung Luk and Todd C. Mowry",
  TITLE = "Compiler-based Prefetching for Recursive Data Structures",
  BOOKTITLE = asplos96,
  YEAR = 1996,
  pages = {222--233},
  location = {Cambridge, Massachusetts, United States},
  doi = {http://doi.acm.org/10.1145/237090.237190},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{luk:mow98,
  AUTHOR = "Chi-Keung Luk and Todd C. Mowry",
  TITLE = "Cooperative Prefetching: Compiler and Hardware
           Support for Effective Instruction Prefetching in Modern Processors",
  BOOKTITLE = micro98,
  YEAR = 1998,
  pages = {182--194},
  location = {Dallas, Texas, United States},
  publisher = {IEEE Computer Society Press},
  address = {Los Alamitos, CA, USA},
}

@inproceedings{luk:mut02,
  author = {Chi-Keung Luk and Robert Muth and Harish Patil and Richard Weiss and P. Geoffrey Lowney and Robert Cohn},
  title = {Profile-guided post-link stride prefetching},
  booktitle = {ICS '02: Proc. of the 16th Int'l. conference on Supercomputing},
  year = {2002},
  isbn = {1-58113-483-5},
  pages = {167--178},
  location = {New York, New York, USA},
  doi = {http://doi.acm.org/10.1145/514191.514217},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{lun:ste99,
  author = {Thomas Lundqvist and Per Stenström},
  booktitle = {IEEE Real-Time Systems Symp.},
  pages = {12-21},
  title = {Timing Anomalies in Dynamically Scheduled Microprocessors.},
  year = 1999,
}
% Topic: Execution time prediction

@inproceedings{luo:fra01,
  author = {Luo, Kun and Franklin, Manoj and Mukherjee, Shubhendu S. and Seznec, Andr\'{e}},
  title = {Boosting SMT Performance by Speculation Control},
  booktitle = {IPDPS '01: Proc. of the 15th Int'l. Parallel \& Distributed Processing Symp.},
  year = {2001},
  isbn = {0-7695-0990-8},
  pages = {2}
}

@MISC{lya_wiki,
  title="Lyapunov function",
  organization = {Wikipedia},
  HOWPUBLISHED="\url{http://en.wikipedia.org/wiki/Lyapunov_function}",
}

@inproceedings{lyn:lau98,
  AUTHOR = "William L. Lynch and Gary Lauterbach and Joseph I. Chamdani",
  TITLE = "Low Load Latency through Sum-Addressed Memory ({SAM})",
  BOOKTITLE = isca98,
  PAGES = "369--379",		  
  YEAR = 1998
}
% Topic: Merge address calculation with decoder of the RAM array
% so that a single cycle load latency is possible.

@inproceedings{ma:jer11,
  author = {Ma, Sheng and Jerger, Natalie D. Enright and Wang, Zhiying},
  editor = {Iyer, Ravi and Yang, Qing and Gonzlez, Antonio},
  booktitle = isca11,
  pages = {413-424},
  publisher = {ACM},
  title = {DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip.},
  year = 2011,
}
% TOPIC: NoC

@inproceedings{mac:dha03,
  author={Macian, C. and Dharmapurikar and S. and Lockwood, J.},
  title={Beyond performance: secure and fair memory management for multiple systems on a chip},
  booktitle={Field-Programmable Technology (FPT), 2003. Proc.. 2003 IEEE Int'l. Conf. on},
  year={2003},
  pages={ 348-351},
  doi = {http://dx.doi.org.www.library.gatech.edu:2048/10.1109/PACT.2007.29},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@MISC{macsim,
  TITLE =  "{MacSim}",
  HOWPUBLISHED = "{http://code.google.com/p/macsim/}"
}
% TOPIC: GPGPU

@ARTICLE{mag:chr02,
  AUTHOR = "Magnusson, P.S. and Christensson, M. and Eskilson, J. and Forsgren, D. and Hallberg, G. and Hogberg, J. and Larsson, F. and Moestedt, A. and Werner, B.",
  TITLE = "Simics: A full system simulation platform",
  JOURNAL = ieee:comp,
  VOLUME = 35,
  NUMBER = 2,
  YEAR = 2002,
  MONTH = feb,
  PAGES = "50--58"
}

@inproceedings{mah:che92,
  AUTHOR = "Scott A. Mahlke and William Y. Chen and W. W. Hwu and
	    B. Ramakrishna Rau and Michael S. Schlansker",
  TITLE = "Sentinel Scheduling for {VLIW} and Superscalar Processors",
  BOOKTITLE = asplos92,
  YEAR = 1992,
  PAGES = "238--247"
}
% Topic: IMPACT
% Method for supporting precise scheduling with general code
% percolation.

@inproceedings{mah:che92a,
  AUTHOR = "Scott A. Mahlke and William Y. Chen and John C. Gyllenhaal and
	    W. W. Hwu and Pohua P. Chang and Tokuzo Kiyohara",
  TITLE = "Compiler Code Transformations for Superscalar-Based
	   High-Performance Systems",
  BOOKTITLE = super92,
  YEAR = 1992,
  PAGES = "808--817"
}
% Topic: ILP optimizations, IMPACT
% Examines performance benefit of standard ILP optimizations on 
% loop kernels from scientific code.

@inproceedings{mah:han94,
  AUTHOR = "Scott A. Mahlke and Richard E. Hank and Roger A. Bringmann and
	    John C. Gyllenhaal and David M. Gallagher and W. W. Hwu",
  TITLE = "Characterizing the Impact of Predicated Execution on Branch
	   Prediction",
  BOOKTITLE = micro94,
  YEAR = 1994,
  PAGES = "217--227"
}
% Topic: Predicated Execution, IMPACT
% Demonstrates performance improvement when using predicated execution
% for branches that various prediction schemes cannot predict well.

@inproceedings{mah:joh08,
 author = {Mahesri, Aqeel and Johnson, Daniel and Crago, Neal and Patel, Sanjay J.},
 title = {Tradeoffs in designing accelerator architectures for visual computing},
 booktitle = {Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 41},
 year = {2008},
 isbn = {978-1-4244-2836-6},
 pages = {164--175},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/MICRO.2008.4771788},
 doi = {10.1109/MICRO.2008.4771788},
 acmid = {1521792},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{mah:lin92,
  AUTHOR = "Scott A. Mahlke and David C. Lin and William Y. Chen and
	    Richard E. Hank and Roger A. Bringmann",
  TITLE = "Effective Compiler Support for Predicated Execution Using
	   the Hyperblock",
  BOOKTITLE = micro92,
  YEAR = 1992,
  PAGES = "45--54"
}
% Topic: Predicated Execution, IMPACT
% Introduces hyperblocks, superblocks with predicated execution.

@inproceedings{mah:san08,
  author = {Mahesri, Aqeel and Johnson, Daniel and Crago, Neal and Patel, Sanjay J.},
  title = {Tradeoffs in designing accelerator architectures for visual computing},
  booktitle = {MICRO '08: Proc. of the 2008 41st IEEE/ACM Int'l. Symp. on Microarchitecture},
}

@INPROCEEDINGS{mai:paa00, 
author={Mai, K. and Paaske, T. and Jayasena, N. and Ho, R. and Dally, W.J. and Horowitz, M.}, 
booktitle={Computer Architecture, 2000. Proceedings of the 27th International Symposium on}, title={Smart Memories: a modular reconfigurable architecture}, 
year={2000}, 
month={june}, 
volume={}, 
number={}, 
pages={161 -171}, 
keywords={Hydra speculative multiprocessor;Imagine stream processor;Smart Memories;VLSI technology scaling;conflicting requirements;modular reconfigurable architecture;performance degradation;simulations;digital simulation;multiprocessing systems;performance evaluation;reconfigurable architectures;}, 
doi={}, 
ISSN={1063-6897},}

@inproceedings{mak:fax10,
 author = {Mak, Jonathan and Fax\'{e}n, Karl-Filip and Janson, Sverker and Mycroft, Alan},
 title = {Estimating and exploiting potential parallelism by source-level dependence profiling},
 booktitle = {Proceedings of the 16th international Euro-Par conference on Parallel processing: Part I},
 series = {EuroPar'10},
 year = {2010},
 location = {Ischia, Italy},
 pages = {26--37},
 publisher = {Springer-Verlag},
 address = {Berlin, Heidelberg},
} 
% Topic: Prospector

@MISC{mali,
  author = "ARM\textregistered",
  title = "Mali Graphics Hardware",
  howpublished = "\\
                  http://www.arm.com/products/multimedia/mali-graphics-hardware/index.php",
}
% Topic: Mobile GPU

@INPROCEEDINGS{man:fow10, 
author={Mandal, A. and Fowler, R. and Porterfield, A.},
booktitle={Performance Analysis of Systems Software (ISPASS), 2010 IEEE International Symposium on}, title={Modeling memory concurrency for multi-socket multi-core systems},
year={2010},
month={march},
volume={},
number={},
pages={66 -75},
keywords={concurrent memory access operations;concurrent memory references;hardware architecture;memory loads;multi-socket multi-core systems;processor chips;single memory controller;computer architecture;concurrency control;concurrency theory;multiprocessing systems;},
doi={10.1109/ISPASS.2010.5452064},
ISSN={},}

@inproceedings{man:kla98,
  AUTHOR = "Srilatha Manne and Artur Klauser and Dirk Grunwald",
  TITLE = "Pipeline Gating: Speculation Control for Energy Reduction",
  BOOKTITLE = isca98,
  YEAR = 1998,
  PAGES = "132--141"
}

@inproceedings{man:nic00,
   AUTHOR ="Srinivas Mantripragada and Alexandru Nicolau",
   TITLE = "Using Profiling to Reduce Branch Misprediction Costs on a Dynamically Scheduled Processor",
   BOOKTITLE ="Proc. of the 2000 Int'l. Conf. on Supercomputing",
   YEAR = 2000,
   PAGES ="206-214"
}
%% topic predicated profiling 
%% ORC worth_if_convert function is followed this paper 

@inproceedings{man:raj10,
  author = {Manikantan, R. and Rajan, Kaushik and Govindarajan, R.},
  title = {NUcache: a multicore cache organization based on next-use distance},
  booktitle = pact10, 
  year = {2010},
  isbn = {978-1-4503-0178-7},
  location = {Vienna, Austria},
  pages = {569--570},
  numpages = {2},
  url = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1854273.1854356},
  doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1854273.1854356},
  acmid = {1854356},
  publisher = {ACM},
  address = {New York, NY, USA},
  keywords = {CMP, shared caches},
} 

@article{mar:hil12,
 author = {Martin, Milo M. K. and Hill, Mark D. and Sorin, Daniel J.},
 title = {Why on-chip cache coherence is here to stay},
 journal = {Commun. ACM},
 issue_date = {July 2012},
 volume = {55},
 number = {7},
 month = jul,
 year = {2012},
} 
% TOPIC: Architecture

% Topic: Power related
@inproceedings{mar:mel04,
  author = {Marin, Gabriel and Mellor-Crummey, John},
  title = {Cross-architecture performance predictions for scientific applications using parameterized models},
  booktitle = {SIGMETRICS},
  year = {2004},
  location = {New York, NY, USA},
}

@inproceedings{mar:mus09,
  author = {Marino, Daniel and Musuvathi, Madanlal and Narayanasamy, Satish},
  title = {LiteRace: effective sampling for lightweight data-race detection},
  booktitle = {PLDI '09: Proc. of the 2009 ACM SIGPLAN conference on Programming language design and implementation},
  year = {2009},
  isbn = {978-1-60558-392-1},
  pages = {134--143},
  location = {Dublin, Ireland},
  doi = {http://doi.acm.org/10.1145/1542476.1542491},
  publisher = {ACM},
  address = {New York, NY, USA},
}
%% Sampling

@inproceedings{mar:ren02,
  AUTHOR = "Jose F. Martinez and Jose Renau and Michael C. Huang and Milos Prvulovic and Josep Torrellas",
  TITLE = "Cherry: checkpointed early resource recycling in out-of-order microprocessors",
  BOOKTITLE = micro02,
  YEAR = 2002,
  PAGES = "3--14"
}

@BOOK{mat04,
  AUTHOR = "Timothy G. Mattson and Beverly A. Sanders and Berna L. Massingill",
  TITLE = "Patterns for Parallel Programming", 
  PUBLISHER = "Addison-Wesley",
  YEAR  = 2004
}

@ARTICLE{mat97,
  AUTHOR = "Doug Matzke",
  TITLE = "Will Physical Scalability Sabotage Performance Gains?",
  JOURNAL = ieee:comp,
  YEAR = 1997,
  MONTH = sep,
  VOLUME = 30,
  PAGES = "37--39"
}

@article{mat:gec70,
  author    = {Richard L. Mattson and
               Jan Gecsei and
               Donald R. Slutz and
               Irving L. Traiger},
  title     = {Evaluation Techniques for Storage Hierarchies},
  journal   = {IBM Systems Journal},
  volume    = {9},
  number    = {2},
  year      = {1970},
  pages     = {78-117},
}
%topic: prospector 

@BOOK{mat:san04,
  AUTHOR = "Timothy G. Mattson and Beverly A. Sanders and Berna L. Massingill",
  TITLE = "Patterns for Parallel Programming", 
  PUBLISHER = "Addison-Wesley",
  YEAR  = 2004
}

@inproceedings{may:ama93,
  AUTHOR = "Dror E. Maydan and Saman P. Amarasinghe and Monica S. Lam",
  TITLE = "Array-data flow analysis and its use in array privatization",
  BOOKTITLE = "POPL",
  YEAR = 1993
}
%PAGES = "2--15",

@inproceedings{may:don94,
  AUTHOR = "Ann Marie Grizzaffi Maynard and Colette M. Donnelly and Bret R. Olszewski",
  TITLE = "Contrasting characteristics and cache performance of technical and multi-user commercial workloads",
  BOOKTITLE = asplos94,
  YEAR = 1994,
  PAGES = "145--156"
}

@inproceedings{may:hen91,
  AUTHOR = "Dror E. Maydan and John L. Hennessy and Monica S. Lam",
  TITLE = "Efficient and exact data dependence analysis",
  BOOKTITLE = "PLDI",
  YEAR = 1991
}
%PAGES = "1--14",

@inproceedings{mcf89,
  AUTHOR = "Scott {McFarling}",
  TITLE = "Program Optimization for Instruction Caches",
  BOOKTITLE = asplos3,
  YEAR = 1989,
  PAGES = "183--191"
}

@TECHREPORT{mcf91,
  AUTHOR = "Scott {McFarling}",
  TITLE = "Cache Replacement with Dynamic Exclusion",
  INSTITUTION = "Digital Western Research Laboratory",
  YEAR = 1991,
  NUMBER = {TN-22},
  MONTH = nov
}
% \hspace{\parindent}
% McFarling~\cite{mcf91} introduced a technique called dynamic exclusion that
% reduces the number of misses for direct-mapped caches.  The technique uses
% small finite state machines to record the access patterns to cache lines. 
% This information is used to control the replacement of cache lines.  Cache
% lines that have been accessed many times are harder to replace than cache
% lines that have only been accessed a few times.  This information is also
% used to anticipate which cache lines will be used once, and then immediately
% replaced by another cache line.  Storing such lines in the cache hurts
% performance, because it replaces cache lines that might be used again with
% cache lines that will never be used again.  These cache lines are dynamically
% excluded from the cache; that is, they are passed through the cache without
% being stored.

@inproceedings{mcf91b,
  AUTHOR = "Scott {McFarling}",
  TITLE = "Procedure Merging with Instruction Caches",
  BOOKTITLE = acm:pldi91,
  YEAR = 1991,
  PAGES = "71--79"
}

@TECHREPORT{mcf93,
  AUTHOR = "Scott {McFarling}",
  TITLE = "Combining Branch Predictors",
  INSTITUTION = "Digital Western Research Laboratory",
  YEAR = 1993,
  NUMBER = {TN-36},
  MONTH = jun
}
% Topic: Branch Prediction
% Introduces xor and hybrid predictors.

@PHDTHESIS{mcf95,
  AUTHOR = "Grant {McFarland}",
  TITLE = "{CMOS} Technology Scaling and Its Impact on Cache Delay",
  SCHOOL = "Stanford University",
  YEAR = 1995
}

@inproceedings{mcf:hen86,
  AUTHOR = "Scott {McFarling} and John Hennessy",
  TITLE = "Reducing the Cost of Branches",
  BOOKTITLE = isca86,
  YEAR = 1986,
  PAGES = "396--403"
}
% Topic: Branch Prediction
% Gives overview of various techniques to reduce branch penalties
% in pipelined machines.

@article{mcg:naf06,
  author = {McGowen, R. and Poirier, C.A. and Bostak, C. and Ignowski, J. and Millican, M. and Parks, W.H. and Naffziger, S.},
  title = {Power and temperature control on a 90-nm Itanium family processor},
  journal = {IEEE journal of Solid-state Circuits},
  volume = {41},
  issue = {1},
  year = {2006},
  pages = {229--237},
}

@article{mck:car96, 
  author = {McKinley, Kathryn S. and Carr, Steve and Tseng, Chau-Wen},
  title = {Improving data locality with loop transformations},
  journal = {ACM Trans. Program. Lang. Syst.},
  volume = {18},
  number = {4},
  year = {1996},
  issn = {0164-0925},
  pages = {424--453},
  doi = {http://doi.acm.org/10.1145/233561.233564},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@article{mck:nev04,
  author = {McKusick, Marshall Kirk and Neville-Neil, George V.},
  title = "{Thread Scheduling in FreeBSD 5.2}",
  journal = {Queue},
  volume = {2},
  number = {7},
  year = {2004},
  issn = {1542-7730},
  pages = {58--64},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@ARTICLE{mcn:sol03,
  AUTHOR = "C. McNairy and D. Soltis",
  TITLE = "Itanium 2 processor microarchitecture",
  JOURNAL = ieee:micro,
  YEAR = 2003,
  VOLUME = 23,
  NUMBER = 2,
  PAGES = "44--55"
}

@inproceedings{mcpat,
  author = {Li, Sheng and Ahn, Jung Ho and Strong, Richard D. and Brockman, Jay B. and Tullsen, Dean M. and Jouppi, Norman P.},
  editor = {Albonesi, David H. and Martonosi, Margaret and August, David I. and Martnez, Jos F.},
  booktitle = micro09,
  pages = {469-480},
  publisher = {ACM},
  title = {{McPAT}: an integrated power, area, and timing modeling framework for multicore and manycore architectures.},
  year = 2009,
  date = {2010-02-18}
}
% TOPIC: Power modeling

@inproceedings{meh:har96,
  AUTHOR = "S. Mehrotra and L. Harrison",
  TITLE = "Examination of a memory access classification scheme for pointer intensive and numeric programs",
  BOOKTITLE = "Proc. of the 10th Int'l. Conf. on Supercomputing",
  YEAR = 1996
}

@inproceedings{mek95,
  AUTHOR = "N. N. Mekhiel",
  TITLE = "Multi-Level Cache With Most Frequently Used Policy: A New Concept in Cache Design",
  BOOKTITLE = "Int'l. Conf. on Computer Applications in Industry and Engineering",
  MONTH = "Nov",
  YEAR = 1995,
}

@inproceedings{mel:pat87,
  AUTHOR = "Stephen Melvin and Yale N. Patt",
  TITLE = "A Clarification of the Dynamic/Static Interface",
  BOOKTITLE = hicss87,
  YEAR = 1987,
  PAGES = "218--226"
}
% Topic: Miscellaneous
% Static - translating problem specification from one form to another;
% Dynamic - interpreting problem specification, possibly with input.

@inproceedings{mel:pat88,
  AUTHOR = "Stephen W. Melvin and Michael C. Shebanow and Yale N. Patt",
  TITLE = "Hardware Support for Large Atomic Units in Dynamically
	   Scheduled Machines",
  BOOKTITLE = micro88,
  YEAR = 1988,
  PAGES = "60--63"
}
% Topic: Enlarged basic blocks
% Argues that large architectural atomic units are needed to fully
% exploit wide-issue machines, but if you don't have them, you can
% pack together operations from separate architectural atomic units
% (instructions) by using fill unit.  Need way to recover from
% exceptions - slow mode.

@inproceedings{mel:pat89,
  AUTHOR = "Stephen W. Melvin and Yale N. Patt",
  TITLE = "Performance Benefits of Large Execution Atomic Units in
	   Dynamically Scheduled Machines",
  BOOKTITLE = super89,
  YEAR = 1989,
  PAGES = "427--432"
}
% Topic: Enlarged basic blocks
% Addresses issue density problem by looking at issuing work from
% separate VAX instructions together.  Considers extending the
% work by combining basic blocks.

@inproceedings{mel:pat91,
  AUTHOR = "Stephen Melvin and Yale N. Patt",
  TITLE = "Exploiting Fine-Grained Parallelism Through a Combination
	   of Hardware and Software Techniques",
  BOOKTITLE = isca91,
  YEAR = 1991,
  PAGES = "287--297"
}
% Topic: Enlarged basic blocks, dynamic scheduling
% Examines dynamic scheduling, speculative execution, and basic block
% enlargement.  Ran experiments in which the issue size, window size,
% memory speed, and branch prediction were varied.  Main conclusions:
%
%  - the larger the issue width, the larger the range in performance
%    for the different configurations.
%  - the higher performance machines were less affected by memory
%    latencies.
%  - adding extra memory ops to instruction word really improves
%    performance.
%
% What were latencies of floating point ops?  None of the benchmarks
% seemed to have any floating point ops.  Is this a safe assumption
% for applications of the future?
%
% Branch prediction was done with two bit counter.  What was 
% prediction correctness rate?  How much improvement would Tse-Yu's
% work bring?
% 
% The enlarged blocks were formed from looking at most frequently
% taken branches.  Is this the best way to do it?  No branch fault
% prediction is done.  Need to think about this.

@ARTICLE{mel:pat95,
  AUTHOR = "Stephen Melvin and Yale Patt",
  TITLE = "Enhancing Instruction Scheduling with a Block-Structured {ISA}",
  JOURNAL = ijpp,
  YEAR = 1995,
  VOLUME = 23,
  NUMBER = 3,
  MONTH = jun,
  PAGES = "221--243"
}

@inproceedings{mel:she88, 
  author={Melvin, S.W. and Shebanow, M.C. and Patt, Y.N.}, 
  booktitle={Microprogramming and Microarchitecture, 1988., Proceeding of the 21st Annual Workshop on}, 
  title={Hardware Support For Large Atomic Units in Dynamically Scheduled Machines}, 
  year={1988}, 
  month={nov-2 dec}, 
  volume={}, 
  number={}, 
  pages={60 -63}, 
  }

@inproceedings{men:alm90,
  author = {Daniel Menasc\'{e} and Virg\'{\i}lio Almeida},
  title = {Cost-performance analysis of heterogeneity in supercomputer architectures},
  booktitle = {Supercomputing '90: Proc. of the 1990 ACM/IEEE conference on Supercomputing},
  year = {1990},
  location = {New York, New York},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{men:kru12,
   author={Jaikrishnan Menon and Marc de Kruijf and Karthikeyan Sankaralingam},
   title={iGPU: Exception Support and Speculative Execution on GPUs},
   booktitle="{Proceedings of 39th International Symposium on Computer Architecture (ISCA)}",
   year={2012},
}
% TOPIC: GPGPU

@inproceedings{men:mor11,
  author = {Jiayuan Meng and Vitali Morozov and Kalyan Kumaran and Venkatram Vishwanath and Thomas Uram},
  title = {GROPHECY: GPU Performance Projection from CPU Code Skeletons},
  booktitle = super11,
  month = {November},
  year = {2011},
}
% TOPIC: GPGPU

@inproceedings{men:pin94,
  AUTHOR = "Abraham Mendlson and Shlomit S. Pinter and Ruth Shtokhamer",
  TITLE = "Compile Time Instruction Cache Optimizations",
  BOOKTITLE = "Proc. of the Fifth Int'l. Conf. on Compiler Construction",
  YEAR = 1994,
  PAGES = "404--418"
}

@inproceedings{men:sat97,
  AUTHOR = "Kishore N. Menezes and Sumedh W. Sathaye and Thomas M. Conte",
  TITLE = "Path Prediction for High Issue-Rate Processors",
  BOOKTITLE = pact97,
  YEAR = 1997
}
% Topic: Path Address Cache
% Fetch mechanism that allows multiple branches to be fetched each cycle.

@inproceedings{men:ska09,
  author = {Meng, Jiayuan and Skadron, Kevin},
  title = {Performance modeling and automatic ghost zone optimization for iterative stencil loops on GPUs},
  booktitle = {ICS},
  year = {2009},
  location = {Yorktown Heights, NY, USA},
}
% Topic: GPU related (journal)

@inproceedings{men:tar10,
  author = {Jiayuan Meng and David Tarjan and Kevin Skadron},
  booktitle = isca10,
  title = {Dynamic warp subdivision for integrated branch and memory divergence tolerance.},
  year = 2010,
}
%pages = {235-246},
% Topic: GPU prefetch

@inproceedings{mer:bel06,
  author = {Merkel, Andreas and Bellosa, Frank},
  title = {Balancing power consumption in multiprocessor systems},
  booktitle = {EuroSys '06: Proc. of the 1st ACM SIGOPS/EuroSys European Conf. on Computer Systems 2006},
  year = {2006},
}

@inproceedings{mes:ard10,
  author = {Mesa-Martinez, Francisco Javier and Ardestani, Ehsan K. and Renau, Jose},
  title = {Characterizing processor thermal behavior},
  booktitle = {Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems},
  series = {ASPLOS '10},
  year = {2010},
} 
% TOPIC: Power related

@inproceedings{mes:nay07,
  author = {Mesa-Martinez , Francisco Javier and Nayfach-Battilana, Joseph and Renau, Jose},
  title = {Power model validation through thermal measurements},
  booktitle = {ISCA '07: Proc. of the 34th annual Int'l. Symp. on Computer Architecture},
  year = {2007},
}
 
% Topic: Power related

@MANUAL{mey98,
  AUTHOR = "Dirk Meyer",
  TITLE = "{AMD-K7$^{(TM)}$} Technology Presentation",
  ORGANIZATION = "Advanced Micro Devices, Inc., Sunnyvale, CA",
  YEAR = 1998,
  NOTE = "Microprocessor Forum presentation", 
  MONTH = oct,
}

@inproceedings{mic:sez01,
  AUTHOR = "Pierre Michaud and Andr\'{e} Seznec",
  TITLE = "Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors",
  BOOKTITLE = {HPCA}, 
  YEAR = 2001,
}

@inproceedings{mic:sez97,
  AUTHOR = "Pierre Michaud and Andr\'{e} Seznec and Richard Uhlig",
  TITLE = "Trading Conflict and Capacity Aliasing in Conditional Branch Predictors",
  BOOKTITLE = isca97,
  YEAR = 1997,
  PAGES = "292--303"
}

@inproceedings{mic:sez99,
  author = {Pierre Michaud and Andre Seznec and Stephan Jourdan},
  title = {Exploring Instruction-Fetch Bandwidth Requirement in Wide-Issue Superscalar Processors},
  booktitle = {PACT},
  year = {1999},
}
%booktitle = {PACT '99: Proc. of the 1999 Int'l. Conf. on Parallel Architectures and Compilation Techniques},
% publisher = {IEEE Computer Society},
% address = {Washington, DC, USA},

@inproceedings{mis:vij11,
  author = {Mishra, Asit K. and Vijaykrishnan, Narayanan and Das, Chita R.},
  booktitle = isca11,
  pages = {389-400},
  publisher = {ACM},
  title = {A case for heterogeneous on-chip interconnects for CMPs.},
  year = 2011,
}
% TOPIC: NoC

@MISC{mobileGPSbench,
	TITLE = "Mobile GPS Benchmark",
	ORGANIZATION = "",
	HOWPUBLISHED = "\url{http://www.gpsbenchmark.com/the-mobile-app1}"
}

@inproceedings{moo:car90,
  AUTHOR = "Soo-Mook Moon and Scott D. Carson and Ashok K. Agrawala",
  TITLE = "Hardware Implementation of a General Multi-Way Jump Mechanism",
  BOOKTITLE = micro90,
  YEAR = 1990,
  PAGES = "38--45"
}
% Topic: Multi-Way Branches
% Assumes all conditions are available at the time the multi-way jump
% is issued.

@inproceedings{moo:ebc92,
  AUTHOR = "Soo-Mook Moon and Kemal Ebcio\u{g}lu",
  TITLE = "An Efficient Resource-Constrained Global Scheduling
	   Technique for Superscalar and {VLIW} Processors",
  BOOKTITLE = micro92,
  YEAR = 1992,
  PAGES = "55--71"
}
% Topic: Instruction scheduling
% Looks at a scheduler that has faster compile-time and is aware
% of the resources of the machine.

@inproceedings{mips94,
  AUTHOR = "{MIPS} Technologies, Incorporated",
  TITLE = "R10000 Microprocessor Product Overview",
  BOOKTITLE = "{MIPS} Open {RISC} Technology, {MIPS} Technologies",
  YEAR = 1994
}
@ARTICLE{moo:so00,
author = {Sungdo Moon and Byoungro So and Mary W. Hall},
 title = {Evaluating Automatic Parallelization in SUIF},
 journal = {IEEE Trans. Parallel Distrib. Syst.},
 volume = {11},
 number = {1},
 year = {2000}
}

@inproceedings{mor:caz08,
  author = {Miquel Moret\'{o} and Francisco J. Cazorla and Alex Ram\'{i}rez and Mateo Valero},
  title = {{MLP}-Aware Dynamic Cache Partitioning.},
  booktitle = {HiPEAC'08},
  pages = {337-352},
  publisher = {Springer},
  volume = 4917,
  year = 2008,
  keywords = {dblp},
  ee = {http://dx.doi.org/10.1007/978-3-540-77560-7_23},
  added-at = {2008-01-23T00:00:00.000+0100},
  description = {dblp},
  isbn = {978-3-540-77559-1},
  biburl = {http://www.bibsonomy.org/bibtex/272c06aa424133517c006aeb664748239/dblp},
  date = {2008-01-23}
}

@inproceedings{mor:lla01,
  AUTHOR = "Enric Morancho and Jos{\'{e}} Mar{\'{i}}a Llaber{\'{\i}}a and {\`{A}}ngel Oliv{\'{e}}",
  TITLE = "Recovery Mechanism for Latency Misprediction",
  BOOKTITLE = pact01,
  YEAR = 2001
}

@inproceedings{mor:ran04,
  author = {J. Moore and R. Sharma and R. Shih and J. Chase and C. Patel and P. Ranganathan},
  title = {Going beyond CPUs: The Potential of Temperature-Aware Data Center Architectures},
  booktitle = {First Workshop on Temperature-Aware Computer Systems in conjunction with ISCA-31},
  year = {2004},
}

@inproceedings{mor:sha05,
  author = {Moore, Justin and Chase, Jeff and Ranganathan, Parthasarathy and Sharma, Ratnesh},
  title = {Making scheduling "cool": temperature-aware workload placement in data centers},
  booktitle = {ATEC '05: Proc. of the annual conference on USENIX Annual Technical Conf.},
  year = {2005},
}

@ARTICLE{mor:wei06,
  AUTHOR="Tomer Y. Morad and Uri C. Weiser and Avinoam Kolodny and Mateo Valero and Eduard Ayguade",
  TITLE="{Performance, Power Efficiency and Scalability of Asymmetric Cluster Chip Multiprocessors}",
  JOURNAL="{Computer Architecture Letters}",
  VOLUME="5",
  NUMBER="1",
  YEAR= 2006 
}

@inproceedings{mos:bre97,
  AUTHOR = "Andreas Moshovos and Scott E. Breach and T. N. Vijaykumar and Gurindar S. Sohi",
  TITLE = "Dynamic Speculation and Synchronization of Data Dependences",
  BOOKTITLE = isca97,
  YEAR = 1997
}

@inproceedings{mos:con07,
 author = "T. Moseley and D. Connors and D. Grunwald and R. Peri",
 title = "Identifying Potential Parallelism via Loop-centric Profiling",
 booktitle = "Proc. of the 2007 Conf. on Computing Frontiers (CF)",
 year = {2007},
}

@inproceedings{mos:mut03,
  author={Thomas Moscibroda and Onur Mutlu},
  title={Memory Performance Attacks: Denial of Memory Service in Multi-Core Systems},
  booktitle={Proc. of the 16th USENIX Security Symp.},
  year={2007},
  pages={257??74},
  publisher = {Advanced Computing Association},
  address = {Washington, DC, USA},
}

@inproceedings{mos:mut09,
  author = {Moscibroda, Thomas and Mutlu, Onur},
  booktitle = isca09,
  pages = {196-207},
  publisher = {ACM},
  title = {A case for bufferless routing in on-chip networks.},
  year = 2009,
  date = {2009-07-01}
}
% TOPIC: NoC

@inproceedings{mos:shy07, 
  author = {Moseley, Tipp and Shye, Alex and Reddi, Vijay Janapa and Grunwald, Dirk and Peri, Ramesh},
  title = {Shadow Profiling: Hiding Instrumentation Costs with Parallelism},
  booktitle = {CGO '07: Proc. of the Int'l. Symp. on Code Generation and Optimization},
  year = {2007},
  isbn = {0-7695-2764-7},
  pages = {198--208},
  doi = {http://dx.doi.org/10.1109/CGO.2007.35},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{mos:soh97,
  AUTHOR = "Andreas Moshovos and Gurindar S. Sohi",
  TITLE = "Streamlining Inter-operation Memory Communication via Data Dependence Prediction",
  BOOKTITLE = micro97,
  YEAR = 1997,
  PAGES = "235--245"
}

@inproceedings{mou:pin93,
  AUTHOR = "M. Moudgill and Keshav Pingali and Stamatis Vassiliadis",
  TITLE = "Register renaming and dynamic speculation: an alternative approach",
  BOOKTITLE = micro93,
  YEAR = 1993,
  PAGES = "202--213"
}

@inproceedings{mou:wel98,
  AUTHOR = "M. Moudgill and J.-D. Wellman and J. H. Moreno",
  TITLE = "An Approach for Quantifying the Impact of Not Simulating Mispredicted Paths",
  BOOKTITLE = "Workshop on Performance Analysis and Its Impact in Design Workshop, 25th Int'l. Symp. on Computer Architecture",
  MONTH = "June",
  YEAR = 1998
}

@article{mow:gup91,
  author = {Todd Mowry and Anoop Gupta},
  journal = {J. Parallel Distrib. Comput.},
  number = 2,
  pages = {87--106},
  title = {Tolerating latency through software-controlled prefetching in shared-memory multiprocessors},
  volume = 12,
  year = 1991,
}
% Topic: GPU prefetch

@inproceedings{mow:lam92,
  AUTHOR = "T. C. Mowry and M. S. Lam and A. Gupta",
  TITLE = "Design and evaluation of a compiler algorithm for prefetching",
  BOOKTITLE = asplos92,
  YEAR = 1992,
  pages = {62--73},
  location = {Boston, Massachusetts, United States},
  doi = {http://doi.acm.org/10.1145/143365.143488},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@BOOK{muc97,
 AUTHOR = "Steven S. Muchnick",
 TITLE ="Advanced Compiler Design and Implementation",
 PUBLISHER= "Morgan Kaufmann Publishers",
 YEAR = 1997
}

@inproceedings{mue:wha92,
  AUTHOR = "Frank Mueller and David B. Whalley",
  TITLE = "Avoiding Unconditional Jumps by Code Replication",
  BOOKTITLE = pldi92,
  YEAR = 1992,
  PAGES = "322--330"
}

@inproceedings{muk:ray01,
  author = {Mukhopadhyay, Saibal and Raychowdhury, Arijit and Roy, Kaushik},
  title = {Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling},
  booktitle = {DAC '03: Proc. of the 40th annual Design Automation Conf.},
  year = {2003},
}

@MISC{multi2sim, 
  TITLE = "{Multi2Sim}",
  HOWPUBLISHED = "{http://www.multi2sim.org}",
}
% TOPIC: GPGPU

@inproceedings{mus:qad08,
	author = {Musuvathi, Madanlal and Qadeer, Shaz and Ball, Thomas and Basler, G{\'{e}}rard and Nainar, Piramanayagam A. and Neamtiu, Iulian},
	booktitle = {OSDI},
	citeulike-article-id = {4201025},
	keywords = {analysis, concurrency, distributed-systems, software-engineering, testing},
	pages = {267--280},
	posted-at = {2009-03-20 19:26:44},
	priority = {2},
	title = {Finding and Reproducing Heisenbugs in Concurrent Programs},
	year = {2008}
}

@inproceedings{mut:irw06,
  author = {Mutyam, Madhu and Li, Feihui and Narayanan, Vijaykrishnan and Kandemir, Mahmut and Irwin, Mary Jane},
  title = {Compiler-directed thermal management for VLIW functional units},
  booktitle = {LCTES '06: Proc. of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems},
  year = {2006},
}

@inproceedings{mut:kim04,
  AUTHOR = "Onur Mutlu and Hyesoon Kim and David N. Armstrong and Yale N. Patt",
  TITLE = "Understanding The Effects of Wrong-Path Memory References on Processor Performance",
  BOOKTITLE = "Third Workshop on Memory Performance Issues",
  YEAR = 2004
}

@inproceedings{mut:kim04sbac,
  AUTHOR = "Onur Mutlu and Hyesoon Kim and David N. Armstrong and Yale N. Patt",
  TITLE = "Cache Filtering Techniques to Reduce the Negative Impact of Useless Speculative Memory References on Processor Performance",
  BOOKTITLE = "16th Symp. on Computer Architecture and High Performance Computing",
  YEAR = 2004,
  MONTH = oct
}

@inproceedings{mut:kim05,
  AUTHOR = "Onur Mutlu and Hyesoon Kim and Yale N. Patt",
  TITLE = "Techniques for Eff\mbox{}icient Processing in Runahead Execution Engines",
  BOOKTITLE = "ISCA-32",
  YEAR = 2005
}

@inproceedings{mut:mos07,
  author = {Onur Mutlu and Thomas Moscibroda},
  title = {Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors},
  booktitle = "MICRO-40",
  year = {2007},
  isbn = {0-7695-3047-8},
  pages = {146--160},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}
%doi = {http://dx.doi.org.www.library.gatech.edu:2048/10.1109/MICRO.2007.40},

@inproceedings{mut:mos08,
  author = {Onur Mutlu and Thomas Moscibroda},
  title = {Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems},
  booktitle = isca08,
  year = {2008},
  isbn = {978-0-7695-3174-8},
  pages = {63--74},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}
%doi = {http://dx.doi.org.www.library.gatech.edu:2048/10.1109/ISCA.2008.7},

@inproceedings{mut:sta03,
  AUTHOR = "Onur Mutlu and Jared Stark and Chris Wilkerson and Yale N. Patt",
  TITLE = "Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-order Processors",
  BOOKTITLE = "HPCA-9",
  YEAR = 2003
}
%PAGES = 129-140

@ARTICLE{mut:sta_micro03,
  AUTHOR = "Onur Mutlu and Jared Stark and Chris Wilkerson and Yale N. Patt",
  TITLE = "Runahead Execution: An Effective Alternative to Large Instruction Windows",
  JOURNAL = ieee:micro,
  YEAR = 2003,
  VOLUME = 23,
  NUMBER = 6,
  PAGES = "20--25"
}

@MISC{mv5, 
  TITLE="{MV5}",
  HOWPUBLISHED ="{http://sites.google.com/site/mv5sim/}",
}
% TOPIC: GPGPU

@ARTICLE{nag:irw96,
  AUTHOR = "Chetana Nagendra and Mary Jane Irwin and Robert Michael Owens",
  TITLE = "Area-Time-Power Tradeoffs in Parallel Adders",
  JOURNAL = ieee:tocas,
  VOLUME = 43,
  NUMBER = 10,
  MONTH = oct,
  YEAR = 1996,
  PAGES = "689--702"
}
%Topic: Adder delays

@inproceedings{nai95,
 AUTHOR = "Ravi Nair",
 TITLE = "Dynamic Path-Based Branch Correlation",
 BOOKTITLE = micro95,
 YEAR = 1995,
 PAGES = "15--23"
}
% Topic: branch prediction. Use q bits from branch address instead of outcome.

@inproceedings{nai:hop97,
  AUTHOR = "Ravi Nair and Martin E. Hopkins",
  TITLE = "Exploiting Instruction Level Parallelism in Processors by Caching Scheduled Groups",
  BOOKTITLE = isca97,
  YEAR = 1997,
  PAGES = "13--25"
}

@inproceedings{nak:ebc89,
  AUTHOR = "Toshio Nakatani and Kemal Ebcio\u{g}lu",
  TITLE = "``Combining'' as a Compilation Techniqure for {VLIW}
	   Architectures",
  BOOKTITLE = micro89,
  YEAR = 1989,
  PAGES = "43--55"
}
% Topic: ILP Optimizations
% Introduces constant combining.

@inproceedings{nar:she11,
 author = {Narasiman, Veynu and Shebanow, Michael and Lee, Chang Joo and Miftakhutdinov, Rustam and Mutlu, Onur and Patt, Yale N.},
 title = {Improving GPU performance via large warps and two-level warp scheduling},
 booktitle = {Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-44 '11},
 year = {2011},
 isbn = {978-1-4503-1053-6},
 location = {Porto Alegre, Brazil},
 pages = {308--317},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2155620.2155656},
 doi = {10.1145/2155620.2155656},
 acmid = {2155656},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {GPGPU, SIMD, divergence, warp scheduling},
} 

@inproceedings{nar:sug99,
  AUTHOR = "Isao Naritake and Tadahiko Sugibayashi and Yuji Nakajima and Satoshi Utsugi
            and Masayuki Hamada and Mitsuhiro Togo and Ryo Kubota and Takuya Fujii
            and Norifumi Yoshimatsu and Hirokazu Hatayama and Tatsunori Murotani
            and Takashi Okuda",
  TITLE = "A 12ns {8MB} {DRAM} Secondary Cache for a 64b Microprocessor",
  BOOKTITLE = isscc99,
  YEAR = 1999,
  MONTH = feb,
}

@MANUAL{nastran,
  TITLE = "MSC.Products",
  ORGANIZATION = "MSC Software",
  NOTE = "http://www.mscsoftware.com/products/",
}
% Reference for the Nastran benchmark

@inproceedings{nat:sor10,
AUTHOR="Ralph Nathan and Daniel J. Sorin",
TITLE="Argus-G: A Low-Cost Error Detection Scheme for GPGPUs",
BOOKTITLE="Workshop on Resilient Architectures (WRA)",
YEAR=2010,
MONTH=December
}

@MISC{nehalem,
  AUTHOR="Intel", 
  Title = "{Intel\textregistered Nehalem Microarchitecture}", 
  HOWPUBLISHED = "\\
                  http://www.intel.com/technology/architecture-silicon/next-gen/index.htm?iid=tech\_micro+nehalem", 
}

@MISC{nehalem_uarch,
  TITLE = "Intel's Nehalem Microarchitecture",
  HOWPUBLISHED = "http://www.realworldtech.com/page.cfm?ArticleID=\\RWT040208182719"
}
% TOPIC: Processor microarchitecture

@inproceedings{nem:bre91,
  AUTHOR = "Mario Daniel Nemirovsky and Forrest Brewer and Roger C. Wood",
  TITLE = "{DISC: Dynamic} instruction stream computer",
  BOOKTITLE = isca91,
  YEAR = 1991,
  PAGES = "163--171"
}

@inproceedings{nes:agg06,
  author = {Kyle J. Nesbit and Nidhi Aggarwal and James Laudon and James E. Smith},
  title = {Fair Queuing Memory Systems},
  booktitle = micro06,
  year = {2006},
  isbn = {0-7695-2732-9},
  pages = {208--222},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}
%doi = {http://dx.doi.org.www.library.gatech.edu:2048/10.1109/MICRO.2006.24},

@inproceedings{nes:dho04,
  author = {Nesbit, Kyle J. and Dhodapkar, Ashutosh S. and Smith, James E.},
  title = {{AC/DC}: An Adaptive Data Cache Prefetcher},
  booktitle = pact04,
  year = {2004},
  pages = {135--145},
  address = {Washington, DC, USA},
  doi = {http://dx.doi.org/10.1109/PACT.2004.4},
  publisher = {IEEE Computer Society},
}

@inproceedings{nes:smi04,
  AUTHOR = "Kyle J.Nesbit and James E.Smith",
  TITLE = "Data Cache Prefetching Using a Global History Buffer",
  BOOKTITLE = hpca04,
  YEAR = 2004,
  PAGES = "96--105",
  doi = {http://dx.doi.org/10.1109/HPCA.2004.10030},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@MISC{NI_FPTC120, 
TITLE="National Instruments FP-TC 120 Thermocouple Data Logger", 
ORGANIZATION= "National Instruments" ,
HOWPUBLISHED = "\url{http://sine.ni.com/nips/cds/view/p/lang/en/nid/2187}",
}
% Topic: Hardware-component

@MISC{NIAGARA,
  AUTHOR = "{Sun Microsystems, Inc.}",
  TITLE =  "{Throughput Computing}",
  HOWPUBLISHED = "{http://www.sun.com/processors/throughput/}"
}
%ORGANIZATION = "",

@misc{nic09,
AUTHOR="Jeff Nichols",
YEAR = 2009,
MONTH = may, 
NOTE = "Personal communication"
}

@article{nic89,
  author = {Nicolau, Alexandru},
  title = {Run-time disambiguation: coping with statically unpredictable dependencies},
  journal = {IEEE Trans. Comput.},
  volume = {38},
  number = {5},
  year = {1989},
  issn = {0018-9340},
  pages = {633--678},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@article{nic:buc08,
  author = {John Nickolls and Ian Buck and Michael Garland and Kevin Skadron},
  title = "{Scalable Parallel Programming with CUDA}",
  journal = {ACM Queue},
  volume = {6},
  number = {2},
  year = {2008},
  month={March-April},
  pages = {40--53},
}

@ARTICLE{Nickolls:10:IEEEMicro, 
author={Nickolls, J. and Dally, W.J.}, 
journal={Micro, IEEE}, 
title={The GPU Computing Era}, 
year={2010}, 
month={march-april }, 
volume={30}, 
number={2}, 
pages={56 -69}, 
keywords={CPU+GPU coprocessing;GPU computing architectures;GPU computing era;consumer applications;graphics processors;high-performance computing;parallel applications;parallel core multiprocessors;computer graphic equipment;coprocessors;multiprocessing systems;parallel architectures;}, 
doi={10.1109/MM.2010.41}, 
ISSN={0272-1732},}
% TOPIC: GPGPU

@inproceedings{noo:she94,
    author = {Derek B. Noonburg and John P. Shen},
    title = {Theoretical modeling of superscalar processor performance},
    booktitle = {MICRO-27},
    year = {1994},
    location = {San Jose, California, United States},
}

@article{noo:she97,
  author = {Derek B. Noonburg and John Paul Shen},
  title = {A Framework for Statistical Modeling of Superscalar Processor Performance},
  journal ={High-Performance Computer Architecture, Int'l. Symp. on},
  volume = {0},
  year = {1997},
  isbn = {},
  pages = {298},
  doi = {http://doi.ieeecomputersociety.org/10.1109/HPCA.1997.569691},
  publisher = {IEEE Computer Society},
  address = {Los Alamitos, CA, USA},
}

@MISC{nov07,
  AUTHOR = "Diego Novillo",
  YEAR = 2007,
  MONTH = mar,
  NOTE = "Personal communication"
}

@MISC{nsight,
  AUTHOR = "{NVIDIA}",
  TITLE =  "{NVIDIA Parallel Nsight}",
  HOWPUBLISHED = "{http://developer.nvidia.com}",
}

@MISC{nvcc,
  TITLE="{CUDA Documentation}", 
  ORGANIZATION= "{Nvidia}",
  HOWPUBLISHED="\url{http://www.nvidia.com/object/cuda_develop.html}",
}

@MISC{nvclock,
  AUTHOR = "{NVClock}", 
  TITLE =  "{Nvidia overclocking on Linux}",
  ORGANIZATION = "",
  HOWPUBLISHED = "http://www.linuxhardware.org/nvclock/"
}

@MISC{nvidia_prod, 
  AUTHOR="Nvidia Corporation", 
  HOWPUBLISHED= "\url{http://www.nvidia.com/page/products.html}",
  TITLE="NVIDIA products"
}

@inproceedings{ocelot,
  author = {Gregory Diamos and Andrew Kerr and Sudhakar Yalamanchili and Nathan Clark},
  title = {Ocelot: A Dynamic Compiler for Bulk-Synchronous Applications in Heterogeneous Systems},
  booktitle = "PACT-19",
  year = {2010},
  numpages = {12},
  acmid = {1854318},
  keywords = {cuda, ocelot, ptx},
}
%url = {http://doi.acm.org/10.1145/1854273.1854318},
%doi = {http://doi.acm.org/10.1145/1854273.1854318},
%location = {Vienna, Austria},
%publisher = {ACM},
%{Proc. of The Nineteenth Int'l. Conf. on Parallel Architectures and Compilation Techniques},

@inproceedings{ofe:hen00,
  author = {David Ofelt and John L. Hennessy},
  title = {Efficient performance prediction for modern microprocessors},
  booktitle = {SIGMETRICS '00: Proc. of the 2000 ACM SIGMETRICS Int'l. conference on Measurement and modeling of computer systems},
  year = {2000},
  location = {Santa Clara, California, United States},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@ARTICLE{olden,
  AUTHOR = "Anne Rogers and Martin C. Carlisle and John Reppy and Laurie Hendren",
  TITLE = "Supporting Dynamic Data Structures on Distributed Memory Machines",
  JOURNAL = "ACM Transactions on Programming Languages and Systems",
  YEAR = 1995,
  VOLUME = 17,
  NUMBER = 2,
  PAGES = "233--263",
  MONTH = mar
}

@article{olk81,
    author = {Frank Olken},
    title = {Efficient Methods for Calculating the Success Function of Fixed Space Replacement Policies},
    year = {1981}
}
%topic: prospector 

@MISC{omap,
  author = "{Texas Instruments}",
  title = "OMAP\texttrademark Applications Processors",
  howpublished = "\\
                  http://focus.ti.com/general/docs/wtbu/wtbugencontent.tsp?templateId=6123\&navigationId=11988\&contentId=4638",
}
% Topic: Mobile GPU

@MISC{omp,
TITLE="{OpenMP}", 
ORGANIZATION= "{The OpenMP Architecture Review Board}",
HOWPUBLISHED="http://openmp.org/wp/"
}

@MISC{omp_for_construct,
title= {{OpenMP} for construct},
NOTE = "\url{http://msdn.microsoft.com/en-us/library/b5b5b6eb.aspx}"
}

@MISC{omp_schedule_clause,
title= {{OpenMP} schedule clause for {OpenMP} `for' directive},
NOTE = "\url{http://msdn.microsoft.com/en-us/library/x5aw0hdf.aspx}"
}

@MISC{ompscr, 
  title= "{OmpSCR}: Open{MP} Source Code Repository ",
  NOTE = "\url{http://sourceforge.net/projects/ompscr/}" 
}
% Topic: Prospector

@inproceedings{ond:gup98,
  AUTHOR = "Soner {\"{O}}nder and Rajiv Gupta",
  TITLE = "Superscalar Execution With Dynamic Data Forwarding",
  BOOKTITLE = pact98,
  YEAR = 1998,
  PAGES = "130--135"
}

@MISC{opencl,
  AUTHOR = "{OpenCL}", 
  TITLE =  "The open standard for parallel programming of heterogeneous systems",
  HOWPUBLISHED = "\\http://www.khronos.org/opencl"
}

@book{opengl,
author="CORPORATE {OpenGL} Architecture~ReviewBoard",
title="{OpenGL} reference manual: the official reference document for
  {OpenGL}, release 1",
publisher ="Addison-Wesley Longman Publishing Co., Inc.",
year="1992",
}
%address="Boston, MA, USA",
% TOPIC: GPGPU

@MISC{openssl, 
TITLE="{OpenSSL}",
ORGANIZATION= "{The OpenSSL Project}", 
HOWPUBLISHED="\url{http://www.openssl.org/}",
}

@MISC{OPTICUDA,
  AUTHOR = "{Wil Braithwaite}",
  TITLE =  "{The Art of Performance Optimization}",
  HOWPUBLISHED = "SIGGRAPH 2009 Tutorial"
}
% Topic: GPU related (journal)

@MANUAL{orc,
 ORGANIZATION = " Intel Corp. and Chinese Academy of Sciences ", 
  TITLE = "Open Research Compiler for ItaniumTM Processor Family",
  NOTE = "http://ipf-orc.sourceforge.net/", 
} 
%  YEAR = 1993,
% orc compiler 

@inproceedings{orion,
  author = {Wang, Hangsheng and Zhu, Xinping and Peh, Li-Shiuan and Malik, Sharad},
  booktitle = micro02,
  pages = {294-305},
  publisher = {ACM/IEEE},
  title = {Orion: a power-performance simulator for interconnection networks.},
  year = 2002,
}
% TOPIC: Power modeling

@inproceedings{ort:ayg02, 
AUTHOR="Daniel Ortega and Eduard Ayguadé and Jean-Loup Baer and Mateo Valero",
TITLE="Cost-Effective Compiler Directed Memory Prefetching and Bypassing",
BOOKTITLE="Proc. of the 2002 Int'l. Conf. on Parallel Architectures and Compilation Techniques",
YEAR= 2002, 
}

@ARTICLE{oya93,
  AUTHOR = "Yen-Jen Oyang",
  TITLE = "Exploiting Multi-Way Branches to Boost Superscalar Processor
	   Performance",
  JOURNAL = "Microprocessing and Microprogramming",
  YEAR = 1993,
  VOLUME = 36,
  PAGES = "205--213"
}
% Topic: Multi-way branches
% Uses shadow variables to allow work for evaluating subsequent branches
% to be promoted above the first branch so that all conditions will be
% available when multi-way branch is issued.

@MANUAL{p5int93,
  ORGANIZATION = "Intel Corporation",
  TITLE = "Pentium Processor User's Manual Volume 1: Pentium Processor Data Book",
  YEAR = 1993,
}

@ARTICLE{Pae:hoe00,
  AUTHOR = "Y. Paek and J. Hoeflinger and D. Padua",
  TITLE = "Efficient and precise array access analysis",
  JOURNAL = "ACM Transactions on Programming Languages and Systems, 24(1):65109",
  YEAR = 2000
} 

@inproceedings{pai:adv01,
  author = {Vijay S. Pai and Sarita V. Adve},
  booktitle = pact01,
  title = {Comparing and Combining Read Miss Clustering and Software Prefetching.},
  year = {2001},
  pages = {292--303},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}
%  pages = {292-},

@inproceedings{pai:adv99,
  AUTHOR = "Vijay S. Pai and Sarita Adve",
  TITLE = "Code transformations to improve memory parallelism",
  BOOKTITLE = micro99,
  YEAR = 1999,
  PAGES = "147--155"
}

@article{pal:jou97,
  author = {Subbarao Palacharla and Norman P. Jouppi and J. E. Smith},
  title = {Complexity-effective superscalar processors},
  journal = {SIGARCH Comput. Archit. News},
  volume = {25},
  number = {2},
  pages = {206--218},
  year = {1997},
}

@inproceedings{pal:kes94,
  AUTHOR = "Subbarao Palacharla and R. E. Kessler",
  TITLE = "Evaluating Stream Buffers as a Secondary Cache Replacement",
  BOOKTITLE = isca94,
  YEAR = 1994,
}
%PAGES = "24--33"

@article{pan:eig08,
  author = {Zhelong Pan and Rudolf Eigenmann},
  title = {PEAK---a fast and effective performance tuning system via compiler optimization orchestration},
  journal = {ACM Trans. Program. Lang. Syst.},
  volume = {30},
  number = {3},
  year = {2008},
  issn = {0164-0925},
  pages = {1--43},
  doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1353445.1353451},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{pan:so92,
  AUTHOR = "S.-T. Pan and K. So and J. T. Rahmeh",
  TITLE = "Improving the Accuracy of Dynamic Branch Prediction Using
	   Branch Correlation",
  BOOKTITLE = asplos92,
  YEAR = 1992,
  PAGES = "76--84"
}
% Topic: Branch Prediction
% Proposed a dynamic two-Level branch predictor at about the same time
% as Tse-Yu's work.

@inproceedings{pap:tra91,
  AUTHOR = "Gregory M. Papadopoulos and Kenneth R. Traub",
  TITLE = "Multithreading: A Revisionist View of Dataflow Architectures",
  BOOKTITLE = isca91,
  YEAR = 1991,
  PAGES = "342--351"
}
% Topic: Dynamically scheduled machines
% Modifies the dataflow model so that they become more like
% multithreaded machines.

@article{pad:wol86,
 author = {Padua, David A. and Wolfe, Michael J.},
 title = {Advanced compiler optimizations for supercomputers},
 journal = {Commun. ACM},
 volume = {29},
 number = {12},
 year = {1986},
 issn = {0001-0782},
 pages = {1184--1201},
 doi = {http://doi.acm.org/10.1145/7902.7904},
 publisher = {ACM},
 address = {New York, NY, USA},
}
 
@inproceedings{cal:don88,
 author = {Callahan, D. and Dongarra, J. and Levine, D.},
 title = {Vectorizing compilers: a test suite and results},
 booktitle = {Supercomputing '88: Proc. of the 1988 ACM/IEEE conference on Supercomputing},
 year = {1988},
 isbn = {0-8186-0882-X},
 pages = {98--105},
 location = {Orlando, Florida, United States},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
}
 
 
@article{ron:bos99,
 author = {Ronsse, Michiel and De Bosschere, Koen},
 title = {RecPlay: a fully integrated practical record/replay system},
 journal = {ACM Trans. Comput. Syst.},
 volume = {17},
 number = {2},
 year = {1999},
 issn = {0734-2071},
 pages = {133--152},
 doi = {http://doi.acm.org/10.1145/312203.312214},
 publisher = {ACM},
 address = {New York, NY, USA},
}
 
@article{sav:bur97,
 author = {Savage, Stefan and Burrows, Michael and Nelson, Greg and Sobalvarro, Patrick and Anderson, Thomas},
 title = {Eraser: a dynamic data race detector for multithreaded programs},
 journal = {ACM Trans. Comput. Syst.},
 volume = {15},
 number = {4},
 year = {1997},
 issn = {0734-2071},
 pages = {391--411},
 doi = {http://doi.acm.org/10.1145/265924.265927},
 publisher = {ACM},
 address = {New York, NY, USA},
}
  
@inproceedings{sac:bli06,
 author = {Sack, Paul and Bliss, Brian E. and Ma, Zhiqiang and Petersen, Paul and Torrellas, Josep},
 title = {Accurate and efficient filtering for the Intel thread checker race detector},
 booktitle = {ASID '06: Proc. of the 1st workshop on Architectural and system support for improving software dependability},
 year = {2006},
 isbn = {1-59593-576-2},
 pages = {34--41},
 location = {San Jose, California},
 doi = {http://doi.acm.org/10.1145/1181309.1181315},
 publisher = {ACM},
 address = {New York, NY, USA},
}
 
@article{wu:kej08,
 author = {Wu, Peng and Kejariwal, Arun and Ca\c{s}caval, C\u{a}lin},
 title = {Compiler-Driven Dependence Profiling to Guide Program Parallelization},
 book = {Languages and Compilers for Parallel Computing: 21th Int'l. Workshop, LCPC 2008, Edmonton, Canada, July 31 - August 2, 2008, Revised Selected Papers},
 year = {2008},
 isbn = {978-3-540-89739-2},
 pages = {232--248},
 doi = {http://dx.doi.org/10.1007/978-3-540-89740-8_16},
 publisher = {Springer-Verlag},
 address = {Berlin, Heidelberg},
}
 
@inproceedings{par:lu09,
 author = {Park, Soyeon and Lu, Shan and Zhou, Yuanyuan},
 title = {CTrigger: exposing atomicity violation bugs from their hiding places},
 booktitle = {ASPLOS '09: Proceeding of the 14th Int'l. conference on Architectural support for programming languages and operating systems},
 year = {2009},
 isbn = {978-1-60558-406-5},
 pages = {25--36},
 location = {Washington, DC, USA},
 doi = {http://doi.acm.org/10.1145/1508244.1508249},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{par:pow02,
author={Park, I. and Powell, M.D. and Vijaykumar, T.N.},
booktitle={Microarchitecture, 2002. (MICRO-35). Proceedings. 35th Annual IEEE/ACM International Symposium on},
title={Reducing register ports for higher speed and lower energy},
year={2002},
month={},
volume={},
number={},
pages={ 171 - 182},
}

@TECHREPORT{par:sch91,
  AUTHOR = "Joseph C. H. Park and Michael Schlansker",
  TITLE =  "On Predicated Execution",
  INSTITUTION = "Hewlett-Packard Laboratories",
  YEAR = 1991,
  NUMBER = "{HPL}-91-58",
  ADDRESS = "Palo Alto {CA}",
  MONTH = may
}

@article{par:shr06,
  author = {Park, Sanghyun and Shrivastava, Aviral and Dutt, Nikil and Nicolau, Alex and Paek, Yunheung and Earlie, Eugene},
  title = {Bypass aware instruction scheduling for register file power reduction},
  journal = {SIGPLAN Not.},
  volume = {41},
  issue = {7},
  month = {June},
  year = {2006},
  issn = {0362-1340},
  pages = {173--181},
} 

@MANUAL{parallel_advisor_ref,
TITLE = "{Intel Parallel Advisor}",
ORGANIZATION = "{Intel Corporation}",
NOTE = "\url{http://software.intel.com/en-us/articles/intel-parallel-advisor/}"
}

@MANUAL{parallel_studio_ref,
TITLE = "{Intel Parallel Studio}",
ORGANIZATION = "{Intel Corporation}",
NOTE = "\url{http://software.intel.com/en-us/intel-parallel-studio-home/}"
}

% Topic: Prospector
@MISC{parboil,
  author = "{The IMPACT Research Group, UIUC}",
  title = "Parboil Benchmark Suite", 
  howpublished = "http://impact.crhc.illinois.edu/parboil.php",
} 

 
@MANUAL{ParCompiler,
  TITLE = "Intel C++ Parallelism Exploration Compiler, Prototype Edition",
  ORGANIZATION = "Intel Corporation",
  NOTE="\url{http://softwarecommunity.intel.com/articles/eng/1437.htm}",
}

@TECHREPORT{parsec,
  AUTHOR="Christian Bienia and Sanjeev Kumar and Jaswinder Pal Singh and Kai Li",
  TITLE = "{The {PARSEC} Benchmark Suite: Characterization and Architectural Implications}", 
  INSTITUTION="Princeton University", 
  NUMBER="TR-811-08", 
  YEAR = 2008, 
}

@inproceedings{pat:coh04,
  AUTHOR = "Harish Patil and Robert S. Cohn and Mark Charney and Rajiv Kapoor and Andrew Sun and Anand Karunanidhi",
  TITLE = "Pinpointing Representative Portions of Large {Intel Itanium} Programs with Dynamic Instrumentation",
  BOOKTITLE = micro04,
  YEAR = 2004,
  pages = {81--92},
  location = {Portland, Oregon},
  doi = {http://dx.doi.org/10.1109/MICRO.2004.28},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{pat:eve98,
  AUTHOR = "Sanjay J. Patel and Marius Evers and Yale N. Patt",
  TITLE = "Improving Trace Cache Effectiveness with Branch Promotion and Trace Packing",
  BOOKTITLE = isca98,
  YEAR = 1998
}

@TECHREPORT{pat:fri97,
   AUTHOR = "Sanjay Jeram Patel and Daniel Holmes Friendly and Yale N. Patt",
   TITLE = "Critical Issues Regarding the Trace Cache Fetch Mechanism",
   INSTITUTION = "University of Michigan Technical Report",
   NUMBER = "{CSE-TR-335-97}",		  
   YEAR = 1997,
   MONTH = may,
}

@book{pat:hen09, 
  author="David A. Patterson, John L Hennessy ", 
  title="Computer Organization and Design (The Hardware/software interface)", 
  publisher ="Morgan Kaufmann",
  year = 2009 
}

@inproceedings{pat:hwu85,
  AUTHOR = "Yale Patt and W. Hwu and Michael Shebanow",
  TITLE = "{HPS}, A New Microarchitecture: Rationale and Introduction",
  BOOKTITLE = micro85,
  YEAR = 1985,
  PAGES = "103--107"
}
% Topic: Dynamically scheduled machines

@inproceedings{pat:mel85,
  AUTHOR = "Yale N. Patt and Steven W. Melvin and W. Hwu and
	    Michael C. Shebanow",
  TITLE = "Critical Issues Regarding {HPS}, A High Performance
	   Microarchitecture",
  BOOKTITLE = micro85,
  YEAR = 1985,
  PAGES = "109--116"
}
% Topic: Dynamically scheduled machines
% Discusses various implementation issues in building HPS.

@BOOK{pat:pat, 
  AUTHOR={Yale Patt and Sanjay Patel},
  title="{Introduction to Computing Systems: From bits \& gates to C \& beyond}",
  PUBLISHER = "Mc Graw Hill ", 
  YEAR = 2004, 
}

@ARTICLE{pat:pat97,
  AUTHOR = "Y. Patt and S. Patel and M. Evers and D. Friendly and J. Stark",
  TITLE = "One Billion Transistors, One Uniprocessor, One Chip",
  JOURNAL = ieee:comp,
  YEAR = 1997,
  MONTH = sep,
  VOLUME = 30,
  PAGES = "51--57"
}

@PHDTHESIS{pat:thesis,
  AUTHOR = "Sanjay Jeram Patel",
  TITLE = "Trace Cache Design for Wide-Issue Superscalar Processors",
  SCHOOL = "University of Michigan, Ann Arbor",
  YEAR = 1999
}

@article{pau:mey07,
 author = {Paul, JoAnn M. and Meyer, Brett H.},
 title = {Amdahl's law revisited for single chip systems},
 journal = {Int. J. Parallel Program.},
 volume = {35},
 issue = {2},
 month = {April},
 year = {2007},
 issn = {0885-7458},
 pages = {101--123},
 numpages = {23},
 url = {http://dx.doi.org.www.library.gatech.edu:2048/10.1007/s10766-006-0028-8},
 doi = {http://dx.doi.org.www.library.gatech.edu:2048/10.1007/s10766-006-0028-8},
 acmid = {1323986},
 publisher = {Kluwer Academic Publishers},
 address = {Norwell, MA, USA},
 keywords = {Amdahl's law, design, partitioning, performance, single chip heterogeneous multiprocessing},
}

@misc{pchase,
 TITLE="The pChase benchmark page",
 Author="Douglas Pase",
 HOWPUBLISHED = "\url{http://pchase.org}/"
}

%CJ
@MISC{PEAKSTREAM,
  AUTHOR = "{Jon Stokes}",
  TITLE =  "{PeakStream} unveils multicore and {CPU/GPU} programming solution",
  ORGANIZATION = "{ars technica}",
  HOWPUBLISHED = "\url{http://arstechnica.com/news.ars/post/20060918-7763.html}"
}

@inproceedings{pei:lai02,
 author = {Jih-Kwon Peir and Shih-Chang Lai and Shih-Lien Lu and Jared Stark and Konrad Lai},
 title = {Bloom filtering cache misses for accurate data speculation and prefetching},
 booktitle = {ICS},
 year = {2002},
}

@inproceedings{pei:val95,
  author={Peiron, M. and Valero, M. and Ayguade, E. and Lang, T.},
  booktitle="ISCA-22",
  title={Vector multiprocessors with arbitrated memory access},
  year={1995},
  pages={243--252},
  publisher={ACM},
  address={New York, NY, USA}
}
%pages={ 243 - 252},
% Topic: Vector memory access

@MISC{pel:wei94,
  AUTHOR = "Alexander Peleg and Uri Weiser",		  
  HOWPUBLISHED = "U.S. Patent Number 5,381,533",
  TITLE = "Dynamic Flow Instruction Cache Memory Organized Around Trace Segments Independant of
		  Virtual Address Line",
  YEAR = 1994,
}

@MISC{pentium:m,
  AUTHOR="Intel", 
  Title = "{Intel\textregistered Pentium\textregistered M Processor}", 
  HOWPUBLISHED = "\\
                  http://www.intel.com/design/intarch/pentiumm/pentiumm.htm"
}

@inproceedings{per:bur98,
  author = {Trevor Pering and Tom Burd and Robert Brodersen},
  booktitle = {ISLPED '98: Proc. of the 1998 Int'l. Symp. on Low power electronics and design},
  pages = {76--81},
  title = {The simulation and evaluation of dynamic voltage scaling algorithms},
  year = 1998,
}
% Topic: Execution time prediction

@inproceedings{per:mou04,
  author = "Daniel Gracia Perez and Gilles Mouchard and Olivier Temam",
  title = "MicroLib: A Case for the Quantitative Comparison of Micro-Architecture Mechanisms",
  booktitle = micro04,
  year = 2004, 
  pages = {43--54},
  location = {Portland, Oregon},
  doi = {http://dx.doi.org/10.1109/MICRO.2004.25},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@ARTICLE{per:smi93,
  AUTHOR = "Chris H. Perleberg and Alan J. Smith",
  TITLE = "Branch Target Buffer Design and Optimization",
  JOURNAL = ieee:toc,
  YEAR = 1993,
  MONTH = apr,
  VOLUME = 42,
  NUMBER = 4,
  PAGES = "396--412"
}
% Topic: Branch Prediction

@inproceedings{pet:han90,
  AUTHOR = "Karl Pettis and Robert C. Hansen",
  TITLE = "Profile Guided Code Positioning",
  BOOKTITLE = acm:pldi90,
  YEAR = 1990,
  PAGES = "16--27"
}

@MANUAL{pgi,
TITLE = "PGI C++ Workstation",
ORGANIZATION = "The Portland Group",
NOTE= "\url{http://www.pgroup.com/products/workpgcc.htm}",
}

@inproceedings{pha:mar12,
    title = {ispc: A SPMD Compiler for High-Performance CPU Programming},
    author = {Matt Pharr and William R. Mark},
    booktitle = {Proc. Innovative Parallel Computing (InPar 2012)},
    year = 2012,
    month = may,
}

@inproceedings{pie:mel04,
 author = {Pieper, Joshua J. and Mellan, Alain and Paul, JoAnn M. and Thomas, Donald E. and Karim, Faraydon},
 title = {High level cache simulation for heterogeneous multiprocessors},
 booktitle = {Proceedings of the 41st annual Design Automation Conference},
 series = {DAC '04},
 year = {2004},
 isbn = {1-58113-828-8},
 location = {San Diego, CA, USA},
 pages = {287--292},
 numpages = {6},
 url = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/996566.996652},
 doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/996566.996652},
 acmid = {996652},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Performance, Design},
}

@inproceedings{pie:mud94,
  AUTHOR = "Jim Pierce and Trevor Mudge",
  TITLE = "The Effect of Speculative Execution on Cache Performance",
  BOOKTITLE = "Proc. of the Int'l. Parallel Processing Symp.",
  YEAR = 1994,
  PAGES = "172--179"
}

@inproceedings{pie:mud96,
  AUTHOR = "Jim Pierce and Trevor Mudge",
  TITLE = "Wrong-Path Instruction Prefetching",
  BOOKTITLE = micro96,
  YEAR = 1996,
  PAGES = "165--175"
}

@MANUAL{pin,
  AUTHOR = "Pin",
  TITLE = "A Binary Instrumentation Tool", 
  NOTE = "http://www.pintool.org",
} 
%  YEAR = 1993,

@inproceedings{pin01,
 AUTHOR = "Chi-Keung Luk et al.", 
 TITLE = "Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation", 
 BOOKTITLE = "PLDI",
 YEAR = 2005 
}
%% PIN tool (IA-64, IA-32 instrumentation tool) 

@MANUAL{pin02,
  AUTHOR = "Pin",
  TITLE = "A Binary Instrumentation Tool", 
  NOTE = "http://www.pintool.org",
} 
%  YEAR = 1993,

@inproceedings{pin2,
 AUTHOR = "Chi-Keung Luk and Robert Cohn and Robert Muth and Harish Patil and Artur Klauser and Geoff Lowney and Steven Wallace and Vijay Janapa Reddi and Kim Hazelwood",
 TITLE      = "Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation", 
 BOOKTITLE  = "PLDI",
 YEAR       = 2005 
}

@MISC{pinmanual,
  AUTHOR = "Pin",
  TITLE = "A Binary Instrumentation Tool", 
  NOTE = "http://rogue.colorado.edu/Pin/index.php",
} 

@inproceedings{pinpoints,
  author = {Patil, Harish and Cohn, Robert and Charney, Mark and Kapoor, Rajiv and Sun, Andrew and Karunanidhi, Anand},
  title = {Pinpointing Representative Portions of Large Intel\textregistered Itanium\textregistered Programs with Dynamic Instrumentation},
  booktitle = micro04,
  year = {2004},
  pages = {81--92},
  location = {Portland, Oregon},
  doi = {http://dx.doi.org/10.1109/MICRO.2004.28},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{pne:soh94,
  AUTHOR = "Dionisios N. Pnevmatikatos and Gurindar S. Sohi",
  TITLE = "Guarded Execution and Dynamic Branch Prediction in Dynamic {ILP} Processors",
  BOOKTITLE = isca94,
  YEAR = 1994
}
% AGES = "120--129"
% Topic: Branch prediction
% First study of effectiveness of predicated execution.  Proposed
% scheme for adding guarded instructions to existing ISA's.

@UNPUBLISHED{pol98,
  AUTHOR = "Fred Pollack",
  TITLE = "Description of the Intel microprocessor roadmap",
  NOTE = "Press briefing",
  YEAR = 1998,
  MONTH = oct,
}

@inproceedings{Polaris,
  AUTHOR = "W. Blume and R. Eigenmann and K. Faigin and J. Grout and J. Hoeflinger and D. Padua and P. Petersen and W. Pottenger and L. Rauchwerger and P. Tu, and S. Weatherford",
  TITLE = "Polaris: The next generation in parallelizing compilers",
  BOOKTITLE = "Technical Report 1375, University of Illinois at Urbana-Champaign",
  YEAR = 1994
} 
%%% loop profiler %%%
%% please move them later %%% 
%% please fix these they are not that good. 

@MISC{pom:puz89,
  AUTHOR = "James H. Pomerene and Thomas R. Puzak
            and Rudolph N. Rechtschaffen and Frank J. Sparacio",
  HOWPUBLISHED = "U.S. Patent Number 4,807,110",
  TITLE = "Prefetching System for a Cache Having a Second Directory
           for Sequentially Accessed Blocks",
  YEAR = 1989,
}
% Topic: shadow-directory prefetching

@INPROCEEDINGS{pon:kuc03,
author={Ponomarev, D. and Kucuk, G. and Ergin, O. and Ghose, K.},
booktitle={Parallel Architectures and Compilation Techniques, 2003. PACT 2003. Proceedings. 12th International Conference on}, 
title={Reducing datapath energy through the isolation of short-lived operands},
year={2003},
}
% TOPIC: Reducing ROB and RF power

@ARTICLE{pop:sch91,
  AUTHOR = "Val Popescu and Merle Schultz and John Spracklen and
	    Gary Gibson and Bruce Lightner and David Isaman",
  TITLE = "The Metaflow Architecture",
  JOURNAL = ieee:micro,
  YEAR = 1991,
  MONTH = jun,
  PAGES = "10--13,63--73"
}
% Topic: Dynamically scheduled machines
% Superscalar implementation of the Sparc processor.

@inproceedings{por:ber96,
 AUTHOR =  "Sara Porat and David Bernstein and Yaroslav Fedorov and Joseph Rodrigue and Eran Yahav",
 TITLE  = "Compiler Optimization of C++ Virtual Function Calls",
 BOOKTITLE = "Second USENIX Conf. on Object-Oriented Technologies (COOTS)",
 YEAR = 1996,
}

@inproceedings{pou:bas08,
  author = {Louis-No\"{e}l Pouchet and C\'{e}dric Bastoul and Albert Cohen and John Cavazos},
  title = {Iterative optimization in the polyhedral model: part ii, multidimensional time},
  booktitle = {PLDI '08: Proc. of the 2008 ACM SIGPLAN conference on Programming language design and implementation},
  year = {2008},
  isbn = {978-1-59593-860-2},
  pages = {90--100},
  location = {Tucson, AZ, USA},
  doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1375581.1375594},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{pou:bon10,
  author = {Pouchet, Louis-No\"{e}l and Bondhugula, Uday and Bastoul, C\'{e}dric and Cohen, Albert and Ramanujam, J. and Sadayappan, P.},
  title = {Combined Iterative and Model-driven Optimization in an Automatic Parallelization Framework},
  booktitle = {SC '10},
  year = {2010},
  isbn = {978-1-4244-7559-9},
  pages = {1--11},
  numpages = {11},
  url = {http://dx.doi.org/10.1109/SC.2010.14},
  doi = {http://dx.doi.org/10.1109/SC.2010.14},
  acmid = {1884672},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
} 

@inproceedings{pou:lan00,
  ooi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1375581.1375594},
  author = {J.A. Pouwelse and K.G. Langendoen and H.J. Sips},
  booktitle = {2nd Int. Symp. on Mobile Multimedia Systems \& Applications (MMSA'2000)},
  pages = {157-164},
  title = {Dynamic Voltage Scaling on a Low-Power Microprocessor},
  year = 2000,
}
% Topic: Execution time prediction

@inproceedings{pow:yar09,
  author = {Powell, M.D. and Biswas, A. and Emer, J.S. and Mukherjee, S.S. and Sheikh, B.R. and Yardi, S.},
  title = {CAMP: A technique to estimate per-structure power at run-time using a few simple parameters},
  booktitle = {High Performance Computer Architecture, 2009. HPCA 2009. IEEE 15th Int'l. Symp. on},
  year = {2009},
  month = {Feb. },
}
% Topic: Power related

@ARTICLE{power4,
  AUTHOR = "Joel Tendler and Steve Dodson and Steve Fields and Hung Le and Balaram Sinharoy",
  TITLE = "{POWER4} System Microarchitecture",
  JOURNAL = "{IBM} Journal of Research and Development", 
  volume = {46},
  number = {1},
  year = {2002},
  issn = {0018-8646},
  pages = {5--25},
  doi = {http://dx.doi.org/10.1147/rd.461.0005},
  publisher = {IBM Corp.},
  address = {Riverton, NJ, USA},
}

@article{power5,
  author = {Balaram Sinharoy and Ronald N. Kalla and Joel M. Tendler and Richard J. Eickemeyer and Jody B. Joyner},
  journal = {IBM Journal of Research and Development},
  number = {4-5},
  pages = {505-522},
  title = {POWER5 system microarchitecture.},
  volume = 49,
  year = 2005,
}
% Topic: GPU prefetch

@article{POWER6,
  author = {Floyd, M and Ghiasi, S and Keller, T.W. and Rajamani, K and Rawson, F.L. and Rubio, J.C. and Ware, M.S.},
  title = {System power management support in the IBM POWER6 microprocessor},
  journal = {IBM Journal of Research and Development},
  year = {2007},
}
% Topic: Power-management
% This topic will include all papers which deal with power issues and mechanisms for saving power

@MISC{powervr,
  author = "{Imagination Technology}",
  title = "PowerVR\texttrademark SGX GPU",
  howpublished = "\\
                  http://www.imgtec.com/powervr/sgx.asp",
}
% Topic: Mobile GPU

}
@MANUAL{ppc750,
  TITLE = "{MPC750} {RISC} Microprocessor Technical Summary",
  ORGANIZATION = "Motorola, Inc.",
  MONTH = aug,
  YEAR = 1997,
  NOTE = "Motorola Order Number {MPC750/D}"
}

@inproceedings{pra:bor08,
  author = {von Praun, Christoph and Bordawekar, Rajesh and Cascaval, Calin},
  title = {Modeling optimistic concurrency using quantitative dependence analysis},
  booktitle = {PPoPP '08: Proc. of the 13th ACM SIGPLAN Symp. on Principles and practice of parallel programming},
  year = {2008},
  isbn = {978-1-59593-795-7},
  pages = {185--196},
  location = {Salt Lake City, UT, USA},
  doi = {http://doi.acm.org/10.1145/1345206.1345234},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{pra:tra09,
 author = {Pratas, Frederico and Trancoso, Pedro and Stamatakis, Alexandros and Sousa, Leonel},
 title = {Fine-grain Parallelism Using Multi-core, Cell/BE, and GPU Systems: Accelerating the Phylogenetic Likelihood Function},
 booktitle = {Proceedings of the 2009 International Conference on Parallel Processing},
 series = {ICPP '09},
 year = {2009},
 isbn = {978-0-7695-3802-0},
 pages = {9--17},
 numpages = {9},
 url = {http://dx.doi.org/10.1109/ICPP.2009.30},
 doi = {10.1109/ICPP.2009.30},
 acmid = {1679671},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {General Purpose Multi-cores, Heterogeneous Multi-cores, Graphical Processing Units, High Performance Computing, Fine-grain Parallelism, Computer Architectures},
}

@MISC{pri07,
  author = {Marc Prieur},
  title = {PC's actual power consumption - BeHardware},
  url = {http://www.behardware.com/art/lire/670/},
  year = {2007}
}

@inproceedings{pri:gia08,
  author = {Price, Graham D. and Giacomoni, John and Vachharajani, Manish},
  title = {Visualizing potential parallelism in sequential programs},
  booktitle = {PACT '08: Proc. of the 17th Int'l. conference on Parallel architectures and compilation techniques},
  year = {2008},
  pages = {82--90},
  location = {Toronto, Ontario, Canada},
  publisher = {ACM},
  address = {New York, NY, USA},
}
% Topic: Prospector

@MANUAL{price95,
  AUTHOR = "Charles Price",
  TITLE = "{MIPS} {IV} Instruction Set, revision 3.1",
  ORGANIZATION = "{MIPS} Technologies, Inc., Mountain View, {CA}",
  YEAR = 1995
}

@MANUAL{PTU,
TITLE = "Intel Performance Tuning Utility",
ORGANIZATION = "Intel Corporation",
NOTE="\url{http://softwarecommunity.intel.com/articles/eng/1437.htm}",
}

@misc{pet08,
AUTHOR="Paul Petersen",
YEAR = 2008,
MONTH = Nov,
NOTE = "Personal communication"
}
 
 
@ARTICLE{pug02,
    author = {William Pugh},
    title = {The Omega Test: a fast and practical integer programming algorithm for dependence analysis},
    journal = {Communications of the ACM},
    year = {1992},
    volume = {8},
    pages = {4--13}
}

@inproceedings{pur:rub10,
  author = {Purnomo, Budirijanto and Rubin, Norman and Houston, Michael},
  title = {ATI Stream Profiler: a tool to optimize an OpenCL kernel on ATI Radeon GPUs},
  booktitle = {ACM SIGGRAPH 2010 Posters},
  series = {SIGGRAPH '10},
  year = {2010},
  isbn = {978-1-4503-0393-4},
  location = {Los Angeles, California},
  pages = {54:1--54:1},
  articleno = {54},
  numpages = {1},
  url = {http://doi.acm.org/10.1145/1836845.1836904},
  doi = {http://doi.acm.org/10.1145/1836845.1836904},
  acmid = {1836904},
  publisher = {ACM},
  address = {New York, NY, USA},
} 

@article{pus:ala00,
  author = {Peter P. Puschner and Alan Burns},
  journal = {Real-Time Systems},
  number = {2/3},
  pages = {115-128},
  title = {Guest Editorial: A Review of Worst-Case Execution-Time Analysis.},
  volume = 18,
  year = 2000,
}
% Topic: Execution time prediction

@TECHREPORT{qas:ken05,
    author = {Apan Qasem and Ken Kennedy},
    title = {Evaluating a model for cache conflict miss prediction},
    institution = {},
    year = {2005}
}

@inproceedings{qilin,
  AUTHOR = "{Chi-Keung} Luk and Sunpyo Hong and Hyesoon Kim",
  TITLE = "Qilin: Exploiting Parallelism on Heterogeneous Multiprocessors with Adaptive Mapping",
  BOOKTITLE = "MICRO'09",
  YEAR = 2009,
}

@MISC{quadro,
  TITLE="{NVIDIA Quadro FX5600}", 
  ORGANIZATION= "{Nvidia}",
  HOWPUBLISHED="http://www.nvidia.com/quadro",
}

@inproceedings{qur:jal07,
  author = {Qureshi, Moinuddin K. and Jaleel, Aamer and Patt, Yale N. and Steely, Simon C. and Emer, Joel},
  title = {Adaptive insertion policies for high performance caching},
  booktitle = isca07,
  year = {2007},
  isbn = {978-1-59593-706-3},
  location = {San Diego, California, USA},
  pages = {381--391},
  numpages = {11},
  acmid = {1250709},
  publisher = {ACM},
  address = {New York, NY, USA},
  keywords = {replacement, set dueling, set sampling, thrashing},
} 
%url = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1250662.1250709},
%doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1250662.1250709},

@inproceedings{qur:lyn06,
  author = {Qureshi, Moinuddin K. and Lynch, Daniel N. and Mutlu, Onur and Patt, Yale N.},
  title = {A Case for {MLP}-Aware Cache Replacement},
  booktitle = isca06,
  year = {2006},
  isbn = {0-7695-2608-X},
  pages = {167--178},
  numpages = {12},
  url = {http://dx.doi.org/10.1109/ISCA.2006.5},
  doi = {http://dx.doi.org/10.1109/ISCA.2006.5},
  acmid = {1136501},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{qur:pat06,
  author = {Qureshi, Moinuddin K. and Patt, Yale N.},
  title = {Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches},
  booktitle = micro06,
  year = {2006},
  isbn = {0-7695-2732-9},
  pages = {423--432},
  numpages = {10},
  acmid = {1194855},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
} 

@inproceedings{rab:san04,
  author = {Rodric M. Rabbah and Hariharan Sandanagobalane and Mongkol Ekpanyapong and Weng-Fai Wong},
  title = {Compiler orchestrated prefetching via speculation and predication},
  booktitle = {ASPLOS-XI: Proc. of the 11th Int'l. conference on Architectural support for programming languages and operating systems},
  year = {2004},
  isbn = {1-58113-804-0},
  pages = {189--198},
  location = {Boston, MA, USA},
  doi = {http://doi.acm.org/10.1145/1024393.1024416},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@PHDTHESIS{rac03,
  AUTHOR = "Paul Racunas",
  TITLE = "Reducing Load Latency Through Memory Instruction Characterization",
  SCHOOL = "University of Michigan",
  YEAR = 2003
}

@inproceedings{rac:con07, 
  author = {Racunas, Paul and Constantinides, Kypros and Manne, Srilatha and Mukherjee, Shubhendu S.},
  title = {Perturbation-based Fault Screening},
  booktitle = {HPCA '07: Proc. of the 2007 IEEE 13th Int'l. Symp. on High Performance Computer Architecture},
  year = {2007},
  isbn = {1-4244-0804-0},
  pages = {169--180},
  doi = {http://dx.doi.org/10.1109/HPCA.2007.346195},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@UNPUBLISHED{rac:pat97,
  AUTHOR = "Paul B. Racunas and Yale N. Patt",
  TITLE = "Achieving full associativity with direct-mapped access times using a remap cache",
  NOTE = "Unpublised manuscript",
  YEAR = 1997,
}

@inproceedings{rad12,
 author = {Radenski, Atanas},
 title = {Integrating data-intensive cloud computing with multicores and clusters in an HPC course},
 booktitle = {Proceedings of the 17th ACM annual conference on Innovation and technology in computer science education},
 series = {ITiCSE '12},
 year = {2012},
} 
% TOPIC: Cloud computing

@misc{radeon5970,
  author = {AMD},
  title = "ATI Radeon 5970",
  howpublished ="http://www.amd.com/us/products/desktop/\\graphics/ati-radeon-hd-5000/hd-5970/Pages/\\ati-radeon-hd-5970-overview.aspx"
}
%HOWPUBLISHED="\url{http://www.nvidia.com/content/PDF/fermi_white_papers/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf}"

@inproceedings{raf:lim07,
  author = {Nauman Rafique and Won-Taek Lim and Mithuna Thottethodi},
  title = {Effective Management of DRAM Bandwidth in Multicore Processors},
  booktitle = {PACT '07: Proc. of the 16th Int'l. Conf. on Parallel Architecture and Compilation Techniques},
  year = {2007},
  isbn = {0-7695-2944-5},
  pages = {245--258},
  doi = {http://dx.doi.org.www.library.gatech.edu:2048/10.1109/PACT.2007.29},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{ram:aug05,
  author = {Easwaran Raman and David I. August},
  title = {Recursive data structure profiling},
  booktitle = {MSP '05: Proc. of the 2005 workshop on Memory system performance},
  year = {2005},
  sbn = {1-59593-147-3},
  pages = {5--14},
  location = {Chicago, Illinois},
  doi = {http://doi.acm.org/10.1145/1111583.1111585},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{ram:kim10,
 author = {Raman, Arun and Kim, Hanjun and Mason, Thomas R. and Jablin, Thomas B. and August, David I.},
 title = {Speculative parallelization using software multi-threaded transactions},
 booktitle = {Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems},
 series = {ASPLOS '10},
 year = {2010},
 location = {Pittsburgh, Pennsylvania, USA},
 pages = {65--76},
 publisher = {ACM},
 address = {New York, NY, USA}, 
} 
% Topic: Prospector

@inproceedings{ram:lui06,
AUTHOR="Luis M. Ramos and José Luis Briz and Pablo E. Ibáñez and Victor Viñals",
TITLE="Data prefetching in a cache hierarchy with high bandwidth and capacity",
BOOKTITLE="Proc. of the 2006 workshop on MEmory performance: Dealing with Applications, systems and architectures",
YEAR = 2006, 
}

@inproceedings{ram:shi07,
  author = {K. Ramani and A. Ibrahim and D. Shimizu},
  title = {PowerRed: A Flexible Power Modeling Framework for Power Efficiency Exploration in GPUs},
  booktitle = {First Workshop on General Purpose Processing on Graphics Processing Units},
  year = {2007},
}

@inproceedings{ran:vac04,
 author = {Rangan, Ram and Vachharajani, Neil and Vachharajani, Manish and August, David I.},
 title = {Decoupled Software Pipelining with the Synchronization Array},
 booktitle = {Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '04},
 year = {2004},
 pages = {177--188},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}
% Topic: Prospector

@inproceedings{ran:wei09, 
  author = {Rangan, Krishna K. and Wei, Gu-Yeon and Brooks, David},
  title = {Thread motion: fine-grained power management for multi-core systems},
  booktitle = {ISCA '09: Proc. of the 36th annual Int'l. Symp. on Computer Architecture},
  year = {2009},
  isbn = {978-1-60558-526-0},
  pages = {302--313},
  location = {Austin, TX, USA},
  doi = {http://doi.acm.org/10.1145/1555754.1555793},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@MISC{RAPIDMIND,
  AUTHOR = "{RapidMind, Inc.}",
  TITLE =  "Easily build applications for {Multi-core}",
  HOWPUBLISHED = "\url{http://www.rapidmind.net/}"
}

@inproceedings{rau93,
  AUTHOR = "B. Ramakrishna Rau",
  TITLE = "Dynamically Scheduled {VLIW} Processors",
  BOOKTITLE = micro93,
  YEAR = 1993,
  PAGES = "80--92"
}
% Topic: Dynamically scheduled machines
% Shows how to execute a VLIW program that was compiled assuming
% one set of latencies on a machine that has a different set.
% By extension, shows how to dynamically schedule VLIW instructions.

@ARTICLE{rau:fis93,
  AUTHOR = "B. Ramakrishna Rau and Joseph A. Fisher",
  TITLE = "Instruction-Level Parallel Processing: History, Overview, and
	   Perspective",
  JOURNAL = "The Journal of Supercomputing",
  YEAR = 1993,
  VOLUME = 7,
  PAGES = "9--50"
}
% Topic: Instruction Level Parallelism
% Gives good overview of history and list of references.

@article{rau:pad95,
  author = {Rauchwerger, Lawrence and Padua, David},
  title = {The LRPD test: speculative run-time parallelization of loops with privatization and reduction parallelization},
  journal = {SIGPLAN Not.},
  volume = {30},
  number = {6},
  year = {1995},
  issn = {0362-1340},
  pages = {218--232},
  doi = {http://doi.acm.org/10.1145/223428.207148},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{rau:sch89,
  AUTHOR = "B. R. Rau and M. S. Schlansker and D. W. L. Yen", 
  TITLE = "The Cydra 5 Stride-Insensitive Memory  System",
  BOOKTITLE = "1989 Int. Conf. on Parallel Processing", 
  YEAR = 1989,		
}				

@ARTICLE{rau:yen89,
  AUTHOR = "B. R. Rau and D. W. L. Yen and W. Yen and R. A. Towle",
  TITLE = "The {C}ydra 5 Departmental Supercomputer",
  JOURNAL = ieee:comp,
  YEAR = 1989,
  MONTH = jan,
  VOLUME = 22,
  PAGES = "12--35"
}
% Predicated Execution
% Reference for use of predicated execution to allow software
% pipelining of loops.

@INPROCEEDINGS{rav:bec12, 
author={Ravi, V.T. and Becchi, M. and Wei Jiang and Agrawal, G. and Chakradhar, S.}, 
booktitle={Cluster, Cloud and Grid Computing (CCGrid), 2012 12th IEEE/ACM International Symposium on}, 
title={Scheduling Concurrent Applications on a Cluster of CPU-GPU Nodes}, 
year={2012}, 
month={may}, 
}
% TOPIC: Heterogeneous architecture

@TECHREPORT{raw04,
  AUTHOR = "Freeman Rawson",
  TITLE = "MEMPOWER: A Simple Memory Power Analysis Tool Set",
  INSTITUTION = "IBM Austin Research Laboratory",		  
  YEAR = 2004,
  MONTH = jan,
}

@inproceedings{red:coh07,
 author = "V.J. Reddi and R. Cohn and D. Connors and M. D. Smith",
 title = "Persistent Code Caching: Exploiting Code Reuse Across Executions and Applications",
 booktitle = cgo07,
 year = {2007},
}

@inproceedings{rei:aus99,
  AUTHOR = "Glenn Reinman and Todd Austin and Brad Calder",
  TITLE = "A Scalable Front-End Architecture for Fast Instruction Delivery",
  BOOKTITLE = isca99,
  YEAR = 1999
}

@inproceedings{ren:par08,
  author = {Manman Ren and Ji Young Park and Mike Houston and Alex Aiken and William J. Dally},
  title = {A tuning framework for software-managed memory hierarchies},
  booktitle = {PACT '08: Proc. of the 17th Int'l. conference on Parallel architectures and compilation techniques},
  year = {2008},
  isbn = {978-1-60558-282-5},
  pages = {280--291},
  location = {Toronto, Ontario, Canada},
  doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1454115.1454155},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@INPROCEEDINGS{rhu:ere12, 
author={Minsoo Rhu and Erez, M.}, 
booktitle={Computer Architecture (ISCA), 2012 39th Annual International Symposium on}, 
title={CAPRI: Prediction of compaction-adequacy for handling control-divergence in GPGPU architectures}, 
year={2012}, 
}
% TOPIC: GPGPU

@TECHREPORT{rich92,
  AUTHOR = "S. E. Richardson",
  TITLE = "Caching function results: Faster arithmetic by avoiding unnecessary computation",
  INSTITUTION = "Sun Microsystems Laboratories",
  YEAR = 1992,
}

@MANUAL{richards,
  AUTHOR = "Mario Wolczko",
  TITLE = "Benchmarking Java with the Richards benchmark",
  NOTE = "\url{http://research.sun.com/people/mario/java_benchmarking/}{\tt richards/richards.html}"
}

@ARTICLE{ris:fos72,
  AUTHOR = "E. M. Riseman and C. C. Foster",
  TITLE = "The Inhibition of Potential Parallelism by Conditional Jumps",
  JOURNAL = ieee:toc,
  YEAR = 1972,
  VOLUME = "{C}-21",
  NUMBER = 12,
  PAGES = "1405--1411"
}
% Topic: Branch Prediction
% Reference for branch problem.  Don't have.

@inproceedings{riv:dav96,
  AUTHOR = "Jude A. Rivers and Edward S. Davidson",
  TITLE = "Reducing Conflicts in Direct-Mapped Caches with a Temporality-Based Design",
  BOOKTITLE = icpp96,
  YEAR = 1996,
  PAGES = "151--162"
}

@inproceedings{rix04,
  author = {Scott Rixner},
  title = {Memory Controller Optimizations for Web Servers},
  booktitle = micro04,
  issn = {1072-4451},
  year = {2004},
  pages = {355--366},
  publisher = {IEEE Computer Society},
  address = {Los Alamitos, CA, USA},
}
%doi = {http://doi.ieeecomputersociety.org/10.1109/MICRO.2004.22},

@inproceedings{rix:dal00,
  author = {Scott Rixner and William J. Dally and Ujval J. Kapasi and Peter Mattson and John D. Owens},
  title = {Memory access scheduling},
  booktitle = "ISCA-27",
  year = {2000},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{rof:sta08,
  AUTHOR="Mahsan Rofouei and Thanos Stathopoulos and Sebi Ryffel and William Kaiser and Majid Sarrafzadeh",
  TITLE="Energy-aware high performance computing with graphic processing units",
  BOOKTITLE="Workshop on Power Aware Computing and System",
  YEAR= 2008,
}

@inproceedings{roh:smi99,
  author = {Erven Rohou and Michael D. Smith},
  title = {Dynamically Managing Processor Temperature and Power},
  booktitle = {In 2nd Workshop on Feedback-Directed Optimization},
  year = {1999}
}

@inproceedings{ros:cur11,
 author = {Rossbach, Christopher J. and Currey, Jon and Silberstein, Mark and Ray, Baishakhi and Witchel, Emmett},
 title = {PTask: operating system abstractions to manage GPUs as compute devices},
 booktitle = {Proceedings of the Twenty-Third ACM Symposium on Operating Systems Principles},
 series = {SOSP '11},
 year = {2011},
 isbn = {978-1-4503-0977-6},
 location = {Cascais, Portugal},
 pages = {233--248},
 numpages = {16},
 url = {http://doi.acm.org/10.1145/2043556.2043579},
 doi = {10.1145/2043556.2043579},
 acmid = {2043579},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {GPGPU, GPUs, OS design, accelerators, dataflow, gestural interface, operating systems},
}

@inproceedings{rot:ben96,
  AUTHOR = "Eric Rotenberg and Steve Bennett and James E. Smith",
  TITLE = "Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching",
  BOOKTITLE = micro96,
  YEAR = 1996
}
% Topic: trace cache, duh
% Introduces the concept of a trace cache and compares it with other fetch schemes.

@MISC{rot:cai06,
  author = {E. Rotem and J. Hermerding and A. Cohen and H. Cain},
  title = {Temperature measurement in the Intel(R) CoreTM Duo Processor},
  url = {http://www.citebase.org/abstract?id=oai:arXiv.org:0709.1861},
  year = {2006}
}

@inproceedings{rot:jac97,
  AUTHOR = "Eric Rotenberg and Quinn Jacobson and Yiannakis Sazeides and James E. Smith",
  TITLE = "Trace Processors",
  BOOKTITLE = micro97,
  YEAR = 1997
}

@inproceedings{rot:jac99,
  AUTHOR = "Eric Rotenberg and Quinn Jacobson and James E. Smith",
  TITLE = "A Study of Control Independence in Superscalar Processors",
  BOOKTITLE = hpca99,
  YEAR = 1999
}

@inproceedings{rot:men04,
  author = {Efi Rotem and Alon Naveh and Micha Moffie and Avi Mendelson},
  title = {Analysis of Thermal Monitor Features of the Intel Pentium M Processor},
  booktitle = {in Workshop on Temperature aware Computer Systems},
  year = {2004}
}

@inproceedings{rot:mos98,
  AUTHOR = "Amir Roth and Andreas Moshovos and Gurindar S. Sohi",
  TITLE = "Dependence based Prefetching for Linked Data Structures",
  BOOKTITLE = asplos98,
  YEAR = 1998
}

@inproceedings{rot:mos99,
  AUTHOR = "Amir Roth and Andreas Moshovos and Gurindar S. Sohi",
  TITLE = "Improving virtual function call target prediction via dependence-based pre-computation",
  BOOKTITLE = ics99,
  YEAR = 1999
}

@inproceedings{rot:sin93,
 author = {Rothberg, Edward and Singh, Jaswinder Pal and Gupta, Anoop},
 title = {Working sets, cache sizes, and node granularity issues for large-scale multiprocessors},
 booktitle = {Proceedings of the 20th annual international symposium on Computer architecture},
 series = {ISCA '93},
 year = {1993},
 isbn = {0-8186-3810-9},
 location = {San Diego, California, United States},
 pages = {14--26},
 numpages = {13},
 url = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/165123.165126},
 doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/165123.165126},
 acmid = {165126},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{rot:smi99,
  AUTHOR = "Eric Rotenberg and Jim Smith",
  TITLE = "Control independence in trace processors",
  BOOKTITLE = micro99,
  YEAR = 1999
}

@inproceedings{rot:soh00,
  AUTHOR = "Amir Roth and Gurindar S. Sohi",
  TITLE = "Register Integration: A Simple and Efficient Implementation of Squash Reuse",
  BOOKTITLE = micro00,
  YEAR = 2000
}

@inproceedings{rot:soh01,
  AUTHOR = "Amir Roth and Gurindar S. Sohi",
  TITLE = "Speculative Data-Driven Multithreading",
  BOOKTITLE = hpca01,
  YEAR = 2001
}

@inproceedings{rot:soh99,
  AUTHOR = "Amir Roth and Gurindar S. Sohi",
  TITLE = "Effective jump-pointer prefetching for linked data structures",
  BOOKTITLE = isca99,
  YEAR = 1999,
  pages = {111--121},
  location = {Atlanta, Georgia, United States},
  doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/300979.300989},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@ARTICLE{roy:muk03,
  title={Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits},
  author={ Roy, K. and Mukhopadhyay, S. and Mahmoodi-Meimand, H.},
  journal={Proc. of the IEEE},
  year={2003},
  month={Feb},
  volume={91},
  number={2},
  pages={ 305-327},
}

@ARTICLE{rus78,
  AUTHOR = "R. M. Russell",
  TITLE = "The {CRAY-1} Computer System",
  JOURNAL = acm:comm,
  YEAR = 1978,
  MONTH = jan,
  VOLUME = 21,
  NUMBER = 1,
  PAGES = "63--72"
}
% Topic: Predicated Execution
% Reference for vector masks in vector machines.

@inproceedings{ryo:chr07,
  author = {Shane Ryoo and Christopher I. Rodrigues and Sam S. Stone and Sara S. Baghsorkhi and Sain-Zee Ueng and Wen-mei W. Who},
  title = {Program Optimization Study on a 128-Core GPU},
  booktitle = "GPGPU-1",
  year = 2007,
}
%pages = {73--82},
% Topic: GPU prefetch

@inproceedings{ryo:chr08,
  author = {Shane Ryoo and Christopher I. Rodrigues and Sara S. Baghsorkhi and Sam S. Stone and David B. Kirk and Wen mei W. Hwu},
  title = {Optimization principles and application performance evaluation of
    a multithreaded {GPU} using {CUDA}},
  booktitle = ppopp08,
  year = 2008,
}
% Topic: GPU prefetch

@inproceedings{ryo:rod08,
  author = {Shane Ryoo and Christopher I. Rodrigues and Sam S. Stone and Sara S. Baghsorkhi and Sain-Zee Ueng and John A. Stratton and Wen mei W. Hwu},
  booktitle = cgo08, 
  pages = {195--204},
  title = {Program optimization space pruning for a multithreaded gpu},
  year = 2008,
}
% Topic: GPU prefetch

@inproceedings{ryo:rod08_ppopp,
  author = {Shane Ryoo and Christopher I. Rodrigues and Sara S. Baghsorkhi and Sam S. Stone and David B. Kirk and Wen-mei W. Hwu},
  title = {Optimization principles and application performance evaluation of a multithreaded GPU using CUDA},
  booktitle = {PPoPP '08: Proc. of the 13th ACM SIGPLAN Symp. on Principles and practice of parallel programming},
  year = {2008},
  isbn = {978-1-59593-795-7},
  pages = {73--82},
  location = {Salt Lake City, UT, USA},
  doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1345206.1345220},
  publisher = {ACM},
  address = {New York, NY, USA},
}
% GPUMETRIC

@ARTICLE{ryo:uen07,
  AUTHOR = "Shane Ryoo and Sain-Zee Ueng and Christopher Rodrigues and Robert Kidd and Matthew Frank and Wen-mei Hwu",
  TITLE = "Automatic Discovery of Coarse-Grained Parallelism in Media Applications",
  BOOKTITLE = "Transactions on High Performance and Embedded Architecture and Compilation", 
  YEAR = 2007, 
  MONTH = Jan, 
  PAGES ="194--213", 
  ISSUE = 1, 
  VOLUME = 1, 
 
} 

@techreport{sa:cul90,
  author = {Rafael H. Saavedra-Barrera and David E. Culler},
  title = {An Analytical Solution for a Markov Chain Modeling Multithreaded},
  year = {1991},
  publisher = {University of California at Berkeley},
  address = {Berkeley, CA, USA},
}

@inproceedings{saa:par96,
  AUTHOR="Rafael H. Saavedra and Daeyeon Park",
  TITLE="Improving the Effectiveness of Software Prefetching with Adaptive Execution", 
  BOOKTITLE=pact96,
  YEAR=1996,
  pages = "68--78",
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{sag:hin01,
  AUTHOR = "David Sager and Glenn Hinton and Michael Upton and Terry Chappell
            and Thomas D. Fletcher and Samie Samaan and Robert Murray",
  TITLE = "A 0.18$\mu$m {CMOS} {IA32} Microprocessor with a {4GHz} Integer Execution Unit",
  BOOKTITLE = isscc01,
  YEAR = 2001,
  MONTH = feb,
  PAGES = "324--325"
}

@inproceedings{sah:pan05,
 author = {Sahoo, Swarup Kumar and Panuganti, Rajkiran and Krishnamoorthy, Sriram and Sadayappan, P.},
 title = {Cache Miss Characterization and Data Locality Optimization for Imperfectly Nested Loops on Shared Memory Multiprocessors},
 booktitle = {Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers - Volume 01},
 series = {IPDPS '05},
 year = {2005},
 isbn = {0-7695-2312-9},
 pages = {44.1--},
 url = {http://dx.doi.org.www.library.gatech.edu:2048/10.1109/IPDPS.2005.134},
 doi = {http://dx.doi.org.www.library.gatech.edu:2048/10.1109/IPDPS.2005.134},
 acmid = {1054383},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@inproceedings{sah:zho09,
 author = {Saha, Bratin and Zhou, Xiaocheng and Chen, Hu and Gao, Ying and Yan, Shoumeng and Rajagopalan, Mohan and Fang, Jesse and Zhang, Peinan and Ronen, Ronny and Mendelson, Avi},
 title = {Programming model for a heterogeneous x86 platform},
 booktitle = {Proceedings of the 2009 ACM SIGPLAN conference on Programming language design and implementation},
}

@techreport{sam:man08,
  Author = {Williams, Samuel Webb and Waterman, Andrew and Patterson, David A.},
  Title = {Roofline: An Insightful Visual Performance Model for Floating-Point Programs and Multicore Architectures},
  Institution = {EECS Department, University of California, Berkeley},
  Year = {2008},
  Month = {Oct},
}

@inproceedings{sam:sci01,
  author={Sami, M. and Sciuto, D. and Silvano, C. and Zaccaria, V. and Zafalom, R.},
  booktitle={Design, Automation and Test in Europe, 2001. Conference and Exhibition 2001. Proceedings},
  title={Exploiting data forwarding to reduce the power budget of VLIW embedded processors},
  year={2001},
  month={},
  volume={},
  number={},
  pages={252 - 257},
  ISSN={},
}

@MISC{samsungsoc,
  author = "Samsung",
  title = "Application Processor",
  howpublished = "\\
                  http://www.samsung.com/global/business/semiconductor/products/mobilesoc/Products\_ApplicationProcessor.html",
}
% Topic: Mobile GPU

@inproceedings{san:alv97,
  author = {Sanchez, Hector and Kuttanna, Belli and Olson, Tim and Alexander, Mike and Gerosa, Gian and Philip, Ross and Alvarez, Jose},
  title = {Thermal Management System for High Performance PowerPCTM Microprocessors},
  booktitle = {COMPCON '97: Proc. of the 42nd IEEE Int'l. Computer Conf.},
  year = {1997},
}

@inproceedings{san:nag03,
AUTHOR="Karthikeyan Sankaralingam and Ramadass Nagarajan and Haiming Liu and Changkyu Kim and Jaehyuk Huh and Doug Burger and Stephen W. Keckler and Charles R. Moore",
TITLE="Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture",
BOOKTITLE= "Proc. of the 30th annual Int'l. Symp. on Computer Architecture",
YEAR= 2003,
}

@MISC{sandy_bridge_uarch,
  TITLE = "Intel's Sandy Bridge Microarchitecture",
  HOWPUBLISHED = "http://www.realworldtech.com/page.cfm?ArticleID=\\RWT091810191937"
}
% TOPIC: Processor microarchitecture

@MISC{sandybridge,
  AUTHOR="Intel", 
  Title = "{Sandy Bridge}", 
  HOWPUBLISHED = "\\http://software.intel.com/en-us/articles/sandy-bridge/",
}

@inproceedings{sas:deb04,
  author = {Sasanka, Ruchira and Adve, Sarita V. and Chen, Yen-Kuang and Debes, Eric},
  title = {The energy efficiency of CMP vs. SMT for multimedia workloads},
  booktitle = {ICS '04: Proc. of the 18th annual Int'l. conference on Supercomputing},
  year = {2004},
}
% Topic: Power-management

@inproceedings{sat:fuk12,
 author = {Sato, Mikiko and Fukazawa, Go and Nagamine, Kiyohiko and Sakamoto, Ryuichi and Namiki, Mitaro and Yoshinaga, Kazumi and Tsujita, Yuichi and Hori, Atsushi and Ishikawa, Yutaka},
 title = {A design of hybrid operating system for a parallel computer with multi-core and many-core processors},
 booktitle = {Proceedings of the 2nd International Workshop on Runtime and Operating Systems for Supercomputers},
 series = {ROSS '12},
 year = {2012},
} 
% TOPIC: Heterogeneous architecture

@inproceedings{sat:sat05,
  author = {H. Sato and T. Sato},
  title = {A Preliminary Evaluation on Energy Efficiency of a Temperature-Aware Multicore-Processor},
  booktitle = {Second Workshop on Temperature-Aware Computer Systems in conjunction with ISCA-32},
  year = {2005},
}

@article{sav:bur97,
 author = {Savage, Stefan and Burrows, Michael and Nelson, Greg and Sobalvarro, Patrick and Anderson, Thomas},
 title = {Eraser: a dynamic data race detector for multithreaded programs},
 journal = {ACM Trans. Comput. Syst.},
 volume = {15},
 number = {4},
 year = {1997},
 issn = {0734-2071},
 pages = {391--411},
 doi = {http://doi.acm.org/10.1145/265924.265927},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{saz:smi97,
  AUTHOR = "Yiannakis Sazeides and James E. Smith",
  TITLE = "The Predictability of Data Values",
  BOOKTITLE = micro97,
  YEAR = 1997,
  PAGES = "248--257"
}

@inproceedings{saz:vas96,
  AUTHOR = "Yiannakis Sazeides and Stamatis Vassiliadis and James E. Smith",
  TITLE = "The Performance Potential of Data Dependence Speculation and Collapsing",
  BOOKTITLE = micro96,
  YEAR = 1996
}
% Topic: Address prediction and combining of 2-1 instructions into 3-1 and 4-1s

@MISC{sc2008_cuda, 
  TITLE = "{High Performance Computing with CUDA, SC}",
  AUTHOR = "Massimiliano Fatica and Patrick LeGresley and Ian Buck and John Stone and Jim Phillips and Scott Morton and Paulius Micikevicius",
  ORGANIZATION = "{NVidia}",
  YEAR= 2008,
}

@article{sch68,
  author={L. E. Schrage},
  title={A proof of the optimality of the shortest remaining processing time discipline},
  journal={Operations Research},
  volume={16},
  pages={678-690},
  year={1968},
}

@inproceedings{sch:kae09,
  author = {Schaa, Dana and Kaeli, David},
  title = {Exploring the Multiple-GPU Design Space},
  booktitle = {IPDPS},
  year = {2009},
  location = {Rome, Italy},
}
% Topic: GPU related (journal)

@inproceedings{sch:kat93,
  AUTHOR = "Michael Schlansker and Vinod Kathail",
  TITLE = "Acceleration of First and Higher Order Recurrences on
	   Processors with Instruction Level Parallelism",
  BOOKTITLE = "Sixth Int'l. Workshop on Languages and Compilers
	       for Parallel Computing",
  YEAR = 1993,
  PAGES = "406--429"
}
% Topic: ILP optimization
% Shrink dependency chain height of data recurrences in loops.

@inproceedings{sch:kat94,
  AUTHOR = "Michael Schlansker and Vinod Kathail and Sadun Anik",
  TITLE = "Height Reduction of Control Recurrences for {ILP} Processors",
  BOOKTITLE = micro94,
  YEAR = 1994,
  PAGES = "40--51"
}
% Topic: ILP Optimizations
% Shows how to reduce dependence chain height for loops with
% data-dependent exits.

@inproceedings{sch:kat95,
  AUTHOR = "Michael Schlansker and Vinod Kathail",
  TITLE = "Critical Path Reduction for Scalar Programs",
  BOOKTITLE = micro95,
  YEAR = 1994,
  PAGES = "57--69"
}
% Topic: critical path reduction
% Shows how to reduce dependence chain height for general code

@inproceedings{sch:kul10,
 author = {Schuff, Derek L. and Kulkarni, Milind and Pai, Vijay S.},
 title = {Accelerating multicore reuse distance analysis with sampling and parallelization},
 booktitle = {Proceedings of the 19th international conference on Parallel architectures and compilation techniques},
 series = {PACT '10},
 year = {2010},
 isbn = {978-1-4503-0178-7},
 location = {Vienna, Austria},
 pages = {53--64},
 numpages = {12},
 url = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1854273.1854286},
 doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1854273.1854286},
 acmid = {1854286},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {multicore performance analysis, parallel performance analysis, performance analysis, reuse distance},
}

@inproceedings{sci:glu06,
  author = {Isci, Canturk and Buyuktosunoglu, Alper and Cher, Chen-Yong and Bose, Pradip and Martonosi, Margaret},
  title = {An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget},
  booktitle = {MICRO 39: Proc. of the 39th Annual IEEE/ACM Int'l. Symp. on Microarchitecture},
  year = {2006},
  isbn = {0-7695-2732-9},
  pages = {347--358},
}

@inproceedings{sec:lee95,
  AUTHOR = "Stuart Sechrest and Chih-Chieh Lee and Trevor Mudge",
  TITLE = "The Role of Adaptivity in Two-Level Adaptive Branch Prediction",
  BOOKTITLE = micro95,
  YEAR = 1995
}

@inproceedings{sec:lee96,
  AUTHOR = "Stuart Sechrest and Chih-Chieh Lee and Trevor Mudge",
  TITLE = "Correlation and Aliasing in Dynamic Branch Predictors",
  BOOKTITLE = isca96,
  YEAR = 1996
}

@ARTICLE{sei85,
  AUTHOR = "Charles L. Seitz",
  TITLE = "The Cosmic Cubes",
  JOURNAL = "Communications of the {ACM}",
  YEAR = 1985,
  VOLUME = 28,
  NUMBER = 1,
  MONTH = jan,
  PAGES = "22--33"
}

@article{sei:car08,
  author = {Larry Seiler and Doug Carmean and Eric Sprangle and Tom Forsyth and
    Michael Abrash and Pradeep Dubey and Stephen Junkins and Adam Lake and Jeremy
      Sugerman and Robert Cavin and Roger Espasa and Ed Grochowski and Toni Juan
      and Pat Hanrahan},
  title = {Larrabee: a many-core x86 architecture for visual computing},
  journal = {ACM Trans. Graph.},
  year = {2008},
  address = {New York, NY, USA},
}

@inproceedings{sem:alb04,
  author = {Semeraro, G. and Albonesi, D.H. and Magklis, G. and Scott, M.L. and Dropsho S.G. and Dwarkadas, S.},
  title = {Hiding synchronization delays in a GALS processor microarchitecture},
  booktitle = {Asynchronous Circuits and Systems, 2004. Proc.. 10th Int'l. Symp. on },
  year = {2008},
  publisher = {IEEE},
  address = {Los Alamitos, CA, USA},
}

@MISC{ser06,
  AUTHOR = "David Sehr",
  YEAR = 2006,
  MONTH = nov,
  NOTE = "Personal communication"
}

@inproceedings{sew:het05,
  AUTHOR = "Julian Seward and Nicholas Nethercote",
  TITLE = "Using Valgrind to detect undefined value errors with bit-precision",
  BOOKTITLE = "Proc. of the USENIX Annual Technical Conf. 2005, USENIX Association",
  YEAR = 2005
} 

@inproceedings{sez05,
  AUTHOR = "Andre Seznec",
  TITLE = "Analysis of the {O-GEometric History Length} Branch Predictor",
  BOOKTITLE = isca05,
  YEAR = 2005,
}
%PAGES = "394--405"

@inproceedings{sez93,
  AUTHOR = "A. Seznec",
  TITLE = "A Case for Two-Way Skewed-Associative Caches",
  BOOKTITLE = isca93,
  YEAR = 1993,
  PAGES = "169--178"
}
% Topic: Cache design
% Shows how to achieve small levels of associativity with
% direct-mapped access times.

@inproceedings{sez95,
  AUTHOR = "Andr\'{e} Seznec",
  TITLE = "{DASC} cache",
  BOOKTITLE = hpca95,
  YEAR = 1995
}

@inproceedings{sez:fel02, 
   AUTHOR = "Andre Seznec, Stephen Felix, Venkata Krishnan, and Yanos Sazeides" , 
   TITLE = "Design tradeoffs for the ev8 branch predictor",
   BOOKTITLE = ISCA-02,  
   YEAR = 2002  
}

@inproceedings{sez:jou96,
  AUTHOR = "Andre Seznec and Stephan Jourdan and Pascal Sainrat and Pierre Michaud",
  TITLE = "Multiple-Block Ahead Branch Predictors",
  BOOKTITLE = asplos96,
  YEAR = 1996
}
% Topic: mulitported icache and btb and predictor for high fetch bandwidth

@ARTICLE{sez:mic06,
  AUTHOR = "Andr\'{e} Seznec and Pierre Michaud",
  TITLE = "A case for (partially) {TA}gged {GE}ometric history length branch prediction",
  JOURNAL = "Journal of Instruction-Level Parallelism (JILP)",
  YEAR = 2006,
  VOLUME = 8,
  MONTH = feb
}

@inproceedings{sh,
 author = {McCool, Michael D. and Qin, Zheng and Popa, Tiberiu S.},
 title = {Shader metaprogramming},
 booktitle = {Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics hardware},
 series = {HWWS '02},
 year = {2002},
 isbn = {1-58113-580-7},
 location = {Saarbrucken, Germany},
 pages = {57--68},
 numpages = {12},
 url = {http://dl.acm.org.prx.library.gatech.edu/citation.cfm?id=569046.569055},
 acmid = {569055},
 publisher = {Eurographics Association},
 address = {Aire-la-Ville, Switzerland, Switzerland},
} 
% TOPIC: GPGPU

@MANUAL{sh99,
  AUTHOR = "John Paul Shen",
  TITLE = "Replenishing the Microarchitecture Treasure Chest",
  ORGANIZATION = "Carnegie-Mellon University",
  YEAR = 1999,
}

@article{sha10,
   author = {Shafi, Hazim},
   title = {Performance Tuning with the Concurrency Visualizer in {V}isual {S}tudio 2010},
   journal = {MSDN Magazine},
   month = "March",
   year = {2010},
   note = "\url{http://msdn.microsoft.com/en-us/magazine/ee336027.aspx}"
}

@ARTICLE{sha:beu05,
AUTHOR="Saurabh Sharma and Jesse G. Beu and Thomas M. Conte",
TITLE="Spectral prefetcher: An effective mechanism for L2 cache prefetching",
JOURNAL ="ACM Transactions on Architecture and Code Optimization (TACO)",
YEAR = 2005,
VOLUME=2,
ISSUE=4
}

@inproceedings{sha:pon06,
  title = {Efficient instruction schedulers for SMT processors},
  author = {Joseph J. Sharkey and Dmitry V. Ponomarev},
  booktitle = {High-Performance Computer Architecture, 2006. The Twelfth Int'l. Symp. on},
  year = {2006},
  month={February},
  pages={ 288-298},
  ISSN={1530-0897}
}

@article{sha:wis10,
  author = {Devavrat Shah and Damon Wischik},
  interhash = {39e2640a07a225cba6e143888daafae9},
  intrahash = {ee66b6e53944b29ca86fdcc3304c8fdc},
  journal = {CoRR},
  title = {Switched networks with maximum weight policies: Fluid approximation and multiplicative state space collapse},
  volume = {abs/1004.1995},
  year = 2010,
  keywords = {dblp},
  ee = {http://arxiv.org/abs/1004.1995},
  added-at = {2010-07-21T15:42:47.000+0200},
  biburl = {http://www.bibsonomy.org/bibtex/2ee66b6e53944b29ca86fdcc3304c8fdc/dblp},
  date = {2010-05-01}
}

@inproceedings{she:cal00,
  AUTHOR = "Timothy Sherwood and Brad Calder",
  TITLE = "Loop Termination Prediction",
  BOOKTITLE = "Proc. of the Third Int'l. Symp. on High Performance Computing",
  YEAR = 2000
}

@TECHREPORT{she:cal99,
  AUTHOR = "Timothy Sherwood and Brad Calder",
  TITLE = "Time Varying Behavior of Programs",
  INSTITUTION = "UC San Diego", 
  NUMBER = "{UCSD-CS99-630}",
  YEAR = 1999,
}

@inproceedings{she:fed08, 
  AUTHOR="Daniel Shelepov and Alexandra Fedorova",
  TITLE="Scheduling on Heterogeneous Multicore Processors Using Architectural Signatures",
  BOOKTITLE= "Workshop on the interaction between operating systems and computer architecture (WIOSCA), in conjunction with the 35th Int'l. Symp. on Computer Architecture",
  YEAR= 2008
}

@inproceedings{she:lue05,
  author = {Sheaffer, J. W. and Skadron, K. and Luebke, D. P.},
  title = {Studying Thermal Management for Graphics-Processor Architectures},
  booktitle = {ISPASS '05: Proc. of the IEEE Int'l. Symp. on Performance Analysis of Systems and Software, 2005},
  year = {2005},
}

@inproceedings{she:lue07,
 author = {Sheaffer, Jeremy W. and Luebke, David P. and Skadron, Kevin},
 title = {A hardware redundancy and recovery mechanism for reliable scientific computation on graphics processors},
 booktitle = {Proceedings of the 22nd ACM SIGGRAPH/EUROGRAPHICS symposium on Graphics hardware},
 series = {GH '07},
 year = {2007},
 isbn = {978-1-59593-625-7},
 location = {San Diego, California},
 pages = {55--64},
 numpages = {10},
 url = {http://dl.acm.org/citation.cfm?id=1280094.1280104},
 acmid = {1280104},
 publisher = {Eurographics Association},
 address = {Aire-la-Ville, Switzerland, Switzerland},
}

@inproceedings{she:per00,
  AUTHOR = "Timothy Sherwood and Erez Perelman and Brad Calder", 
  TITLE = "Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications",
  BOOKTITLE = "Int'l. Conf. on Parallel Architectures and Compilation Technique",
  YEAR = 2001, 
  MONTH = sep,
}

@inproceedings{she:per02,
  author    = {Timothy Sherwood and
               Erez Perelman and
               Greg Hamerly and
               Brad Calder},
  title     = {Automatically characterizing large scale program behavior.},
  booktitle = {ASPLOS},
  year      = {2002},
  pages     = {45-57},
  ee        = {http://doi.acm.org/10.1145/605397.605403},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{she:sai00,
AUTHOR="Timothy Sherwood and Suleyman Sair and Brad Calder",
TITLE="Predictor-directed stream buffers",
BOOKTITLE="Proc. of the 33rd annual ACM/IEEE Int'l. Symp. on Microarchitecture",
YEAR=2000,
}

@inproceedings{she:ska04,
  author = {Sheaffer, J. W. and Luebke, D. and Skadron, K.},
  title = {A flexible simulation framework for graphics architectures},
  booktitle = {HWWS},
  year = {2004},
}

@inproceedings{she:ska05,
  author = {Sheaffer, J. W. and Skadron, K. and Luebke, D. P.},
  title = {Studying Thermal Management for Graphics-Processor Architectures},
  booktitle = {ISPASS '05: Proc. of the IEEE Int'l. Symp. on Performance Analysis of Systems and Software, 2005},
  year = {2005},
}

@inproceedings{shi:hor10,
  author={Shioya, R. and Horio, K. and Goshima, M. and Sakai, S.},
  booktitle={Microarchitecture (MICRO), 2010 43rd Annual IEEE/ACM International Symposium on},
  title={Register Cache System Not for Latency Reduction Purpose},
  year={2010},
  month={dec.},
  volume={},
  number={},
  pages={301 -312},
}

@article{shi:su07,
 author = {Shi, Xudong and Su, Feiqi and Peir, Jih-kwon and Xia, Ye and Yang, Zhen},
 title = {CMP cache performance projection: accessibility vs. capacity},
 journal = {SIGARCH Comput. Archit. News},
 volume = {35},
 issue = {1},
 month = {March},
 year = {2007},
 issn = {0163-5964},
 pages = {13--20},
 numpages = {8},
 url = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1241601.1241607},
 doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1241601.1241607},
 acmid = {1241607},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CMP caches, data replication, performance modeling and projection, stack simulation},
}

@MANUAL{SIA94,
  TITLE = "The National Technology Roadmap for Semiconductors",
  ORGANIZATION = "Semiconductor Industry Association",
  ADDRESS = "San Jose, {CA}",
  YEAR = 1994
}

@MANUAL{SIA97,
  TITLE = "The National Technology Roadmap for Semiconductors",
  ORGANIZATION = "Semiconductor Industry Association",
  ADDRESS = "San Jose, {CA}",
  YEAR = 1997
}

@MANUAL{SIA98,
  TITLE = "Int'l. Technology Roadmap for Semiconductors: 1998 Update",
  ORGANIZATION = "Semiconductor Industry Association",
  ADDRESS = "San Jose, {CA}",
  YEAR = 1998
}

@ARTICLE{sia:uen04, 
  AUTHOR = "John W. Sias and {Sain-zee} Ueng and Geoff A. Kent and Ian M. Steiner and Erik M. Nystrom and {Wen-mei} W. Hwu",
  TITLE = "Field-testing {IMPACT} {EPIC} Research Results in Itanium 2",
  BOOKTITLE = isca04,
  YEAR = 2004, 
}

@ARTICLE{sil:ebc93,
  AUTHOR = "Gabriel M. Silberman and Kemal Ebcio\u{g}lu",
  TITLE = "An Architectural Framework for Supporting Heterogeneous
	   Instruction-Set Architectures",
  JOURNAL = ieee:comp,
  YEAR = 1993,
  MONTH = jun,
  VOLUME = 26,
  NUMBER = 6,
  PAGES = "39--56"
}

@inproceedings{sim:cal03, 
 AUTHOR = "Beth Simon and  Brad Calder and Jeanne Ferrante",
 TITLE = "Incorporating Predicate Information Into Branch Predictors",
 BOOKTITLE = hpca03,
 YEAR = 2003,
}
% Topic: Predicated code with branch predictor 
% show how predicated code information can be inserted into GHR 

@inproceedings{sim:das12,
  address = {New Orleans, LA, USA},
  author = {Jaewoong Sim and Aniruddha Dasgputa and Hyesoon Kim and Richard Vuduc},
  booktitle = {Proc.~ACM SIGPLAN Symp. Principles and Practice of Parallel Programming (PPoPP)},
  date-added = {2011-11-19 17:16:51 +0000},
  date-modified = {2011-12-25 14:25:24 +0000},
  month = {February},
  note = {(	extit{to appear})},
  title = {{A} performance analysis framework for identifying performance benefits in {GPGPU} applications},
  year = {2012}
}
% TOPIC: GPGPU

@inproceedings{simpoint,
  AUTHOR = "Timothy Sherwood and Erez Perelman and Greg Hamerly and Brad Calder",  
  TITLE = "Automatically Characterizing Large Scale Program Behavior",
  BOOKTITLE = "ASPLOS-X",
  YEAR = 2002
}

@MANUAL{sit92,
  AUTHOR = "Richard L. Sites",
  TITLE = "Alpha Architecture Reference Manual",
  ORGANIZATION = "Digital Press, Burlington, MA",
  YEAR = 1992
}
% Topic: Miscellaneous
% Shows how a VLIW with a RISC ISA can execute CISC code.

@inproceedings{ska:ahu98,
  AUTHOR = "Kevin Skadron and Pritpal S. Ahuja and Margaret Martonosi and Douglas W. Clark",  
  TITLE = "Improving Prediction for Procedure Returns with Return-Address-Stack Repair Mechanisms",
  BOOKTITLE = isca98,
  PAGES = "259--271",
  YEAR = 1998
}

@ARTICLE{ska:ahu99,
  AUTHOR = "Kevin Skadron and Pritpal S. Ahuja and Margaret Martonosi and Douglas W. Clark",  
  TITLE = "Branch Prediction, Instruction-Window Size, and Cache Size: Performance Trade-Offs and Simulation Techniques",
  JOURNAL = acm:tocs,
  YEAR = 1999,
  VOLUME = 48, 
  NUMBER = 11,
  MONTH = nov, 
  PAGES = "1260--1281",
}

@inproceedings{ska:sta02,
  author = {Skadron, Kevin and Abdelzaher, Tarek and Stan, Mircea R.},
  title = {Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management},
  booktitle = {HPCA '02: Proc. of the 8th Int'l. Symp. on High-Performance Computer Architecture},
  year = {2002},
}

@inproceedings{ska:sta03,
  title={Temperature-aware microarchitecture},
  author={Skadron, K. and Stan, M.R. and Huang, W. and Sivakumar Velusamy and Karthik Sankaranarayanan and Tarjan, D.},
  booktitle={Computer Architecture, 2003. Proc.. 30th Annual Int'l. Symp. on},
  year={2003},
  month={June},
}
% Topic: Power related

@article{ska:sta04,
  author = {Skadron, Kevin and Stan, Mircea R. and Sankaranarayanan, Karthik and Huang, Wei and Velusamy, Sivakumar and Tarjan, David},
  title = {Temperature-aware microarchitecture: Modeling and implementation},
  journal = {ACM Trans. Archit. Code Optim.},
  volume = {1},
  number = {1},
  year = {2004},
  issn = {1544-3566},
  pages = {94--125},
}

@inproceedings{ske97,
AUTHOR="J. Skeppstedt",
TITLE="Overcoming Limitations Of Prefetching In Multiprocessors By Compiler-Initiated Coherence Action",
BOOKTITLE="Proc. of the 1997 Int'l. Conf. on Parallel Architectures and Compilation Techniques",
YEAR=1997, 
}

@inproceedings{smalltalk80,
  AUTHOR = "L. P. Deutsch and A. M. Schiffman",
  TITLE = "Efficient implementation of the {Smalltalk-80} system",
  BOOKTITLE = "POPL",
  YEAR = 1984
}

@ARTICLE{smi78,
  AUTHOR = "Alan Jay Smith",
  TITLE = "Sequential Program Prefetching in Memory Hierarchies",
  JOURNAL = ieee:comp,
  YEAR = 1978,
  VOLUME = 11,
  NUMBER = 12,
  MONTH = dec,
  PAGES = "7--21"
}

@inproceedings{smi81,
  AUTHOR = "James E. Smith",
  TITLE = "A Study of Branch Prediction Strategies",
  BOOKTITLE = isca81,
  YEAR = 1981,
  PAGES = "135--148"
}
% Topic: Branch Prediction
% Studies simple branch prediction schemes.  Introduced 2 bit
% counter scheme?

@ARTICLE{smi82,
  AUTHOR = "Alan Jay Smith",
  TITLE = "Cache Memories",
  JOURNAL = "Computing Surveys",
  VOLUME = 14,
  NUMBER = 4,
  YEAR = 1982,
  PAGES = "473--530"
}
% Topic: always prefetch, prefetch on misses, and tagged prefetch

@inproceedings{smi82isca, 
 author = {Smith, James E.},
 title = {Decoupled access/execute computer architectures},
 booktitle = {Proceedings of the 9th annual symposium on Computer Architecture},
 series = {ISCA '82},
 year = {1982},
 location = {Austin, Texas, United States},
 pages = {112--119},
 numpages = {8},
 url = {http://dl.acm.org/citation.cfm?id=800048.801719},
 acmid = {801719},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
} 

@ARTICLE{smi84,
  AUTHOR = "James E. Smith",
  TITLE = "Decoupled Access/Execute Computer Architectures",
  JOURNAL = acm:tocs,
  YEAR = 1984,
  VOLUME = 2,
  NUMBER = 4,
  MONTH = nov,
  PAGES = "289--308"
}
% Topic: Decoupled Access/Execute 

@ARTICLE{smi89,
  AUTHOR = "James E. Smith",
  TITLE = "Dynamic Instruction Scheduling and the Astronautics {ZS}-1",
  JOURNAL = ieee:comp,
  YEAR = 1989,
  MONTH = jul,
  PAGES = "21--35"
}
% Topic: Decoupled Access/Execute 

@inproceedings{smi:78,
  AUTHOR = "Burton J. Smith",
  TITLE = "A Pipelined Shared Resource {MIMD} Computer",
  BOOKTITLE = icpp78,
  YEAR = 1978
}
% Topic: Original multithreading work

@inproceedings{smi:der87,
  AUTHOR = "J. E. Smith and G. E. Dermer and B. D. Vanderwarn and S. D. Klinger
            and C. M. Rozewski and D. L. Fowler and K. R. Scidmore and J. P. Laudon",
  TITLE = "The {ZS-1} Central Processor",
  BOOKTITLE = asplos2,
  YEAR = 1987,
  PAGES = "199--204"
}
% Topic: Instruction Stockpiling

@inproceedings{smi:hsu92,
  AUTHOR = "James E. Smith and W.-C. Hsu",
  TITLE = "Prefetching in Supercomputer Instruction Caches",
  BOOKTITLE = super92,
  YEAR = 1992,
  MONTH = nov,
  PAGES = "588--597"
}

@inproceedings{smi:joh89,
  AUTHOR = "Michael D. Smith and Mike Johnson and Mark A. Horowitz",
  TITLE = "Limits on Multiple Instruction Issue",
  BOOKTITLE = asplos89,
  YEAR = 1989,
  PAGES = "290--302"
}
% Topic: ILP
% Argues that it isn't worth building a processor that issues more
% than two instructions per cycle.

@inproceedings{smi:lam90,
  AUTHOR = "Michael D. Smith and Monica S. Lam and Mark A. Horowitz",
  TITLE = "Boosting Beyond Static Scheduling in a Superscalar Processor",
  BOOKTITLE = isca90,
  YEAR = 1990,
  PAGES = "344--354"
}
% Topic: Boosting
% Paper that introduced boosting.  Allows compiler to choose which
% instructions will be speculatively boosted.

@inproceedings{smi:lam92,
  AUTHOR = "Michael D. Smith and Mark A. Horowitz and Monica S. Lam",
  TITLE = "Efficient Superscalar Performance Through Boosting",
  BOOKTITLE = asplos92,
  YEAR = 1992,
  PAGES = "248--259"
}
% Topic: Boosting
% Gives a more thorough description of boosting.

@inproceedings{smi:ple85,
 AUTHOR = "James E. Smith and Andrew R. Pleszkun",
 TITLE= "Implementation of precise interrupts in pipelined processors",
 BOOKTITLE = isca85,
 YEAR = 1985,
 ISBN = "0-8186-0634-7",
 PAGES = "36--44",
 LOCATION = "Boston, Massachusetts, United States",
 PUBLISHER = "IEEE Computer Society Press",
}

@ARTICLE{smi:ple88,
  AUTHOR = "James E. Smith and Andrew R. Pleszkun",
  TITLE = "Implementing Precise Interrupts in Pipelined Processors",
  JOURNAL = ieee:toc,
  YEAR = 1988,
  VOLUME = 37,
  NUMBER = 5,
  MONTH = may,
  PAGES = "562--573"
}
% Topic: Miscellaneous
% Talks about reorder buffer and history buffers.

@ARTICLE{smi:wei86,
  AUTHOR = "James E. Smith and Shlomo Weiss and Nicholas Y. Pang",
  TITLE = "A Simulation Study of Decoupled Architecture Computers",
  JOURNAL = ieee:toc,
  YEAR = 1986,
  VOLUME = "{C}-35",
  NUMBER = 8,
  MONTH = aug,
  PAGES = "692--701"
}
% Topic: Decoupled Access/Execute

@ARTICLE{smi:wei94,
  AUTHOR = "James E. Smith and Shlomo Weiss",
  TITLE = "{PowerPC} 601 and Alpha 21064: A Tale of Two {RISC}s",
  JOURNAL = ieee:comp,
  YEAR = 1994,
  VOLUME = 27,
  NUMBER = 6,
  MONTH = jun,
  PAGES = "46--58"
}
% Topic: Miscellaneous

@book{Smith:81:RCA, 
author="Burton~J. Smith.", 
title="Architecture and applications of the {HEP} mulitprocessor computer system",
pages="342--349",
booktitle="Readings in computer architecture", 
publisher="Morgan Kaufmann Publishers Inc.",
year="2000",
}

@inproceedings{smo:fra95,
  AUTHOR = "Mark Smotherman and Manoj Franklin",
  TITLE = "Improving {CISC} Instruction Decoding Performance Using a Fill Unit",
  BOOKTITLE = micro95,
  YEAR = 1995,
  PAGES = "219--229"
}
% Topic: Overcoming the decoder bottleneck on a CISC processor like the Pentium pro

@inproceedings{sna:tul02,
  author = {Allan Snavely and Dean M. Tullsen and Geoff Voelker},
  title = {Symbiotic jobscheduling with priorities for a simultaneous multithreading processor},
  booktitle = {SIGMETRICS '02: Proc. of the 2002 ACM SIGMETRICS Int'l. conference on Measurement and modeling of computer systems},
  year = {2002},
  location = {Marina Del Rey, California},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@MISC{snapdragon,
  author = "Qualcomm",
  title = "Snapdragon\texttrademark",
  howpublished = "\\
                  http://www.qualcomm.com/products\_services/chipsets/snapdragon.html",
}
% Topic: Mobile GPU

@INPROCEEDINGS{Snavely:98:supercomputing, 
author={ Snavely, A. and Carter, L. and Boisseau, J. and Majumdar, A. and Kang Su Gatlin and Mitchell, N. and Feo, J. and Koblenz, B.}, 
booktitle={Supercomputing, 1998. SC98. IEEE/ACM Conference on}, 
title={Multi-processor Performance on the Tera MTA}, 
year={1998}, 
month={nov.}, 
volume={}, 
number={}, 
pages={ 4}, 
keywords={ NAS parallel benchmarks; Tera multithreaded architecture; parallelizing compilers; performance evaluation; performance tuning; scalability;}, 
doi={10.1109/SC.1998.10049}, 
ISSN={},}
% TOPIC: GPGPU

@inproceedings{so:moo98, 
  AUTHOR = " Byoungro So and Sungdo Moon and Mary W. Hall USC", 
  TITLE = "Measuring the Effectiveness of Automatic Parallelization in {SUIF}",
  BOOKTITLE = "Int'l. Conf. on Supercomputing",
  YEAR = 1998
} 

@ARTICLE{so:rec88,
  AUTHOR = "Kimming So and Rudolph N. Rechtschaffen",
  TITLE = "Cache Operations by {MRU} change",
  JOURNAL = ieee:toc,
  VOLUME = 37,
  NUMBER = 6,
  YEAR = 1988,
  MONTH = jun,
  PAGES = "700--709"
}

@inproceedings{soa:bon08,
  author = {Soares,, Andr\'{e} Borin and Bonatto,, Alexsandro Cristov\,
    {a}o and Susin,, Altamiro Amadeu},
  title = "{A new march sequence to fit DDR SDRAM test in burst mode}",
  booktitle = {SBCCI '08: Proc. of the 21st annual Symp. on Integrated circuits and system design},
  year = {2008},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{sod:soh97,
  AUTHOR = "A. Sodani and G. S. Sohi",
  TITLE = "Dynamic Instruction Reuse",
  BOOKTITLE = isca97,
  YEAR = 1997
}

@inproceedings{sod:soh98,
  AUTHOR = "A. Sodani and G. S. Sohi",
  TITLE = "Understanding the differences between value prediction and instruction reuse",
  BOOKTITLE = micro98,
  YEAR = 1998,
  PAGES = "205--215"
}

@article{soh93,
  author={Sohi, G.S.},
  journal={IEEE Transactions on Computers}, 
  title={High-bandwidth interleaved memories for vector processors-a simulation study},
  year={1993},
  month={jan},
  pages = {34 -44},
  number = 1,
  volume = 42,
}
% Topic: Vector memory access

@inproceedings{soh:bre95,
  AUTHOR = "Gurindar S. Sohi and Scott E. Breach and T. N. Vijaykumar",
  TITLE = "Multiscalar Processors",
  BOOKTITLE = "ISCA-22", 
  YEAR = 1995, 
  PAGES = "414--425"
}

@inproceedings{soh:fra91,
  AUTHOR = "Gurindar S. Sohi and Manoj Franklin",
  TITLE = "High-Bandwidth Data Memory Systems for Superscalar Processors",
  BOOKTITLE = asplos91, 
  YEAR = 1991, 
  PAGES = "53--62"
}

@inproceedings{sol:lee02,
 AUTHOR="Yan Solihin and Jaejin Lee and Josep Torrellas", 
 TITLE="Using a user-level memory thread for correlation prefetching", 
 BOOKTITLE="Proc. of the 29th annual Int'l. Symp. on Computer Architecture",
 YEAR=2002
}

@inproceedings{som:wen06,
AUTHOR="Stephen Somogyi and Thomas F. Wenisch and Anastassia Ailamaki and Babak Falsafi and Andreas Moshovos",
TITLE="Spatial Memory Streaming",
BOOKTITLE= "ISCA'06",
YEAR=2006
}

@inproceedings{son:kan09,
  author = {Son, Seung Woo and Kandemir, Mahmut and Karakoy, Mustafa and Chakrabarti, Dhruva},
  title = {A compiler-directed data prefetching scheme for chip multiprocessors},
  booktitle = ppopp09,
  year = {2009},
  isbn = {978-1-60558-397-6},
  pages = {209--218},
  location = {Raleigh, NC, USA},
  doi = {http://doi.acm.org/10.1145/1504176.1504208},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{Son:mor07,
 author = {Song, Fengguang and Moore, Shirley and Dongarra, Jack},
 title = {L2 Cache Modeling for Scientific Applications on Chip Multi-Processors},
 booktitle = {Proceedings of the 2007 International Conference on Parallel Processing},
 series = {ICPP '07},
 year = {2007},
 isbn = {0-7695-2933-X},
 pages = {51--},
 url = {http://dx.doi.org/10.1109/ICPP.2007.52},
 doi = {http://dx.doi.org/10.1109/ICPP.2007.52},
 acmid = {1305984},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {architecture, chip multi-processor, cache performance modeling, multi-threaded programming},
}

@inproceedings{son:tom12,
 author = {Song, Fengguang and Tomov, Stanimire and Dongarra, Jack},
 title = {Enabling and scaling matrix computations on heterogeneous multi-core and multi-GPU systems},
 booktitle = {Proceedings of the 26th ACM international conference on Supercomputing},
 series = {ICS '12},
 year = {2012},
} 
% TOPIC: Heterogeneous architecture

@inproceedings{sor:pai98,
  author = {Daniel J. Sorin and Vijay S. Pai and Sarita V. Adve and Mary K. Vernon and David A. Wood},
  title = {Analytic evaluation of shared-memory systems with {ILP} processors},
  booktitle = {ISCA}, 
  year = {1998},
  location = {Barcelona, Spain},
}
% booktitle = {ISCA '98: Proc. of the 25th annual Int'l. Symp. on Computer Architecture},
% publisher = {IEEE Computer Society},
% address = {Washington, DC, USA},

@MISC{spe2006,
TITLE="{Spec CPU 2006}",
AUTHOR = "{Standard Performance Evaluation Corporation}", 
HOWPUBLISHED ="http://www.spec.org/cpu2006",
}

@MANUAL{spec,
  TITLE = "Welcome to {SPEC}",
  ORGANIZATION = "The Standard Performance Evaluation Corporation",
  NOTE = "http://www.specbench.org/",
}
% Reference to the SPEC benchmarks.  Eric Hao used the
% same one.  This is the best I could come up with.  (JWS)

	
@MISC{specomp,
  TITLE="{Spec OMP}",
  AUTHOR = "{Standard Performance Evaluation Corporation}", 
  HOWPUBLISHED ="http://www.spec.org/omp/",
}

@MISC{speedstep,
  TITLE="{Enhanced Intel SpeedStep Technology for the Intel Pentium M Processor--White Paper}",
  ORGANIZATION="Intel",
  Month="March",
  YEAR = 2004, 
}

@inproceedings{splash,
  author = {Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh and Anoop Gupta},
  title = {The SPLASH-2 Programs: Characterization and Methodological Considerations},
  year = {1995},
}

@inproceedings{spr:abr05,
  AUTHOR = "Lawrence Spracklen and Santosh G. Abraham",
  TITLE = "Chip Multithreading: Opportunities and Challenges",
  BOOKTITLE = "HPCA-11",
  YEAR = 2005,
}

@inproceedings{spr:car02,
  AUTHOR = "Eric Sprangle and Doug Carmean",
  TITLE = "Increasing Processor Performance by Implementing Deeper Pipelines",
  BOOKTITLE = "ISCA-29",
  YEAR = 2002
}
%PAGES = "25--34",

@inproceedings{spr:cha97,
  AUTHOR = "Eric Sprangle and Robert S. Chappell and Mitch Alsup and Yale N. Patt",
  TITLE = "The Agree Predictor: A Mechanism for Reducing Negative
		  Branch History Interference",
  BOOKTITLE = isca97,
  YEAR = 1997
}

@inproceedings{spr:pat94,
  AUTHOR = "Eric Sprangle and Yale Patt",
  TITLE = "Facilitating Superscalar Processing via a Combined Static/Dynamic
	   Register Renaming Scheme",
  BOOKTITLE = micro94,
  YEAR = 1994,
  PAGES = "143--147"
}
% Topic: 
% Static tag reference.

@inproceedings{sri:eus94,
  AUTHOR = "Amitabh Srivastava and Alan Eustace",
  TITLE = "{ATOM}: A system for building customized program analysis tools",
  BOOKTITLE = acm:pldi94,
  YEAR = 1994,
  PAGES = "196--205"
}
% Topic: ATOM

@INPROCEEDINGS{sri:kan09, 
  author={Srikantaiah, S. and Kandemir, M. and Qian Wang}, 
  booktitle=micro09,
  title={SHARP control: Controlled shared cache management in chip multiprocessors}, 
  year={2009}, 
  month={dec.}, 
  volume={}, 
  number={}, 
  pages={517 -528}, 
  keywords={QoS;SHARP control;adaptive control;cache partitioning scheme;chip multiprocessors;controlled shared cache management;formal control theory;formal feedback control;full system simulator;high performance computing systems;level cache space utilization;on-chip last level cache;quality of service;service level agreements;virtualization environments;adaptive control;cache storage;feedback;microprocessor chips;quality of service;storage management chips;}, 
  doi={}, 
  ISSN={1072-4451},
}

@inproceedings{sri:leb98,
  author = {Srikanth T. Srinivasan and Alvin R. Lebeck},
  booktitle = micro98,
  interhash = {b759884a3b6b0dc25e087d86824274d5},
  intrahash = {2c16a3d6b1eaffe483feb382b6b1f4a9},
  pages = {148--159},
  title = {Load Latency Tolerance in Dynamically Scheduled Processors.},
  url = {http://dblp.uni-trier.de/db/conf/micro/micro98.html#SrinivasanL98},
  year = 1998,
  keywords = {dblp},
  ee = {http://portal.acm.org/citation.cfm?id=290940.290973},
  added-at = {2006-03-14T00:00:00.000+0100},
  description = {dblp},
  biburl = {http://www.bibsonomy.org/bibtex/22c16a3d6b1eaffe483feb382b6b1f4a9/dblp},
  date = {2006-03-14},
  publisher = {IEEE Computer Society Press},
  address = {Los Alamitos, CA, USA},
}

@inproceedings{sri:mut07,
  author = {Santhosh Srinath and Onur Mutlu and Hyesoon Kim and Yale N. Patt},
  title = {Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers},
  booktitle = hpca07,
  year = {2007},
  pages = {63--74},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{sri:raj04, 
 AUTHOR = "Srikanth T. Srinivasan and Ravi Rajwar and Haitham Akkary and Amit Gandhi and Mike Upton", 
 TITLE = "Continual flow pipelines", 
 BOOKTITLE = "ASPLOS-XI", 
 YEAR = 2004,
}

@TECHREPORT{sri:tys99,
   AUTHOR = "Viji Srinivasan and Gary S. Tyson and Edward S. Davidson",
   TITLE = "A Static Filter for Reducing Prefetch Traffic",
   INSTITUTION = "University of Michigan Technical Report",
   NUMBER = "{CSE-TR-400-99}",		  
   YEAR = 1999,
}

@MISC{Sri:zha09,
    author = {Sadagopan Srinivasan and Li Zhao and Brinda Ganesh and Bruce Jacob and Mike Espig and Ravi Iyer},
    title = {CMP Memory Modeling: How Much Does Accuracy Matter?},
     booktitle = {MoBS}, 
    year = {2009}
}

@MISC{sse,
  AUTHOR = "{Intel}", 
  TITLE =  "{Intel AVX}: New Frontiers in Performance Improvements and Energy Efficiency",
  ORGANIZATION = "Intel",
  HOWPUBLISHED = "\\
                  http://software.intel.com/en-us/articles/intel-avx-new-frontiers-in-performance-improvements-and-energy-efficiency/"
}

@MISC{sst,
  title = "{SST}",
  author="{Sandia National Laboratories}",
  HOWPUBLISHED="{http://sst.sandia.gov}"
}

@MISC{sst-google,
  title = "{SST}",
  author="{Sandia National Laboratories}",
  HOWPUBLISHED="{http://code.google.com/p/sst-simulator}"
}

% BOOKTITLE = "Proc. of the 11th Int'l. conference on Architectural support for programming languages and operating systems"
@inproceedings{sta:bro00,
  AUTHOR = "Jared Stark and Mary D. Brown and Yale N. Patt",
  TITLE = "On Pipelining Dynamic Instruction Scheduling Logic",
  BOOKTITLE = micro00,
  YEAR = 2000
}

@inproceedings{sta:eve98,
  AUTHOR = "Jared Stark and Marius Evers and Yale N. Patt",
  TITLE = "Variable Length Path Branch Prediction",
  BOOKTITLE = asplos98,
  PAGES = "170--179",
  YEAR = 1998
}

@inproceedings{sta:rac97,
  AUTHOR = "J. Stark and P. Racunas and Y. N. Patt",
  TITLE = "Reducing the Performance Impact of Instruction Cache Misses by 
           Writing Instructions into the Reservation Stations Out-of-Order",
  BOOKTITLE = micro97,
  PAGES = "34--43",
  YEAR = 1997
}

@article{sta:tra07,
  author = {Kyriakos Stavrou and Pedro Trancoso},
  title = {Thermal-aware scheduling for future chip multiprocessors},
  journal = {EURASIP Journal on Embedded Systems},
  volume = {1},
  year = {2007},
}
% Topic: Thermal-microarchitecture

@article{ste:col00,
  author = {Steffan, J. Greggory and Colohan, Christopher B. and Zhai, Antonia and Mowry, Todd C.},
  title = {A scalable approach to thread-level speculation},
  journal = {SIGARCH Comput. Archit. News},
  volume = {28},
  number = {2},
  year = {2000},
  issn = {0163-5964},
  pages = {1--12},
  doi = {http://doi.acm.org/10.1145/342001.339650},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@ARTICLE{sto:coc91,
  AUTHOR = "Harold S. Stone and John Cocke",
  TITLE = "Computer Architecture in the 1990s",
  JOURNAL = ieee:comp,
  YEAR = 1991,
  MONTH = sep,
  PAGES = "30--38"
}
% Topic: Miscellaneous

@inproceedings{str:gro10,
 author = {Stratton, John A. and Grover, Vinod and Marathe, Jaydeep and Aarts, Bastiaan and Murphy, Mike and Hu, Ziang and Hwu, Wen-mei W.},
 title = {Efficient compilation of fine-grained SPMD-threaded programs for multicore CPUs},
 booktitle = {Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization},
 series = {CGO '10},
 year = {2010},
 isbn = {978-1-60558-635-9},
 location = {Toronto, Ontario, Canada},
 pages = {111--119},
 numpages = {9},
 url = {http://doi.acm.org/10.1145/1772954.1772971},
 doi = {10.1145/1772954.1772971},
 acmid = {1772971},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CPU, CUDA, SPMD, multicore},
}

@TECHREPORT{str:rod12,
  AUTHOR = "Stratton, John; Rodrigues, Christopher I.; Sung, Ray; Obeid, Nady; Chang, Li-Wen; Anssari, Nasser; Liu, Daniel; Hwu, Wen-mei",
  TITLE = "Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing",
  INSTITUTION = "University of Illinois, Urbana-Champaign",
  YEAR = 2012,
  NUMBER = "IMPACT-12-01",
  MONTH = march
}

@incollection{str:sto08,
 author = {Stratton, John A. and Stone, Sam S. and Hwu, Wen-Mei W.},
 chapter = {MCUDA: An Efficient Implementation of CUDA Kernels for Multi-core CPUs},
 title = {Languages and Compilers for Parallel Computing},
 editor = {Amaral, Jos{\'e} Nelson},
 year = {2008},
 isbn = {978-3-540-89739-2},
 pages = {16--30},
 numpages = {15},
 url = {http://dx.doi.org/10.1007/978-3-540-89740-8_2},
 doi = {10.1007/978-3-540-89740-8_2},
 acmid = {1485703},
 publisher = {Springer-Verlag},
 address = {Berlin, Heidelberg},
}

@inproceedings{stu:kas10,
  author = {Stuecheli, Jeffrey and Kaseridis, Dimitris and Daly, David and Hunter, Hillery C. and John, Lizy K.},
  title = {The Virtual Write Queue: Coordinating DRAM and Last-Level Cache Policies},
  booktitle = isca10,
  series = {ISCA '10},
  year = {2010},
  isbn = {978-1-4503-0053-7},
  location = {Saint-Malo, France},
  pages = {72--82},
  numpages = {11},
  acmid = {1815972},
  publisher = {ACM},
  address = {New York, NY, USA},
} 

@ARTICLE{stu:owe11,
   author = {{Stuart}, J.~A. and {Owens}, J.~D.},
    title = "{Efficient Synchronization Primitives for GPUs}",
  journal = {ArXiv e-prints},
archivePrefix = "arXiv",
   eprint = {1110.4623},
 primaryClass = "cs.OS",
 keywords = {Computer Science - Operating Systems, Computer Science - Distributed, Parallel, and Cluster Computing, Computer Science - Data Structures and Algorithms, Computer Science - Graphics, D.4.1, I.3.2},
     year = 2011,
    month = oct,
   adsurl = {http://adsabs.harvard.edu/abs/2011arXiv1110.4623S},
  adsnote = {Provided by the SAO/NASA Astrophysics Data System}
}

@inproceedings{su:liu01,
  author = {Su, Haihua and Liu, Frank and Devgan, Anirudh and Acar, Emrah and Nassif, Sani},
  title = {Full chip leakage estimation considering power supply and temperature variations},
  booktitle = {ISLPED},
  year = {2003},
}

@inproceedings{sub:bra09,
  author = {Samantika Subramaniam and Anne Bracy and Hong Wang and Gabriel H. Loh},
  booktitle = hpca09,
  interhash = {310313e516bebf54c8c7b736d0135a26},
  intrahash = {8a9d9812f823510eddc6f1c385e29bcc},
  pages = {419--430},
  publisher = {IEEE Computer Society},
  title = {Criticality-based optimizations for efficient load processing.},
  url = {http://dblp.uni-trier.de/db/conf/hpca/hpca2009.html#SubramaniamBWL09},
  year = 2009,
  keywords = {dblp},
  ee = {http://dx.doi.org/10.1109/HPCA.2009.4798280},
  added-at = {2009-03-19T00:00:00.000+0100},
  description = {dblp},
  biburl = {http://www.bibsonomy.org/bibtex/28a9d9812f823510eddc6f1c385e29bcc/dblp},
  date = {2009-03-19},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{Suh:dev01, 
 author = {Suh, G. Edward and Devadas, Srinivas and Rudolph, Larry},
 title = {Analytical cache models with applications to cache partitioning},
 booktitle = {Proceedings of the 15th international conference on Supercomputing},
 series = {ICS '01},
 year = {2001},
 isbn = {1-58113-410-X},
 location = {Sorrento, Italy},
 pages = {1--12},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/377792.377797},
 doi = {http://doi.acm.org/10.1145/377792.377797},
 acmid = {377797},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@INPROCEEDINGS{suh:dev02,
author={Suh, G.E. and Devadas, S. and Rudolph, L.},
booktitle={High-Performance Computer Architecture, 2002. Proceedings. Eighth International Symposium on}, title={A new memory monitoring scheme for memory-aware scheduling and partitioning},
year={2002},
month={feb.},
volume={},
number={},
pages={ 117 - 128},
keywords={ LRU replacement policy; cache hits; cache miss-rate; cache size; marginal-gain counters; memory monitoring; memory-aware scheduling; partitioning; cache storage; monitoring; real-time systems; scheduling; storage management;},
doi={10.1109/HPCA.2002.995703},
ISSN={1530-0897 },}

@article{suh:rud04,
  author = {G. Edward Suh and Larry Rudolph and Srinivas Devadas},
  journal = {The Journal of Supercomputing},
  number = 1,
  pages = {7-26},
  title = {Dynamic Partitioning of Shared Cache Memory.},
  volume = 28,
  year = 2004,
  keywords = {dblp},
}

@inproceedings{sul:mut09,
 author = {Suleman, M. Aater and Mutlu, Onur and Qureshi, Moinuddin K. and Patt, Yale N.},
 title = {Accelerating critical section execution with asymmetric multi-core architectures},
 booktitle = asplos09,
 year = {2009},
 isbn = {978-1-60558-406-5},
 location = {Washington, DC, USA},
 pages = {253--264},
 numpages = {12},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cmp, critical sections, heterogeneous cores, locks, multi-core, parallel programming},
}

@inproceedings{sul:qur08,
 author = {Suleman, M. Aater and Qureshi, Moinuddin K. and Patt, Yale N.},
 title = {Feedback-driven threading: power-efficient and high-performance execution of multi-threaded workloads on CMPs},
 booktitle = {Proceedings of the 13th international conference on Architectural support for programming languages and operating systems},
 series = {ASPLOS XIII},
 year = {2008},
 isbn = {978-1-59593-958-6},
 location = {Seattle, WA, USA},
 pages = {277--286},
 numpages = {10},
 url = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1346281.1346317},
 doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1346281.1346317},
 acmid = {1346317},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CMP, bandwidth, multi-threaded, synchronization},
}

@INPROCEEDINGS{suo:yan08,
  author={Guang Suo and Xuejun Yang and Guanghui Liu and Junjie Wu and Kun Zeng and Baida Zhang and Yisong Lin}, 
  booktitle={ICHIT'08},
  title={{IPC}-Based Cache Partitioning: An IPC-Oriented Dynamic Shared Cache Partitioning Mechanism}, 
  year={2008}, 
  month={aug.}, 
  volume={}, 
  number={}, 
  pages={399 -406}, 
  keywords={chip multiprocessor;dynamic shared cache partitioning;optimal cache partitioning;shared cache structure;utility-based cache partition;cache storage;shared memory systems;}, 
  doi={10.1109/ICHIT.2008.164}, 
  ISSN={},
}

@article{superlu,
  author = {James W. Demmel and John R. Gilbert and Xiaoye S. Li}, 
  title = {An Asynchronous Parallel Supernodal Algorithm for Sparse Gaussian Elimination}, 
  journal = {SIAM J. Matrix Analysis and Applications}, 
  year = {1999}, 
  volume = {20}, 
  number = {4},    
  pages = {915--952} 
} 

@MISC{sus71a,
  author = "Edward H. Sussenguth",
  title = "Instruction Control Sequence",
  howpublished = "U.S. Patent Number 3,559,183",
  year = 1971,
}

@inproceedings{swa:pat02,
  author = {Swaminathan, Vishnu and Schweizer, Charles B. and Chakrabarty, Krishnendu and Patel, Amil A.},
  title = {Experiences in Implementing an Energy-Driven Task Scheduler in RT-Linux},
  booktitle = {RTAS '02: Proc. of the Eighth IEEE Real-Time and Embedded Technology and Applications Symp. (RTAS'02)},
  year = {2002},
}

@MANUAL{sysmark,
  TITLE = "BAPCo",
  ORGANIZATION = "BAPCo Benchmarks",
  NOTE = "http://www.bapco.com/",
}

@MISC{tal94,
  AUTHOR = "Adam R. Talcott",
  YEAR = 1994,
  MONTH = jun,
  NOTE = "Personal communication"
}
% Adam explains why his simulations incorrectly showed that branch 
% predictors with speculative updated history registers degrade in
% prediction accuracy as the number of unresolved branches increases.

@inproceedings{tal:nem95,
  AUTHOR = "Adam R. Talcott and  Mario Nemirovsky and Roger C. Wood",
  TITLE = "The Influence of Branch Prediction Table Interference on
		  Branch Prediction Scheme Performance",
  BOOKTITLE = pact95,
  YEAR = 1995
}
% Topic: Branch prediction.

@inproceedings{tal:yam94,
  AUTHOR = "Adam R. Talcott and Wayne Yamamoto and Mauricio
		  J. Serrano and Roger C. Wood and Mario Nemirovsky",
  TITLE = "The Impact of Unresolved Branches on Branch Prediction
		  Scheme Performance",
  BOOKTITLE = isca94,
  YEAR = 1994,
  PAGES = "12--21"
}
% Topic: Branch prediction.

@INPROCEEDINGS{tan:gos11, 
author={Jingweijia Tan and Goswami, N. and Tao Li and Xin Fu}, 
booktitle={Workload Characterization (IISWC), 2011 IEEE International Symposium on}, title={Analyzing soft-error vulnerability on GPGPU microarchitecture}, 
year={2011}, 
month={nov.}, 
volume={}, 
number={}, 
pages={226 -235}, 
keywords={CMOS processing technology;GPGPU design;GPGPU microarchitecture;GPGPU reliability;GPGPU-SODA;architectural optimization;comprehensive resiliency;computational throughput;data parallel application;dynamic warp formation;error detection;general-purpose computation;graphic processing unit;graphics processing;soft error rate;soft-error vulnerability;software dependability analysis;structure vulnerability;warp scheduling policy;workload characteristics;CMOS integrated circuits;error statistics;graphics processing units;}, 
doi={10.1109/IISWC.2011.6114182}, 
ISSN={},}

@BOOK{tan:woo06,
  AUTHOR = "Andrew S. Tanembaum and Albert S. Woodhull",
  TITLE = "Operating Systems Design and Implementation, Third Edition",
  PUBLISHER = "Prentice Hall",
  YEAR  = 2006
}
%Parallelization performance

@MISC{tar06,
  AUTHOR = "David Tarditi",
  YEAR = 2006,
  MONTH = nov,
  NOTE = "Personal communication"
}

@inproceedings{tar:men09,
 author = {Tarjan, David and Meng, Jiayuan and Skadron, Kevin},
 title = {Increasing memory miss tolerance for SIMD cores},
 booktitle = {Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis},
 series = {SC '09},
 year = {2009},
 isbn = {978-1-60558-744-8},
 location = {Portland, Oregon},
 pages = {22:1--22:11},
 articleno = {22},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1654059.1654082},
 doi = {10.1145/1654059.1654082},
 acmid = {1654082},
 publisher = {ACM},
 address = {New York, NY, USA},
}
% Topic: GPU prefetch

@article{tar:pur06,
  author = {David Tarditi and Sidd Puri and Jose Oglesby},
  title = {Accelerator: using data parallelism to program GPUs for general-purpose uses},
  journal = {SIGPLAN Not.},
  volume = {41},
  number = {11},
  year = {2006},
  issn = {0362-1340},
  pages = {325--335},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{Tarditi:asplos:06, 
  author = {David Tarditi and Sidd Puri and Jose Oglesby},
  title = {Accelerator: using data parallelism to program GPUs for general-purpose uses},
  journal = {SIGPLAN Not.},
  volume = {41},
  number = {11},
  year = {2006},
  issn = {0362-1340},
  pages = {325--335},
  publisher = {ACM},
  address = {New York, NY, USA},
}
% TOPIC: GPGPU

@ARTICLE{tas:eph92,
  author={Tassiulas, L. and Ephremides, A.}, 
  journal={Automatic Control, IEEE Transactions on}, 
  title={Stability properties of constrained queueing systems and scheduling policies for maximum throughput in multihop radio networks}, 
  year={1992}, 
  month=dec, 
  volume={37}, 
  number={12}, 
  keywords={concurrent database;constrained queueing systems;interdependent servers;maximum throughput;multihop radio networks;parallel processing systems;scheduling policies;server activation;stability;queueing theory;radio networks;scheduling;stability;}, 
  doi={10.1109/9.182479}, 
  ISSN={0018-9286},
}

@book{tau:nin01,
  author = {Taur, Yuan and Ning, Tak H.},
  title = {Fundamentals of modern VLSI devices},
  year = {1998},
  publisher = {Cambridge University Press},
}

@inproceedings{tay:lee03,
 author = {Taylor, Michael Bedford and Lee, Walter and Amarasinghe, Saman and Agarwal, Anant},
 title = {Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architectures},
 booktitle = {Proceedings of the 9th International Symposium on High-Performance Computer Architecture},
 series = {HPCA '02},
 year = {2003},
 pages = {341--},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@article{tay:li11,
 author = {Taylor, Ryan and Li, Xiaoming},
 title = {Software-based branch predication for AMD GPUs},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {September 2010},
 volume = {38},
 number = {4},
 month = jan,
 year = {2011},
} 
% TOPIC: Software

@MISC{TBB,
  AUTHOR = "{Intel Corporation}",
  TITLE =  "Intel Threading Building Blocks",
  ORGANIZATION = "",
  HOWPUBLISHED = "{http://threadingbuildingblocks.org/}"
}

@INBOOK{tbb_book,
        AUTHOR = "J. Reinders",
        TITLE = "Intel Threading Building Blocks",
	PUBLISHER = "O'Reilly",
        Month = "July",
	YEAR = "2007"
}

@MISC{tegra,
  author = "{NVIDIA Cooperation}",
  title = "{Tegra\texttrademark}",
  howpublished = "http://www.nvidia.com/page/handheld.html",
}
% Topic: Mobile GPU

@inproceedings{teo:tor08,
  author = {Teodorescu, Radu and Torrellas, Josep},
  title = {Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors},
  booktitle = {ISCA '08: Proc. of the 35th Int'l. Symp. on Computer Architecture},
  year = {2008},
}

@inproceedings{thi:cha07, 
  author = {Thies, William and Chandrasekhar, Vikram and Amarasinghe, Saman},
  title = {A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs},
  booktitle = {MICRO '07: Proc. of the 40th Annual IEEE/ACM Int'l. Symp. on Microarchitecture},
  year = {2007},
  isbn = {0-7695-3047-8},
  pages = {356--369},
  doi = {http://dx.doi.org.www.library.gatech.edu:2048/10.1109/MICRO.2007.7},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}
% Topic: Prospector

@BOOK{tho70,
  AUTHOR = "James E. Thornton",
  TITLE = "Design of a Computer: The Control Data 6600",
  PUBLISHER = "Foresman Press",
  YEAR = 1970
}

@MANUAL{ThreadChecker,
TITLE = "Intel Thread Checker",
ORGANIZATION = "Intel Corporation",
NOTE="\url{http://www.intel.com/software/products}",
}

@MANUAL{timesten,
  TITLE = "TimesTen",
  ORGANIZATION = "TimesTen, Inc.",
  NOTE = "http://www.timesten.com/"
}
% Reference for the TimesTen benchmark

@inproceedings{tir:lee90,
  AUTHOR = "P. Tirumalai and M. Lee and M. Schlanskar",
  TITLE = "Parallelization of Loops with Exits on Pipelined Architectures",
  BOOKTITLE = super90,
  YEAR = 1990,
}
% Topic: ILP optimizations
% Reference for instruction promotion/merge multiple exits into one.

@ARTICLE{tom67,
  AUTHOR = "R. M. Tomasulo",
  TITLE = "An Efficient Algorithm for Exploiting Multiple Arithmetic Units",
  JOURNAL = ibm:jrd,
  YEAR = 1967,
  VOLUME = 11,
  PAGES = "25--33",
  MONTH = jan
}
% Topic: Dynamicly Scheduled Machines
% Describes one of the first OOO machines built and tag forwarding
% scheme.

@inproceedings{top:gon97,
  AUTHOR = "Nigel Topham and Antonio Gonz{\'{a}}lez Jos{\'{e}} Gonz{\'{a}}lez",
  TITLE = "The Design and Performance of a Conflict-avoiding Cache",
  BOOKTITLE = micro97,
  PAGES = "71--80",
  YEAR = 1997
}

@article{top:har02,
  author = {Haluk Topcuouglu and Salim Hariri and Min-you Wu},
  title = {Performance-Effective and Low-Complexity Task Scheduling for Heterogeneous Computing},
  journal = {IEEE Trans. Parallel Distrib. Syst.},
  volume = {13},
  number = {3},
  year = {2002},
  publisher = {IEEE Press},
  address = {Piscataway, NJ, USA},
}

@inproceedings{tor:xia95,
  AUTHOR = "Josep Torrellas and Chun Xia and Russell Daigle",
  TITLE = "Optimizing Instruction Cache Performance for
           Operating System Intensive Workloads",
  BOOKTITLE = hpca95,
  YEAR = 1995,
  PAGES = "360--369"
}

@inproceedings{tou:wan09,
 AUTHOR = "Georgios Tournavitis and Zheng Wang and Bjorn Franke and Michael O'Boyle",
 TITLE      = "Towards a Holistic Approach to Auto-Parallelization Integrating Profile-Driven Parallelism Detection and Machine-Learning Based Mapping", 
 BOOKTITLE  = "PLDI",
 YEAR       = 2009 
}

@MANUAL{tpc,
  TITLE = "Transaction Processing Performance Council",
  ORGANIZATION = "TPC Benchmarks",
  NOTE = "http://www.tpc.org/information/benchmarks.asp",
}

@MISC{TPTP,
  AUTHOR = "{Eclipse Foundation, Inc.}",
  TITLE =  "Eclipse Test \& Performance Tools Platform Project",
  ORGANIZATION = "",
  HOWPUBLISHED = "{http://www.eclipse.org/tptp/}"
}

@inproceedings{truscan,
  AUTHOR = "Sanjay Bhansali and Wen-Ke Chen and Stuart De Jong and Andrew Edwards and Milenko Drinic and Darek Mihocka and Joe Chau",
  TITLE = "Framework for Instruction-level Tracing and Analysis of Programs",
  BOOKTITLE = "VEE", 
  YEAR = 2006
}

@article{tsa:hua99,
  author = {Tsai, Jenn-Yaun and Huang, Jian and Amlo, Christoffer and Lilja, David J. and Yew, Pen-Chung},
  title = {The Superthreaded Processor Architecture},
  journal = {IEEE Trans. Comput.},
  volume = {48},
  number = {9},
  year = {1999},
  issn = {0018-9340},
  pages = {881--902},
  doi = {http://dx.doi.org/10.1109/12.795219},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}

@inproceedings{tse:asa00,
  author={Tseng, J.H. and Asanovic, K.},
  booktitle={Integrated Circuits and Systems Design, 2000. Proceedings. 13th Symposium on},
  title={Energy-efficient register access},
  year={2000},
  month={},
  volume={},
  number={},
  pages={377 -382},
  ISSN={},
}

@INPROCEEDINGS{tse:pat08,
author={Tseng, F. and Patt, Y.N.},
booktitle={Computer Architecture, 2008. ISCA '08. 35th International Symposium on}, 
title={Achieving Out-of-Order Performance with Almost In-Order Complexity},
year={2008},
month={june},
}

@article{tso:luk11,
 author = {Tsoi, Kuen Hung and Luk, Wayne},
 title = {Power profiling and optimization for heterogeneous multi-core systems},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {September 2011},
 volume = {39},
 number = {4},
 month = dec,
 year = {2011},
} 
% TOPIC: Power related 

@article{tso:tse10,
 author = {Tsoi, Kuen Hung and Tse, Anson H.T. and Pietzuch, Peter and Luk, Wayne},
 title = {Programming framework for clusters with heterogeneous accelerators},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {September 2010},
 volume = {38},
 number = {4},
 month = jan,
 year = {2011},
} 
% TOPIC: Software

@inproceedings{tul:bro01,
  author = {Tullsen, Dean M. and Brown, Jeffery A.},
  title = {Handling Long-Latency Loads in a Simultaneous Multithreading Processor},
  booktitle = {MICRO 34: Proc. of the 34th annual ACM/IEEE Int'l. Symp. on Microarchitecture},
  year = {2001},
  isbn = {0-7695-1369-7},
  pages = {318--327},
}

@inproceedings{tul:egg95,
  AUTHOR = "Dean M. Tullsen and Susan J. Eggers and Henry M. Levy",
  TITLE = "Simultaneous Multithreading: Maximizing On-Chip Parallelism",
  BOOKTITLE = "ISCA-22",
  YEAR = 1995,
  PAGES = "392--403"
}

@inproceedings{tul:egg96,
  AUTHOR = "Dean M. Tullsen and Susan J. Eggers and Joel S. Emer and Henry M. Levy",
  TITLE = "{Exploiting Choice: Instruction Fetch and Issue on an Implementable
           Simultaneous Multithreading Processor}",
  BOOKTITLE = isca96,
  YEAR = 1996,
  PAGES = "191--202"
}

@MISC{tuningfermi,
  AUTHOR = "NVIDIA",
  TITLE =  "Tuning CUDA applications for fermi",
  HOWPUBLISHED = "http://developer.nvidia.com/",
}

@inproceedings{tys94,
  AUTHOR = "Gary Scott Tyson",
  TITLE = "The Effects of Predication on Branch Prediction",
  BOOKTITLE = micro94,
  YEAR = 1994
}
%PAGES = "196--206"
% Topic: Predicated Execution
% Studied the performance benefit of predicating all short forward
% branches.  Did not check for predication hazards, assumed simple
% model for calculating branch penalty.

@inproceedings{tys:aus97,
  AUTHOR = "Gary Scott Tyson and Todd M. Austin",
  TITLE = "Improving the Accuracy and Performance of Memory Communication Through Renaming",
  BOOKTITLE = micro97,
  YEAR = 1997,
}

@inproceedings{tys:far95,
  AUTHOR = "G. Tyson and M. Farrens and J. Matthews and A. Pleszkun",
  TITLE = "A New Approach to Cache Management",
  BOOKTITLE = micro95,
  YEAR = 1995,
}

%
% U authors
%		  
@inproceedings{uhl:nag95,
  AUTHOR = "Uhlig, R. and Nagle, D and Mudge, T. and Sechrest, S. and Emer, J.",
  TITLE = "Instruction Fetching: Coping with Code Bloat",
  BOOKTITLE = "ISCA-22",
  YEAR = 1995,
  PAGES = ""
}		  

@BOOK{uht05,
AUTHOR = "Augustsus K.Uht",
TITLE  = "Multipath Execution",
BOOKTITLE = "Speculative Execution in High Performance Computer Architectures",
PUBLISHER =" CRC PRESS",
YEAR = 2005,
PAGES = "Chapter 6"
}

@inproceedings{uht:sin95,
  AUTHOR = "A. Uht and  V. Sindagi",
  TITLE = "Disjoint Eager Execution: An Optimal Form of Speculative Execution",
  BOOKTITLE = "ISCA-22",
  YEAR = 1995,
  PAGES = "313--325"
}

@inproceedings{uht:vac05,
  author = {A. K. Uht and R. J. Vaccaro},
  title = {TEAPC: Temperature Adaptive Computing in a Real PC},
  booktitle = {Second Workshop on Temperature-Aware Computer Systems in conjunction with ISCA-32},
  year = {2005},
}

@MANUAL{UltraSPARC,
  TITLE = "The {UltraSPARC$^{(TM)}$} Processor---Technology White Paper",
  ORGANIZATION = "Sun Microsystems, Inc.",
}

@inproceedings{vaj:mit97,
  AUTHOR = "Sriram Vajapeyam and Tulika Mitra",
  TITLE = "Improving Superscalar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences",
  BOOKTITLE = isca97,
  YEAR = 1997,
  PAGES = "1--12"
}

@article{val90,
 author = {Valiant, Leslie G.},
 title = {A bridging model for parallel computation},
 journal = {Commun. ACM},
 issue_date = {Aug. 1990},
 volume = {33},
 number = {8},
 month = aug,
 year = {1990},
 issn = {0001-0782},
 pages = {103--111},
 numpages = {9},
 url = {http://doi.acm.org/10.1145/79173.79181},
 doi = {10.1145/79173.79181},
 acmid = {79181},
 publisher = {ACM},
 address = {New York, NY, USA},
} 
% TOPIC: GPGPU

@inproceedings{val:lan92,
  author = {Mateo Valero and Tom\'{a}s Lang and Jos\'{e} M. Llaber\'{\i}a and Montse Peiron and Eduard Ayguad\'{e} and Juan J. Navarra},
  title = {Increasing the number of strides for conflict-free vector access},
  booktitle = "ISCA-19",
  year = {1992},
  isbn = {0-89791-509-7},
  location = {Queensland, Australia},
  pages = {372--381},
  numpages = {10},
  url = {http://doi.acm.org/10.1145/139669.140400},
  doi = {http://doi.acm.org/10.1145/139669.140400},
  acmid = {140400},
  publisher = {ACM},
  address = {New York, NY, USA},
}
% Topic: GPU memory scheduling

@article{van:lil00,
  author = {Steven P. Vanderwiel and David J. Lilja},
  title = {Data prefetch mechanisms},
  journal = {ACM Computing Surveys},
  volume = {32},
  number = {2},
  year = {2000},
  issn = {0360-0300},
  pages = {174--199},
  doi = {http://doi.acm.org/10.1145/358923.358939},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@ARTICLE{vas:bla94,
  AUTHOR = "Stamatis Vassiliadis and Bart Blaner and Richard J. Eickemeyer",
  TITLE = "SCISM:A scalable compound instruction set machine",
  JOURNAL = ibm:jrd,
  YEAR = 1994,
  VOLUME = 38,
  PAGES = "59--78"
}

@ARTICLE{vas:phi94,
  AUTHOR = "S. Vassiliadis and J.  Phillips and B. Blanner",
  TITLE = "Interlock collapsing alu's",
  JOURNAL = ieee:toc,
  VOLUME = 38,
  NUMBER = 1,
  YEAR = 1994,
  MONTH = "january",
  PAGES = "825--839"
}

@INPROCEEDINGS{ven:ahn09,
author={Venkata, S.K. and Ahn, I. and Donghwan Jeon and Gupta, A. and Louie, C. and Garcia, S. and Belongie, S. and Taylor, M.B.},
booktitle={Workload Characterization, 2009. IISWC 2009. IEEE International Symposium on}, title={SD-VBS: The San Diego Vision Benchmark Suite},
year={2009},
month={oct.},
volume={},
number={},
pages={55 -64},
keywords={C language;MATLAB;SD-VBS;San Diego Vision Benchmark Suite;computer vision;many-core processors;multi-core processors;benchmark testing;computer vision;},
doi={10.1109/IISWC.2009.5306794},
ISSN={},}

@article{ven:fra05,
  author = {Venkatachalam, Vasanth and Franz, Michael},
  title = {Power reduction techniques for microprocessor systems},
  journal = {ACM Comput. Surv.},
  volume = {37},
  number = {3},
  year = {2005},
  issn = {0360-0300},
  pages = {195--237},
}

@TECHREPORT{ven:mas07,
AUTHOR="David Vengerov and Lykomidis Mastroleon and  Declan Murphy and  Nick Bambos",
TITLE="Adaptive Data-Aware Utility-Based Scheduling in Resource-Constrained Systems",
INSTITUTION="Sun Microsystem",
YEAR= 2007,
NUMBER="TR-2007-16",
}

@MANUAL{vfanalyst_ref,
TITLE = "{vfAnalyst: Analyze your sequential C code to create an optimized parallel implementation}",
ORGANIZATION = "{VectorFabrics}",
NOTE = "\url{http://www.vectorfabrics.com/}"
}
% Topic: Prospector

@MISC{via_c7, 
  TITLE = "{VIA C7 Processors}",
  AUTHOR = "{VIA}",
  HOWPUBLISHED = "http://www.via.com.tw/en/products/processors/c7/"
}

@MISC{visualprofiler,
  AUTHOR = "{NVIDIA Corporation}",
  TITLE =  "{NVIDIA Visual Profiler}",
  HOWPUBLISHED = "{http://developer.nvidia.com/content/nvidia-visual-profiler}",
}

@inproceedings{vol:dem08,
 author = {Volkov, Vasily and Demmel, James W.},
 title = {Benchmarking GPUs to tune dense linear algebra},
 booktitle = {Proceedings of the 2008 ACM/IEEE conference on Supercomputing},
 series = {SC '08},
 year = {2008},
 isbn = {978-1-4244-2835-9},
 location = {Austin, Texas},
 pages = {31:1--31:11},
 articleno = {31},
 numpages = {11},
 url = {http://dl.acm.org/citation.cfm?id=1413370.1413402},
 acmid = {1413402},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
}

@techreport{vol:vas08,
  Author = {Volkov, Vasily and Demmel, James},
  Title = {LU, QR and Cholesky Factorizations using Vector Capabilities of GPUs},
  Institution = {EECS Department, University of California, Berkeley},
  Year = {2008},
  Month = {May},
  Number = {UCB/EECS-2008-49}
}
% GPUMETRIC

@MANUAL{volano,
  TITLE = "Volano",
  ORGANIZATION = "Java benchmarks - VolanoMark",
  NOTE = "http://www.volano.com/benchmarks.html",
}

@MISC{VSTS,
  AUTHOR = "{Microsoft Corporation}",
  TITLE =  "Visual Studio Team System Profiler",
  ORGANIZATION = "",
  HOWPUBLISHED = "{msdn2.microsoft.com/en-us/teamsystem}"
}

@MANUAL{vtune,
TITLE = "Intel VTune Performance Analyzers",
ORGANIZATION = "Intel Corporation",
NOTE= "\url{http://www.intel.com/vtune/}",
}

@inproceedings{vuy:kum06,
  author = {M. De Vuyst and R. Kumar and D. M. Tullsen},
  title = {Exploiting unbalanced thread scheduling for energy and performance on a CMP of SMT processors},
  booktitle = {20th Int'l. Parallel and Distributed Processing Symp.},
  year = {2006},
  publisher = {IEEE},
  address = {Los Alamitos, CA, USA},
}

@ARTICLE{wad:raj92,
  AUTHOR = "Wada, T. and Rajan, S. and Przybylski, S.",
  TITLE = "An Analytical Access Time Model for On-chip Cache Memories",
  JOURNAL = issc92,
  YEAR = 1992,
  VOLUME = "27",
  NUMBER = 8,
  PAGES = "1147--1156"
}

@inproceedings{wal91,
    author = "David W. Wall",
    title = "Predicting program behavior using real or estimated profiles",
    booktitle = acm:pldi91, 
    journal = "SIGPLAN Notices",
    volume = "26",
    number = "6",
    month = "June",
    address = "Toronto, Ontario, Canada",
    pages = "59--70",
    year = "1991",
    url = "citeseer.ist.psu.edu/wall90predicting.html" 
}
% Topic: ILP
% Argues ILP = ~5.  

@inproceedings{wal:asp91,
  AUTHOR = "David W. Wall",
  TITLE = "Limits of Instruction-Level Parallelism",
  BOOKTITLE = asplos91,
  YEAR = 1991,
  PAGES = "176--188"
}

@inproceedings{wal:bag97,
  AUTHOR = "Steven Wallace and Nader Bagherzadeh",
  TITLE = "Multiple Branch and Block Prediction",
  BOOKTITLE = hpca97,
  YEAR = 1997,
}
% Topic: A goofy paper on predicting 2 branches per cycle

@inproceedings{wan:bur03, 
 AUTHOR="Zhenlin Wang and Doug Burger and Kathryn S. McKinley and Steven K. Reinhardt and Charles C. Weems", 
 TITLE="Guided region prefetching: a cooperative hardware/software approach",
 BOOKTITLE=isca03,
 YEAR=2003,
 pages = {388--398},
 location = {San Diego, California},
 doi = {http://doi.acm.org/10.1145/859618.859663},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@article{wan:col07,
  author = {Perry H. Wang and Jamison D. Collins and Gautham N. Chinya and Hong Jiang and Xinmin Tian and Milind Girkar and Nick Y. Yang and Guei-Yuan Lueh and Hong Wang},
  title = {EXOCHI: architecture and programming environment for a heterogeneous multi-core multithreaded system},
  journal = {SIGPLAN Not.},
  volume = {42},
  number = {6},
  year = {2007},
  issn = {0362-1340},
  pages = {156--166},
  publisher = {ACM},
  address = {New York, NY, USA},
}
%lrb architecture

@inproceedings{wan:colsc07,
AUTHOR="Perry H. Wang and Jamison D. Collins and Gautham N. Chinya and Bernard Lint and Asit Mallick and Koichi Yamada and Hong Wang",
TITLE="Sequencer virtualization",
BOOKTITLE= "Proc. of the 21st annual Int'l. conference on Supercomputing",
YEAR=2007,
}

@inproceedings{wan:fer03,
  AUTHOR = "Nicholas Wang and Michael Fertig and Sanjay J. Patel",
  TITLE = "Y-Branches: When You Come to a Fork in the Road, Take It",
  BOOKTITLE = pact03,
     booktitle = {PACT '03: Proc. of the 12th Int'l. Conf. on Parallel Architectures and Compilation Techniques},
  YEAR = 2003,
}

@inproceedings{wan:fra97,
  AUTHOR = "Kai Wang and Manoj Franklin",
  TITLE = "Highly accurate data value prediction using hybrid predictors",
  BOOKTITLE = "MICRO-30",
  YEAR = 1997,
}

@inproceedings{wan:mck03,
  AUTHOR = "Zhenlin Wang and Kathyrn S. McKinley and Arnold L. Rosenberg and Charles C. Weems",
  TITLE = "Using the Compiler to Improve Cache Replacement Decisions",
  BOOKTITLE = "Proc. of the 12th Intl. Conf. on Parallel Architectures and Compilation Techniques",
  YEAR = 2002,
}

@inproceedings{wan:wan01,
  AUTHOR = "Perry H. Wang and Hong Wang and Ralph M. Kling and Kalpana Ramakrishnan and John P. Shen",
  TITLE = "Register Renaming and Scheduling for Dynamic Execution of Predicated Code",
  BOOKTITLE = hpca01,
  YEAR = 2001,
}

@ARTICLE{war90,
  AUTHOR = "H. S. Warren, Jr.",
  TITLE = "Instruction Scheduling for the {IBM RISC} System/6000 Processor",
  JOURNAL = ibm:jrd,
  YEAR = 1990,
  VOLUME = 34,
  PAGES = "85--91"
}
% Topic: Dynamically-scheduled machines
% Describes scheduling requirements for the RS/6000

@inproceedings{war:lav93,
  AUTHOR = "Nancy J. Warter and D.M. Lavery and  W. W. Hwu",
  TITLE = "The Benefit of Predicated Execution for Software Pipelining",
  BOOKTITLE = hicss93,
  YEAR = 1993,
  PAGES = "496--506"
}

@article{war:liu05,
  title="{Face detection using spectral histograms and SVMs}",
  author="Christopher A. Waring and Xiuwen Liu",
  journal={Systems, Man, and Cybernetics, Part B, IEEE Transactions on},
  year={2005},
  month={June },
  volume={35},
  number={3},
  pages={467-476},
}

@inproceedings{war:mah93,
  AUTHOR = "Nancy J. Warter and Scott A. Mahlke and W. W. Hwu and
	    B. Ramakrishna Rau",
  TITLE = "Reverse If-Conversion",
  BOOKTITLE = pldi93,
  YEAR = 1993,
  PAGES = "290--299"
}
% Topic: Instruction Scheduling, IMPACT
% Simplify global scheduling problem by converting acyclic CFG's into
% hyperblocks, use local scheduling on the hyperblock, and then
% convert the hyperblock back into an acyclic CFG.

@inproceedings{wattch,
  author = {Brooks, David and Tiwari, Vivek and Martonosi, Margaret},
  title = {Wattch: a framework for architectural-level power analysis and optimizations},
  booktitle = {ISCA '00: Proc. of the 27th annual Int'l. Symp. on Computer Architecture},
  year = {2000},
}
% Topic: Power related

@inproceedings{web:gup89,
  AUTHOR = "Wolf-Dietrich Weber and Anoop Gupta",
  TITLE = "Exploring the Benefits of Multiple Hardware Contexts in a
           Multiprocessor Architecture: Preliminary Results",
  BOOKTITLE = "ISCA-16",
  YEAR = 1989,
  PAGES = "273--280"
}

@article{wei07,
  author = {Jie Wei},
  title = {Thermal Management of Fujitsu's High-Performance Servers},
  journal = {Fujitsu Sci Tech J},
  volume = {43},
  number = {1},
  year = {2007},
  issn = {0016-2523},
  pages = {122--129},
}

@inproceedings{wei89,
  author = {Shlomo Weiss},
  booktitle = "ISCA-16",
  interhash = {1f0fb6d054f795046bd6772a75638819},
  intrahash = {64d426b59cf026179280a012689522ba},
  pages = {380--386},
  title = {An Aperiodic Storage Scheme to Reduce Memory Conflicts in Vector Processors.},
  url = {http://dblp.uni-trier.de/db/conf/isca/isca89.html#Weiss89},
  year = 1989,
  keywords = {dblp},
  ee = {http://doi.acm.org/10.1145/74925.74968},
  added-at = {2002-12-18T00:00:00.000+0100},
  description = {dblp},
  biburl = {http://www.bibsonomy.org/bibtex/264d426b59cf026179280a012689522ba/dblp},
  date = {2002-12-18},
  publisher = {ACM},
  address = {New York, NY, USA},
}
% Topic: GPU memory scheduling

@article{wei92,
 author = {Weiss, Michael},
 title = {The transitive closure of control dependence: the iterated join},
 journal = {ACM Lett. Program. Lang. Syst.},
 issue_date = {June 1992},
 volume = {1},
 number = {2},
 month = jun,
 year = {1992},
 issn = {1057-4514},
 pages = {178--190},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/151333.151337},
 doi = {10.1145/151333.151337},
 acmid = {151337},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {IF-conversion, SSA form, control dependence, control flow guards, dominance frontiers, iterated join set, transitive closure},
}

@inproceedings{wei:bel04,
  author = {Andreas Weissel and Frank Bellosa},
  title = {Dynamic Thermal Management for Distributed Systems},
  booktitle = {In Proc. of the First Workshop on Temperature-Aware Computer Systems (TACS04)},
  year = {2004},
}

@ARTICLE{wei:smi84,
  AUTHOR = "Shlomo Weiss and James E. Smith",
  TITLE = "Instruction Issue Logic in Pipelined Supercomputers",
  JOURNAL = ieee:toc,
  YEAR = 1984,
  VOLUME = "C-33",
  NUMBER = 11,
  MONTH = nov,
  PAGES = "1013--1022"
}
% Topic: Dynamically-scheduled machines
% Compares four instruction issue paradigms: Tomasulo,
% Thornton scoreboarding, direct tag store, and no
% out-of-order.

@inproceedings{wel:cha06,
AUTHOR="Philip M. Wells and Koushik Chakraborty and Gurindar S. Sohi",
TITLE="Hardware support for spin management in overcommitted virtual machines",
BOOKTITLE= "Proc. of the 15th Int'l. conference on Parallel architectures and compilation techniques",
YEAR= 2006,
}

@inproceedings{wen:som05,
AUTHOR="Thomas F. Wenisch and Stephen Somogyi and Nikolaos Hardavellas and Jangwoo Kim and Anastassia Ailamaki and Babak Falsafi",
TITLE="Temporal Streaming of Shared Memory",
BOOKTITLE="ISCA05 ",
YEAR=2005,
}

@inproceedings{wha:wha05,
  author = {Whalley, R. Clint and Whalley, David B.},
  title = {Tuning High Performance Kernels through Empirical Compilation},
  booktitle = {ICPP},
  year = {2005},
}

@ARTICLE{wil01,
  AUTHOR = "Maurice V. Wilkes",
  TITLE = "The memory gap and the future of high performance memories",
  JOURNAL = acm:can,
  YEAR = 2001,
  VOLUME = 29,
  NUMBER = 1,
  MONTH = mar,
  PAGES = "2--7"
}

@ARTICLE{wil65,
  AUTHOR = "M. V. Wilkes",
  TITLE = "Slave memories and dynamic storage allocation",
  JOURNAL = ieee:toec,
  YEAR = 1965,
  VOLUME = 14,
  NUMBER = 2,
  PAGES = "270--271"
}

@inproceedings{wil:jou94,
  AUTHOR = "Wilton, S. and Jouppi, N.",
  TITLE = "An Enhanced Access and Cycle Time Model for On-chip Caches",
  BOOKTITLE = "{DEC} Western Research Lab. Technical Report 93/5",
  YEAR = 1994
}		  		  

@inproceedings{wil:oli07,
  author = {Samuel Williams and Leonid Oliker and Richard Vuduc and John Shalf and Katherine Yelick and James Demmel},
  title = {Optimization of sparse matrix-vector multiplication on emerging multicore platforms},
  booktitle = {SC '07: Proc. of the 2007 ACM/IEEE conference on Supercomputing},
  year = {2007},
  isbn = {978-1-59593-764-3},
  pages = {1--12},
  location = {Reno, Nevada},
  doi = {http://doi.acm.org/10.1145/1362622.1362674},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{wil:olu96,
  AUTHOR = "Kenneth M. Wilson and Kunle Olukotun and Mendel Rosenblum",
  TITLE = "Increasing Cache Port Efficiency for Dynamic Superscalar Microprocessors",
  BOOKTITLE = isca96,
  PAGES = "147--156",		  
  YEAR = 1996
}

@inproceedings{wil:olu97,
  AUTHOR = "Kenneth M. Wilson and Kunle Olukotun",
  TITLE = "Designing High Bandwidth On-Chip Caches", 
  BOOKTITLE = isca97,
  PAGES = "121--131",		  
  YEAR = 1997
}

@article{wil:wat09,
  author = {Williams, Samuel and Waterman, Andrew and Patterson, David},
  title = {Roofline: an insightful visual performance model for multicore architectures},
  journal = {Commun. ACM},
  volume = {52},
  number = {4},
  year = {2009},
  pages = {65--76},
}

@inproceedings{win:alb08,
  author = {J.A. Winter and D.H. Albonesi},
  title = {Scheduling Algorithms for Unpredictably Heterogeneous CMP Architectures},
  booktitle = {38th Int'l. Conf. on Dependable Systems and Networks},
  year = {2008},
}

@inproceedings{win:boy93,
  AUTHOR = "Daniel Windheiser and Eric L. Boyd and Eric Hao and
	    Santosh G. Abraham and Edward S. Davidson",
  TITLE = "{KSR1} Multiprocessor: Analysis of Latency Hiding Techniques
	   in a Sparse Solver",
  BOOKTITLE = "Proc. of the 7th Int'l. Parallel Processing
	       Symp.",
  YEAR = 1993,
  PAGES = "454--461"
}

@inproceedings{win:kri08,
AUTHOR="Sebastian Winkel and Rakesh Krishnaiyer and Robyn Sampson",
TITLE="Latency-tolerant software pipelining in a production compiler",
BOOKTITLE="Proc. of the sixth annual IEEE/ACM Int'l. Symp. on Code generation and optimization",
YEAR=2008
}

@ARTICLE{wit:kil11, 
author={Wittenbrink, C.M. and Kilgariff, E. and Prabhu, A.}, 
journal={Micro, IEEE}, title={Fermi GF100 GPU Architecture}, 
year={2011}, 
month={march-april }, 
volume={31}, 
number={2}, 
pages={50 -59}, 
keywords={Fermi GF100 GPU architecture;Nvidia GT200;Tesla architecture;computational graphics;physics processing;tessellation;computer architecture;computer graphic equipment;computer graphics;coprocessors;}, 
doi={10.1109/MM.2011.24}, 
ISSN={0272-1732},}

@inproceedings{wol:bol93,
  AUTHOR = "Andrew Wolfe and Rodney Boleyn",
  TITLE = "Two-ported Cache Alternatives for Superscalar Processors",
  BOOKTITLE = micro93,
  PAGES = "41--48",		  
  YEAR = 1993,
}

@INPROCEEDINGS{won:pap10, 
author={Wong, H. and Papadopoulou, M.-M. and Sadooghi-Alvandi, M. and Moshovos, A.}, 
booktitle={Performance Analysis of Systems Software (ISPASS), 2010 IEEE International Symposium on}, 
title={Demystifying GPU microarchitecture through microbenchmarking}, 
year={2010}, 
month={march}, 
volume={}, 
number={}, 
pages={235 -246}, 
keywords={GPU microarchitecture;Nvidia GT200 GPU;graphics processors;microbenchmarking;computer graphics;coprocessors;}, 
doi={10.1109/ISPASS.2010.5452013}, 
ISSN={},}
% TOPIC: GPGPU

@inproceedings{woo:lee10,
  author = {Woo, Dong Hyuk and Lee, Hsien-Hsin S.},
  booktitle = asplos10,
  pages = {297-310},
  publisher = {ACM},
  title = {COMPASS: a programmable data prefetcher using idle GPU shaders.},
  year = 2010,
  date = {2010-03-18}
}
% TOPIC: Heterogeneous architecture

@inproceedings{wu02,
  author = {Youfeng Wu},
  title = {Efficient discovery of regular stride patterns in irregular programs and its use in compiler prefetching},
  booktitle = pldi02,
  year = {2002},
  isbn = {1-58113-463-0},
  pages = {210--221},
  location = {Berlin, Germany},
  doi = {http://doi.acm.org/10.1145/512529.512555},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{wu:dia11,
 author = {Haicheng Wu and Gregory Diamos and Si Li and Sudhakar Yalamanchili},
 title = {Characterization and Transformation of Unstructured Control Flow in GPU Applications},
 booktitle = {First International Workshop on Characterizing Applications for Heterogeneous Exascale Systems},
 series = {CACHES'11},
 year = {2011},
 }

@inproceedings{wu:dia12,
author = {Haicheng Wu and Gregory Diamos and Jin Wang and Si Li and
Sudhakar Yalamanchili},
title = {Characterization and Transformation of Unstructured Control
Flow in Bulk Synchronous GPU Applications},
booktitle = {International Journal of High Performance Computing
Applications (JHPCA)},
month = February,
year = 2012
}

@inproceedings{wu:lar94,
 AUTHOR = "Youfeng Wu and James R. Larus",
 TITLE = "Static branch frequency and program profile analysis",
  BOOKTITLE = "Proc. of the 27th annual Int'l. Symp. on Microarchitecture",
PAGES="1--11", 
 YEAR = 1994
 
}

@ARTICLE{wul:mck95,
  AUTHOR = "Wm. Wulf and Sally McKee",
  TITLE = "Hitting the Memory Wall: Implications of the Obvious",
  JOURNAL = acm:can,
  YEAR = 1995,
  VOLUME = 23,
  NUMBER = 1,
  MONTH = mar,
  PAGES = "20--24"
}

@MISC{xeon,
  TITLE = "Intel Xeon Processor",
  ORGANIZATION = "Intel Corporation",
  HOWPUBLISHED = "http://www.intel.com/support/processors/xeon/"
}

@INPROCEEDINGS{xia:fen10, 
author={Shucai Xiao and Wu-chun Feng}, 
booktitle={Parallel Distributed Processing (IPDPS), 2010 IEEE International Symposium on}, title={Inter-block GPU communication via fast barrier synchronization}, 
year={2010}, 
month={april}, 
volume={}, 
number={}, 
pages={1 -12}, 
keywords={CPU;bitonic sort;dynamic programming;fast Fourier transform;fast barrier synchronization;graphics processing units;inter-block GPU communication;computer graphic equipment;computer graphics;coprocessors;synchronisation;}, 
doi={10.1109/IPDPS.2010.5470477}, 
ISSN={1530-2075},}

@inproceedings{xia:tor96,
  AUTHOR = "Chun Xia and Josep Torrellas",
  TITLE = "Instruction Prefetching of System Codes With
           Layout Optimized for Reduced Cache Misses",
  BOOKTITLE = isca96,
  YEAR = 1996
}

@inproceedings{xie:loh09,
  author = {Xie, Yuejian and Loh, Gabriel H.},
  title = {{PIPP}: promotion/insertion pseudo-partitioning of multi-core shared caches},
  booktitle = isca09,
  year = {2009},
  isbn = {978-1-60558-526-0},
  location = {Austin, TX, USA},
  pages = {174--183},
  numpages = {10},
  acmid = {1555778},
  publisher = {ACM},
  address = {New York, NY, USA},
  keywords = {cache, contention, insertion, multi-core, promotion, sharing},
} 

@inproceedings{xie:loh10,
  author = {Yuejian Xie and Gabriel H. Loh},
  booktitle = {HiPEAC'10},
  editor = {Yale N. Patt and Pierfrancesco Foglia and Evelyn Duesterwald and Paolo Faraboschi and Xavier Martorell},
  pages = {262--276},
  publisher = {Springer},
  title = {Scalable Shared-Cache Management by Containing Thrashing Workloads.},
  volume = 5952,
  year = 2010,
  keywords = {dblp},
  isbn = {978-3-642-11514-1},
  date = {2010-02-24}
}

@ARTICLE{xu:alb00,
  AUTHOR = "Bingxiong Xu and David H. Albonesi",
  TITLE = "Runtime reconfiguration techniques for efficient general-purpose computation",
  JOURNAL = "IEEE Design and Test",
  YEAR = 2000,
  VOLUME  = 17,
  NUMBER = 1, 
  MONTH = jan,
  PAGES = "42--52"
}

@inproceedings{yam:ser94,
  AUTHOR = "Wayne Yamamoto and Mauricio J. Serrano and Adam R. Talcott
            and Roger C. Wood and Mario Nemirovsky",
  TITLE = "Performance Estimation of Multistreamed, Superscalar Processors",
  BOOKTITLE = hicss94,
  PAGES = "195--204",
  YEAR = 1994
}
% First reference for SMT.

@inproceedings{yan:leb00,
  AUTHOR = "Chia-Lin Yang and Alvin R. Lebeck",
  TITLE = "Push vs. pull: {Data} movement for linked data structures",
  BOOKTITLE = "ICS-2000",
  YEAR = 2000
}
%PAGES = "176--186",

@article{yan:leb04,
  author = {Chia-Lin Yang and Alvin R. Lebeck and Hung-Wei Tseng and Chien-Hao Lee},
  title = {Tolerating memory latency through push prefetching for pointer-intensive applications},
  journal = taco,
  volume = {1},
  number = {4},
  year = {2004},
  issn = {1544-3566},
  pages = {445--475},
  doi = {http://doi.acm.org/10.1145/1044823.1044827},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@inproceedings{yan:su06,
 AUTHOR="Zhen Yang and Xudong Shi and Feiqi Su and Jih-Kwon Peir",
TITLE="Overlapping dependent loads with addressless preload",
BOOKTITLE="Proc. of the 15th Int'l. conference on Parallel architectures and compilation techniques", 
YEAR= 2006, 
}

@inproceedings{yan:xia10,
  author = {Yi Yang and Ping Xiang and Jingfei Kong and Huiyang Zhou},
  booktitle = pldi10,
  title = {A GPGPU Compiler for Memory Optimization and Parallelism Management },
  year = 2010,
}
% Topic: GPU prefetch

@INPROCEEDINGS{yan:xia12, 
author={Yi Yang and Ping Xiang and Mantor, M. and Huiyang Zhou}, 
booktitle={High Performance Computer Architecture (HPCA), 2012 IEEE 18th International Symposium on}, 
title={CPU-assisted GPGPU on fused CPU-GPU architectures}, 
year={2012}, 
month={feb.}, 
}
% TOPIC: Heterogeneous architecture

@inproceedings{yan:yan92,
  author = {Yang, Qing and Yang, Liping Wu},
  title = {A novel cache design for vector processing},
  booktitle = "ISCA-19",
  year = {1992},
}
%pages = {362--371}
% Topic: Vector memory access

@inproceedings{yan:zh08,
  author = {Yang, Jun and Zhou, Xiuyi and Chrobak, Marek and Zhang, Youtao and Jin, Lingling},
  title = {Dynamic Thermal Management through Task Scheduling},
  booktitle = {ISPASS '08: Proc. of the ISPASS 2008 - IEEE Int'l. Symp. on Performance Analysis of Systems and software},
  year = {2008},
}
% Topic: Thermal-microarchitecture

@article{yao:bao09,
 author = {Yao, Erlin and Bao, Yungang and Tan, Guangming and Chen, Mingyu},
 title = {Extending Amdahl's law in the multicore era},
 journal = {SIGMETRICS Perform. Eval. Rev.},
 volume = {37},
 issue = {2},
 month = {October},
 year = {2009},
 pages = {24--26},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@ARTICLE{yea96,
  AUTHOR = "Kenneth C. Yeager",
  TITLE = {The {MIPS R10000} Superscalar Microprocessor},
  JOURNAL = {{IEEE} Micro},
  VOLUME = 16,
  NUMBER = 2,
  YEAR = 1996,
  MONTH = apr,
  PAGES = "28--41"
}

@inproceedings{yeh:mar93,
  AUTHOR = "Tse-Yu Yeh and Deborah Marr and Yale N. Patt",
  TITLE = "Increasing the Instruction Fetch Rate via Multiple Branch
	   Prediction and Branch Address Cache",
  BOOKTITLE = ics,
  YEAR = 1993
}
% Topic: Branch prediction
% HW approach to fetching multiple basic blocks per cycle.  Very
% expensive.  Can compiler help to cut down costs?

@inproceedings{yeh:pat91,
  AUTHOR = "Tse-Yu Yeh and Yale N. Patt",
  TITLE = "Two-Level Adaptive Branch Prediction",
  BOOKTITLE = micro91,
  YEAR = 1991,
  PAGES = "51--61"
}
% Topic: Branch Prediction
% Introduces two-level adaptive branch prediction.

@inproceedings{yeh:pat92,
  AUTHOR = "Tse-Yu Yeh and Yale N. Patt",
  TITLE = "Alternative Implementations of Two-Level Adaptive Branch
		  Prediction", 
  BOOKTITLE = "ISCA-19",
  YEAR = 1992,
  PAGES = "124--134"
}
% Topic: Branch prediction
% Lists the nine variations of Tse-Yu's alorithm.

@inproceedings{yeh:pat92a,
  AUTHOR = "Tse-Yu Yeh and Yale N. Patt",
  TITLE = "A Comprehensive Instruction Fetch Mechanism for a
	   Processor Supporting Speculative Execution",
  BOOKTITLE = micro92,
  YEAR = 1992,
  PAGES = "129--139"
}
% Topic: Branch prediction
% Examines various design choices in building a two level predictor.

@inproceedings{yeh:pat93,
  AUTHOR = "Tse-Yu Yeh and Yale N. Patt",
  TITLE = "A Comparison of Dynamic Branch Predictors that use Two
	   Levels of Branch History",
  BOOKTITLE = isca93,
  YEAR = 1993,
  PAGES = "257--266"
}
% Topic: Branch prediction
% Lists the nine variations of Tse-Yu's alorithm.

@inproceedings{yeh:pat93a,
  AUTHOR = "Tse-Yu Yeh and Yale N. Patt",
  TITLE = "Branch History Table Indexing to Prevent Pipeline Bubbles
	   in Wide-Issue Superscalar Processors",
  BOOKTITLE = micro93,
  YEAR = 1993,
  PAGES = "164--175"
}
% Topic: Branch prediction
% Describes basic block-based indexing and fetch address-based
% indexing.

@INPROCEEDINGS{yim:pha11, 
author={Keun Soo Yim and Cuong Pham and Saleheen, M. and Kalbarczyk, Z. and Iyer, R.}, 
booktitle={Parallel Distributed Processing Symposium (IPDPS), 2011 IEEE International}, title={Hauberk: Lightweight Silent Data Corruption Error Detector for GPGPU}, 
year={2011}, 
month={may}, 
volume={}, 
number={}, 
pages={287 -300}, 
keywords={GPGPU platform;GPU application;GPU program;GPU-based platform;HPC benchmark programs;Hauberk technique;commodity GPU device;error detection coverage;error propagation;error resiliency;fault injection tool;high performance computing;recoverability;silent data corruption error detector;source code;computer graphic equipment;coprocessors;error detection;}, 
doi={10.1109/IPDPS.2011.36}, 
ISSN={1530-2075},}

@inproceedings{yoo:ack02,
  AUTHOR = "T.S. Yoo and M. J. Ackerman and W. E. Lorensen and W. Schroeder and V. Chalana, and S. Aylward, and  D. Metaxes, and R. Whitaker",
  TITLE = "Engineering and Algorithm Design for an Image Processing API: A Technical Report on ITK - The Insight Toolkit",
  BOOKTITLE = "In Proc. of Medicine Meets Virtual Reality, J. Westwood, ed., IOS Press Amsterdam pp 586-592",
  YEAR = 2002
} 

@inproceedings{you:glo95,
  AUTHOR = "Cliff Young and Nicholas Gloy and Michael D. Smith",
  TITLE = "A Comparative Analysis of Schemes for Correlated Branch Prediction",
  BOOKTITLE = "ISCA-22",
  YEAR = 1995,
  PAGES = "276--286"
}
% Topic: Branch prediction
% Interference is defined.

@inproceedings{you:goo84,
  AUTHOR = "Honesty C. Young and James R. Goodman",
  TITLE = "A Simulation Study of Architectural Data Queues and
	   Prepare-to-Branch Instruction",
  BOOKTITLE = "{IEEE} Int'l. Conf. on Computer Design:
	       {VLSI} in Computers {ICCD}'84",
  YEAR = 1984,
  PAGES = "544--549"
}
% Topic: Branch prediction
% Prepare-to-branch instruction is a branch with variable length
% delay slot.

@article{you:lee06,
  author = {You, Yi-Ping and Lee, Chingren and Lee, Jenq Kuen},
  title = {Compilers for leakage power reduction},
  journal = {ACM Trans. Des. Autom. Electron. Syst.},
  volume = {11},
  number = {1},
  year = {2006},
  issn = {1084-4309},
  pages = {147--164},
}

@inproceedings{you:smi94,
  AUTHOR = "Cliff Young and Michael D. Smith",
  TITLE = "Improving the Accuracy of Static Branch Prediction
	   Using Branch Correlation",
  BOOKTITLE = asplos94,
  YEAR = 1994,
  PAGES = "232--241"
}
% Topic: Branch prediction
% Static implementation of the Two-Level predictor.  Profiles program 
% looking for branch correlation and then duplicates and rearranges
% basic blocks so that fall-through paths are always the most likely
% branch result.

@MANUAL{yu00,
  AUTHOR = "Albert Yu",
  TITLE = "Client Architecture for the New Millennium",
  ORGANIZATION = "Intel Corporation",
  YEAR = 2000,
  MONTH = feb,
  NOTE = "Spring 2000 Intel Developer Forum Keynote Presentation",
}

@inproceedings{yu:pet10,
  author = {Yu, Chenjie and Petrov, Peter},
  title = {Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms},
  booktitle = {DAC'10},
  year = {2010},
  isbn = {978-1-4503-0002-5},
  location = {Anaheim, California},
  pages = {132--137},
  numpages = {6},
  url = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1837274.1837309},
  doi = {http://doi.acm.org.www.library.gatech.edu:2048/10.1145/1837274.1837309},
  acmid = {1837309},
  publisher = {ACM},
  address = {New York, NY, USA},
  keywords = {L2 cache partitioning, off-chip bandwidth reduction},
} 
%booktitle = {Proceedings of the 47th Design Automation Conference},

@inproceedings{yua:bak09,
  author = {Georgia L. Yuan and Ali Bakhoda and Tor M. Aamodt},
  title = {Complexity effective memory access scheduling for many-core accelerator architectures},
  booktitle = micro09,
  year = {2009},
  isbn = {978-1-60558-798-1},
  location = {New York, New York},
  pages = {34--44},
  numpages = {11},
  url = {http://doi.acm.org/10.1145/1669112.1669119},
  doi = {http://doi.acm.org/10.1145/1669112.1669119},
  acmid = {1669119},
  publisher = {ACM},
  address = {New York, NY, USA},
  keywords = {graphics processors, memory controller, on-chip interconnection networks},
}
% Topic: GPU memory scheduling

@INPROCEEDINGS{yuf:kno11, 
author={Yuffe, M. and Knoll, E. and Mehalel, M. and Shor, J. and Kurts, T.}, 
booktitle={Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International}, title={A fully integrated multi-CPU, GPU and memory controller 32nm processor}, 
year={2011}, 
month={feb.}, 
volume={}, 
number={}, 
pages={264 -266}, 
keywords={AVX;EPROM;GPU processor;IA cores;PCIe controllers;PCIe gen2 controller;Sandy Bridge IA core;Sandy Bridge architecture block diagram;Uop cache;average power consumption;branch prediction algorithm;cache memory;configurability;data flow;die interconnect fabric;dual channel DDR3 memory controller;floating point advanced vector extension;high performance Intel architecture cores;memory controller processor;microoperation cache;multiCPU processor;optimized graphic processing unit;power management control unit;register files;sandy bridge processor;size 32 nm;system agent unit;testability logic;thermal power dissipation envelope;two parallel pipe display engine;yield optimization;EPROM;cache storage;coprocessors;data flow analysis;electronic engineering computing;floating point arithmetic;logic testing;memory architecture;parallel architectures;peripheral interfaces;program compilers;}, 
doi={10.1109/ISSCC.2011.5746311}, 
ISSN={0193-6530},}

@inproceedings{yun96,
  AUTHOR = "Robert Yung",
  TITLE = "Design Decisions Influencing the {UltraSPARC}'s Instruction
                Fetch Architecture",
  BOOKTITLE = micro96,
  YEAR = 1996
}
% Topic: Caches
% Decribes set prediction and NFA organization of UltraSparc Icache

@ARTICLE{z990,
 AUTHOR = "T. J. Slegel and E. Pfeffer and J. A. Magee",
 TITLE = "The {IBM eServer z990} Microprocessor",
 JOURNAL= ibm:jrd,
 YEAR = 2004,
 VOLUME = 48,
 NUMBER = "3/4",
 MONTH = "May/July",
 PAGES = "295-309"
}

@article{zah:alb07,
  author = {Mohamed M. Zahran and Kursad Albayraktaroglu and Manoj Franklin},
  title = {Non-Inclusion Property in Multi-Level Caches Revisited},
  journal = {International Journal of Computers and Their Applications},
  volume = {14},
  year = {2007},
  pages = {99--108},
  masid = {4393527}
}

@inproceedings{zha:asa00,
  AUTHOR = "Michael Zhang and Krste Asanovic",		  
  TITLE = "Highly-Associative Caches for Low-Power Processors",
  BOOKTITLE = {Kool Chips Workshop, 33rd {ACM/IEEE} Int'l. Symp. on Microarchitecture},
  YEAR = 2000
}

@inproceedings{zha:cal06, 
 AUTHOR ="Weifeng Zhang and Brad Calder and Dean M. Tullsen", 
 TITLE ="A Self-Repairing Prefetcher in an Event-Driven Dynamic Optimization Framework",
 BOOKTITLE=cgo06,
 YEAR=2006,
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 pages = {50--64},
}

@inproceedings{zha:cha07,
AUTHOR="Sushu Zhang and Karam S. Chatha",
TITLE="Automated techniques for energy efficient scheduling on homogeneous and heterogeneous chip multi-processor architectures",
BOOKTITLE="Proc. of the Int'l. Symp. on Code Generation and Optimization",
YEAR= 2007,
}

@inproceedings{zha:cha08,
AUTHOR="Sushu Zhang and Karam S. Chatha",
TITLE="Automated techniques for energy efficient scheduling on homogeneous and heterogeneous chip multi-processor architectures",
BOOKTITLE= "Proc. of the 2008 conference on Asia and South Pacific design automation",
YEAR= 2008,
}

@inproceedings{zha:che10,
 author = {Zhai, Jidong and Chen, Wenguang and Zheng, Weimin},
 title = {PHANTOM: predicting performance of parallel applications on large-scale parallel machines using a single node},
 booktitle = {Proceedings of the 15th ACM SIGPLAN symposium on Principles and practice of parallel programming},
 series = {PPoPP '10},
 year = {2010},
 location = {Bangalore, India},
 pages = {305--314},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{zha:han08,
 author = {Zhang, Lei and Han, Yinhe and Xu, Qiang and Li, Xiaowei},
 title = {Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology},
 booktitle = {Proceedings of the conference on Design, automation and test in Europe},
 series = {DATE '08},
 year = {2008},
 isbn = {978-3-9810801-3-1},
 location = {Munich, Germany},
 pages = {891--896},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/1403375.1403591},
 doi = {10.1145/1403375.1403591},
 acmid = {1403591},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{zha:iye07,
AUTHOR="Li Zhao and Ravi Iyer and Ramesh Illikkal and Jaideep Moses and Srihari Makineni and Don Newell",
TITLE="CacheScouts: Fine-Grain Monitoring of Shared Caches in CMP Platforms",
BOOKTITLE= "Proc. of the 16th Int'l. Conf. on Parallel Architecture and Compilation Techniques",
YEAR=2007,
}

@INPROCEEDINGS{zha:jia10,
  author={Dongyuan Zhan and Hong Jiang and Seth, S.C.}, 
  title = {STEM: Spatiotemporal Management of Capacity for Intra-core Last Level Caches},
  booktitle=micro10,
  year={2010}, 
  volume={}, 
  number={}, 
  pages={163 -174}, 
  keywords={LLC controller;STEM;cache management;complementary set;execution driven simulation data;interset space sharing;intracore last level cache;processor core;set level replacement policy;spatial dimension;spatiotemporal management;temporal LLC management scheme;temporal dimension;temporal sharing pattern;cache storage;microprocessor chips;peer-to-peer computing;spatiotemporal phenomena;}, 
  doi={10.1109/MICRO.2010.31}, 
  ISSN={1072-4451},}
}

@article{zha:jia12,
  author = {Eddy Zheng Zhang and Yunlian Jiang and Xipeng Shen},
  title = {The Significance of CMP Cache Sharing on Contemporary Multithreaded Applications},
  journal ={IEEE Transactions on Parallel and Distributed Systems},
  volume = {23},
  issn = {1045-9219},
  year = {2012},
  pages = {367-374},
  doi = {http://doi.ieeecomputersociety.org/10.1109/TPDS.2011.130},
  publisher = {IEEE Computer Society},
  address = {Los Alamitos, CA, USA},
}

@inproceedings{zha:nav09,
  author = {Zhang, Xiangyu and Navabi, Armand and Jagannathan, Suresh},
  title = {Alchemist: A Transparent Dependence Distance Profiling Infrastructure},
  booktitle = {CGO '09: Proc. of the 2009 Int'l. Symp. on Code Generation and Optimization},
  year = {2009},
  isbn = {978-0-7695-3576-0},
  pages = {47--58},
  doi = {http://dx.doi.org/10.1109/CGO.2009.15},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}
% Topic: Prospector

@inproceedings{zha:owe11,
 author = {Zhang, Yao and Owens, John D.},
 title = {A Quantitative Performance Analysis Model for {GPU} Architectures},
 booktitle = {HPCA},
 year = {2011},
}
% Topic: GPU related (journal)

@TECHREPORT{zha:par03,
  author = {Yan Zhang and Dharmesh Parikh and Karthik Sankaranarayanan and Kevin Skadron and Mircea Stan},
  title = {HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects},
  institution = {University of Virginia},
  year = {2003}
}
% Topic: Power related

@inproceedings{zha:rab07,
 AUTHOR="Qin Zhao and Rodric Rabbah and Saman Amarasinghe and Larry Rudolph and Weng-Fai Wong", 
 TITLE="Ubiquitous memory introspection",
 BOOKTITLE="Proc. of the Int'l. Symp. on Code Generation and Optimization",
 YEAR=2007
}

@inproceedings{zha:wan12,
 author = {Zhang, Guangfei and Wang, Huandong and Chen, Xinke and Huang, Shuai and Li, Peng},
 title = {Heterogeneous multi-channel: fine-grained DRAM control for both system performance and power efficiency},
 booktitle = {Proceedings of the 49th Annual Design Automation Conference},
 series = {DAC '12},
 year = {2012},
} 
% TOPIC: Heterogeneous architecture 

@inproceedings{zha:yua07,
 author = {Zhao, Zhen-Dong and Yuan, Lei and Wang, Yu-Xuan and Bao, Forrest Sheng and Zhang, Shun-Yi and Sun, Yan-Fei},
 title = {A Novel Model of Working Set Selection for SMO Decomposition Methods},
 booktitle = {Proceedings of the 19th IEEE International Conference on Tools with Artificial Intelligence - Volume 02},
 series = {ICTAI '07},
 year = {2007},
 isbn = {0-7695-3015-X},
 pages = {283--290},
 numpages = {8},
 url = {http://dx.doi.org.www.library.gatech.edu:2048/10.1109/ICTAI.2007.26},
 doi = {http://dx.doi.org.www.library.gatech.edu:2048/10.1109/ICTAI.2007.26},
 acmid = {1337328},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@inproceedings{zhe:dav04,
  author = {Ying Zheng and Brian T. Davis and Matthew Jordan},
  booktitle = {ISPASS'04},
  pages = {89--96},
  publisher = {IEEE Computer Society},
  title = {Performance evaluation of exclusive cache hierarchies.},
  url = {http://dblp.uni-trier.de/db/conf/ispass/ispass2004.html#ZhengDJ04},
  year = 2004,
  keywords = {dblp},
}

@inproceedings{zhe:nie04,
  author = {Haoqiang Zheng and Jason Nieh},
  title = {SWAP: a scheduler with automatic process dependency detection},
  booktitle = {NSDI'04: Proc. of the 1st conference on Symp. on Networked Systems Design and Implementation},
  year = {2004},
  pages = {14--14},
  location = {San Francisco, California},
  publisher = {USENIX Association},
  address = {Berkeley, CA, USA},
}

%Topic:prospector 
@inproceedings{zho:cha08,
 author = {Zhong, Yutao and Chang, Wentao},
 title = {Sampling-based program locality approximation},
 booktitle = {Proceedings of the 7th international symposium on Memory management},
 series = {ISMM '08},
 year = {2008},
 isbn = {978-1-60558-134-7},
 location = {Tucson, AZ, USA},
 pages = {91--100},
} 
%topic: Prospector 

@inproceedings{zho:con03,
  AUTHOR = "Huiyang Zhou and Thomas M. Conte",		  
  TITLE = "Enhancing Memory Level Parallelism via Recovery-Free Value Prediction",
  BOOKTITLE = "ICS-17",
  YEAR = 2003
}

@inproceedings{zho:dro03,
 author = {Zhong, Yutao and Dropsho, Steven G. and Ding, Chen},
 title = {Miss Rate Prediction across All Program Inputs},
 booktitle = {Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '03},
 year = {2003},
 isbn = {0-7695-2021-9},
 pages = {79--},
 url = {http://portal.acm.org.www.library.gatech.edu:2048/citation.cfm?id=942806.943841},
 acmid = {943841},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@ARTICLE{zho:dro07,
    author = {Yutao Zhong and Steven G. Dropsho and Xipeng Shen and Ahren Studer and Chen Ding},
    title = {Miss rate prediction across program inputs and cache configurations},
    journal = {IEEE Transactions on Computers},
    year = {2007},
    volume = {56},
    number = {3},
    pages = {2007},
}

@inproceedings{zho:meh08,
  author = {Hongtao Zhong and Mojtaba Mehrara and Steve
    Lieberman and Scott Mahlke},
  title = { Uncovering Hidden Loop Level Parallelism in
    Sequential Applications},
  booktitle = {The 14th Int'l. Symp. on
    High-Performance Computer Architecture (HPCA)},
  month = {February},
  year = {2008},
  abstract = {(No abstract.)},
  URL = {http://www.gigascale.org/pubs/1193.html}
}

@inproceedings{zhu:cuv06,
  author = {Semeraro, G. and Albonesi, D.H. and Magklis, G. and Scott, M.L. and Dropsho S.G. and Dwarkadas, S.},
  title = { Performance Characteristics of OpenMP Language Constructs on a Many-core-on-a-chip Architecture},
  booktitle = {OpenMP Shared Memory Parallel Programming},
  year = {2006},
  publisher = {Springer},
  address = {Berlin, Germany},
}

@INPROCEEDINGS{zhu:den11, 
author={Yuhao Zhu and Yangdong Deng and Yubei Chen}, 
booktitle={Design Automation Conference (DAC), 2011 48th ACM/EDAC/IEEE}, title={Hermes: An integrated CPU/GPU microarchitecture for IP routing}, 
year={2011}, 
month={june}, 
volume={}, 
number={}, 
pages={1044 -1049}, 
keywords={CPU microarchitecture;GPU microarchitecture;IP routing;Internet traffic;QoS-aware high speed routing;hermes;thread scheduling mechanism;IP networks;Internet;computer graphic equipment;coprocessors;quality of service;scheduling;telecommunication network routing;telecommunication traffic;}, 
doi={}, 
ISSN={0738-100x},}

@inproceedings{zhu:lee03,
  author = {Xiaotong Zhuang and Hsien-Hsin S. Lee},
  booktitle = icpp03,
  title = {A Hardware-based Cache Pollution Filtering Mechanism for Aggressive Prefetches.},
  year = 2003,
}
%pages = {286-293},
% Topic: GPU prefetch

@ARTICLE{zhu:pan07,
  AUTHOR="Xiaotong Zhuang and Santosh Pande", 
  TITLE="Power-efficient prefetching for embedded processors",
  JOURNAL="ACM Transactions on Embedded Computing Systems (TECS)",
  YEAR= 2007,
  VOLUME=6,
  ISSUE=1 
}

@inproceedings{zhu:zha05,
  author = {Zhichun Zhu and Zhao Zhang},
  title = {A Performance Comparison of DRAM Memory System Optimizations for SMT Processors},
  booktitle = "HPCA-11",
  year = {2005},
  isbn = {0-7695-2275-0},
  pages = {213--224},
  doi = {http://dx.doi.org/10.1109/HPCA.2005.2},
  publisher = {IEEE Computer Society},
  address = {Washington, DC, USA},
}
% Topic: GPU memory scheduling

%%% Topic:GPGPU 
@MANUAL{ziff-davis,
  TITLE = "Ziff Davis",
  ORGANIZATION = "Ziff Davis Media benchmarks from eTesting Labs",
  NOTE = "http://www.etestinglabs.com/benchmarks/default.asp",
}
% TOPIC: GPGPU

@inproceedings{zil:soh01,
  AUTHOR = "C. Zilles and G. Sohi",
  TITLE = "Execution-Based Prediction using Speculative Slices",
  BOOKTITLE = isca01,
  PAGES = "2--13",
  YEAR = 2001,
  publisher = {ACM},
  location = {G\"{o}teborg, Sweden},
  address = {New York, NY, USA},
}
% TOPIC: GPGPU

@inproceedings{zyu:kog98,
  author={Zyuban, V. and Kogge, P.},
  booktitle={Low Power Electronics and Design, 1998. Proceedings. 1998 International Symposium on},
  title={The energy complexity of register files},
  year={1998},
  month={aug.},
  volume={},
  number={},
  pages={305 - 310},
}
% TOPIC: Power modeling

@misc{radeon7970ghz,
  author = {AMD},
  title = "ATI Radeon HD 7970 GHz Edition",
  howpublished ="http://www.amd.com/us/products/desktop/\\graphics/7000/7970ghz/Pages/radeon-7970GHz.aspx"
}

@misc{nvidia_kepler,
  author = {NVIDIA},
  title = "NVIDIA Kepler Computer Architecture",
  howpublished ="http://www.nvidia.com/object/nvidia-kepler.html"
}

@misc{gtx465,
  author = {NVIDIA},
  title = "GeForce GTX 465",
  howpublished = "http://www.geforce.com/hardware/desktop-gpus/geforce-gtx-465/specifications"
}


@article{lak:lee12,
  author={Nagesh B. Lakshminarayana and Jaekyu Lee and Hyesoon Kim and Jinwoo Shin},
  journal={Computer Architecture Letters 2012},
  title={DRAM Scheduling Policy for GPGPU Architectures Based on a Potential Function},
  year=2012,
  month={July},
  volume={Volume 11},
}
