Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: State_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: display_reg[1]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1469.3
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.7)
Data arrival time: 304.4
Slack: 1164.9
Logic depth: 4
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      1    72,   36                       
clk_gate_display_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     12    36,   36  /PD_TOP        (1.10)
State_reg[0]/CK->Q       DFF_X1                  rf     98.6     98.6     98.6      0.0      0.0      2.8     15.4      4    36,   36  /PD_TOP        (1.10)
i_0_0_3/A2->ZN           NOR2_X4*                fr    164.3     65.7     65.6      0.1     19.3      2.0     33.4      3    36,   36  /PD_TOP        (1.10)
i_0_0_11/A1->ZN          NAND3_X4                rf    186.9     22.6     22.6      0.0     15.3      1.5      7.9      2    36,   36  /PD_TOP        (1.10)
i_0_0_19/B->ZN           AOI211_X2               fr    272.5     85.6     85.6      0.0     13.1      2.3      7.7      3    36,   36  /PD_TOP        (1.10)
i_0_0_21/A2->ZN          OR3_X4                  rr    304.4     31.9     31.9      0.0     55.7      0.7      1.9      1    36,   36  /PD_TOP        (1.10)
display_reg[1]/D         DFF_X1                   r    304.4      0.0               0.0      5.8                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[1]
    (Clocked by rtDefaultClock R)
Endpoint: display_reg[2]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1469.3
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.7)
Data arrival time: 498.3
Slack: 971.0
Logic depth: 4
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[1]                    {set_input_delay}        f    300.0    300.0    300.0                        5.3     11.8      2    36,    0                       
i_0_0_9/A2->ZN           OR3_X4                  ff    399.8     99.4     99.4      0.0    100.0      0.7      2.7      1    36,   36  /PD_TOP        (1.10)
i_0_0_10/A1->ZN          AND3_X4                 ff    429.4     29.6     29.6      0.0     11.3      0.7      4.9      1    36,   36  /PD_TOP        (1.10)
i_0_0_12/A1->ZN          NOR3_X4                 fr    469.3     39.9     39.9      0.0      6.3      2.2      7.7      3    36,   36  /PD_TOP        (1.10)
i_0_0_23/A2->ZN          OR3_X4                  rr    498.3     29.0     29.0      0.0     33.7      0.7      1.9      1    36,   36  /PD_TOP        (1.10)
display_reg[2]/D         DFF_X1                   r    498.3      0.4               0.4      5.8                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: out_reg[5]/Q
    (Clocked by sysclk R)
Endpoint: fdoor
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1050.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 450.0)
Data arrival time: 114.4
Slack: 935.6
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      1    72,   36                       
clk_gate_display_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     12    36,   36  /PD_TOP        (1.10)
out_reg[5]/CK->Q         DFF_X1                  rr    114.0    114.0    114.0      0.0      0.0      4.7     14.7      1    36,   36  /PD_TOP        (1.10)
fdoor                                             r    114.4      0.4               0.4     36.4                             36,   72                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
