module test (
q,
d,
ck,
);
wire  _LOGIC0;
wire  _LOGIC1;
input  ck;
input  d;
output  q;
pullup (_LOGIC1);
pulldown (_LOGIC0);
ivl_dlat dlat0 (q, d, ck); // line no 5
endmodule
module ivl_dlat (out, in, clock);
  output out;
  reg out;
  input in, clock;
  always @*
    if (clock)
      out = in;
endmodule
