<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH 3/3] [Cortex_A8] Tidy up the bit-offset operation for DSCR register
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-September/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%203/3%5D%20%5BCortex_A8%5D%20Tidy%20up%20the%20bit-offset%20operation%20for%20DSCR%20register&In-Reply-To=%3Cmailman.58.1331735912.7537.openocd-development%40lists.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="010323.html">
   <LINK REL="Next"  HREF="010321.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH 3/3] [Cortex_A8] Tidy up the bit-offset operation for DSCR register</H1>
    <B>Matt Hsu</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%203/3%5D%20%5BCortex_A8%5D%20Tidy%20up%20the%20bit-offset%20operation%20for%20DSCR%20register&In-Reply-To=%3Cmailman.58.1331735912.7537.openocd-development%40lists.berlios.de%3E"
       TITLE="[PATCH 3/3] [Cortex_A8] Tidy up the bit-offset operation for DSCR register">matt at 0xlab.org
       </A><BR>
    <I>Thu Sep  3 15:35:43 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="010323.html">[PATCH 2/3] [Cortex_A8] Fix step/breakpoint logic
</A></li>
        <LI>Next message: <A HREF="010321.html">[Openocd-development] [PATCH][Cortex_A8] Fix the hardware	single-step logic
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10324">[ date ]</a>
              <a href="thread.html#10324">[ thread ]</a>
              <a href="subject.html#10324">[ subject ]</a>
              <a href="author.html#10324">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Signed-off-by: Matt Hsu &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">matt at 0xlab.org</A>&gt;
---
 src/target/cortex_a8.c |   12 ++++++------
 1 files changed, 6 insertions(+), 6 deletions(-)

diff --git a/src/target/cortex_a8.c b/src/target/cortex_a8.c
index 948536a..5fa3103 100644
--- a/src/target/cortex_a8.c
+++ b/src/target/cortex_a8.c
@@ -166,7 +166,7 @@ int cortex_a8_exec_opcode(target_t *target, uint32_t opcode)
 		retvalue = mem_ap_read_atomic_u32(swjdp,
 				OMAP3530_DEBUG_BASE + CPUDBG_DSCR, &amp;dscr);
 	}
-	while ((dscr &amp; (1 &lt;&lt; 24)) == 0); /* Wait for InstrCompl bit to be set */
+	while ((dscr &amp; (1 &lt;&lt; DSCR_INSTR_COMP)) == 0); /* Wait for InstrCompl bit to be set */
 
 	mem_ap_write_u32(swjdp, OMAP3530_DEBUG_BASE + CPUDBG_ITR, opcode);
 
@@ -175,7 +175,7 @@ int cortex_a8_exec_opcode(target_t *target, uint32_t opcode)
 		retvalue = mem_ap_read_atomic_u32(swjdp,
 				OMAP3530_DEBUG_BASE + CPUDBG_DSCR, &amp;dscr);
 	}
-	while ((dscr &amp; (1 &lt;&lt; 24)) == 0); /* Wait for InstrCompl bit to be set */
+	while ((dscr &amp; (1 &lt;&lt; DSCR_INSTR_COMP)) == 0); /* Wait for InstrCompl bit to be set */
 
 	return retvalue;
 }
@@ -291,7 +291,7 @@ int cortex_a8_dap_read_coreregister_u32(target_t *target,
 		retval = mem_ap_read_atomic_u32(swjdp,
 				OMAP3530_DEBUG_BASE + CPUDBG_DSCR, &amp;dscr);
 	}
-	while ((dscr &amp; (1 &lt;&lt; 29)) == 0); /* Wait for DTRRXfull */
+	while ((dscr &amp; (1 &lt;&lt; DSCR_DTR_TX_FULL)) == 0); /* Wait for DTRRXfull */
 
 	retval = mem_ap_read_atomic_u32(swjdp,
 			OMAP3530_DEBUG_BASE + CPUDBG_DTRTX, value);
@@ -443,7 +443,7 @@ int cortex_a8_halt(target_t *target)
 	do {
 		mem_ap_read_atomic_u32(swjdp,
 			OMAP3530_DEBUG_BASE + CPUDBG_DSCR, &amp;dscr);
-	} while ((dscr &amp; (1 &lt;&lt; 0)) == 0);
+	} while ((dscr &amp; (1 &lt;&lt; DSCR_CORE_HALTED)) == 0);
 
 	target-&gt;debug_reason = DBG_REASON_DBGRQ;
 
@@ -542,7 +542,7 @@ int cortex_a8_resume(struct target_s *target, int current,
 	do {
 		mem_ap_read_atomic_u32(swjdp,
 			OMAP3530_DEBUG_BASE + CPUDBG_DSCR, &amp;dscr);
-	} while ((dscr &amp; (1 &lt;&lt; 1)) == 0);
+	} while ((dscr &amp; (1 &lt;&lt; DSCR_CORE_RESTARTED)) == 0);
 
 	target-&gt;debug_reason = DBG_REASON_NOTHALTED;
 	target-&gt;state = TARGET_RUNNING;
@@ -589,7 +589,7 @@ int cortex_a8_debug_entry(target_t *target)
 	/* Enable the ITR execution once we are in debug mode */
 	mem_ap_read_atomic_u32(swjdp,
 				OMAP3530_DEBUG_BASE + CPUDBG_DSCR, &amp;dscr);
-	dscr |= (1 &lt;&lt; 13);
+	dscr |= (1 &lt;&lt; DSCR_EXT_INT_EN);
 	retval = mem_ap_write_atomic_u32(swjdp,
 			OMAP3530_DEBUG_BASE + CPUDBG_DSCR, dscr);
 
-- 
1.6.0.4


--------------050602080104080101040606--

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="010323.html">[PATCH 2/3] [Cortex_A8] Fix step/breakpoint logic
</A></li>
	<LI>Next message: <A HREF="010321.html">[Openocd-development] [PATCH][Cortex_A8] Fix the hardware	single-step logic
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10324">[ date ]</a>
              <a href="thread.html#10324">[ thread ]</a>
              <a href="subject.html#10324">[ subject ]</a>
              <a href="author.html#10324">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
