

================================================================
== Vitis HLS Report for 'IDST7B16'
================================================================
* Date:           Tue Dec  9 15:04:46 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        idst7_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.027 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   23|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258  |IDST7B16_Pipeline_VITIS_LOOP_47_1  |       22|       22|  0.220 us|  0.220 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     381|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|    32|     793|    2584|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     158|    -|
|Register         |        -|     -|     730|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    32|    1523|    3123|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258  |IDST7B16_Pipeline_VITIS_LOOP_47_1  |        0|  32|  793|  2584|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+
    |Total                                         |                                   |        0|  32|  793|  2584|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln43_fu_376_p2     |         +|   0|  0|  40|          33|           2|
    |cutoff_fu_421_p2       |         -|   0|  0|  39|           5|          32|
    |sub_i_i_i_i_fu_437_p2  |         -|   0|  0|  39|           1|          32|
    |sub_ln43_fu_394_p2     |         -|   0|  0|  39|           1|          32|
    |rndFactor_fu_400_p2    |      lshr|   0|  0|  96|           1|          32|
    |rndFactor_6_fu_412_p3  |    select|   0|  0|  32|           1|          32|
    |rndFactor_5_fu_406_p2  |       shl|   0|  0|  96|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 381|          43|         194|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    |dst_0      |   9|          2|   32|         64|
    |dst_1      |   9|          2|   32|         64|
    |dst_10     |   9|          2|   32|         64|
    |dst_11     |   9|          2|   32|         64|
    |dst_12     |   9|          2|   32|         64|
    |dst_13     |   9|          2|   32|         64|
    |dst_14     |   9|          2|   32|         64|
    |dst_15     |   9|          2|   32|         64|
    |dst_2      |   9|          2|   32|         64|
    |dst_3      |   9|          2|   32|         64|
    |dst_4      |   9|          2|   32|         64|
    |dst_5      |   9|          2|   32|         64|
    |dst_6      |   9|          2|   32|         64|
    |dst_7      |   9|          2|   32|         64|
    |dst_8      |   9|          2|   32|         64|
    |dst_9      |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      | 158|         35|  513|       1027|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |   2|   0|    2|          0|
    |cutoff_reg_588                                             |  32|   0|   32|          0|
    |dst_0_reg                                                  |  32|   0|   32|          0|
    |dst_10_reg                                                 |  32|   0|   32|          0|
    |dst_11_reg                                                 |  32|   0|   32|          0|
    |dst_12_reg                                                 |  32|   0|   32|          0|
    |dst_13_reg                                                 |  32|   0|   32|          0|
    |dst_14_reg                                                 |  32|   0|   32|          0|
    |dst_15_reg                                                 |  32|   0|   32|          0|
    |dst_1_reg                                                  |  32|   0|   32|          0|
    |dst_2_reg                                                  |  32|   0|   32|          0|
    |dst_3_reg                                                  |  32|   0|   32|          0|
    |dst_4_reg                                                  |  32|   0|   32|          0|
    |dst_5_reg                                                  |  32|   0|   32|          0|
    |dst_6_reg                                                  |  32|   0|   32|          0|
    |dst_7_reg                                                  |  32|   0|   32|          0|
    |dst_8_reg                                                  |  32|   0|   32|          0|
    |dst_9_reg                                                  |  32|   0|   32|          0|
    |grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258_ap_start_reg  |   1|   0|    1|          0|
    |rndFactor_6_reg_583                                        |  32|   0|   32|          0|
    |sub_i_i_i_i_reg_598                                        |  32|   0|   32|          0|
    |tmp_23_reg_593                                             |   1|   0|    1|          0|
    |tmp_24_reg_603                                             |  31|   0|   31|          0|
    |tmp_25_reg_608                                             |  30|   0|   30|          0|
    |tmp_26_reg_613                                             |  29|   0|   29|          0|
    |tmp_27_reg_618                                             |  28|   0|   28|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 730|   0|  730|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|      IDST7B16|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|      IDST7B16|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|      IDST7B16|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|      IDST7B16|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|      IDST7B16|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|      IDST7B16|  return value|
|src_0_val      |   in|   32|     ap_none|     src_0_val|        scalar|
|src_1_val      |   in|   32|     ap_none|     src_1_val|        scalar|
|src_2_val      |   in|   32|     ap_none|     src_2_val|        scalar|
|src_3_val      |   in|   32|     ap_none|     src_3_val|        scalar|
|src_4_val      |   in|   32|     ap_none|     src_4_val|        scalar|
|src_5_val      |   in|   32|     ap_none|     src_5_val|        scalar|
|src_6_val      |   in|   32|     ap_none|     src_6_val|        scalar|
|src_7_val      |   in|   32|     ap_none|     src_7_val|        scalar|
|src_8_val      |   in|   32|     ap_none|     src_8_val|        scalar|
|src_9_val      |   in|   32|     ap_none|     src_9_val|        scalar|
|src_10_val     |   in|   32|     ap_none|    src_10_val|        scalar|
|src_11_val     |   in|   32|     ap_none|    src_11_val|        scalar|
|src_12_val     |   in|   32|     ap_none|    src_12_val|        scalar|
|src_13_val     |   in|   32|     ap_none|    src_13_val|        scalar|
|src_14_val     |   in|   32|     ap_none|    src_14_val|        scalar|
|src_15_val     |   in|   32|     ap_none|    src_15_val|        scalar|
|dst_0          |  out|   32|      ap_vld|         dst_0|       pointer|
|dst_0_ap_vld   |  out|    1|      ap_vld|         dst_0|       pointer|
|dst_1          |  out|   32|      ap_vld|         dst_1|       pointer|
|dst_1_ap_vld   |  out|    1|      ap_vld|         dst_1|       pointer|
|dst_2          |  out|   32|      ap_vld|         dst_2|       pointer|
|dst_2_ap_vld   |  out|    1|      ap_vld|         dst_2|       pointer|
|dst_3          |  out|   32|      ap_vld|         dst_3|       pointer|
|dst_3_ap_vld   |  out|    1|      ap_vld|         dst_3|       pointer|
|dst_4          |  out|   32|      ap_vld|         dst_4|       pointer|
|dst_4_ap_vld   |  out|    1|      ap_vld|         dst_4|       pointer|
|dst_5          |  out|   32|      ap_vld|         dst_5|       pointer|
|dst_5_ap_vld   |  out|    1|      ap_vld|         dst_5|       pointer|
|dst_6          |  out|   32|      ap_vld|         dst_6|       pointer|
|dst_6_ap_vld   |  out|    1|      ap_vld|         dst_6|       pointer|
|dst_7          |  out|   32|      ap_vld|         dst_7|       pointer|
|dst_7_ap_vld   |  out|    1|      ap_vld|         dst_7|       pointer|
|dst_8          |  out|   32|      ap_vld|         dst_8|       pointer|
|dst_8_ap_vld   |  out|    1|      ap_vld|         dst_8|       pointer|
|dst_9          |  out|   32|      ap_vld|         dst_9|       pointer|
|dst_9_ap_vld   |  out|    1|      ap_vld|         dst_9|       pointer|
|dst_10         |  out|   32|      ap_vld|        dst_10|       pointer|
|dst_10_ap_vld  |  out|    1|      ap_vld|        dst_10|       pointer|
|dst_11         |  out|   32|      ap_vld|        dst_11|       pointer|
|dst_11_ap_vld  |  out|    1|      ap_vld|        dst_11|       pointer|
|dst_12         |  out|   32|      ap_vld|        dst_12|       pointer|
|dst_12_ap_vld  |  out|    1|      ap_vld|        dst_12|       pointer|
|dst_13         |  out|   32|      ap_vld|        dst_13|       pointer|
|dst_13_ap_vld  |  out|    1|      ap_vld|        dst_13|       pointer|
|dst_14         |  out|   32|      ap_vld|        dst_14|       pointer|
|dst_14_ap_vld  |  out|    1|      ap_vld|        dst_14|       pointer|
|dst_15         |  out|   32|      ap_vld|        dst_15|       pointer|
|dst_15_ap_vld  |  out|    1|      ap_vld|        dst_15|       pointer|
|shift          |   in|   32|     ap_none|         shift|        scalar|
|skipLine2      |   in|   32|     ap_none|     skipLine2|        scalar|
|oMin           |   in|   32|     ap_none|          oMin|        scalar|
|oMax           |   in|   32|     ap_none|          oMax|        scalar|
+---------------+-----+-----+------------+--------------+--------------+

