.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000010010000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000011000
000000000000100000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010011000000000
000001110000000001
000000000000000010
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000010000000000000
000010110000000001
000000000000000110
000000000000111100
001100000000000000
000000000000000000
000010000000000000
000111110000000000
000000000000100010
000000000000010000
000000000000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000010000000011110
000010110000011000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000010000001000010
000101010000100000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000001000000
000000000000000000
000000000000000001
000000111000000001
000000000000000000

.io_tile 10 0
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000000
000000110000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000011110001
000000000001010000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
100000000000000000
010000000000000000
000010111000000000
000010010000000001
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000100000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000000
100000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
100000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000001000000001010000100100000001
000000000000000000000000001111001011100000010000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000011000000001001001000100000000
000000000000000000000010001011001111000110000010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101100010100000100000000
000000000000000000000000000000110000010100000010000000
010000000000000000000000010000000001001001000110000000
000000000000000000000011111001001111000110000000000000

.logic_tile 2 1
100000000100100001100010101101100000000000000100000000
000000000000000000000100000101000000101001010000000000
111000000000000000000000000101101100010100000100000000
000000000000000000000000000000010000010100000000000000
010000000010100101100000001000000000010000100100000000
100000000000000000000000000101001010100000010000000000
000000000000001111000110001000011010000001010100000000
000000000000000001100000000011000000000010100000000000
000000000000000000000000010000001001001100000100000000
000000000000000000000010000000011010001100000000000000
000000000000000001100000000101111010000001010100000000
000000000000000000000000000000100000000001010000000000
000000000000001000000000001001000000000000000100000000
000000000000000001000000000101000000101001010000000000
010000000000100000000000000000011010000000110100000000
000000000001010000000000000000001110000000110000000000

.ramb_tile 3 1
000000000000000000000111100011100000000000
000000000000000111000110001011100000000000
111000000000001111100111100101100000001000
000000000000001111100100001001100000000000
010100000000001111100111100111000000001000
010000000000000111000000001101100000000000
000000000000001111100111101101000000001000
000000000000000101000000000001000000000000
000000000000000000000010100011000000000000
000000000000000000000110010001100000000000
000000000000001000000010101011100000000000
000000000000000111000111111001100000000000
000001000000000000000000001101100000000000
000010000000000000000010110101000000000000
010000000000000000000000000011100000000000
010000000000000000000000000101000000000000

.logic_tile 4 1
100000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000011100001111011000110000100000000
000000000000000000000010110001111001001011100000000000
110000000000000000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000010100000011110110011000000000000
000000000000000000000100000000011101110011000000000000
000000000000000111000011100000000000100000010000000000
000000000000000000100000000111001011010000100000000000
000000000000000011100000000000001011110000000000000000
000000000000000000100000000000011100110000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000101000000101001010000000000
000000000000000000000000000011100000000000000001000000

.logic_tile 5 1
000000000000000000000110100011100000000000000100000000
000000000000000000000010110000000000000001000000000000
011000000000001011100010101111001111111111000000000001
000000000000000001100100001001101100000000000000000000
010000000000000000000011100001001100101111100000000001
110000000000000000000000001011111111111010110000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000001010000101100010100000001100001100110000000001
000000000000001101000110110000001101001100110000000000
000000000000000101000110101001101100001010000000000001
000000000000000000100000001011001111010000010000000000
000000000000000101100110110001111110101000000000000000
000000000000000000000010101001010000000001010000000000
010000000000000000000000010000001000000100000100000000
000000000000000000000010100000010000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
011001000000000000000000000111000000000000000100000000
000000100000000000000000000000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000001000000101000000000000000000000000000000000000000
000000100001000101000000000000000000000000000000000000
000000000000000000000010010111000000000000000100000100
000000001110000000000110100000100000000001000000000000
000000001100000101100000000011000000000000000100000000
000010100000000000000000000000000000000001000000000000

.logic_tile 7 1
000000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000100100000000
000000000001010000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000100000010000000000
000000000000000000000000000000101001100000010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000101100000010110100010000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
100000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
111000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000001001000100000000
000000000000000000000000000001001110000110000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000001
000000000000000000000000000111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
100000000000001000000000001011111011000110100000000000
000000000000001001000000000011111000000100000000000001
111000000000001000000110011011000000000000000100000000
000000000000001001000011110101000000010110100000000001
010000000000000001100000010000011000001100000100000000
100000000000000000000010000000011100001100000000000000
000000000000001000000110010011000000000000000100000000
000000000000000001000111111101000000010110100000000000
000001000000000000000000000111100000001001000100000000
000000100000000111000000000000001100001001000000000001
000010100000000000000010001001011000010110000000000000
000001000000000101000100001011011110000001000000000001
000000000000000000000000001011111011000110100000000010
000000000000000101000000001111111011000100000000000000
010000000000000000000010100101001100000001010100000000
000000000000001101000000000000000000000001010000000000

.ramt_tile 3 2
000000000000000000000000001111000000000000
000000000000010000000010011101000000000000
011000000000000111000000000101000000000000
000000000000000000100000001101100000000000
010000000101000000000111101011100000000000
010000000000000000000110011111100000000000
000000000000000000000011101011000000000000
000000000000000000000110011101100000000000
000000000000000000000110010011100000000000
000000000000000001000110011111000000000000
000000000000000001100110010111000000000010
000000000000000000100110011111000000000000
000000000000001001100110110011000000000000
000000000000001001100010100011100000000000
110000000000000111000011101011100000000001
110000000000000000100100000001100000000000

.logic_tile 4 2
000000000000000000000000000000000001000000100110000001
000000000000000000000000000000001011000000000010000000
011010000000000101000000010000000000001111000110000000
000001000000001101100010100000001100001111000000000110
110000000000000000000000010001100000000000000100000000
010000000000000000000011100000000000000001000010000000
000000000000000000000010100001100000000000000100000000
000000001100000000000110110000000000000001000000000100
000000000000010001100010001011101101000110000010000000
000000000000000000000010100111011111001010000000000000
000000000000000101000000001000000001011001100000000000
000000000000000000100010111101001000100110010000000000
000000000010000000000000001111101101000110000000000000
000000000110000000000000001011111111000101000000000000
010000000000000001100010010001111110000100000000000000
000000000000000000100110011011111011011100000000000000

.logic_tile 5 2
000000000100000001100111001101111100100000000000000000
000000000000000000100010111001101110000000000000000000
011000000000000111000110001101111010101010000000000000
000000000000000000100110100001011000000101010000000000
010000000000000101000000010011001000101010100000000000
010000000000000000100010010000010000101010100000000000
000000000000000101100010100101100000000000000100000000
000000000000010000000110000000100000000001000000000000
000000100000000101000000000000011111010000000000000000
000000000000000001100000000011011101100000000000000000
000000001100000001100000001101011110100010000000000000
000000000000001101000010001001011011000100010000000000
000000000000010001100000000000000000000000100100000000
000000000010000000000000000000001010000000000000000000
010000000000100101000010100111111100010101010000000000
000000000001000000100110000000000000010101010000000000

.logic_tile 6 2
000000000000000000000000001000000000100000010000000000
000000000000000000000000001111001110010000100000000010
111000000000000000000000011000000000000000000100000000
000000000000000000000010101011000000000010000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001100000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000001100000100000100000000
000000000000001001000100000000010000000000000000000000
000000000000001000000110000011000000000000000100000000
000000000000000001000100000000000000000001000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111100000011000000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000100000000
000000000000001101000000000101000000000010000000000000
111001000000000000000010100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
010000000000000101000010000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000011000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011000000000000000000110101000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000010100000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000001000000000000111100000000000001000000000
000000000000001111000000000000100000000000000000000000
010000000000000000000010001000001000001000011100000000
110000000000000000000000000111001101000100100000000000
000000000000001000000111100111101000000001010100000000
000000001110000001000000001011000000101000000000000000
000000000000000000000110010000011010000011110100000000
000000000000000000000010000000000000000011110000000000
000000000000000000000000001011011110011111110000000000
000000000000000000000000000101111101111111110010000000
000000000000000000000000001000000001111001110000000000
000000000000000000000000001101001110110110110001000000
010000000000000001100110000111111111011000000100000000
010000000000000000000000000000101010011000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
100000000000000001100000000101111000000001010100000001
000000000000000000000000000000100000000001010000000000
111000000000000001000010000000000001001001000100000001
000000000000000000100100000101001000000110000000000000
010000000000000000000000001000011000000001010100000000
100000000000001101000000000101000000000010100000100000
000000000000000001100110010000011011001100000100000000
000000000000000000000010000000011000001100000000000010
000000000000000000000110000001011000000001010110000000
000000000000000000000000000000000000000001010000000000
000000000000000000000000001000000000010000100100000000
000000000000000000000000000001001101100000010010000000
000000000000000000000000010001101110010100000100000000
000000000000000000000010000000010000010100000000100000
010000000000000000000000001000000001001001000101000000
000000000000000000000000001001001000000110000000000000

.logic_tile 2 3
000000001110001000000011111011001011000011100000000000
000000000000001001000110010101111101000001000000000000
000000000000001000000000000001001100010000100000000000
000000000000001001000011110111001011010000010000000000
000100000000000001100110000101011111001001000000000000
000000000000000000100110010011101000000001010000000000
000000000000000011000000000011001100010110000000000000
000000000000000001000000001101101100000001000000000000
000000000000001101100111000101001100000001000000000000
000000000000001011000010000101111110101001000000000000
000000000000000000000000000001011000000100000000000000
000000000000000001000010001011111111011100000000000000
000000000000000101000010100101101011000011100000000000
000000000000000101000010100011011100000010000000000000
000000000000000000000000000111001010000000010000000001
000000000000000101000000001001111101000110100000000000

.ramb_tile 3 3
010000000000001111100110100001000000000000
001000001010000111000111000001100000000000
111000000000001011100000000011000000000000
000001000000000111100000000111000000000000
010000000000000000000010000111000000000000
111000000000000001000000000111100000001000
000000000000000111100111101001000000010000
001000000000000000100100000011100000000000
000000000000001000000000011001100000000000
001000000000000011000011101101000000000000
000000000000000011100000000001100000000000
001000000000000000000000000001000000000000
000000000000001011100000001111100000000000
001000000000001011000010000101100000000000
110000000000000001000000000011000000000000
111000000000000000000010000101100000000000

.logic_tile 4 3
000000100000010101000010100000000000000000001000000000
000000000000000101100110100000001010000000000000001000
000000000000000000000000000000001010001100111000000000
000000000000000000000000000000001000110011000000000000
000010100000000101000010100000001001001100111000000000
000000000000001101000000000000001011110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000000000000100000000001001110011000000000000
000000000000000000010000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000010000000000000000000000000110011000000000000
000000000000000000000000000001001000001100110000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 5 3
000000000000100101000000000101000000000000000100000000
000000000110000101100000000000100000000001000000000000
011000000000000111000110111001100000000000000000000000
000000000000000101000010101001100000111111110000000000
000000000000000001000110100111000001111001110000000000
000000000000000000000011110000101010111001110000000100
000000000000001011110000001000000000011001100000000000
000000000000000101100010110111001100100110010000000000
000000000000000001100000001101111110101000010100000000
000000000000001101100000000001111000110100011010000000
000000000000000000000010100101001100100000100000000000
000000000000000000000100000000001000100000100000000010
000000001110000101000110000011111000000010010000000000
000000000000000000100010001111101110011000000000000000
010000000000000000000000011000001010010101010000000000
000000000000000001000010000101010000101010100000000000

.logic_tile 6 3
000000000000000101000000000001100000000000000100000000
000000000000000000000000000000100000000001000010000000
111010000000010000000010100000011010000100000100000000
000001000000100000000000000000010000000000000000000000
000001000000000000000000010001000000000000000100000000
000000000000000000000010000000000000000001000000000000
000001000000000101000111100000001110000100000100000000
000000100000000000000100000000010000000000000000000000
000000000000000001100110000000001100000100000100000001
000000000000000000000000000000000000000000000000000001
000001000000101000000000010000000000000000100100000000
000010000001000101000011000000001101000000000000000001
000000000000000000000110001000000000000000000100000000
000000000000000000000100000101000000000010000000000001
000000001110000000000000000011111100100101100000000000
000000000000000000000000000000101011100101100000000001

.logic_tile 7 3
000000000000000000000000000000011111001100110000000000
000000000000000000000000000000011111001100110000000000
111000000000000000000000000000001111110011000000000000
000000000000000000000000000000001010110011000000000000
110000000000000000000000010111000000011001100000000000
010000000000000000000010000000101110011001100000000000
000000000000001000000000000000000000000000000100000000
000000000000000001000000001101000000000010000000000000
000000000000000000000000000101100000010110100100000000
000000000000000000000010000000000000010110100011000000
000000000000010000000000000111100000000000000100000100
000000000001000000000000000000100000000001000001100100
000000000000000101000000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
010001000000000101000010100000011111001100110000000100
000010100000001101100110110000001110001100110000000000

.logic_tile 8 3
000000000000000000000110100000011010000100000100000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000010100000010000000000000000100000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000101000000001000001110111101010010000101
000000000000000000000000000011000000111110100000100000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000000
000001010000000001
000000000000000010
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
110000001100000000000000001111000000000000000110000000
001000000000000000000000001101000000010110100000000000
111000000000000000000000000000011110010100000110000000
000000000000000000000000000111010000101000000000000000
010001000000000000000000000000000000000000000000000000
101010100000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
010000000000000000000010000000001110001100000110000000
001000000000000000000000000000001110001100000000000000

.logic_tile 2 4
110001000000000101000010100111011110000010100100000000
001010100000000101000010100011101000000111010000000001
101000000000000101000111100000011111110000000010000000
000000000000000101000010100000011101110000000000000000
110000000000000101000010101111011010000110100100000000
011000000000001101100111110101001100001001100010000000
000000000000001101000010100111001100000110100100000000
001000000000001111100110110101101000000101010000100000
000000000000000001000000010001111001000110100110000000
001000000000001001000011011101011001000101010000000000
000000000000000000010110011011101010000010100110000000
001000000000000000000011001001101011000111010000000000
000001001110000000000010000101101100010111100100000000
001010100000000011000010000011101001000010000000100000
000000000000000000000010001001111010000010100100000000
001000000000000001000100001001011001000111010000000000

.ramt_tile 3 4
000010100000000111000111000001100000000000
000001000000000000000100001011000000000000
011000000000001111100000000111000000000000
000000000000001111000000000011100000000000
010000000000000000000111101011100000000000
110000000000001001000000001111000000000000
000000000000000000000111100111000000000000
000000000000001001000100001011000000000000
000000000000001101100110101001000000000000
000000000000000101000010001011000000000000
000000000000000011100000001101100000000000
000000000000001111100010000101100000000000
000000000000000111000011100001000000000010
000000000000000000100100000011100000000000
110000000000000000000110100001100000000000
010000000000000000000000000101000000000000

.logic_tile 4 4
010010000000000000000010111000000000000000000100000000
001001000000000000000010011001000000000010000000000100
011000000000000101100110100101000000000000000100100000
000000000000000000000010100000000000000001000000000000
010000000000000101000111000001001010010101010100000000
011000000000000000000010100000110000010101010000000000
000000000000000000000011100000000000000000100100100000
001000000000000000000000000000001001000000000000000000
000000000000000000000010100101000000011001100100000000
001000001100000000000000000000101010011001100000000000
000000000000000101000000001111101010000000010010000000
001000000000000000000000000001011101001001010000000000
000010101011010000000010101001111100010100000000000000
001000000000100000000000001101101111100100000001000000
010000000000000101000000000000000000000000100100000001
001000000000000000000000000000001011000000000000000000

.logic_tile 5 4
010000000000001111100110010000011010010101010000000000
001000001110000001100011110111000000101010100000000000
011000000000100000000110100101001111001000010000000000
000000000001010000000000000001111001010010000000000000
000000000000000000000110101000001100101000000000000000
001000000000000101000000000011000000010100000000000010
000000001010001000000111100000001000000100000100000000
001000000000000001000000000000010000000000000000000000
000000000000000111100110011000000000000000000100000000
001000000000000000100110011101000000000010000000100000
000000000000000000000000000000011110000100000000000000
001000000000000001000000000101011000001000000010000000
000000000000000001100110000001001100000010010000000000
001000000000000000100000001011111000011000000000000000
000000000000000000000111000000000000000000000000000000
001000000000000000000100000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000000000000001000000001000000000
001000000000001101000010110000001000000000000000001000
000000000000001001100000000101011000001100111000000000
000000000000001001100000000000100000110011000000000000
000000000000000000000010100000001000001100111000000000
001000000000000000000100000000001001110011000000000000
000000000000000101000000000000001001001100111000000000
001000000000001101100010110000001010110011000000000000
000000000000000000000000000101101000001100111000000000
001000001000000000000000000000100000110011000000000000
000000000000000000000000000101101000001100111000000000
001000001100000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
001000000000000000000000000000001000110011000000000000
000000000000000000000000001000001000001100110000000000
001000000000000000000000000001000000110011000000000000

.logic_tile 7 4
010000000000000101000110100000000000000000000000000000
001000000000000000000010100000000000000000000000000000
011000000000011000000010100000011000001100110000100000
000000000000100101000100000000001001001100110000000000
000000000010000001100000000001011100110011000000000000
001000000000000101000010111011011001000000000000000000
000000000000000101100000011000000000000000000100100000
001000000000000000000010101001000000000010000000000000
000000000000001000000000010101100001011001100000000000
001000000010001001000010010000101010011001100000000000
000000000000000001100010010000000000000000100100000000
001000000000000000100010010000001011000000000001000000
000100000000000000000000001111101010110011110000000000
001000000000000000000000001011001100000000000000000000
000000000000101000000000001011001010100010100000000000
001000000001000001000000000011001010010100010000000000

.logic_tile 8 4
010000000000100111100000000001100000000000001000000000
001000000001010101100011110000100000000000000000001000
011000000000000000000110000011100000000000001000000000
000000000000010000000000000000101000000000000000000000
010000000000000111100000000000001000001100110100000000
011000000000000000100000000101001101110011001000000000
000000001000000000000000000000000001001111000000000000
001000000000000101000000000000001100001111000000000010
000000000000000000000000010011111010011110100000000000
001000000000000000000010000000001000011110100000100100
000000000000000111000000011001001101000000100000000000
001000000000000000000010001001011010000000000000000000
000000000000000000000000001001100000001100110100000000
001000001100000000000000001011101010110011001000000000
110110000000000111100000001000000000010110100100000000
111101000000000000000000001001000000101001010000000000

.logic_tile 9 4
010000000000000000000000000001100000010110100000000000
001000000000000000000010010000000000010110100000000001
011000000000000101100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000010000000000000000000000000000000
000000000000001000000000000011000000000000000111000111
001000000001010011000000000000100000000001001001000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100001010
100000000100000000
000000000100000000
000000000100000001
000000000100100010
000000000100110000
001100000100000000
000000000101001000
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
110000000000000000000000010011011110000001010101000000
001000000000000000000010000000000000000001010000000000
111000000000000001100000000000001111001100000100000000
000000000000000000000000000000011110001100000001000000
010000000000000000000000000111100000010000100100000000
001000000000000000000010110000001110010000100000100000
000000000000000000000000001000000001010000100100000000
001000000000000000000000000111001000100000010010000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010000100100100000
001000000000000000000000000111001011100000010000000000
000000000000000001100110000000011111000000110100000000
001010000000000000000000000000001111000000110000100000
010000000000000000000110000001000001001001000100000000
001000000000000011000000000000101110001001000000000010

.logic_tile 2 5
110001000010000000000010000111011001100010010000000000
001000000000000000000010010011001000101011010000000000
111000000000000111000010001111101001101110100000000000
000000000000000111100100000101011100011100000000000000
010000000000011000000000000101001100000001010100000000
001001000000000101000000000000000000000001010000000000
000000000000000001000011101011101100101111010000000000
001000000000000111110100000101111111000001010000000000
000000000001000011100110100011001001110110000000000000
001010001010000101100010101111111000111010000000000010
000000000000001101000110111101111111100111010000000000
001000000000000101000011011011011010100001010000000000
000000000000100101000010111111111111111110000000000000
001000000000001001000010100001011100010101000000000000
010000000000000101100010101111011011100010010000000000
001000000000000101000010011001011010010111100000000000

.ramb_tile 3 5
010000100000000000000000000111100000000000
001001001000100000000010001011000000010000
111000000000001011100000001111100000000000
000000000000000111100011010001100000010000
010100000000000111100111111101100000000000
011000000000100111000110101101000000000000
000000100000000111100011110101100000000000
001000000000000011000011110011000000000000
000000000001000111100000010101000000000000
001000000000000000000011000101100000000000
000000000000000000000000001001100000000000
001000000000000000000011111101100000000000
000000000000000000000000000111000000000000
001010000000001101000000001101000000000000
010000000000000000000011100011100000000000
011000000000000111000000000101100000000000

.logic_tile 4 5
010000000000000000000000000000000001000000100100000001
001000000000000000000010100000001110000000000010000000
111000000000000000000000001000000000000000000100000000
000000000000000101000000001011000000000010000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000000001000000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000011000000100000100000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 5
110000000000000000000000000000001011111100110000000000
001000000000000000000010010000001010111100110000000001
101000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
011000000000001101000000000000000000000000000000000000
000000000000000011100000000000001011110011000100000000
001000000000000000100000000000011000110011001001100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000110000001
001000000000000000000000000000001000001111001000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000000000000010100101100000000000000100100000
001000000100000000000000000000100000000001000000000100
111000000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000101000000000101000000000000000100000000
011000000000000000000010100000100000000001000001000010
000000000000000000000000000000001010000100000100100000
001000000000000000000010100000000000000000000001000000
000000000000000000000110010000001000000100000100000000
001000000000000000000011000000010000000000000001100000
000000000000000000000000001000000000000000000100000001
001000000000000000000000000001000000000010000000100000
000000000000000000000000001000000000000000000100000000
001000000000000000000011110001000000000010000000000110
010000000000000000000000000000000000011001100000000000
001000000000000000000000001011001111100110010000000000

.logic_tile 7 5
010000000000001000000110000000001100010101010000000000
001000000000000001000010101011010000101010100000000000
111000000000001000000000000001011001100010000000000000
000000000000001111000011100101011100000100010000000000
110000000000001011100000000000000000000000000100000000
111000000000000011000000000001000000000010000000000000
000000000000000000000010101101011000000000110000000000
001000000000000101000010101011001100000000000000000000
000000000000000011100110010000000000000000000000000000
001000000000000000000110010000000000000000000000000000
000000000000000111100110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000011101101101000100000000000000000
001000000000000000000100001101111001000000000000000000
010000000000000000000000000000000001000000100100000000
001000000000000000000000000000001010000000000000000000

.logic_tile 8 5
010000000000010101000010101101101110000011110000000000
001000000000100000100110100101100000010111110000100010
011000000000000101000010101000000000000000000100000000
000000000000001101100110111011000000000010000000000000
110000000000000000000000001001101100101001000000000000
111000000000000000000010111101101001010000000000000000
000000000000000101000010101011011111010110000000000000
001000000000000000000010100111101011101001010010000000
000000000000000001100000011111111011000011010000000000
001000000000000000000010001101111111000001000000000000
000000000000000000000111000101101001010000000000000000
001000000000000011000000001101111000010010100000000000
000000000000001000000111100001000001011111100000000000
001000000000001011000100001001001001000110000000000000
110000000000001001100110010001101000101001010000000000
011000000000000001000010001001010000010101010000000000

.logic_tile 9 5
010000000000000000000000000101100000000000001000000000
001000000000000000000000000000000000000000000000001000
011000000000000000000000000101100000000000001000000000
100000000000000000000000000000100000000000000000000000
000000000000000000000000010101001000001100110100000000
001000000000000000000010000000100000110011000100000000
000001000000001111100110000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000011010000011110100000000
001010000000000000000000000000000000000011110100000000
000010000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000101100001001100110100000000
111000000000000000000000000000101010110011000100000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010100000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
011000000000000000000000001000011100110001010100100000
000000000000000000000000000011011101110010100000000000
110000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000001101000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000101001000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
100000000000000001100000000000011010001100000100000001
000000000000000000000000000000011111001100000000000000
111000000000000000000000000111000000010000100100000001
000000000000000000000000000000101100010000100000000000
010000000000001000000000000000000000001001000100000000
000000000000000001000000000111001111000110000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001110000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000110000000
000000000000000000000000000101100000010110100000000000
000001000000000011100011000001000000000000000100000000
000000100000000000000000001111000000101001010000000010
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
100000001110100000000000000000000001001001000100000000
000000000001000000000010101001001000000110000000000000
111000000000000000000000010011011000000001010100000000
000000000000000111000010000000100000000001010000000000
010000000000001000000110001000011010010100000100000000
000000000000000001000000000001000000101000000000000000
000010100000001101000000010001100001010000100100000000
000001000000000001100010010000001101010000100000000000
000000000000000000000000010000000001001001000100000000
000000000000000000000010001101001000000110000000000000
000000000000000000000110001101101111101010000010000000
000000000000000000000000001111001011101011010000000000
000010100000000011100000000101000001001001000100000000
000000000010000000100000000000001000001001000000000000
010000000000000000000000010001111000000001010100000000
000000000000000000000010100000100000000001010000000000

.ramt_tile 3 6
000000100010000000000110110101100000000000
000001000000000000000011101001100000000000
011000000000001000000110100011100000000000
000000000000000111000000000011100000000000
110000000000010000000000010001100000000000
010000000110000000000010110011100000000000
000000000000001000000111110111000000000000
000000000000000101000010101101000000000000
000000000000000101000000010001000000000000
000000000000100101000011001111100000000000
000000000000000101010000011101100000000000
000000000010000101000011010011100000000000
000000000000000111100010101101100000000000
000000000110000000000010100011000000000000
010000000000000000000011100111100000000000
010000000000000000000100001111100000000000

.logic_tile 4 6
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000001100000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000001010001000000100000000
000000000000000000000000000001011101000100000000000010

.logic_tile 5 6
000000100000000001100000000001100000001001000000000000
000000000000000000000000000111001010000000000001100100
011000000000000011100011100000000000001111000110000000
000000000000000000100100000000001000001111000001000101
110000000000000111100010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111000000000000000000010
000000000000000000000000000101011110000000110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000111000111000001111000101001010000000000
000000000000000000100100000101101110101001110001000000
010000000000000000000000000000001010000100000101000000
000000000000000000000000000000010000000000000000000001

.logic_tile 6 6
000000000000100000000000000000000000000000001000000000
000000000000000101000000000000001011000000000000001000
000000000000000101000000000000001010001100111000000000
000000000000000101000010100000011011110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000010100000001000110011000000000000
000000000000000011100010010001101000001100111000000000
000000000000000001100010000000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000001101000000110011000000000000
000000000000000001100000001101111111000010010000000000
000000000000000000000000001101001010011000000000000000

.logic_tile 7 6
000000000000000101000000010000000000000000000000000000
000010000000000000000010100000000000000000000000000000
111000000000001111000110100111011001101000010100000001
000000000000000111000010100001111110110100010000000000
000000000000001101100110110000000000000000000000000000
000000000000001011000011010000000000000000000000000000
000000000000001101100000010011111011001000010000000000
000000000000000101000011000101101010100001000000000000
000000000000000000000000001000011001100000000000000000
000000000000000000000000000111011111010000000000000000
000000000000000000000110011101001000000000110000000000
000000000000000000000110001101111011110000000000000000
000001000010000000000110010001111011000000110000000000
000000000000000000000011101101001000110000000000000000
010000000000001001100110001101001000000000000000000000
000000000000000001000000001011011111011010010000000000

.logic_tile 8 6
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111100111000000011010000100000100000000
000000000000001101000100000000000000000000000000000000
010000000000000000000111100001100000000000000100000000
110000000000010000000000000000100000000001000000000000
000000000000001111000111100000000000000000100100000000
000000000000001111100111100000001111000000000000000000
000001000000000000000000000000011010000100000100000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000100000100000000000000101100000000000000100000000
000001000001010000000011110000100000000001000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000001000000000010000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010000000000000000010100000000000000000000000000000
100001000000000101000000000000000000000000000000000000
010000000000000000000110000000011010000100000100000000
110000000000000000000010100000000000000000000100000000
000000000000001111100000001000011000100001000000000000
000000000000000001000000001001001011010010000000000000
000000000000000000000000000101011001100000000000000000
000000000000000000000000000000111000100000000000000100
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000100000001000000
000000000000000000
010000000000000001
000010000001010001
000000110001010000
001000000000000000
000000000000100000
000000000000000000
000001010000000000
000000000000110010
100000000000010000
000010000000000000
000000010000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
100000000000000000000000010000000001010000100100000000
000000000000000000000010000011001001100000010001000000
111000000000000101000110000011000000000000000100000000
000000000000000000000010100111000000010110100000100000
010100000000000000000000000000000001010000100100000001
000000000000000000000000000011001100100000010000000000
000000000000000001100000011011000000000000000100000000
000000000000000000000010001101000000010110100000100000
000000000000000000000000000000000001010000100110000000
000000000000000011000000000011001010100000010000000000
000000000000001000000000001011000000000000000101000000
000000000000000001000000001001000000010110100000000000
000000000000001000000000000000000000010000100110000000
000000000000000001000000000011001001100000010000000000
010000000000000000000000000000001101000000110100000000
000000000000000000000000000000001000000000110010000000

.logic_tile 2 7
100001000100001111000000000001000000000000000100000000
000000100000010001100000000101000000010110100000000000
111000000000000000000000000111011100000101010000000000
000000000000000000000000000111101101011110100000000010
010001001100100101100000001011101111011100100000000000
000000000000000000000000001111101100011100010000000010
000000000000000000000000000011101110000001010000000000
000000000000000000000000000111001100011111100000000010
000001000000000101100110111011101111011100000000000000
000000100000000000000010100011001110101110100000000010
000000000000000101100010110011111101001001000000000000
000000000000001101000010100111011111010111110000000000
000010100000000101000010100001000000000000000100000000
000000000000001101000010100001000000010110100000000000
010000000000000101000110100011101100010001100000000000
000000000000000000000010101111011110110001110000100000

.ramb_tile 3 7
000000000000111000000111100111000000000000
000000000000001111000111111001100000000000
111000000000000111100000011101000000000000
000001000000001111000010110111000000000000
110000000100000111100000001011000000000000
110000000000000000100000001111000000000000
000010100000000000000111111011000000000000
000001000000000000000011101111100000000000
000000000000000001100000000001000000001000
000000000000000000100011100001100000000000
000000000000000000000000011011100000000000
000000000000100000000011101101100000000000
000000000000000000000111111001100000000000
000000000000000111000010011101000000000000
010000100000000000000111000001100000000000
010000000000000111000110110111100000000000

.logic_tile 4 7
000000000001000000000000010000000000000000000100000000
000000000000100000000011101011000000000010000000000001
011000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000100
010000000000000000000000001000000000000000000110000000
010000000000000000000000001111000000000010000000000001
000000000000000000000110000011100000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000000101100000010000011110000100000100000001
000000000110000000000010100000010000000000000000000000
000000000000001000000000000000011110000100000100000000
000000000000000101000000000000000000000000000000000000
000000000010000000000000001000000000000000000000000000
000000000000000000000000001101000000000010000000000000
010000000000000101100110110111111100010101010000000010
000000000000000000000010100000000000010101010000000000

.logic_tile 5 7
000000000000000101100000000000000000000000001000000000
000001000000000000000000000000001010000000000000001000
000000000000000101100010100000001010001100111000000000
000000001100000000000000000000001000110011000000000000
000000000000001101000110110101001000001100111000000000
000000000000000101000010100000000000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000100000000000000000001000001100110000000000
000000000001000000000000001101000000110011000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000010100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
011000000000000101000000000000000000000000000100000000
000000000000000000100000001001000000000010000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101100000001111011010010110000000000000
000000000000000000000000000001001110010111100000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000101100000000000000000000000000000000000
000000000000011101000000000000000000000000000000000000
110000000000000001100000001111011010000101100000000000
110000000000000000000000000001001110100001000010000100

.logic_tile 8 7
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000000000111100000000000000100000001
000000000000000000000000000000000000000001000000000100
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000000000000000000000011010000010100000000011
000000100100000000000000000101000000000001010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000001110000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
011001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000010100000011000000000000011100000001001000000000001
000000000100000001000000000000001010001001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000001000000000010000100000000000
000000000000000000000000000111001001100000010000000100
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.io_tile 13 7
100000111000001010
000100000000000000
000000000000000000
100000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000000010
100000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
100000000000001000000000000000000000010110100100000000
000000001010000001000000000001000000101001011000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000110000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001100000000000000000101100000100110010100000001
000000000000000000000000000000001000100110011000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000001000000101000000000000000000000000000000000000000
000010100001011001000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000001110000101000000000000000000000000000000000000
000000000000001000000000000101001111011001110000000000
000000000000000101000000000001001000001001010000000010
000000000000001000000110001000011011000100000001100100
000000000000001111000000000111011010001000000000000010
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001001000110001001111100010000110000000000
000000000000000101000000000011001010011001110000000010
000000000000001000000000000111000000000000000000000000
000000000000000101000010110000100000000001000000000000
010000000000001000000000001001100000000000000100000000
000000000000000001000000000101001010100000010000000000

.ramt_tile 3 8
000000001111001001100000011011100000000000
000000000000001001100011001001000000000000
011000000000001001100000010111100000000000
000000000000001001100011110001000000000000
010000000000000000000110010011100000000000
010000000000000000000110010001100000000000
000000000000000111100111111101100000000000
000000000000000000000010011101100000000000
000000000000000000000000000111000000000000
000000000000000000000000001101000000000000
000000000000000111000011101011100000000000
000000000000000111000100000001000000000000
000000100000001000000111101111100000000000
000001000110001001000000000001100000000000
010000000000000011100000010111000000000000
110000000000000000100010011101100000000000

.logic_tile 4 8
000000000000000001100010110000011111001100110000000000
000000000010001001100110010000011010001100110000000000
011000000000000001100110010000001100110011000000000010
000000000000001101100110010000011000110011000000000000
000000000000000000000000010001011101100000000000000000
000000000000000000000010000001111011101000000000000000
000000000000001101000010100000011001001100110000000010
000000000000000111000000000000011000001100110000000000
000000000000000101100110101000011010111101010001000100
000000000000000000000010001111000000111110100001000000
000000000000000000000110010001100001011001100000000100
000000000000000000000011010000101001011001100000000000
000000000000000000000000001011001011101000010110000000
000000000000000000000000000111111000111000101001000010
010000000000000101100011100011101000010010000000000000
000000000000000000000110000011111000001000010000000000

.logic_tile 5 8
000000000000000101000010111011101100100010100000000000
000000000000000000000010001101101111010100010000000000
011000000000000000000110000000001011100100000000000000
000000000000000000000000001001001010011000000000000000
010000000000000111000110101101001001000000110000000000
110000000000001101000110100011111010110000000000000000
000000000000000011000010100111001000000000000000000000
000000000000000101100000000101011110010000000000000000
000000000000000011100110000101001000010101010100000000
000000000000000000100100000000110000010101010000000001
000000000000001000000110001111101110011000000000000000
000000000000000011000100001001011101000010010000000000
000000000001011101000111000001001010010101010100000100
000000000000100001100100000000010000010101010000000000
010000000000000001100010000101011110101010100000000000
000000000000000000100000000000010000101010100000000000

.logic_tile 6 8
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
011000000000000000000000010001111011010001100000000000
000000000000000000000011110000111101010001100000000000
110000001000001000000110000111101100010101010000000000
110000000000000001000000000000010000010101010000000000
000000000000000101000110001101100000111111110000000000
000000000000000000000000000011001010011001100000000000
000000000000000000000110001011101011010011000000000000
000000000000000000000100001001001010111011010000000100
000000000100000101100110100000011000000011110000000010
000000000000000000000000000000010000000011110000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000101001100000000101100000101001010000000010
110000000000001001000000000101000000111111110000000000

.logic_tile 7 8
000000000000000111100110101101011100111111110000000000
000000000000000000100000000101000000111110100000000000
011000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000001001100011100101011101001000000000000000
110000000000000101100000000101001010000000000000000100
000000000001001001100000000101100001010000100000000000
000000000000101111000000000101001100000000000000000000
000000000000000000000000000001011010010111110000000001
000000000000000101000000000000000000010111110000000000
000000000000000001100000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
000000000001011000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010001000000000000000000000011001010101011000000000000
010010100000000000000000001001001110000011000000000000

.logic_tile 8 8
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110100111000000000000000100000000
110000000000000000000100000000000000000001000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000000001111000000000010000000000000

.logic_tile 9 8
000000000000001000000000010000001010000100000100000000
000000000000000011000010000000000000000000000000000000
011000000000000001100000000111100000000000000100000000
100000000000000000000000000000100000000001000000000000
010000000000000000000011101000000000000000000100000000
110000000000000001000000000011000000000010000000000000
000000000000001000000000000011000000000000000100000000
000000000000001111000000000000000000000001000000000000
000000000001001000000110000000001100000100000100000000
000000000000100001000000000000010000000000000000000000
000000000000001000000000000000001000000100000100000000
000000000000000001000000000000010000000000000000000000
000000000000000000000000000101100000000000000001000010
000000000000000000000000000001000000010110100000000000
000000000000000000000110001000000000000000000100000000
000000000000010000000000000001000000000010000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000001001000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000001000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000001000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000100000111000010101000000000000000000100000000
000000000000000000100100001001000000000010000000000011
111000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000011000110000001000000000000000100100000
110000000000000000000000000000100000000001000000000000
000000000000000101000000000000001100000100000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000000001000000110110110000000000
000000000000000101000000000000001010110110110000000000
000000000000000000000000000101100000000000000100000001
000000000000000000000000000000000000000001000000000010
000000000000000000000000000000011010000100000110000001
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000001000000000000101100000000000001000000000
000000000000000101000010110000000000000000000000001000
111000000000000000000110000000011001001100111000000000
000000000000001101000000000000001001110011000001000000
110000000001000000000000010101001000001100111010000000
110000000110100000000010100000100000110011000000000001
000000000000000101100000010000001001001100111010000000
000000000000001101000010100000001011110011000000000000
000000000001000000000000000000001001001100111000000001
000000000000100000000010110000001010110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110100000001000001100110000000000
000000000000000000000100001001000000110011000000000000
010000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000010

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000101000010110000011010010101010000000000
000000000000001101000011010001000000101010100000000000
011000000000000101000010100001000000011001100000000000
000000000000001101000110100000001000011001100000000000
000000000000000001000010100011011000000010010000000000
000000000000000101000100000011011001011000000000000000
000000100000001001100000001101101010100010100000000000
000000000000001011000010110001011001010100010000000000
000000000000001001000000011111111100100000000000000000
000000000000000001000010001001111101000000000000000000
000000000000000001000110001000000000000000000100000000
000000000000000000000000001101000000000010000000000010
000000000000000101100000000101000000100000010000000000
000000000000000000000000000111001010000110000000000000
000000000000000000000000010101011001000011000000000000
000000000000000000000010000101101100110000000000000000

.logic_tile 5 9
000000000000000011100000011011001011110011110000000000
000000000000000000100010000101111000010010100000000000
011000000000000000000000000011001010011010010000000000
000000000000001111000000000000101000011010010000000000
010000000100000111000000011000000000000000000000000000
010000000100000000000010010011000000000010000000000000
000000100000000101100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000001
000000000000000000000000000000010000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000101000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
011000000000000001100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000101000000000000000000000000100000000000
000001000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111000111110100100000000
000000000000000000000000000000010000111110100000000011
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000010011011110101000000100000000
000000000000000000000011100000000000101000000000000000
011000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010100111101100000001010110000000
010000000000000000000000000000000000000001010000000000
000000000000000000000000001000000000000110000000000000
000000000000000000000000000111001100001001000000000010
000000000000000101100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000000000000000001011011110000000000000000000
000000000000000000000000000001110000000001010010100000
000000000000000000000000000011011110000001010100000110
000000000000000000000000000000000000000001010000000000
110000000000001111100110000101001100000001010000000000
110000000000000101000100000000110000000001010000100000

.logic_tile 8 9
000000000000000000000010100000001000000100000100000000
000010000000000101000000000000010000000000000000000000
011000000000000000000000000000000000000000100100000000
000010000000000000000000000000001110000000000000000000
110000000000000000000000000000001110000100000000000000
110000000000000000000010100000010000000000000000000000
000000000000000000000010100101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010100000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011110101000000000000000100000101
000000000000000101000110010000100000000001000000000000
000000000000000000000000000011000000000000000100000100
000000000000000000000000000000100000000001000000000000

.logic_tile 9 9
000000000000000000000010100001100000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000000000101000000000001100000000000000100000000
100000000000000101000000000000000000000001000000000000
110000000000000000000000000000000001000000100100000000
110000000000000000000000000000001010000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000100000000000000000000000000001001000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000101110
000000000000111000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010111000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000011100000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000000101000110000011111110001100111000000000
000000000000000000000110100000010000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000000000000000000001001000001100111010000001
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001001110011000010000000
000000000000001000000110100000001001001100111000000000
000000000000000101000000000000001000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110100011001000001100110000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 2 10
000000000000000101100000000101111110111101010010000100
000000000000000000000010010000010000111101010000000001
111000000000000101000010100000001100000100000100000000
000000000000000101000110100000010000000000000010000000
010000000000000101000000001000000000000000000110000000
010000000000000000100000001101000000000010000000000010
000000000000000111000110100111100000000000000100000000
000000000000001111000000000000000000000001000010000000
000000000000000000000000000001000000000000000100000001
000000000000000000000010110000000000000001000000000010
000000000000000000000000001001111011011010010000000000
000000000000000000000000001001101000000000000000000000
000000000000000000000000001001111110001100000000000000
000000000000000000000000000001011010110000000000000000
010000000000000101000110000000011110000011110100000100
000000001110000000100010110000010000000011110000000010

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000010001101000000000011000000000010000000000000
000000000000000001100000000000000001000000100100000000
000000000000000000000011110000001110000000000000000010
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000001001100000001000000000000000000100000000
000000000000001111000011110101000000000010000000100000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 6 10
000001000000001101000000000101011101000000100000000000
000000100000001001100000000001101001000000000000000000
011000000000000101000000010000011010000100000100100000
000000000000000000100010010000010000000000000000000000
010000000000000000000010010000001010000100000100000000
110000000000001101000010010000000000000000000000000010
000000001010000000000010101000000000000000000100000000
000000000000000000000100000001000000000010000000000010
000000000000000101000000000000001100000100000100000000
000000000000000000100000000000000000000000000000000010
000010100000000101100000001001011000000000000000000000
000001000000000000000000000011011011000001000000000000
000000000000000000000000001011101010000100000000000000
000000000000000000000000001001011000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001000000000000000000000

.logic_tile 7 10
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000010000000010100000001010000100000100000000
000000000000100000000010100000010000000000000010000110
110000000000000000000110000000000000000000000000000000
110000000000000101000110100000000000000000000000000000
000000100000000001100000001000000000000000000000000000
000001000000000000000000001001000000000010000000000000
000000000000000000000000001101001011111001010010000000
000000000000000000000000000101011001111110110000000000
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001001000000000000000001
000000000000000000000011101101001011000110100000000100
000000000000000000000000000101011001000011000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000010100000000000000010100101100000000000000100000001
000001000000000000000010100000000000000001000000000101
011000000000000000000000000000000000000000100100000010
000000000000000000000000000000001001000000000000000110
010000000000000101000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000010000000000000000000000101000000000000000100000000
000000000000000101000000000000000000000001000010000001
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001010000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
001000000000101000
000100000000000100
000010000000000100
000000110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
100000000000000101000000000000000001100110010000000100
000000000000000000000010100011001110011001100000000010
111000000000000111000010100000001000010101010000000001
000000000000000101100010100001010000101010100000000000
110000000000000000000010101000000001011001100000000000
010000000000000000000000001001001010100110010000000000
000010000000000101000000000101111000010101010000000001
000001000000000000000000000000000000010101010010000000
000000000000000000000000000000000000011001100000000000
000000000000000101000011111101001001100110010010000000
000000000000000000000000000000011001001100110000000000
000000000000000000000000000000011001001100110000000000
000000000000000000000000001001100000000000000110000001
000000000000000000000000000111001100000110000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000001000000000000000000000000000100100000000
000000000000000111000000000000001011000000000000000000
111000000000000101000010110101100000000000000100000000
000000000000001101000010100000100000000001000000000000
000000001110001001100010011101011010100010000000000001
000000000000001111000010100101101010000100010000000000
000000000000001101100011101000001110101010100000000001
000000000000000001000110101001000000010101010000000000
000000000010100000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000100000
000000000000000000000110001001111101000000010000000001
000000000000000001000100001101001000010000000000000000
000000000000001001100000001101011101001000000000000000
000000000000000001100000001111011001000001000010000000
000010100000010000000110000000000000000000100100000000
000000000000100000000000000000001110000000000000000000

.ramb_tile 3 11
010000001100000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
001000001100000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000100000000000000000000000000000000000000100100000000
000100000000001101000010010000001000000000000000000000
011000000000101000000111100000000000000000000000000000
000000000000010111000100000000000000000000000000000000
000000000000000000000000000000011000010101010000000000
000000000000000000000000001001010000101010100000000000
000000000000010000000010100001101100000010010000000000
000000000000000000000100001011011111011000000000000100
000000000000000000000010000000000001000000100100000000
000000000000000000000110000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100001111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000011001000000001011111111000000110000000000
000000000000100111100000001001001110110000000000000000

.logic_tile 5 11
000000000000001000000000001101111000000110100000000000
000000000000001001000000000101111000001111110000000000
111000000000000001100011100011001111111110110100000000
100000001100000000100000000101111000111001110000000000
010000000000001000000111100000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000001000000100101000000010000000000000000000000000000
000010001011000000100010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000101100000000001000000101001010100000000
000000000000000101100010010001000000000000000000000000
111000000000001101000111001001011010101000010100000000
100000000000001001000100001101001100111000100000000000
010000000000000000000000000101111111010111100000000000
010000000000001001000000000001101110000111010000000000
000000000000000011100000000001000001111001110100000000
000000000000000000100010100101001000110000110000000000
000000000000000101000000010001101110101011110100000000
000000000000001101100011100000010000101011110000000000
000000000001000000000000001001001101101000010100000000
000000001010100001000000001101001001110100010000000000
000000000000000000000000010000011000111100010100000000
000000000110000000000010001011001000111100100000000000
010000000000000001000000000001011100101000000100000000
010000000001011101100000000000000000101000000000000000

.logic_tile 7 11
000000000000000000000110100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
011000000000001000000000010000011000000100000100000000
000000000000000101000010100000010000000000000000000010
010000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000100100000
000000000000000111000000001001000000000010000000000010
000000001110000000000000001000011010001000000000000000
000000000000000000000000000101001000000100000010000001
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000010000010000001
000000000000000000000000000000000000000000000011100010

.logic_tile 8 11
000000000000000000000000010111111110000100000000000001
000000000000000000000011110111011111000000000000000000
011000000000001000000000010000011010111100010000000000
000000000000001001000010011101011100111100100000000010
010000000000000000000000000101100000000000000100000001
010000000000000000000010110000100000000001000000000001
000000000000001001000010000101100000000000000100000001
000000000000000101000011100000000000000001000000000001
000001000000000011100000000111111110111011110000000001
000010100000000000000000001111011110111110110010000000
000000000000000000000000000000000001000000100000000000
000000100000000000000000000000001010000000000000000000
000000000000000001100010101000000000000000000100000000
000000000000000000100100001001000000000010000000000011
000000001010000000000000000001100000000000000100000100
000000000000001101000010110000000000000001000000000010

.logic_tile 9 11
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010101010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000111010000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000101000000000000000100000000
000000000001000000000000000000100000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000001
010000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000001111000000110110110101000000
000000000010000000000000001101001100101001010000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000001000
100000000000000000
100000000000000001
000000000000110010
000000000000010001
001101010000000000
000000001000000000
000000000000000000
000000000000000000
100000000000010010
000000000000110000
000001111000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000001110000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
110000000000000000000000000000000000000000100000000000
001000000000001101000000000000001110000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000111100000000000000000000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010101011000000000000000110000000
001000000000000000000000000111100000010110100000100000
000000000000000000000000000000000000010000100110000000
001000000000000000000000001011001110100000010000100000
000000000000000001100000000111111000110011000000000000
001000000000001101100000000111001000110010000000100000
010000000000001101000000000001000001100110010000000001
001000000000001001100000000000001000100110010000000010

.logic_tile 2 12
110000000000000000000000010000000000000000000100000000
001000000000000000000010000011000000000010000000000000
111000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000011100010100000001111001100000000000000
111000000000000000000000000000001010001100000000000100
000000000000001001100000000000000000000000000000000000
001000000000000111000011100000000000000000000000000000
000001000000001111000000000101101100010101010000000000
001000100000001001000000000000100000010101010010000000
000000000000000000000000000000001000000100000100000000
001000000000000000000000000000010000000000000000000000
000000001100001001100110100001101110110010110000000000
001000000000000001100100000000101010110010110000000001
010000000000000000000000000101001111110011000000000000
001000000000000000000000000011101010000000000010000000

.ramt_tile 3 12
000000000000110000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010100000000000111100010000001000000000000000100000000
001100000000000000100100000000000000000001000000000000
111000000000000000000111101111111110110011000000000000
000000000000000000000000000111011111000000000000000000
110000000000000001000111110000011110001100110000000000
011000000000000000000110000000001011001100110000000000
000000000000000000000010110000011100001100110100000000
001000000000000000000011010000001001001100110000000000
000000000000001001100000001001101101011111110000000000
001000000000000111000010011011101011111111110000000000
000000000000001000000000010000011110000100000100000000
001000000000000011000011100000000000000000000000000000
000000000000000000000000010101101010001010000000000000
001000000000000000000011100011111010100000100000000000
010000000000000001000010000000000001000000100100000000
001000000000000101100111110000001111000000000000000000

.logic_tile 5 12
010000000000000000000000001000000000000000000100000000
001000000100000000000000001011000000000010000000000000
011000001100000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
001000000000000000100011010000000000000000000000000000
000001000000000000000000000101100000000000000100000000
001000000000000000000010010000100000000001000000000000
000000000000001000000000000011100000000000000100000000
001000000000001011000010110000000000000001001000000000
000000000000000111000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000100001000000000000000001100000000000000100000000
001000000000000000000000000000000000000001000010000000
011000000000000111100000010001100001100000010000000000
000000000000000000000011011111101101000000000000000100
110000000000000000000000010000000000000000000000000000
011000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010010000000000000000000000000000
000000000000000000000110100000000000000000000100000000
001000000000000000000000001101000000000010000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000001000000111100000000000100000010000000001
001000000010001001000100000101001000010000100000000001
011000000000000111100000000000000000000000000100000000
000000000000000000000010111011000000000010000010000000
010000000000001001100011111101001011000100000000000000
111000000000001011000011010101101100000000000000000000
000000000000000011100111110000011010000100000100000000
001000000000000000000110000000010000000000000000000000
000000000000000001000010000011000000000000000100000000
001000000000000000000000000000000000000001000000000100
000000000000001000000000001111111001010110000000000000
001000000000010001000000000111011000111111000010000000
000000000000000000000110000000001000000100000100000000
001000000000000000000000000000010000000000000000000010
000000000000001101100000001111000000010110100000000000
001000000000000101000000001101100000000000000000000000

.logic_tile 8 12
010000000000000101100010101011101101001111110000000000
001000000000000101000010111011111100000110100000000000
011000000000000000000000000000000000000000100100000000
000000000000000000000010100000001010000000000010000000
010000000000001101100000010001011011010000000000000000
011000000000001011000011011111001011000000000010000000
000000000000001000000110110000000000000000100100000000
001000000000000101000010000000001011000000000000000000
000000000000100111000110000000000000001001000000000000
001000000000000000000000000001001010000110000000000000
000000000000001000000011100000011000000100000100000000
001000000000000001000010110000010000000000000000000000
000000000000000000000111000000001000000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000000011111101001111110000000000
001000000000000000000000000011101011001001010000000000

.logic_tile 9 12
010000000000000101000000010011001010101111110100000000
001000000000000000100010101001101011001111110001000000
011001000000000101000010101001011001111111100100000000
000000001010000101100100001111101001101111011010000000
110000000000001000000010100000000000000000000000000000
111000000000100101000100000000000000000000000000000000
000000000001100000000110100111111100101001010000000000
001000000110110000000010100111000000000001010000000000
000000000000000000000011010011111110101000000000000000
001000100000000000000111100000000000101000000000000000
000000000010001101000000001001011011110111110100000000
001000000000000001100000000001111011101011110001000000
000001001110000000000110000001001110111111100100000000
001000100000001101000010001001011101011111100001000000
110000000000001001100000000000000000000000000000000000
011000000000001001100010110000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
011000000000000000000000001011011100111100000000000000
000000000000000000000000000011101010111000000010100000
110000000000000000000110010000000000000000000000000000
111000000000000111000011100000000000000000000000000000
000000000000000000000000000011011111011111100000000000
001000000000000000000000001101111111010111110000000000
000000000000000000000000010000000000000000000000000000
001000000010000000000011100000000000000000000000000000
000000000000001111100000000000001110000100000100000000
001000000000001011100000000000000000000000000000000000
000000001010000111100111001011100000110000110000000000
001000000000000000000100000111001011100000010000000000
000000000000000001100111110000000000000000000000000000
001000000000000000000011000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
110000000100000000
100000000100000001
000000000100100010
000000000100110001
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000001111000110010
000000001000110000
000000000000000000
000000000000000001
000010000000000010
000010010000000000

.io_tile 0 13
000000000100000000
000100000100000000
000010000100000000
000010110100000000
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000101000
000100000000000100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
110000000000001000000000000001100000000000000100000001
001000000000001001000000000000100000000001000000000000
111000000000000101100010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000001000000000000000000001000000100000000000
011000000000000101000000000000001011000000000000000000
000000000000000001100110000000011110000000110000000000
001000000000000000100010110000001110000000110000000000
000000000000000000000111011101011000100110010000000000
001000000000000000000010000101001000011000100000000001
000000000000000000000000000000001110000100000100000000
001000000000000000000000000000010000000000000010000000
000000000000001000000110000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
010000000000000001100000001000011000110001110000000000
001000000000000000000000001101011101110010110000000000

.logic_tile 2 13
110000000000000000000000001101111001111110000000000100
001000000000000101000000001011011111111100000000000000
111000000000000101000011101000011011001000000000000000
000000000000000000100010110001011011000100000000000000
010000000000000000000000000011000000000000000100000100
101000000000000000000010100011100000010110100000000000
000000000000001101000010100001011011001011000000000000
001000000000000101000110110000001111001011000000000000
000000000000001000000010110011000000000000000100000000
001000000000001001000110011011100000010110100000100010
000010100000000000000000011001011010111111110000000000
001000000000000000000010001001000000010111110000100000
000000000000000001100000001101011001001001010000000000
001000000000000000000000001001101011101001010000000000
010000000000000000000110010101101110000001010000000000
001000000000000000000010000000000000000001010000000000

.ramb_tile 3 13
010100000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001010100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000001000000000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001101111011100011110100000001
001000000000000000000000001001101000000011110000000000
010000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000100000001000000000000000011100000100000100000000
001000000000000001000000000000000000000000000000000000
011000000000000001100000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000011000000000000000100100000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100110000011100000000000000000000000
001000000000000000000100000000100000000001000000000000
000000000000000001100010100000001110000100000100000000
001000000000000000100000000000010000000000000000000000
000000000000000000000010100000000000000000100100000000
001000000000000000000100000000001000000000000000100000
000000000000000000000000001000000000000000000100000000
001000001000000000000000000001000000000010000000100000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000100000000010000000000000000000000000000000000
011000000000001000000110000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
010000000000000000000011100000000001001111000000000000
111000000000000000000000000000001011001111000000000010
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001110000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000101100000001101111101001000000000000010
011000000000000000100000001001111101000000000000000000

.logic_tile 7 13
010000100000000101000000010101111111001000000000000000
001000000000000000000011100000001001001000000000000010
011000000000001011100010111011111001001111110000000000
000000000000001001100011010011101101001001010000000000
010000000000000101000010110001011000000000000000000000
011000000000000000000010001101001111000001000010000000
000000000000001011100010000101100000000000000100000101
001000000000000101000010000000100000000001000000000000
000000000000000000000000001001101110010000100000000000
001000000000000000000000001111001110110000010000000000
000000000000000001100110111001111001001111000000000000
001000000000000000100010000101101011011111000010000000
000000000000001001000010000001111000111111110000000000
001000000000000101000000001111101010011111110010000101
010000000000001000000110000001111100010100000000000010
111000000000001101000000001101010000000000000000000000

.logic_tile 8 13
010001000000000001100011110000001001000000100010000000
001000100000000000000010100111011111000000010000000000
011000000000000101000000010000000001000000100100000000
000000000000000101100010100000001100000000000000000000
110000000000000000000000001001100000101001010000000000
011000000000000000000010000001000000000000000000000000
000000000000000000000000000011000000000000000100000000
001000000000000000000011100000000000000001000000000000
000000000000000000000000010101000000000000000100000000
001000000000000001000010000000100000000001000000000000
000000000100000001000000001000001000101011110000000000
001000000000000000000000001111010000010111110001000000
000000001110001001100000001001001111010010100000000000
001010000000000011100000000001001001110011110000000000
000000000000000000000110010000000001000000100100000000
001000000000000000000110010000001011000000000000000000

.logic_tile 9 13
010000001100000000000110101111111010010111100000000000
001000000000000000000000001101001101000111010010000000
011000000000001111100000000011111011011110100000000000
000000000000001111100000001011001011011111110000000000
110000000000001000000000010111101001010111100000000000
111000000000001011000011001011011000000111010010000000
000000000000001111100111001101111101011111110000000000
001000000000000101000011101011001000001011110000000000
000000000000000101000010110101000000000000000110000000
001000001010000000100110010000000000000001000000000000
000000000000000111000010100011111011011110100000000000
001000000000001111000100001111001100011111110000000000
000000000000000000000011000101000000000000000100000000
001000000000001001000110110000100000000001000000000010
000000000000001000000000000101111100000111110000000000
001000000000001001000000000111001100101111110000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001010000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
001000000000001011000000000000001010000000000000000000
000000001100000000000000000111100000000000000100000000
001000000000000000000000000000100000000001000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.logic_tile 12 13
010000000000000000000110110000000000000000000000000000
001000000000000000000011110000000000000000000000000000
011000000000000000000000000000001101110000000000000000
000000000000000000000000000000001011110000000000000000
010000000000000001100000001101100000101001010000000000
011000000000000000000000000111100000000000000000000000
000000000000001000000000000111001010111110100110000000
001000000000000101000011110011001001111101110000000000
000000000000000111100000010000000000000000000000000000
001010100000001101100010000000000000000000000000000000
000000000000101111100000001011001111111111110100000000
001000000001000111000000000011101010101001110000000100
000000000000000111100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
011000000000000000100000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011010000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
100000000000101000000110000001101000000010100100000000
000000000001010001000011110101111011000011010000000000
111000000000000001100110010001000001100000010000000000
000000000000000000000011010000001000100000010000000000
010000000000000101000010100000000001000110000100000000
010000000000000101100010111011001011001001000000000000
000000000000000101000010000011011010101010110000000000
000000000000000000000000000101101100010101010000000000
000000000000000001100000011000001011101111110000000000
000000000000000000000010001001001010011111110000100000
000000000000000000000000001101001110000011100100000000
000000000000000000000000001001111011000011000000000000
000000000000000000000110000011001011111011000000000000
000000000000000000000000001011001010110011010000000000
010000000000000000000000000011011010111100000000000000
000000000000000000000000000011100000101000000010000000

.logic_tile 2 14
100000000000000000000010100011000000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000001001100110000011101011001100111000000000
000000000000001011000011100000011011110011000000000000
110000000000000000000110001001101000110011000000000000
110000000000000000000000001001000000001100110000000000
000000000000000000000010100011100000010110100000000000
000000000000000111000011100000100000010110100000000000
000000000000000001100110000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000001000000000010101111000000110000100000000
000000000000000001000010001111101001001011000000000000
000000001110000000000011111000011010000010100100000000
000000000000000000000010001011000000000001010000000000
010000000000000000000000000101111000000110000100000000
000000000000000000000000000011101001001011000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011110000001111000000000000000000
000001000000000000000000000111011010101011110001000000
000010000000000000000010001111110000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 5 14
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011101111101010000000000100000000
000000000000000000000000001011100000000001010000000100

.logic_tile 6 14
000000000000000000000000001000000000000000000100000000
000000000000000000000011100101000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000111000000000000000000000000000100000001
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000

.logic_tile 7 14
000000000000001101000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
011000000000000001100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000000001100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000001000000001001001100111111110100000000
000000000000000000000000000101001000110110100000100000
000000000000000000000000001000000001010000100000000000
000000000000000000000000000001001110100000010000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000001011000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000111000111100001010000100010000000
000000000000000000000100000000101110010000100010100000
011000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
010000000000000000000010000101000000000000000100000000
110000000000000001000010000000100000000001000000000000
000000000000000101000000000000001100000100000100000000
000000000000000000000000000000000000000000000010000001
000000000000000000000000000001000000000000000100000000
000000000000000001000000000000100000000001000010000000
000000000000000101100000000000011110000000110000000000
000000000000000000100000000000011110000000110000000000
000001000000001000000000000111011101111101000000000000
000000100000001001000011000000001010111101000001000000
010000000000000001100010010000000000000000000100000000
000000000000000000000010011111000000000010000010000001

.logic_tile 9 14
000000000000000000000110100001111010101000000000000010
000000000000000000000010010000000000101000000000100001
011000000000000101100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010010100000001101100000010101001001000110100000100000
010001000000001011000010100101111011010110100010000000
000000000000001011100110100000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000010000000
000000000000000000000000000101100000000000000110000000
000000000000000000000000000000000000000001000000000000
000000001111000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000000000000000000001010000011000000000100
000000001110000000000000000000001011000011000010000000

.ramt_tile 10 14
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 11 14
000000000000000000000011100111111100010100000100000000
000000000000000000000100000111100000101001010010000000
011000000000000111000000001111101110101001000000000000
000000000000000000100000001111011001010010100000000000
110000000000100000000011100000000000000000000000000000
010000100000010000000100000000000000000000000000000000
000000000000001111100000001000001111111101000100100001
000000000000000001000000000001001111111110000000000000
000000000000001000000000010001000001000110000000000000
000000000000000111000011100000101110000110000000000000
000000000000000011100000001101101111001001100100000000
000000000000000000100000000101011111001001010010000000
000000000001010001100111100101111110101000110100000000
000000000000100000000100001111011100111100110000000011
000000000000001111100000011111001011010001110110000000
000000000000000111100011101111111110110100010000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000001111000000000
000000001000000001
000000000000110010
000000000000110000
001100000000000000
000000000000011000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000001110000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000111100000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000000101000000010001111101001100111000000000
000000000000000000000011110000111110110011000000000000
000000000000000000000000000001101001110011000000000000
000000000000000101000000000000001001001100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 2 15
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000001000000100100100000
000000000000000111000000000000001011000000000000000000
000000000000000000000000000000001000000100000100100000
000000000000001111000000000000010000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011110101000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000011100111100000000001000000100100000000
110000000000000000000000000000001011000000000001000000
000000000000000000000111000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000100101100000000111000000000000000100000000
000000000000000000100000000000000000000001000001000000

.logic_tile 5 15
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000011100110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000001000000100100100000
000000000000000000000000000000001010000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000100100100000
000000000000000000000000000000001110000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111101000000000000000000100100000
110000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000011000000000010000000100000
000000000000100001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
011000000000001000000000000101000000000000000100000000
000000000000001011000000000000000000000001000000000000
010000000000000111000111100000000000000000000100000000
110000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000001000
000010000000000000
000010110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000010000000000000
000100110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000001000000000000000000000001111000100000000
000000000000000001000000000000001000001111000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000101111010000000000
000000000000000000000000000000001000101111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000111000000000000000000000000000000
000000000000000101000111100000000000000000000000000000
110000000000000000000000001001011001011001010100000000
010000000000000000000010101101011001101001100000000010
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011001100001011001100110000000
000000000000000000000011010001101001010110100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101011001101001000100000001
000000000000000000000000001001111011111111010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000010000000000000
000111110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
100000000000000000
000000000000000001
100000000000000000
000000000000000001
000000000000000000
000000000000000001
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000110010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
100000011000000000
000000001000000001
000000000000001100
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000000000000000000
000001110000011000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000001010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011010000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 2 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 4 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5 r_counter[0]_$glb_clk
.sym 6 i_sck$SB_IO_IN_$glb_clk
.sym 7 lvds_clock_buf
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 40 w_rx_09_fifo_data[25]
.sym 42 w_rx_09_fifo_data[21]
.sym 45 w_rx_09_fifo_data[23]
.sym 46 w_rx_09_fifo_data[19]
.sym 50 w_rx_09_fifo_data[17]
.sym 52 w_rx_09_fifo_data[15]
.sym 80 w_rx_09_fifo_data[23]
.sym 90 w_rx_09_fifo_data[19]
.sym 108 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 177 w_rx_09_fifo_data[13]
.sym 178 w_rx_09_fifo_data[8]
.sym 179 w_rx_09_fifo_data[9]
.sym 180 w_rx_09_fifo_data[5]
.sym 181 w_rx_09_fifo_data[10]
.sym 182 w_rx_09_fifo_data[7]
.sym 183 w_rx_09_fifo_data[11]
.sym 184 w_rx_09_fifo_data[3]
.sym 291 w_rx_09_fifo_data[6]
.sym 292 w_rx_09_fifo_data[2]
.sym 298 w_rx_09_fifo_data[4]
.sym 318 w_rx_09_fifo_data[3]
.sym 322 w_rx_09_fifo_pulled_data[3]
.sym 328 w_rx_09_fifo_data[10]
.sym 405 w_rx_24_fifo_data[2]
.sym 406 w_rx_24_fifo_data[9]
.sym 407 w_rx_24_fifo_data[11]
.sym 408 w_rx_24_fifo_data[7]
.sym 410 w_rx_24_fifo_data[5]
.sym 411 w_rx_24_fifo_data[15]
.sym 412 w_rx_24_fifo_data[13]
.sym 437 w_smi_data_output[2]
.sym 448 w_rx_09_fifo_data[4]
.sym 449 w_smi_data_output[5]
.sym 480 w_rx_09_fifo_data[6]
.sym 482 w_rx_09_fifo_data[2]
.sym 485 lvds_clock
.sym 519 w_rx_24_fifo_data[17]
.sym 520 w_rx_24_fifo_data[20]
.sym 521 w_rx_24_fifo_data[3]
.sym 524 w_rx_24_fifo_data[19]
.sym 525 w_rx_24_fifo_data[22]
.sym 536 w_rx_24_fifo_data[5]
.sym 548 w_rx_24_fifo_data[2]
.sym 567 w_rx_24_fifo_data[9]
.sym 633 w_rx_24_fifo_data[24]
.sym 634 w_rx_24_fifo_data[26]
.sym 635 w_rx_24_fifo_data[27]
.sym 636 w_rx_24_fifo_data[31]
.sym 637 w_rx_24_fifo_data[25]
.sym 638 w_rx_24_fifo_data[23]
.sym 639 w_rx_24_fifo_data[29]
.sym 640 w_rx_24_fifo_data[21]
.sym 672 w_rx_24_fifo_data[19]
.sym 677 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 746 smi_ctrl_ins.int_cnt_24[3]
.sym 750 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 755 w_rx_24_fifo_data[23]
.sym 783 w_rx_24_fifo_data[25]
.sym 787 w_rx_24_fifo_data[29]
.sym 792 w_rx_24_fifo_data[24]
.sym 801 w_rx_24_fifo_data[21]
.sym 830 lvds_clock
.sym 852 lvds_clock
.sym 860 rx_24_fifo.wr_addr[6]
.sym 862 rx_24_fifo.wr_addr[3]
.sym 863 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 864 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 865 rx_24_fifo.wr_addr[5]
.sym 866 rx_24_fifo.wr_addr[4]
.sym 870 w_rx_24_fifo_pull
.sym 940 lvds_clock
.sym 944 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 970 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 975 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 976 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 977 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 978 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 979 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 980 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 981 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 1002 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 1008 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 1015 rx_24_fifo.wr_addr[4]
.sym 1088 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1089 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 1090 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 1091 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 1092 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 1093 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 1094 w_rx_24_fifo_push
.sym 1123 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1196 $PACKER_VCC_NET
.sym 1202 w_lvds_rx_09_d1
.sym 1204 w_lvds_rx_09_d0
.sym 1206 w_rx_24_fifo_data[0]
.sym 1207 w_rx_24_fifo_data[1]
.sym 1208 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 1209 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1241 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 1243 w_rx_24_fifo_push
.sym 1246 $PACKER_VCC_NET
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1316 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 1318 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1319 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 1320 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 1321 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 1323 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1353 w_rx_24_fifo_data[0]
.sym 1355 w_rx_24_fifo_data[1]
.sym 1362 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_buf
.sym 1416 $PACKER_VCC_NET
.sym 1430 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 1431 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 1432 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 1433 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 1434 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 1435 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 1436 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 1437 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 1464 $PACKER_VCC_NET
.sym 1545 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 1546 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[2]
.sym 1548 lvds_rx_09_inst.r_phase_count[1]
.sym 1550 lvds_rx_09_inst.r_phase_count[0]
.sym 1599 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 1693 $PACKER_VCC_NET
.sym 1879 w_rx_09_fifo_data[24]
.sym 1880 w_rx_09_fifo_data[29]
.sym 1881 w_rx_09_fifo_data[27]
.sym 1882 w_rx_09_fifo_data[30]
.sym 1883 w_rx_09_fifo_data[22]
.sym 1884 w_rx_09_fifo_data[28]
.sym 1885 w_rx_09_fifo_data[31]
.sym 1886 w_rx_09_fifo_data[26]
.sym 1900 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 1945 w_rx_09_fifo_data[11]
.sym 1954 w_rx_09_fifo_data[9]
.sym 1972 w_rx_09_fifo_data[17]
.sym 1983 w_rx_09_fifo_data[23]
.sym 1988 w_rx_09_fifo_data[21]
.sym 1992 w_rx_09_fifo_data[19]
.sym 1999 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2008 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2010 w_rx_09_fifo_data[23]
.sym 2020 w_rx_09_fifo_data[19]
.sym 2022 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2039 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2041 w_rx_09_fifo_data[21]
.sym 2044 w_rx_09_fifo_data[17]
.sym 2046 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2048 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2049 lvds_clock_buf
.sym 2050 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 2063 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 2064 w_rx_09_fifo_data[14]
.sym 2065 w_rx_09_fifo_data[18]
.sym 2066 w_rx_09_fifo_data[20]
.sym 2067 w_rx_09_fifo_data[12]
.sym 2068 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 2069 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 2070 w_rx_09_fifo_data[16]
.sym 2078 io_smi_data[4]$SB_IO_OUT
.sym 2083 w_rx_09_fifo_data[21]
.sym 2098 w_rx_09_fifo_data[25]
.sym 2112 w_rx_09_fifo_data[5]
.sym 2119 w_rx_09_fifo_data[15]
.sym 2123 w_rx_09_fifo_data[13]
.sym 2125 w_rx_09_fifo_data[8]
.sym 2152 w_rx_09_fifo_data[13]
.sym 2157 w_rx_09_fifo_data[15]
.sym 2176 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2203 w_rx_09_fifo_data[15]
.sym 2205 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2215 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2216 w_rx_09_fifo_data[13]
.sym 2231 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2232 lvds_clock_buf
.sym 2233 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 2234 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 2235 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 2236 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 2237 i_smi_a2_SB_LUT4_I1_1_O[1]
.sym 2238 i_smi_a2_SB_LUT4_I1_1_O[0]
.sym 2239 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 2240 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 2241 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 2249 smi_ctrl_ins.int_cnt_09[4]
.sym 2253 io_pmod[1]$SB_IO_IN
.sym 2255 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 2258 w_smi_data_output[4]
.sym 2260 smi_ctrl_ins.int_cnt_09[4]
.sym 2261 w_rx_09_fifo_data[17]
.sym 2262 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2264 w_rx_09_fifo_data[1]
.sym 2267 smi_ctrl_ins.int_cnt_09[4]
.sym 2268 io_smi_data[0]$SB_IO_OUT
.sym 2269 w_rx_09_fifo_data[0]
.sym 2270 w_rx_24_fifo_data[15]
.sym 2278 w_rx_24_fifo_data[11]
.sym 2288 w_rx_09_fifo_data[8]
.sym 2292 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2294 w_rx_09_fifo_data[1]
.sym 2295 w_rx_09_fifo_data[6]
.sym 2300 w_rx_09_fifo_data[7]
.sym 2301 w_rx_09_fifo_data[11]
.sym 2302 w_rx_09_fifo_data[3]
.sym 2306 w_rx_09_fifo_data[5]
.sym 2313 w_rx_09_fifo_data[9]
.sym 2321 w_rx_09_fifo_data[11]
.sym 2323 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2326 w_rx_09_fifo_data[6]
.sym 2328 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2332 w_rx_09_fifo_data[7]
.sym 2335 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2340 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2341 w_rx_09_fifo_data[3]
.sym 2345 w_rx_09_fifo_data[8]
.sym 2347 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2350 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2352 w_rx_09_fifo_data[5]
.sym 2357 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2359 w_rx_09_fifo_data[9]
.sym 2362 w_rx_09_fifo_data[1]
.sym 2364 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2366 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2367 lvds_clock_buf
.sym 2368 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 2369 w_smi_data_output[3]
.sym 2370 io_smi_data[1]$SB_IO_OUT
.sym 2371 w_smi_data_output[7]
.sym 2372 io_smi_data[0]$SB_IO_OUT
.sym 2373 w_smi_data_output[2]
.sym 2374 w_smi_data_output[5]
.sym 2375 w_smi_data_output[4]
.sym 2376 w_smi_data_output[1]
.sym 2383 w_rx_09_fifo_data[7]
.sym 2396 w_rx_24_fifo_data[13]
.sym 2399 w_rx_24_fifo_pull
.sym 2400 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 2401 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 2404 i_smi_a2_SB_LUT4_I1_O
.sym 2437 w_rx_09_fifo_data[4]
.sym 2446 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2447 w_rx_09_fifo_data[2]
.sym 2453 w_rx_09_fifo_data[0]
.sym 2455 w_rx_09_fifo_data[4]
.sym 2456 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2461 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2464 w_rx_09_fifo_data[0]
.sym 2499 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2500 w_rx_09_fifo_data[2]
.sym 2501 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2502 lvds_clock_buf
.sym 2503 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 2504 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 2505 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 2506 w_rx_24_fifo_data[4]
.sym 2507 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 2508 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 2509 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 2510 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 2511 i_smi_a2_SB_LUT4_I1_1_O[2]
.sym 2517 w_rx_09_fifo_data[11]
.sym 2520 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 2521 w_rx_09_fifo_data[9]
.sym 2522 io_pmod[1]$SB_IO_IN
.sym 2525 io_smi_data[1]$SB_IO_OUT
.sym 2527 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 2529 w_rx_24_fifo_data[22]
.sym 2533 w_rx_24_fifo_data[17]
.sym 2535 w_rx_24_fifo_data[20]
.sym 2536 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2540 w_rx_24_fifo_data[1]
.sym 2545 w_rx_24_fifo_data[0]
.sym 2546 w_rx_24_fifo_data[26]
.sym 2550 w_rx_24_fifo_data[31]
.sym 2559 w_rx_24_fifo_data[11]
.sym 2562 w_rx_24_fifo_data[5]
.sym 2567 w_rx_24_fifo_data[3]
.sym 2574 w_rx_24_fifo_data[0]
.sym 2582 w_rx_24_fifo_data[9]
.sym 2584 w_rx_24_fifo_data[7]
.sym 2585 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2588 w_rx_24_fifo_data[13]
.sym 2591 w_rx_24_fifo_data[0]
.sym 2593 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2598 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2599 w_rx_24_fifo_data[7]
.sym 2603 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2604 w_rx_24_fifo_data[9]
.sym 2608 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2610 w_rx_24_fifo_data[5]
.sym 2620 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2622 w_rx_24_fifo_data[3]
.sym 2628 w_rx_24_fifo_data[13]
.sym 2629 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2633 w_rx_24_fifo_data[11]
.sym 2634 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2636 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2637 lvds_clock_buf
.sym 2638 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 2639 w_rx_24_fifo_data[6]
.sym 2640 w_rx_24_fifo_data[18]
.sym 2641 w_rx_24_fifo_data[16]
.sym 2642 w_rx_24_fifo_data[12]
.sym 2643 w_rx_24_fifo_data[14]
.sym 2644 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 2645 w_rx_24_fifo_data[8]
.sym 2646 w_rx_24_fifo_data[10]
.sym 2659 w_rx_24_fifo_data[7]
.sym 2662 rx_24_fifo.wr_addr[3]
.sym 2665 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2670 w_rx_24_fifo_pull
.sym 2671 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 2672 w_rx_24_fifo_data[27]
.sym 2680 rx_24_fifo.wr_addr[3]
.sym 2693 w_rx_24_fifo_data[20]
.sym 2700 w_rx_24_fifo_data[17]
.sym 2706 w_rx_24_fifo_data[15]
.sym 2709 w_rx_24_fifo_data[18]
.sym 2717 w_rx_24_fifo_data[1]
.sym 2719 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2727 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2728 w_rx_24_fifo_data[15]
.sym 2732 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2733 w_rx_24_fifo_data[18]
.sym 2737 w_rx_24_fifo_data[1]
.sym 2739 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2755 w_rx_24_fifo_data[17]
.sym 2756 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2761 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2762 w_rx_24_fifo_data[20]
.sym 2771 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2772 lvds_clock_buf
.sym 2773 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 2774 w_rx_24_fifo_data[28]
.sym 2775 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2776 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2777 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[3]
.sym 2778 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2779 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2780 w_rx_24_fifo_data[30]
.sym 2781 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2795 w_rx_24_fifo_data[15]
.sym 2797 w_rx_24_fifo_data[11]
.sym 2798 rx_24_fifo.wr_addr[6]
.sym 2799 w_rx_24_fifo_data[3]
.sym 2802 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2803 w_rx_09_fifo_data[1]
.sym 2807 w_rx_24_fifo_push
.sym 2808 rx_24_fifo.wr_addr[5]
.sym 2829 w_rx_24_fifo_data[27]
.sym 2832 w_rx_24_fifo_data[19]
.sym 2833 w_rx_24_fifo_data[22]
.sym 2834 w_rx_24_fifo_data[21]
.sym 2840 w_rx_24_fifo_data[23]
.sym 2841 w_rx_24_fifo_data[29]
.sym 2843 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2847 w_rx_24_fifo_data[25]
.sym 2851 w_rx_24_fifo_data[24]
.sym 2860 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2862 w_rx_24_fifo_data[22]
.sym 2866 w_rx_24_fifo_data[24]
.sym 2867 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2872 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2874 w_rx_24_fifo_data[25]
.sym 2878 w_rx_24_fifo_data[29]
.sym 2879 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2884 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2886 w_rx_24_fifo_data[23]
.sym 2890 w_rx_24_fifo_data[21]
.sym 2891 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2896 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2898 w_rx_24_fifo_data[27]
.sym 2904 w_rx_24_fifo_data[19]
.sym 2905 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2906 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 2907 lvds_clock_buf
.sym 2908 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 2911 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2912 w_rx_24_fifo_pull
.sym 2913 smi_ctrl_ins.r_fifo_24_pull_1
.sym 2914 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2915 rx_24_fifo.wr_addr[3]
.sym 2916 smi_ctrl_ins.r_fifo_24_pull
.sym 2917 $io_pmod[7]$iobuf_i
.sym 2920 $io_pmod[7]$iobuf_i
.sym 2924 $PACKER_VCC_NET
.sym 2933 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 2935 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 2962 smi_ctrl_ins.int_cnt_24[3]
.sym 2973 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 2974 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 2995 smi_ctrl_ins.int_cnt_24[3]
.sym 3020 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 3021 smi_ctrl_ins.int_cnt_24[3]
.sym 3041 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 3042 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 3043 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 3045 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 3046 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 3047 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 3048 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 3049 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 3050 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 3051 rx_24_fifo.wr_addr[2]
.sym 3059 w_rx_24_fifo_data[31]
.sym 3063 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 3065 w_rx_24_fifo_data[26]
.sym 3067 w_rx_24_fifo_empty
.sym 3068 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3070 rx_24_fifo.wr_addr[5]
.sym 3072 rx_24_fifo.wr_addr[4]
.sym 3076 rx_24_fifo.wr_addr[6]
.sym 3077 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3079 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3089 w_rx_24_fifo_data[0]
.sym 3091 w_rx_24_fifo_data[1]
.sym 3098 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3100 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3103 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3106 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 3108 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3109 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3110 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 3113 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3130 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3143 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3151 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3155 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3156 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 3161 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 3169 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3176 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3177 lvds_clock_buf
.sym 3178 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 3179 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3180 rx_24_fifo.wr_addr_gray[5]
.sym 3181 rx_24_fifo.wr_addr[7]
.sym 3182 rx_24_fifo.wr_addr_gray[6]
.sym 3183 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 3184 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[3]
.sym 3185 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 3186 rx_24_fifo.wr_addr[0]
.sym 3192 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3194 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 3202 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 3203 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 3210 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 3214 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 3215 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3234 rx_24_fifo.wr_addr[3]
.sym 3237 rx_24_fifo.wr_addr[5]
.sym 3238 rx_24_fifo.wr_addr[4]
.sym 3239 rx_24_fifo.wr_addr[2]
.sym 3240 rx_24_fifo.wr_addr[6]
.sym 3250 rx_24_fifo.wr_addr[7]
.sym 3252 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 3255 rx_24_fifo.wr_addr[0]
.sym 3263 rx_24_fifo.wr_addr[0]
.sym 3264 $nextpnr_ICESTORM_LC_7$O
.sym 3266 rx_24_fifo.wr_addr[0]
.sym 3270 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 3272 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 3274 rx_24_fifo.wr_addr[0]
.sym 3276 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 3278 rx_24_fifo.wr_addr[2]
.sym 3280 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 3282 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 3284 rx_24_fifo.wr_addr[3]
.sym 3286 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 3288 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 3291 rx_24_fifo.wr_addr[4]
.sym 3292 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 3294 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 3297 rx_24_fifo.wr_addr[5]
.sym 3298 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 3300 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 3302 rx_24_fifo.wr_addr[6]
.sym 3304 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 3308 rx_24_fifo.wr_addr[7]
.sym 3310 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 3314 rx_24_fifo.rd_addr_gray_wr[7]
.sym 3315 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 3316 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 3317 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 3318 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 3319 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 3320 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 3321 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 3333 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 3336 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3337 rx_24_fifo.wr_addr[7]
.sym 3341 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3342 w_rx_24_fifo_push
.sym 3347 w_rx_09_fifo_data[1]
.sym 3348 rx_24_fifo.wr_addr[0]
.sym 3349 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3359 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3368 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3369 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3371 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3372 w_rx_24_fifo_full
.sym 3373 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3374 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3378 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3380 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 3383 lvds_rx_24_inst.r_state_if[0]
.sym 3385 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3396 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 3400 lvds_rx_24_inst.r_state_if[0]
.sym 3402 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 3406 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 3409 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3412 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3414 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 3419 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 3421 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3424 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3426 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 3432 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 3433 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 3436 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 3437 w_rx_24_fifo_full
.sym 3438 lvds_rx_24_inst.r_state_if[0]
.sym 3446 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3447 lvds_clock_buf
.sym 3448 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 3449 lvds_rx_24_inst.r_state_if[0]
.sym 3451 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3453 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 3454 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 3455 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3456 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 3462 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 3466 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 3468 w_rx_24_fifo_full
.sym 3469 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 3471 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 3478 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3479 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3484 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 3487 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 3502 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3507 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3521 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 3526 w_lvds_rx_24_d0
.sym 3527 w_lvds_rx_09_d1
.sym 3530 w_lvds_rx_09_d0
.sym 3531 w_lvds_rx_24_d1
.sym 3537 w_lvds_rx_09_d1
.sym 3548 w_lvds_rx_09_d0
.sym 3559 w_lvds_rx_24_d1
.sym 3560 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 3565 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 3567 w_lvds_rx_24_d0
.sym 3571 w_lvds_rx_09_d1
.sym 3572 w_lvds_rx_09_d0
.sym 3573 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3574 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3578 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3579 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3581 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 3582 lvds_clock_buf
.sym 3583 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 3584 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3585 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 3586 w_rx_09_fifo_data[0]
.sym 3587 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 3588 w_rx_09_fifo_data[1]
.sym 3589 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3590 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.sym 3591 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 3597 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 3601 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 3608 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3611 rx_24_fifo.rd_addr_gray_wr[5]
.sym 3613 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 3616 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3617 rx_24_fifo.rd_addr_gray_wr[6]
.sym 3618 $PACKER_VCC_NET
.sym 3637 lvds_rx_24_inst.r_state_if[0]
.sym 3642 w_lvds_rx_24_d1
.sym 3643 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3644 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3645 w_lvds_rx_24_d0
.sym 3650 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 3651 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3652 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3655 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3656 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 3661 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3664 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3666 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3671 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3684 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3690 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3691 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3694 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 3695 w_lvds_rx_24_d0
.sym 3696 lvds_rx_24_inst.r_state_if[0]
.sym 3697 w_lvds_rx_24_d1
.sym 3703 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3712 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3714 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 3715 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3716 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3717 lvds_clock_buf
.sym 3718 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 3720 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[1]
.sym 3721 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[2]
.sym 3722 lvds_rx_24_inst.r_phase_count[0]
.sym 3723 lvds_rx_24_inst.r_phase_count[1]
.sym 3724 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 3725 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[0]
.sym 3726 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 3733 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3748 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3772 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 3774 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3775 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3777 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 3778 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 3779 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3780 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3781 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 3782 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[2]
.sym 3783 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3785 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3787 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3789 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3790 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3799 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3805 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 3806 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3807 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3808 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3812 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 3813 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 3817 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3819 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3823 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3824 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3825 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3826 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3829 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 3831 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3832 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3835 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 3836 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 3837 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[2]
.sym 3838 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 3841 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3842 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3843 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3844 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 3847 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 3848 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3850 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3851 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3852 lvds_clock_buf
.sym 3853 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 3855 rx_24_fifo.rd_addr_gray_wr[5]
.sym 3856 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 3857 rx_24_fifo.rd_addr_gray_wr[0]
.sym 3858 rx_24_fifo.rd_addr_gray_wr[6]
.sym 3870 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3885 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3909 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3912 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 3913 $PACKER_VCC_NET
.sym 3915 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 3929 lvds_rx_09_inst.r_phase_count[0]
.sym 3935 lvds_rx_09_inst.r_phase_count[1]
.sym 3937 lvds_rx_09_inst.r_phase_count[0]
.sym 3939 $nextpnr_ICESTORM_LC_1$O
.sym 3941 lvds_rx_09_inst.r_phase_count[0]
.sym 3945 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q_SB_LUT4_O_I3[2]
.sym 3947 $PACKER_VCC_NET
.sym 3948 lvds_rx_09_inst.r_phase_count[1]
.sym 3949 lvds_rx_09_inst.r_phase_count[0]
.sym 3953 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 3954 $PACKER_VCC_NET
.sym 3955 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q_SB_LUT4_O_I3[2]
.sym 3967 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 3978 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 4002 rx_24_fifo.rd_addr_gray[6]
.sym 4004 rx_24_fifo.rd_addr_gray[5]
.sym 4138 $io_pmod[7]$iobuf_i
.sym 4237 w_rx_09_fifo_pulled_data[16]
.sym 4238 w_rx_09_fifo_pulled_data[17]
.sym 4239 w_rx_09_fifo_pulled_data[18]
.sym 4240 w_rx_09_fifo_pulled_data[19]
.sym 4241 w_rx_09_fifo_pulled_data[20]
.sym 4242 w_rx_09_fifo_pulled_data[21]
.sym 4243 w_rx_09_fifo_pulled_data[22]
.sym 4244 w_rx_09_fifo_pulled_data[23]
.sym 4252 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 4256 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 4259 w_rx_24_fifo_pull
.sym 4280 w_rx_09_fifo_data[29]
.sym 4282 w_rx_09_fifo_data[20]
.sym 4288 w_rx_09_fifo_data[25]
.sym 4291 w_rx_09_fifo_data[22]
.sym 4292 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4294 w_rx_09_fifo_data[26]
.sym 4297 w_rx_09_fifo_data[27]
.sym 4300 w_rx_09_fifo_data[28]
.sym 4303 w_rx_09_fifo_data[24]
.sym 4312 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4313 w_rx_09_fifo_data[22]
.sym 4319 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4321 w_rx_09_fifo_data[27]
.sym 4324 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4326 w_rx_09_fifo_data[25]
.sym 4330 w_rx_09_fifo_data[28]
.sym 4333 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4338 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4339 w_rx_09_fifo_data[20]
.sym 4343 w_rx_09_fifo_data[26]
.sym 4345 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4348 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4349 w_rx_09_fifo_data[29]
.sym 4356 w_rx_09_fifo_data[24]
.sym 4357 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4358 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4359 lvds_clock_buf
.sym 4360 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 4365 w_rx_09_fifo_pulled_data[24]
.sym 4366 w_rx_09_fifo_pulled_data[25]
.sym 4367 w_rx_09_fifo_pulled_data[26]
.sym 4368 w_rx_09_fifo_pulled_data[27]
.sym 4369 w_rx_09_fifo_pulled_data[28]
.sym 4370 w_rx_09_fifo_pulled_data[29]
.sym 4371 w_rx_09_fifo_pulled_data[30]
.sym 4372 w_rx_09_fifo_pulled_data[31]
.sym 4376 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 4377 rx_09_fifo.wr_addr[6]
.sym 4378 w_smi_data_output[4]
.sym 4379 rx_09_fifo.wr_addr[5]
.sym 4381 w_rx_09_fifo_data[17]
.sym 4383 io_smi_data[0]$SB_IO_OUT
.sym 4384 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4385 rx_09_fifo.wr_addr[1]
.sym 4387 rx_09_fifo.wr_addr[3]
.sym 4388 io_pmod[0]$SB_IO_IN
.sym 4397 rx_09_fifo.wr_addr[4]
.sym 4407 i_smi_a3$SB_IO_IN
.sym 4410 w_rx_09_fifo_pulled_data[2]
.sym 4417 w_rx_09_fifo_pulled_data[17]
.sym 4419 w_rx_09_fifo_pulled_data[18]
.sym 4420 w_rx_09_fifo_data[4]
.sym 4421 w_rx_09_fifo_pulled_data[19]
.sym 4428 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 4430 w_rx_09_fifo_data[14]
.sym 4442 w_rx_09_fifo_pulled_data[16]
.sym 4446 w_rx_09_fifo_pulled_data[20]
.sym 4448 smi_ctrl_ins.int_cnt_09[4]
.sym 4449 w_rx_09_fifo_data[16]
.sym 4451 w_rx_09_fifo_data[14]
.sym 4452 w_rx_09_fifo_data[18]
.sym 4454 w_rx_09_fifo_data[12]
.sym 4456 smi_ctrl_ins.int_cnt_09[4]
.sym 4457 w_rx_09_fifo_pulled_data[23]
.sym 4458 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4462 w_rx_09_fifo_pulled_data[4]
.sym 4465 smi_ctrl_ins.int_cnt_09[3]
.sym 4466 w_rx_09_fifo_pulled_data[0]
.sym 4470 w_rx_09_fifo_data[10]
.sym 4473 w_rx_09_fifo_pulled_data[7]
.sym 4475 w_rx_09_fifo_pulled_data[4]
.sym 4476 smi_ctrl_ins.int_cnt_09[3]
.sym 4477 w_rx_09_fifo_pulled_data[20]
.sym 4478 smi_ctrl_ins.int_cnt_09[4]
.sym 4481 w_rx_09_fifo_data[12]
.sym 4482 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4489 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4490 w_rx_09_fifo_data[16]
.sym 4493 w_rx_09_fifo_data[18]
.sym 4494 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4500 w_rx_09_fifo_data[10]
.sym 4501 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4505 smi_ctrl_ins.int_cnt_09[3]
.sym 4506 w_rx_09_fifo_pulled_data[16]
.sym 4507 w_rx_09_fifo_pulled_data[0]
.sym 4508 smi_ctrl_ins.int_cnt_09[4]
.sym 4511 w_rx_09_fifo_pulled_data[7]
.sym 4512 smi_ctrl_ins.int_cnt_09[3]
.sym 4513 w_rx_09_fifo_pulled_data[23]
.sym 4514 smi_ctrl_ins.int_cnt_09[4]
.sym 4518 w_rx_09_fifo_data[14]
.sym 4520 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4521 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4522 lvds_clock_buf
.sym 4523 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 4524 w_rx_09_fifo_pulled_data[0]
.sym 4525 w_rx_09_fifo_pulled_data[1]
.sym 4526 w_rx_09_fifo_pulled_data[2]
.sym 4527 w_rx_09_fifo_pulled_data[3]
.sym 4528 w_rx_09_fifo_pulled_data[4]
.sym 4529 w_rx_09_fifo_pulled_data[5]
.sym 4530 w_rx_09_fifo_pulled_data[6]
.sym 4531 w_rx_09_fifo_pulled_data[7]
.sym 4536 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 4544 w_rx_09_fifo_data[25]
.sym 4548 rx_09_fifo.wr_addr[2]
.sym 4549 w_rx_09_fifo_data[1]
.sym 4551 smi_ctrl_ins.int_cnt_09[3]
.sym 4552 rx_09_fifo.wr_addr[3]
.sym 4553 w_rx_09_fifo_data[12]
.sym 4554 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 4555 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 4556 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 4557 rx_09_fifo.wr_addr[1]
.sym 4565 w_rx_09_fifo_pulled_data[24]
.sym 4567 w_rx_09_fifo_pulled_data[26]
.sym 4568 smi_ctrl_ins.int_cnt_09[3]
.sym 4569 w_rx_09_fifo_pulled_data[28]
.sym 4571 smi_ctrl_ins.int_cnt_09[3]
.sym 4574 w_rx_09_fifo_pulled_data[25]
.sym 4575 smi_ctrl_ins.int_cnt_09[3]
.sym 4576 w_rx_09_fifo_pulled_data[27]
.sym 4577 w_rx_09_fifo_pulled_data[2]
.sym 4578 w_rx_09_fifo_pulled_data[3]
.sym 4581 smi_ctrl_ins.int_cnt_09[4]
.sym 4582 w_rx_09_fifo_pulled_data[1]
.sym 4583 w_rx_09_fifo_pulled_data[17]
.sym 4584 smi_ctrl_ins.int_cnt_09[4]
.sym 4585 w_rx_09_fifo_pulled_data[18]
.sym 4587 w_rx_09_fifo_pulled_data[19]
.sym 4589 w_rx_09_fifo_pulled_data[8]
.sym 4590 w_rx_09_fifo_pulled_data[9]
.sym 4591 w_rx_09_fifo_pulled_data[10]
.sym 4592 w_rx_09_fifo_pulled_data[11]
.sym 4593 w_rx_09_fifo_pulled_data[12]
.sym 4598 w_rx_09_fifo_pulled_data[3]
.sym 4599 smi_ctrl_ins.int_cnt_09[4]
.sym 4600 w_rx_09_fifo_pulled_data[19]
.sym 4601 smi_ctrl_ins.int_cnt_09[3]
.sym 4604 w_rx_09_fifo_pulled_data[8]
.sym 4605 w_rx_09_fifo_pulled_data[24]
.sym 4606 smi_ctrl_ins.int_cnt_09[3]
.sym 4607 smi_ctrl_ins.int_cnt_09[4]
.sym 4610 smi_ctrl_ins.int_cnt_09[4]
.sym 4611 smi_ctrl_ins.int_cnt_09[3]
.sym 4612 w_rx_09_fifo_pulled_data[28]
.sym 4613 w_rx_09_fifo_pulled_data[12]
.sym 4616 smi_ctrl_ins.int_cnt_09[3]
.sym 4617 w_rx_09_fifo_pulled_data[17]
.sym 4618 w_rx_09_fifo_pulled_data[1]
.sym 4619 smi_ctrl_ins.int_cnt_09[4]
.sym 4622 w_rx_09_fifo_pulled_data[25]
.sym 4623 smi_ctrl_ins.int_cnt_09[3]
.sym 4624 w_rx_09_fifo_pulled_data[9]
.sym 4625 smi_ctrl_ins.int_cnt_09[4]
.sym 4628 smi_ctrl_ins.int_cnt_09[4]
.sym 4629 w_rx_09_fifo_pulled_data[26]
.sym 4630 w_rx_09_fifo_pulled_data[10]
.sym 4631 smi_ctrl_ins.int_cnt_09[3]
.sym 4634 smi_ctrl_ins.int_cnt_09[4]
.sym 4635 w_rx_09_fifo_pulled_data[2]
.sym 4636 w_rx_09_fifo_pulled_data[18]
.sym 4637 smi_ctrl_ins.int_cnt_09[3]
.sym 4640 smi_ctrl_ins.int_cnt_09[3]
.sym 4641 w_rx_09_fifo_pulled_data[11]
.sym 4642 smi_ctrl_ins.int_cnt_09[4]
.sym 4643 w_rx_09_fifo_pulled_data[27]
.sym 4647 w_rx_09_fifo_pulled_data[8]
.sym 4648 w_rx_09_fifo_pulled_data[9]
.sym 4649 w_rx_09_fifo_pulled_data[10]
.sym 4650 w_rx_09_fifo_pulled_data[11]
.sym 4651 w_rx_09_fifo_pulled_data[12]
.sym 4652 w_rx_09_fifo_pulled_data[13]
.sym 4653 w_rx_09_fifo_pulled_data[14]
.sym 4654 w_rx_09_fifo_pulled_data[15]
.sym 4655 w_rx_09_fifo_data[0]
.sym 4658 w_rx_09_fifo_data[0]
.sym 4660 w_rx_09_fifo_data[5]
.sym 4661 rx_09_fifo.wr_addr[4]
.sym 4664 smi_ctrl_ins.int_cnt_09[3]
.sym 4667 smi_ctrl_ins.int_cnt_09[3]
.sym 4669 rx_09_fifo.wr_addr[6]
.sym 4672 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 4675 rx_24_fifo.wr_addr[7]
.sym 4676 i_smi_a3$SB_IO_IN
.sym 4679 w_smi_data_output[3]
.sym 4680 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4682 rx_24_fifo.wr_addr[2]
.sym 4688 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 4689 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 4690 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 4691 i_smi_a2_SB_LUT4_I1_1_O[1]
.sym 4692 i_smi_a2_SB_LUT4_I1_1_O[0]
.sym 4693 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 4694 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 4695 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4696 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 4697 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 4698 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 4699 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 4700 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 4701 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 4702 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 4703 i_smi_a2_SB_LUT4_I1_1_O[2]
.sym 4704 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4705 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 4706 i_smi_a2_SB_LUT4_I1_O
.sym 4710 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 4711 w_smi_data_output[1]
.sym 4712 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 4714 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 4715 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 4716 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 4719 i_smi_a3$SB_IO_IN
.sym 4721 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4722 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 4723 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 4724 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 4729 w_smi_data_output[1]
.sym 4730 i_smi_a3$SB_IO_IN
.sym 4733 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 4734 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 4735 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4736 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 4739 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 4740 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 4741 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 4742 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4745 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 4746 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 4747 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 4748 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4751 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4752 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 4753 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 4754 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 4757 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4758 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 4759 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 4760 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 4763 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 4764 i_smi_a2_SB_LUT4_I1_1_O[0]
.sym 4765 i_smi_a2_SB_LUT4_I1_1_O[1]
.sym 4766 i_smi_a2_SB_LUT4_I1_1_O[2]
.sym 4767 i_smi_a2_SB_LUT4_I1_O
.sym 4768 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 4770 w_rx_24_fifo_pulled_data[0]
.sym 4771 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0]
.sym 4772 w_rx_24_fifo_pulled_data[2]
.sym 4773 w_rx_24_fifo_pulled_data[3]
.sym 4774 w_rx_24_fifo_pulled_data[4]
.sym 4775 w_rx_24_fifo_pulled_data[5]
.sym 4776 w_rx_24_fifo_pulled_data[6]
.sym 4777 w_rx_24_fifo_pulled_data[7]
.sym 4782 w_rx_09_fifo_data[8]
.sym 4784 w_rx_09_fifo_data[13]
.sym 4786 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 4788 w_smi_data_output[7]
.sym 4793 w_rx_09_fifo_data[15]
.sym 4795 w_rx_09_fifo_data[10]
.sym 4796 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4797 rx_24_fifo.wr_addr[0]
.sym 4798 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4800 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[3]
.sym 4802 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4813 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4814 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4815 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 4816 w_rx_24_fifo_pulled_data[0]
.sym 4818 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[3]
.sym 4819 w_rx_24_fifo_data[2]
.sym 4823 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 4824 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4826 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0]
.sym 4827 w_rx_24_fifo_pulled_data[8]
.sym 4828 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4829 w_rx_24_fifo_pulled_data[10]
.sym 4830 w_rx_24_fifo_pulled_data[3]
.sym 4831 w_rx_24_fifo_pulled_data[4]
.sym 4832 w_rx_24_fifo_pulled_data[13]
.sym 4833 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4834 w_rx_24_fifo_pulled_data[7]
.sym 4835 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4836 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[1]
.sym 4837 w_rx_24_fifo_pulled_data[2]
.sym 4838 w_rx_24_fifo_pulled_data[11]
.sym 4839 w_rx_24_fifo_pulled_data[12]
.sym 4840 w_rx_24_fifo_pulled_data[5]
.sym 4841 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4842 w_rx_24_fifo_pulled_data[15]
.sym 4844 w_rx_24_fifo_pulled_data[8]
.sym 4845 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4846 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 4847 w_rx_24_fifo_pulled_data[0]
.sym 4850 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 4851 w_rx_24_fifo_pulled_data[5]
.sym 4852 w_rx_24_fifo_pulled_data[13]
.sym 4853 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4857 w_rx_24_fifo_data[2]
.sym 4859 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4862 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 4863 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4864 w_rx_24_fifo_pulled_data[2]
.sym 4865 w_rx_24_fifo_pulled_data[10]
.sym 4868 w_rx_24_fifo_pulled_data[11]
.sym 4869 w_rx_24_fifo_pulled_data[3]
.sym 4870 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 4871 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4874 w_rx_24_fifo_pulled_data[7]
.sym 4875 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4876 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 4877 w_rx_24_fifo_pulled_data[15]
.sym 4880 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 4881 w_rx_24_fifo_pulled_data[12]
.sym 4882 w_rx_24_fifo_pulled_data[4]
.sym 4883 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4886 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[3]
.sym 4887 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[1]
.sym 4888 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 4889 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0]
.sym 4890 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 4891 lvds_clock_buf
.sym 4892 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 4893 w_rx_24_fifo_pulled_data[8]
.sym 4894 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[1]
.sym 4895 w_rx_24_fifo_pulled_data[10]
.sym 4896 w_rx_24_fifo_pulled_data[11]
.sym 4897 w_rx_24_fifo_pulled_data[12]
.sym 4898 w_rx_24_fifo_pulled_data[13]
.sym 4899 w_rx_24_fifo_pulled_data[14]
.sym 4900 w_rx_24_fifo_pulled_data[15]
.sym 4905 w_rx_24_fifo_data[3]
.sym 4906 w_rx_24_fifo_push
.sym 4908 rx_24_fifo.wr_addr[5]
.sym 4910 smi_ctrl_ins.int_cnt_09[4]
.sym 4912 w_rx_24_fifo_pulled_data[0]
.sym 4913 rx_24_fifo.wr_addr[6]
.sym 4914 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0]
.sym 4920 $PACKER_VCC_NET
.sym 4921 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4923 w_rx_24_fifo_pull
.sym 4925 w_rx_24_fifo_data[0]
.sym 4927 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4928 w_rx_24_fifo_data[1]
.sym 4936 w_rx_24_fifo_data[4]
.sym 4938 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4940 w_rx_24_fifo_data[8]
.sym 4942 w_rx_24_fifo_data[6]
.sym 4945 w_rx_24_fifo_data[12]
.sym 4946 w_rx_24_fifo_data[14]
.sym 4947 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4948 w_rx_24_fifo_pulled_data[6]
.sym 4952 w_rx_24_fifo_data[16]
.sym 4957 w_rx_24_fifo_data[10]
.sym 4959 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 4964 w_rx_24_fifo_pulled_data[14]
.sym 4967 w_rx_24_fifo_data[4]
.sym 4969 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4974 w_rx_24_fifo_data[16]
.sym 4976 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4979 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4982 w_rx_24_fifo_data[14]
.sym 4986 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4987 w_rx_24_fifo_data[10]
.sym 4991 w_rx_24_fifo_data[12]
.sym 4993 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 4997 w_rx_24_fifo_pulled_data[14]
.sym 4998 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4999 w_rx_24_fifo_pulled_data[6]
.sym 5000 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5004 w_rx_24_fifo_data[6]
.sym 5005 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5010 w_rx_24_fifo_data[8]
.sym 5012 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5013 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5014 lvds_clock_buf
.sym 5015 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 5016 w_rx_24_fifo_pulled_data[16]
.sym 5017 w_rx_24_fifo_pulled_data[17]
.sym 5018 w_rx_24_fifo_pulled_data[18]
.sym 5019 w_rx_24_fifo_pulled_data[19]
.sym 5020 w_rx_24_fifo_pulled_data[20]
.sym 5021 w_rx_24_fifo_pulled_data[21]
.sym 5022 w_rx_24_fifo_pulled_data[22]
.sym 5023 w_rx_24_fifo_pulled_data[23]
.sym 5025 rx_24_fifo.rd_addr[3]
.sym 5029 w_rx_24_fifo_pull
.sym 5032 w_rx_24_fifo_data[13]
.sym 5035 i_smi_a2_SB_LUT4_I1_O
.sym 5039 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 5041 w_rx_24_fifo_pulled_data[20]
.sym 5042 w_rx_24_fifo_data[9]
.sym 5045 rx_24_fifo.wr_addr[4]
.sym 5048 w_rx_09_fifo_data[1]
.sym 5057 w_rx_24_fifo_data[28]
.sym 5058 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5066 w_rx_24_fifo_data[26]
.sym 5074 w_rx_24_fifo_pulled_data[17]
.sym 5075 w_rx_24_fifo_pulled_data[18]
.sym 5076 w_rx_24_fifo_pulled_data[19]
.sym 5077 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5078 w_rx_24_fifo_pulled_data[21]
.sym 5079 w_rx_24_fifo_pulled_data[22]
.sym 5080 w_rx_24_fifo_pulled_data[31]
.sym 5081 smi_ctrl_ins.int_cnt_24[3]
.sym 5082 w_rx_24_fifo_pulled_data[25]
.sym 5083 w_rx_24_fifo_pulled_data[26]
.sym 5084 w_rx_24_fifo_pulled_data[27]
.sym 5086 w_rx_24_fifo_pulled_data[29]
.sym 5087 w_rx_24_fifo_pulled_data[30]
.sym 5088 w_rx_24_fifo_pulled_data[23]
.sym 5090 w_rx_24_fifo_data[26]
.sym 5091 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5096 smi_ctrl_ins.int_cnt_24[3]
.sym 5097 w_rx_24_fifo_pulled_data[27]
.sym 5098 w_rx_24_fifo_pulled_data[19]
.sym 5099 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5102 w_rx_24_fifo_pulled_data[23]
.sym 5103 w_rx_24_fifo_pulled_data[31]
.sym 5104 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5105 smi_ctrl_ins.int_cnt_24[3]
.sym 5108 smi_ctrl_ins.int_cnt_24[3]
.sym 5109 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5110 w_rx_24_fifo_pulled_data[17]
.sym 5111 w_rx_24_fifo_pulled_data[25]
.sym 5114 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5115 w_rx_24_fifo_pulled_data[21]
.sym 5116 w_rx_24_fifo_pulled_data[29]
.sym 5117 smi_ctrl_ins.int_cnt_24[3]
.sym 5120 smi_ctrl_ins.int_cnt_24[3]
.sym 5121 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5122 w_rx_24_fifo_pulled_data[30]
.sym 5123 w_rx_24_fifo_pulled_data[22]
.sym 5126 w_rx_24_fifo_data[28]
.sym 5127 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5132 w_rx_24_fifo_pulled_data[26]
.sym 5133 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5134 smi_ctrl_ins.int_cnt_24[3]
.sym 5135 w_rx_24_fifo_pulled_data[18]
.sym 5136 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5137 lvds_clock_buf
.sym 5138 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 5139 w_rx_24_fifo_pulled_data[24]
.sym 5140 w_rx_24_fifo_pulled_data[25]
.sym 5141 w_rx_24_fifo_pulled_data[26]
.sym 5142 w_rx_24_fifo_pulled_data[27]
.sym 5143 w_rx_24_fifo_pulled_data[28]
.sym 5144 w_rx_24_fifo_pulled_data[29]
.sym 5145 w_rx_24_fifo_pulled_data[30]
.sym 5146 w_rx_24_fifo_pulled_data[31]
.sym 5151 w_rx_24_fifo_data[22]
.sym 5152 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5155 rx_24_fifo.wr_addr[6]
.sym 5156 rx_24_fifo.wr_addr[5]
.sym 5157 w_rx_24_fifo_data[17]
.sym 5158 rx_24_fifo.wr_addr[4]
.sym 5159 w_rx_24_fifo_data[20]
.sym 5166 rx_24_fifo.wr_addr[2]
.sym 5167 rx_24_fifo.wr_addr[7]
.sym 5169 w_rx_24_fifo_data[19]
.sym 5171 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 5172 i_smi_a3$SB_IO_IN
.sym 5180 w_rx_24_fifo_pulled_data[16]
.sym 5184 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5188 smi_ctrl_ins.int_cnt_24[3]
.sym 5192 w_rx_24_fifo_empty
.sym 5195 smi_ctrl_ins.r_fifo_24_pull
.sym 5200 w_rx_24_fifo_pulled_data[28]
.sym 5201 w_rx_24_fifo_pulled_data[20]
.sym 5203 smi_ctrl_ins.r_fifo_24_pull
.sym 5204 w_rx_24_fifo_pulled_data[24]
.sym 5206 rx_24_fifo.wr_addr[3]
.sym 5208 smi_ctrl_ins.r_fifo_24_pull_1
.sym 5225 w_rx_24_fifo_pulled_data[16]
.sym 5226 smi_ctrl_ins.int_cnt_24[3]
.sym 5227 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5228 w_rx_24_fifo_pulled_data[24]
.sym 5231 smi_ctrl_ins.r_fifo_24_pull_1
.sym 5233 w_rx_24_fifo_empty
.sym 5234 smi_ctrl_ins.r_fifo_24_pull
.sym 5238 smi_ctrl_ins.r_fifo_24_pull
.sym 5243 w_rx_24_fifo_pulled_data[20]
.sym 5244 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5245 smi_ctrl_ins.int_cnt_24[3]
.sym 5246 w_rx_24_fifo_pulled_data[28]
.sym 5250 rx_24_fifo.wr_addr[3]
.sym 5255 w_rx_24_fifo_empty
.sym 5256 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5257 smi_ctrl_ins.int_cnt_24[3]
.sym 5260 r_counter[0]_$glb_clk
.sym 5261 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 5274 w_rx_24_fifo_pull
.sym 5277 rx_24_fifo.rd_addr[0]
.sym 5278 w_rx_24_fifo_data[27]
.sym 5280 w_rx_24_fifo_empty
.sym 5283 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 5286 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 5287 w_rx_24_fifo_data[25]
.sym 5288 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 5289 rx_24_fifo.wr_addr[0]
.sym 5291 w_rx_24_fifo_push
.sym 5294 w_rx_24_fifo_data[29]
.sym 5295 w_rx_24_fifo_data[24]
.sym 5303 rx_24_fifo.wr_addr[6]
.sym 5305 rx_24_fifo.wr_addr[7]
.sym 5307 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 5310 rx_24_fifo.wr_addr[2]
.sym 5313 rx_24_fifo.wr_addr[3]
.sym 5315 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 5316 rx_24_fifo.wr_addr[5]
.sym 5317 rx_24_fifo.wr_addr[4]
.sym 5321 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5330 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5335 $nextpnr_ICESTORM_LC_3$O
.sym 5337 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 5341 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 5344 rx_24_fifo.wr_addr[2]
.sym 5345 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 5347 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 5349 rx_24_fifo.wr_addr[3]
.sym 5351 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 5353 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 5356 rx_24_fifo.wr_addr[4]
.sym 5357 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 5359 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 5362 rx_24_fifo.wr_addr[5]
.sym 5363 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 5365 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 5367 rx_24_fifo.wr_addr[6]
.sym 5369 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 5372 rx_24_fifo.wr_addr[7]
.sym 5375 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 5379 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 5382 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5383 lvds_clock_buf
.sym 5384 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 5409 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 5410 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 5412 w_rx_24_fifo_data[1]
.sym 5416 w_rx_24_fifo_data[0]
.sym 5417 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5418 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 5420 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 5427 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5428 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5430 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 5431 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5432 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 5433 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5435 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5438 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 5439 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5441 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5444 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 5455 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 5456 w_rx_24_fifo_push
.sym 5457 rx_24_fifo.wr_addr[0]
.sym 5460 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 5462 w_rx_24_fifo_push
.sym 5468 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 5471 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5478 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 5484 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5489 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5490 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 5491 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5492 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5495 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 5496 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 5497 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5498 w_rx_24_fifo_push
.sym 5504 rx_24_fifo.wr_addr[0]
.sym 5505 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 5506 lvds_clock_buf
.sym 5507 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 5524 rx_24_fifo.wr_addr_gray[5]
.sym 5526 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 5528 rx_24_fifo.wr_addr_gray[6]
.sym 5534 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 5540 w_rx_09_fifo_data[1]
.sym 5549 rx_24_fifo.rd_addr_gray_wr[6]
.sym 5553 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 5554 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[3]
.sym 5555 w_rx_24_fifo_push
.sym 5556 rx_24_fifo.wr_addr[0]
.sym 5557 w_rx_24_fifo_full
.sym 5558 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5559 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 5560 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 5561 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5562 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 5563 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 5564 rx_24_fifo.rd_addr_gray_wr[5]
.sym 5569 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 5572 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5573 rx_24_fifo.rd_addr_gray_wr[7]
.sym 5574 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5580 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5584 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 5589 rx_24_fifo.rd_addr_gray_wr[5]
.sym 5594 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 5595 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 5596 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 5597 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 5600 rx_24_fifo.wr_addr[0]
.sym 5603 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 5608 rx_24_fifo.rd_addr_gray_wr[6]
.sym 5612 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 5613 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 5614 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[3]
.sym 5615 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 5618 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 5619 w_rx_24_fifo_full
.sym 5620 w_rx_24_fifo_push
.sym 5621 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 5626 rx_24_fifo.rd_addr_gray_wr[7]
.sym 5629 lvds_clock_buf
.sym 5646 $PACKER_VCC_NET
.sym 5649 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5652 rx_24_fifo.rd_addr_gray_wr[5]
.sym 5653 rx_24_fifo.rd_addr_gray_wr[6]
.sym 5659 i_smi_a3$SB_IO_IN
.sym 5674 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 5679 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 5681 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 5683 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 5684 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 5685 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 5686 rx_24_fifo.wr_addr[0]
.sym 5688 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5689 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5696 lvds_rx_24_inst.r_state_if[0]
.sym 5697 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 5699 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 5705 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5719 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 5720 lvds_rx_24_inst.r_state_if[0]
.sym 5730 rx_24_fifo.wr_addr[0]
.sym 5732 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5738 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 5742 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 5743 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 5744 lvds_rx_24_inst.r_state_if[0]
.sym 5747 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 5748 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 5749 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 5750 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 5751 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 5752 lvds_clock_buf
.sym 5753 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 5768 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 5774 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 5776 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 5787 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 5795 lvds_rx_24_inst.r_state_if[0]
.sym 5800 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5801 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[0]
.sym 5802 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 5805 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 5807 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 5808 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 5809 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[0]
.sym 5810 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 5811 w_lvds_rx_09_d1
.sym 5813 w_lvds_rx_09_d0
.sym 5814 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5817 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.sym 5820 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 5825 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.sym 5826 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 5828 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.sym 5829 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 5830 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 5831 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 5834 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5836 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[0]
.sym 5837 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 5840 w_lvds_rx_09_d1
.sym 5841 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5847 lvds_rx_24_inst.r_state_if[0]
.sym 5848 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.sym 5849 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 5852 w_lvds_rx_09_d0
.sym 5853 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5858 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 5859 lvds_rx_24_inst.r_state_if[0]
.sym 5861 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 5864 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[0]
.sym 5865 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 5866 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 5867 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5871 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 5873 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 5874 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O_$glb_ce
.sym 5875 lvds_clock_buf
.sym 5876 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 5921 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 5922 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 5923 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5924 $PACKER_VCC_NET
.sym 5925 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 5929 lvds_rx_24_inst.r_phase_count[0]
.sym 5930 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5932 $PACKER_VCC_NET
.sym 5933 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 5935 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[1]
.sym 5937 lvds_rx_24_inst.r_phase_count[0]
.sym 5938 lvds_rx_24_inst.r_phase_count[1]
.sym 5940 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[0]
.sym 5944 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[2]
.sym 5945 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 5950 $nextpnr_ICESTORM_LC_2$O
.sym 5952 lvds_rx_24_inst.r_phase_count[0]
.sym 5956 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 5958 lvds_rx_24_inst.r_phase_count[1]
.sym 5959 $PACKER_VCC_NET
.sym 5960 lvds_rx_24_inst.r_phase_count[0]
.sym 5963 $PACKER_VCC_NET
.sym 5964 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 5966 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 5970 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[0]
.sym 5978 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 5981 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[2]
.sym 5982 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 5983 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 5984 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 5987 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[0]
.sym 5990 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5993 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[1]
.sym 5994 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 5995 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 5996 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 5997 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 5998 lvds_clock_buf
.sym 5999 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 6014 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 6044 rx_24_fifo.rd_addr_gray_wr[0]
.sym 6045 rx_24_fifo.rd_addr_gray[6]
.sym 6049 rx_24_fifo.rd_addr_gray[0]
.sym 6055 rx_24_fifo.rd_addr_gray[5]
.sym 6082 rx_24_fifo.rd_addr_gray[5]
.sym 6089 rx_24_fifo.rd_addr_gray_wr[0]
.sym 6092 rx_24_fifo.rd_addr_gray[0]
.sym 6100 rx_24_fifo.rd_addr_gray[6]
.sym 6121 lvds_clock_buf
.sym 6135 rx_24_fifo.rd_addr_gray[0]
.sym 6151 i_smi_a3$SB_IO_IN
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6260 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 6261 o_shdn_tx_lna$SB_IO_OUT
.sym 6282 o_shdn_tx_lna$SB_IO_OUT
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6308 o_shdn_tx_lna$SB_IO_OUT
.sym 6316 i_smi_a3$SB_IO_IN
.sym 6347 w_smi_data_output[6]
.sym 6349 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 6350 io_smi_data[6]$SB_IO_OUT
.sym 6351 io_smi_data[2]$SB_IO_OUT
.sym 6353 io_smi_data[4]$SB_IO_OUT
.sym 6378 i_smi_a3$SB_IO_IN
.sym 6386 rx_09_fifo.wr_addr[4]
.sym 6388 $PACKER_VCC_NET
.sym 6389 rx_09_fifo.wr_addr[1]
.sym 6390 io_pmod[0]$SB_IO_IN
.sym 6391 rx_09_fifo.wr_addr[3]
.sym 6393 rx_09_fifo.wr_addr[5]
.sym 6394 rx_09_fifo.wr_addr[7]
.sym 6395 w_rx_09_fifo_data[19]
.sym 6397 rx_09_fifo.wr_addr[2]
.sym 6398 w_rx_09_fifo_data[22]
.sym 6399 rx_09_fifo.wr_addr[6]
.sym 6401 w_rx_09_fifo_data[17]
.sym 6404 rx_09_fifo.wr_addr[0]
.sym 6405 w_rx_09_fifo_data[20]
.sym 6406 w_rx_09_fifo_data[23]
.sym 6408 w_rx_09_fifo_data[21]
.sym 6409 w_rx_09_fifo_data[16]
.sym 6412 w_rx_09_fifo_data[18]
.sym 6422 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 6423 rx_09_fifo.rd_addr[0]
.sym 6424 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 6425 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 6426 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 6427 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 6428 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 6429 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 6438 rx_09_fifo.wr_addr[0]
.sym 6439 rx_09_fifo.wr_addr[1]
.sym 6441 rx_09_fifo.wr_addr[2]
.sym 6442 rx_09_fifo.wr_addr[3]
.sym 6443 rx_09_fifo.wr_addr[4]
.sym 6444 rx_09_fifo.wr_addr[5]
.sym 6445 rx_09_fifo.wr_addr[6]
.sym 6446 rx_09_fifo.wr_addr[7]
.sym 6449 lvds_clock_buf
.sym 6450 $PACKER_VCC_NET
.sym 6451 w_rx_09_fifo_data[16]
.sym 6452 w_rx_09_fifo_data[17]
.sym 6453 w_rx_09_fifo_data[18]
.sym 6454 w_rx_09_fifo_data[19]
.sym 6455 w_rx_09_fifo_data[20]
.sym 6456 w_rx_09_fifo_data[21]
.sym 6457 w_rx_09_fifo_data[22]
.sym 6458 w_rx_09_fifo_data[23]
.sym 6459 io_pmod[0]$SB_IO_IN
.sym 6460 i_smi_a3$SB_IO_IN
.sym 6463 i_smi_a3$SB_IO_IN
.sym 6467 rx_09_fifo.wr_addr[2]
.sym 6474 rx_09_fifo.wr_addr[7]
.sym 6475 w_rx_09_fifo_data[19]
.sym 6490 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 6492 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 6493 rx_09_fifo.wr_addr[7]
.sym 6495 $PACKER_VCC_NET
.sym 6496 $PACKER_VCC_NET
.sym 6504 rx_09_fifo.wr_addr[0]
.sym 6507 w_smi_data_output[2]
.sym 6508 w_rx_09_fifo_pulled_data[29]
.sym 6509 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6513 w_rx_09_fifo_data[2]
.sym 6514 rx_09_fifo.rd_addr[3]
.sym 6515 $PACKER_VCC_NET
.sym 6516 io_pmod[0]$SB_IO_IN
.sym 6517 w_rx_09_fifo_data[6]
.sym 6518 rx_09_fifo.rd_addr[0]
.sym 6530 $PACKER_VCC_NET
.sym 6533 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 6538 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6539 w_rx_09_fifo_data[25]
.sym 6542 rx_09_fifo.rd_addr[3]
.sym 6543 rx_09_fifo.rd_addr[0]
.sym 6544 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 6546 w_rx_09_fifo_data[27]
.sym 6547 w_rx_09_fifo_data[30]
.sym 6549 w_rx_09_fifo_data[28]
.sym 6550 w_rx_09_fifo_data[31]
.sym 6551 w_rx_09_fifo_data[26]
.sym 6552 w_rx_09_fifo_data[24]
.sym 6553 w_rx_09_fifo_data[29]
.sym 6554 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 6555 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 6557 io_pmod[1]$SB_IO_IN
.sym 6559 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 6561 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 6562 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 6563 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 6564 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 6565 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 6566 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 6567 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 6576 rx_09_fifo.rd_addr[0]
.sym 6577 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6579 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 6580 rx_09_fifo.rd_addr[3]
.sym 6581 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 6582 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 6583 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 6584 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 6587 r_counter[0]_$glb_clk
.sym 6588 $PACKER_VCC_NET
.sym 6589 io_pmod[1]$SB_IO_IN
.sym 6590 w_rx_09_fifo_data[26]
.sym 6591 w_rx_09_fifo_data[27]
.sym 6592 w_rx_09_fifo_data[28]
.sym 6593 w_rx_09_fifo_data[29]
.sym 6594 w_rx_09_fifo_data[30]
.sym 6595 w_rx_09_fifo_data[31]
.sym 6596 w_rx_09_fifo_data[24]
.sym 6597 w_rx_09_fifo_data[25]
.sym 6602 rx_09_fifo.wr_addr[4]
.sym 6606 w_smi_data_output[3]
.sym 6608 i_smi_a3$SB_IO_IN
.sym 6609 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 6611 rx_09_fifo.rd_addr[0]
.sym 6616 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 6625 w_rx_09_fifo_pulled_data[31]
.sym 6630 rx_09_fifo.wr_addr[0]
.sym 6631 rx_09_fifo.wr_addr[5]
.sym 6632 w_rx_09_fifo_data[3]
.sym 6633 w_rx_09_fifo_data[0]
.sym 6634 w_rx_09_fifo_data[5]
.sym 6635 w_rx_09_fifo_data[4]
.sym 6638 rx_09_fifo.wr_addr[7]
.sym 6641 $PACKER_VCC_NET
.sym 6643 rx_09_fifo.wr_addr[6]
.sym 6645 rx_09_fifo.wr_addr[4]
.sym 6646 w_rx_09_fifo_data[1]
.sym 6648 w_rx_09_fifo_data[7]
.sym 6651 rx_09_fifo.wr_addr[3]
.sym 6654 rx_09_fifo.wr_addr[1]
.sym 6655 rx_09_fifo.wr_addr[2]
.sym 6656 w_rx_09_fifo_data[2]
.sym 6659 io_pmod[0]$SB_IO_IN
.sym 6660 w_rx_09_fifo_data[6]
.sym 6662 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 6663 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6664 rx_09_fifo.rd_addr_gray[2]
.sym 6665 rx_09_fifo.rd_addr[3]
.sym 6666 rx_09_fifo.rd_addr_gray[1]
.sym 6667 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 6668 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 6669 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 6678 rx_09_fifo.wr_addr[0]
.sym 6679 rx_09_fifo.wr_addr[1]
.sym 6681 rx_09_fifo.wr_addr[2]
.sym 6682 rx_09_fifo.wr_addr[3]
.sym 6683 rx_09_fifo.wr_addr[4]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6689 lvds_clock_buf
.sym 6690 $PACKER_VCC_NET
.sym 6691 w_rx_09_fifo_data[0]
.sym 6692 w_rx_09_fifo_data[1]
.sym 6693 w_rx_09_fifo_data[2]
.sym 6694 w_rx_09_fifo_data[3]
.sym 6695 w_rx_09_fifo_data[4]
.sym 6696 w_rx_09_fifo_data[5]
.sym 6697 w_rx_09_fifo_data[6]
.sym 6698 w_rx_09_fifo_data[7]
.sym 6699 io_pmod[0]$SB_IO_IN
.sym 6714 rx_09_fifo.wr_addr[0]
.sym 6715 rx_09_fifo.wr_addr[5]
.sym 6717 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 6719 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 6720 w_rx_09_fifo_pulled_data[14]
.sym 6721 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 6725 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 6733 w_rx_09_fifo_data[12]
.sym 6735 w_rx_09_fifo_data[14]
.sym 6736 w_rx_09_fifo_data[15]
.sym 6737 w_rx_09_fifo_data[8]
.sym 6740 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 6743 $PACKER_VCC_NET
.sym 6744 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 6747 w_rx_09_fifo_data[13]
.sym 6748 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 6749 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6750 rx_09_fifo.rd_addr[0]
.sym 6751 rx_09_fifo.rd_addr[3]
.sym 6752 io_pmod[1]$SB_IO_IN
.sym 6753 w_rx_09_fifo_data[10]
.sym 6754 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 6757 w_rx_09_fifo_data[11]
.sym 6759 w_rx_09_fifo_data[9]
.sym 6763 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 6764 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 6765 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 6769 rx_09_fifo.rd_addr_gray_wr[2]
.sym 6771 rx_09_fifo.rd_addr_gray_wr[1]
.sym 6780 rx_09_fifo.rd_addr[0]
.sym 6781 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 6783 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 6784 rx_09_fifo.rd_addr[3]
.sym 6785 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 6786 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 6787 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 6788 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 6791 r_counter[0]_$glb_clk
.sym 6792 $PACKER_VCC_NET
.sym 6793 io_pmod[1]$SB_IO_IN
.sym 6794 w_rx_09_fifo_data[10]
.sym 6795 w_rx_09_fifo_data[11]
.sym 6796 w_rx_09_fifo_data[12]
.sym 6797 w_rx_09_fifo_data[13]
.sym 6798 w_rx_09_fifo_data[14]
.sym 6799 w_rx_09_fifo_data[15]
.sym 6800 w_rx_09_fifo_data[8]
.sym 6801 w_rx_09_fifo_data[9]
.sym 6809 $PACKER_VCC_NET
.sym 6821 $PACKER_VCC_NET
.sym 6824 $PACKER_VCC_NET
.sym 6836 $PACKER_VCC_NET
.sym 6838 w_rx_24_fifo_push
.sym 6839 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 6840 w_rx_24_fifo_data[5]
.sym 6842 rx_24_fifo.wr_addr[7]
.sym 6843 rx_24_fifo.wr_addr[4]
.sym 6844 w_rx_24_fifo_data[4]
.sym 6845 rx_24_fifo.wr_addr[6]
.sym 6846 w_rx_24_fifo_data[2]
.sym 6847 w_rx_24_fifo_data[3]
.sym 6848 rx_24_fifo.wr_addr[5]
.sym 6849 rx_24_fifo.wr_addr[2]
.sym 6851 rx_24_fifo.wr_addr[3]
.sym 6852 rx_24_fifo.wr_addr[0]
.sym 6856 w_rx_24_fifo_data[7]
.sym 6858 w_rx_24_fifo_data[6]
.sym 6862 w_rx_24_fifo_data[0]
.sym 6865 w_rx_24_fifo_data[1]
.sym 6873 smi_ctrl_ins.r_fifo_09_pull
.sym 6882 rx_24_fifo.wr_addr[0]
.sym 6883 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 6885 rx_24_fifo.wr_addr[2]
.sym 6886 rx_24_fifo.wr_addr[3]
.sym 6887 rx_24_fifo.wr_addr[4]
.sym 6888 rx_24_fifo.wr_addr[5]
.sym 6889 rx_24_fifo.wr_addr[6]
.sym 6890 rx_24_fifo.wr_addr[7]
.sym 6893 lvds_clock_buf
.sym 6894 $PACKER_VCC_NET
.sym 6895 w_rx_24_fifo_data[0]
.sym 6896 w_rx_24_fifo_data[1]
.sym 6897 w_rx_24_fifo_data[2]
.sym 6898 w_rx_24_fifo_data[3]
.sym 6899 w_rx_24_fifo_data[4]
.sym 6900 w_rx_24_fifo_data[5]
.sym 6901 w_rx_24_fifo_data[6]
.sym 6902 w_rx_24_fifo_data[7]
.sym 6903 w_rx_24_fifo_push
.sym 6904 i_smi_a3$SB_IO_IN
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6909 rx_09_fifo.wr_addr[2]
.sym 6912 smi_ctrl_ins.int_cnt_09[3]
.sym 6913 rx_09_fifo.wr_addr[1]
.sym 6915 rx_09_fifo.wr_addr[3]
.sym 6919 rx_24_fifo.wr_addr[4]
.sym 6920 $PACKER_VCC_NET
.sym 6938 rx_24_fifo.rd_addr[0]
.sym 6939 w_rx_24_fifo_data[12]
.sym 6940 w_rx_24_fifo_pull
.sym 6943 w_rx_24_fifo_data[10]
.sym 6946 rx_24_fifo.rd_addr[3]
.sym 6948 w_rx_24_fifo_data[14]
.sym 6950 w_rx_24_fifo_data[8]
.sym 6951 w_rx_24_fifo_data[13]
.sym 6952 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 6953 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 6954 $PACKER_VCC_NET
.sym 6956 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[1]
.sym 6957 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 6958 w_rx_24_fifo_data[9]
.sym 6961 w_rx_24_fifo_data[11]
.sym 6962 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 6963 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6967 w_rx_24_fifo_data[15]
.sym 6968 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 6969 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 6970 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 6971 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6972 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[1]
.sym 6973 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 6974 rx_24_fifo.rd_addr[3]
.sym 6975 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 6984 rx_24_fifo.rd_addr[0]
.sym 6985 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 6987 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 6988 rx_24_fifo.rd_addr[3]
.sym 6989 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6990 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 6991 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[1]
.sym 6992 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 6995 r_counter[0]_$glb_clk
.sym 6996 $PACKER_VCC_NET
.sym 6997 w_rx_24_fifo_pull
.sym 6998 w_rx_24_fifo_data[10]
.sym 6999 w_rx_24_fifo_data[11]
.sym 7000 w_rx_24_fifo_data[12]
.sym 7001 w_rx_24_fifo_data[13]
.sym 7002 w_rx_24_fifo_data[14]
.sym 7003 w_rx_24_fifo_data[15]
.sym 7004 w_rx_24_fifo_data[8]
.sym 7005 w_rx_24_fifo_data[9]
.sym 7011 i_smi_a3$SB_IO_IN
.sym 7012 rx_24_fifo.rd_addr[0]
.sym 7020 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 7033 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 7038 rx_24_fifo.wr_addr[4]
.sym 7040 rx_24_fifo.wr_addr[0]
.sym 7041 w_rx_24_fifo_data[20]
.sym 7042 w_rx_24_fifo_push
.sym 7043 w_rx_24_fifo_data[22]
.sym 7044 w_rx_24_fifo_data[23]
.sym 7047 w_rx_24_fifo_data[17]
.sym 7052 rx_24_fifo.wr_addr[5]
.sym 7053 rx_24_fifo.wr_addr[6]
.sym 7055 w_rx_24_fifo_data[18]
.sym 7056 w_rx_24_fifo_data[19]
.sym 7060 w_rx_24_fifo_data[21]
.sym 7062 rx_24_fifo.wr_addr[7]
.sym 7064 w_rx_24_fifo_data[16]
.sym 7065 $PACKER_VCC_NET
.sym 7066 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 7068 rx_24_fifo.wr_addr[3]
.sym 7069 rx_24_fifo.wr_addr[2]
.sym 7070 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0]
.sym 7071 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 7072 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 7073 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 7074 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 7075 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 7076 w_rx_24_fifo_empty
.sym 7077 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 7086 rx_24_fifo.wr_addr[0]
.sym 7087 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 7089 rx_24_fifo.wr_addr[2]
.sym 7090 rx_24_fifo.wr_addr[3]
.sym 7091 rx_24_fifo.wr_addr[4]
.sym 7092 rx_24_fifo.wr_addr[5]
.sym 7093 rx_24_fifo.wr_addr[6]
.sym 7094 rx_24_fifo.wr_addr[7]
.sym 7097 lvds_clock_buf
.sym 7098 $PACKER_VCC_NET
.sym 7099 w_rx_24_fifo_data[16]
.sym 7100 w_rx_24_fifo_data[17]
.sym 7101 w_rx_24_fifo_data[18]
.sym 7102 w_rx_24_fifo_data[19]
.sym 7103 w_rx_24_fifo_data[20]
.sym 7104 w_rx_24_fifo_data[21]
.sym 7105 w_rx_24_fifo_data[22]
.sym 7106 w_rx_24_fifo_data[23]
.sym 7107 w_rx_24_fifo_push
.sym 7116 rx_24_fifo.wr_addr[0]
.sym 7118 w_rx_24_fifo_push
.sym 7123 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 7124 rx_24_fifo.rd_addr[0]
.sym 7140 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 7141 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 7142 $PACKER_VCC_NET
.sym 7144 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[1]
.sym 7145 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 7146 rx_24_fifo.rd_addr[0]
.sym 7150 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 7151 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7153 w_rx_24_fifo_pull
.sym 7154 rx_24_fifo.rd_addr[3]
.sym 7155 w_rx_24_fifo_data[27]
.sym 7160 w_rx_24_fifo_data[29]
.sym 7161 w_rx_24_fifo_data[24]
.sym 7163 w_rx_24_fifo_data[26]
.sym 7164 w_rx_24_fifo_data[28]
.sym 7167 w_rx_24_fifo_data[31]
.sym 7169 w_rx_24_fifo_data[25]
.sym 7170 w_rx_24_fifo_data[30]
.sym 7172 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[0]
.sym 7173 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[0]
.sym 7174 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 7175 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 7176 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 7177 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 7178 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 7179 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 7188 rx_24_fifo.rd_addr[0]
.sym 7189 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 7191 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 7192 rx_24_fifo.rd_addr[3]
.sym 7193 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7194 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 7195 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[1]
.sym 7196 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 7199 r_counter[0]_$glb_clk
.sym 7200 $PACKER_VCC_NET
.sym 7201 w_rx_24_fifo_pull
.sym 7202 w_rx_24_fifo_data[26]
.sym 7203 w_rx_24_fifo_data[27]
.sym 7204 w_rx_24_fifo_data[28]
.sym 7205 w_rx_24_fifo_data[29]
.sym 7206 w_rx_24_fifo_data[30]
.sym 7207 w_rx_24_fifo_data[31]
.sym 7208 w_rx_24_fifo_data[24]
.sym 7209 w_rx_24_fifo_data[25]
.sym 7215 w_rx_24_fifo_pull
.sym 7225 $PACKER_VCC_NET
.sym 7228 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[2]
.sym 7230 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 7232 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 7236 $PACKER_VCC_NET
.sym 7274 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 7275 rx_24_fifo.wr_addr_gray_rd[6]
.sym 7277 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 7278 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 7279 rx_24_fifo.wr_addr_gray_rd[7]
.sym 7280 rx_24_fifo.wr_addr_gray_rd[5]
.sym 7281 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[2]
.sym 7376 rx_24_fifo.wr_addr_gray_rd[0]
.sym 7378 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 7379 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 7380 rx_24_fifo.wr_addr_gray_rd[1]
.sym 7383 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 7432 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 7478 rx_24_fifo.wr_addr_gray[0]
.sym 7479 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 7480 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 7481 rx_24_fifo.wr_addr_gray[3]
.sym 7482 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 7483 rx_24_fifo.wr_addr_gray[2]
.sym 7484 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 7485 rx_24_fifo.wr_addr_gray[1]
.sym 7521 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 7522 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 7534 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 7537 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 7586 w_rx_24_fifo_full
.sym 7626 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 7628 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 7630 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 7632 $PACKER_VCC_NET
.sym 7634 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 7638 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 7640 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 7644 $PACKER_VCC_NET
.sym 7685 rx_24_fifo.wr_addr_gray[4]
.sym 7686 io_pmod_SB_DFFNESR_Q_E
.sym 7723 i_smi_a3$SB_IO_IN
.sym 7735 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 7786 rx_24_fifo.rd_addr_gray[6]
.sym 7787 rx_24_fifo.rd_addr_gray[4]
.sym 7788 rx_24_fifo.rd_addr_gray[0]
.sym 7791 rx_24_fifo.rd_addr_gray[5]
.sym 8091 o_shdn_rx_lna$SB_IO_OUT
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8106 io_smi_data[6]$SB_IO_OUT
.sym 8118 rx_09_fifo.rd_addr_gray[5]
.sym 8119 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 8120 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 8121 rx_09_fifo.rd_addr_gray[4]
.sym 8122 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 8123 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 8124 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 8125 rx_09_fifo.rd_addr_gray[0]
.sym 8139 io_pmod[2]$SB_IO_IN
.sym 8142 io_pmod[0]$SB_IO_IN
.sym 8161 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 8166 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 8167 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 8171 i_smi_a3$SB_IO_IN
.sym 8175 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 8177 w_smi_data_output[4]
.sym 8179 rx_09_fifo.rd_addr[3]
.sym 8181 w_smi_data_output[2]
.sym 8185 w_smi_data_output[6]
.sym 8187 i_smi_a2_SB_LUT4_I1_O
.sym 8191 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 8199 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 8200 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 8201 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 8202 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 8213 rx_09_fifo.rd_addr[3]
.sym 8214 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 8217 w_smi_data_output[6]
.sym 8219 i_smi_a3$SB_IO_IN
.sym 8225 w_smi_data_output[2]
.sym 8226 i_smi_a3$SB_IO_IN
.sym 8235 w_smi_data_output[4]
.sym 8236 i_smi_a3$SB_IO_IN
.sym 8239 i_smi_a2_SB_LUT4_I1_O
.sym 8240 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 8246 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 8247 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 8248 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 8249 rx_09_fifo.rd_addr_gray[3]
.sym 8250 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 8251 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 8252 rx_09_fifo.rd_addr_gray[6]
.sym 8253 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 8275 io_pmod[1]$SB_IO_IN
.sym 8276 rx_09_fifo.rd_addr[0]
.sym 8281 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8285 smi_ctrl_ins.int_cnt_09[4]
.sym 8286 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 8288 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 8291 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 8300 io_smi_data[1]$SB_IO_OUT
.sym 8301 io_pmod[1]$SB_IO_IN
.sym 8308 i_smi_a2_SB_LUT4_I1_O
.sym 8310 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 8327 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8328 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8329 w_rx_09_fifo_pulled_data[30]
.sym 8333 w_rx_09_fifo_pulled_data[14]
.sym 8337 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8338 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 8340 rx_09_fifo.rd_addr[0]
.sym 8341 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8342 smi_ctrl_ins.int_cnt_09[4]
.sym 8344 w_rx_09_fifo_pulled_data[5]
.sym 8345 w_rx_09_fifo_pulled_data[6]
.sym 8352 w_rx_09_fifo_pulled_data[21]
.sym 8353 w_rx_09_fifo_pulled_data[22]
.sym 8354 smi_ctrl_ins.int_cnt_09[3]
.sym 8358 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 8364 rx_09_fifo.rd_addr[0]
.sym 8369 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8375 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8380 w_rx_09_fifo_pulled_data[21]
.sym 8381 w_rx_09_fifo_pulled_data[5]
.sym 8382 smi_ctrl_ins.int_cnt_09[3]
.sym 8383 smi_ctrl_ins.int_cnt_09[4]
.sym 8386 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8388 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8392 w_rx_09_fifo_pulled_data[6]
.sym 8393 w_rx_09_fifo_pulled_data[22]
.sym 8394 smi_ctrl_ins.int_cnt_09[3]
.sym 8395 smi_ctrl_ins.int_cnt_09[4]
.sym 8398 smi_ctrl_ins.int_cnt_09[4]
.sym 8399 w_rx_09_fifo_pulled_data[30]
.sym 8400 w_rx_09_fifo_pulled_data[14]
.sym 8401 smi_ctrl_ins.int_cnt_09[3]
.sym 8402 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8403 r_counter[0]_$glb_clk
.sym 8404 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 8405 smi_ctrl_ins.r_fifo_09_pull_1
.sym 8406 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 8407 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8408 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 8409 $io_pmod[2]$iobuf_i
.sym 8410 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 8411 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 8412 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 8415 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 8417 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 8419 w_rx_09_fifo_pulled_data[14]
.sym 8423 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 8440 smi_ctrl_ins.int_cnt_09[3]
.sym 8446 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 8447 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 8448 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 8449 rx_09_fifo.rd_addr[3]
.sym 8454 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 8455 rx_09_fifo.rd_addr[0]
.sym 8457 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 8461 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 8478 $nextpnr_ICESTORM_LC_4$O
.sym 8481 rx_09_fifo.rd_addr[0]
.sym 8484 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 8487 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 8488 rx_09_fifo.rd_addr[0]
.sym 8490 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 8493 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 8494 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 8496 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 8499 rx_09_fifo.rd_addr[3]
.sym 8500 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 8502 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 8505 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 8506 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 8508 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 8510 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 8512 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 8514 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 8516 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 8518 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 8522 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 8524 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 8528 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 8529 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 8530 io_smi_data[7]$SB_IO_OUT
.sym 8531 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 8532 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 8533 $io_pmod[1]$iobuf_i
.sym 8534 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 8547 rx_09_fifo.wr_addr[0]
.sym 8549 rx_09_fifo.wr_addr[7]
.sym 8552 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8553 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 8557 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 8558 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 8562 smi_ctrl_ins.int_cnt_09[4]
.sym 8571 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8572 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 8574 w_rx_09_fifo_pulled_data[13]
.sym 8575 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8576 w_rx_09_fifo_pulled_data[15]
.sym 8578 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8579 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8580 w_rx_09_fifo_pulled_data[29]
.sym 8584 w_rx_09_fifo_pulled_data[31]
.sym 8588 smi_ctrl_ins.int_cnt_09[4]
.sym 8590 smi_ctrl_ins.int_cnt_09[3]
.sym 8596 smi_ctrl_ins.int_cnt_09[4]
.sym 8598 smi_ctrl_ins.int_cnt_09[3]
.sym 8602 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8609 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8615 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 8617 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8622 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 8627 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8628 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8632 w_rx_09_fifo_pulled_data[13]
.sym 8633 smi_ctrl_ins.int_cnt_09[3]
.sym 8634 smi_ctrl_ins.int_cnt_09[4]
.sym 8635 w_rx_09_fifo_pulled_data[29]
.sym 8638 w_rx_09_fifo_pulled_data[31]
.sym 8639 w_rx_09_fifo_pulled_data[15]
.sym 8640 smi_ctrl_ins.int_cnt_09[4]
.sym 8641 smi_ctrl_ins.int_cnt_09[3]
.sym 8646 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 8648 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8649 r_counter[0]_$glb_clk
.sym 8650 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 8651 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 8654 smi_ctrl_ins.int_cnt_09[4]
.sym 8656 smi_ctrl_ins.int_cnt_09[3]
.sym 8665 w_smi_data_output[5]
.sym 8667 rx_09_fifo.wr_addr_gray_rd[1]
.sym 8669 io_pmod[2]$SB_IO_IN
.sym 8672 rx_09_fifo.wr_addr_gray_rd[2]
.sym 8676 i_smi_a1$rename$0
.sym 8678 smi_ctrl_ins.r_fifo_09_pull
.sym 8679 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 8694 rx_09_fifo.rd_addr_gray[2]
.sym 8696 rx_09_fifo.rd_addr_gray[1]
.sym 8715 rx_09_fifo.rd_addr_gray_wr[1]
.sym 8721 rx_09_fifo.rd_addr_gray_wr[2]
.sym 8727 rx_09_fifo.rd_addr_gray_wr[2]
.sym 8731 rx_09_fifo.rd_addr_gray_wr[1]
.sym 8758 rx_09_fifo.rd_addr_gray[2]
.sym 8770 rx_09_fifo.rd_addr_gray[1]
.sym 8772 lvds_clock_buf
.sym 8774 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 8775 rx_24_fifo.rd_addr[0]
.sym 8778 i_smi_a2_SB_LUT4_I1_O
.sym 8780 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 8781 rx_24_fifo.rd_addr[3]
.sym 8784 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 8786 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 8790 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 8807 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 8808 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 8809 rx_24_fifo.rd_addr[0]
.sym 8820 smi_ctrl_ins.int_cnt_09[3]
.sym 8826 smi_ctrl_ins.int_cnt_09[4]
.sym 8834 io_pmod[2]$SB_IO_IN
.sym 8890 smi_ctrl_ins.int_cnt_09[3]
.sym 8892 io_pmod[2]$SB_IO_IN
.sym 8893 smi_ctrl_ins.int_cnt_09[4]
.sym 8895 r_counter[0]_$glb_clk
.sym 8896 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 8898 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 8899 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[3]
.sym 8900 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8901 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8902 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8903 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8904 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8918 rx_24_fifo.rd_addr[0]
.sym 8921 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[1]
.sym 8922 w_rx_24_fifo_empty
.sym 8926 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 8929 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 8931 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 8940 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 8953 rx_24_fifo.rd_addr[3]
.sym 8955 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 8956 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[3]
.sym 8958 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8967 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8968 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8969 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8971 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[3]
.sym 8977 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 8983 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8990 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8998 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9004 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9007 rx_24_fifo.rd_addr[3]
.sym 9014 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9016 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 9017 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9018 r_counter[0]_$glb_clk
.sym 9019 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 9020 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[1]
.sym 9021 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[0]
.sym 9022 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[3]
.sym 9023 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9024 rx_24_fifo.rd_addr_gray[2]
.sym 9025 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9026 rx_24_fifo.rd_addr_gray[1]
.sym 9027 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9030 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 9034 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9045 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 9049 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 9052 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 9054 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9061 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9062 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 9063 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[3]
.sym 9064 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 9065 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9066 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9067 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9068 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9071 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9073 w_rx_24_fifo_pull
.sym 9074 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9076 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 9078 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[0]
.sym 9079 rx_24_fifo.rd_addr[0]
.sym 9080 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9083 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[2]
.sym 9084 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 9090 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9091 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 9092 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 9096 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 9097 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 9102 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 9103 rx_24_fifo.rd_addr[0]
.sym 9106 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9107 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 9108 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 9109 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 9114 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 9115 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9118 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 9121 w_rx_24_fifo_pull
.sym 9125 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 9126 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 9130 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 9131 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 9132 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 9133 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 9136 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[0]
.sym 9137 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[2]
.sym 9138 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 9139 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[3]
.sym 9141 r_counter[0]_$glb_clk
.sym 9142 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 9143 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[2]
.sym 9144 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[2]
.sym 9145 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9149 rx_24_fifo.rd_addr_gray[3]
.sym 9151 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9165 $PACKER_VCC_NET
.sym 9167 io_pmod[3]$SB_IO_IN
.sym 9175 rx_24_fifo.rd_addr_gray[1]
.sym 9177 $PACKER_VCC_NET
.sym 9178 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 9184 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9185 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9186 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 9187 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 9188 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 9189 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 9190 w_rx_24_fifo_empty
.sym 9191 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[2]
.sym 9192 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0]
.sym 9193 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[1]
.sym 9195 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 9196 rx_24_fifo.rd_addr[0]
.sym 9197 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 9198 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9200 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[0]
.sym 9201 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 9202 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 9205 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 9207 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 9209 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[2]
.sym 9214 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 9217 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9220 rx_24_fifo.rd_addr[0]
.sym 9224 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9225 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9229 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[0]
.sym 9230 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 9231 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 9232 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[2]
.sym 9235 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 9236 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 9237 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 9238 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 9241 w_rx_24_fifo_empty
.sym 9242 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 9243 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 9244 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 9247 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9253 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[2]
.sym 9254 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0]
.sym 9255 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[1]
.sym 9259 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0]
.sym 9260 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 9261 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 9262 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 9264 r_counter[0]_$glb_clk
.sym 9278 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 9290 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 9301 w_tx_data_io[0]
.sym 9315 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9319 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9324 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9325 rx_24_fifo.wr_addr_gray[5]
.sym 9335 rx_24_fifo.wr_addr[7]
.sym 9336 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9337 rx_24_fifo.wr_addr_gray[6]
.sym 9343 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9348 rx_24_fifo.wr_addr_gray[6]
.sym 9358 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9366 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9372 rx_24_fifo.wr_addr[7]
.sym 9376 rx_24_fifo.wr_addr_gray[5]
.sym 9382 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9387 r_counter[0]_$glb_clk
.sym 9389 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 9390 r_tx_data[0]
.sym 9409 spi_if_ins.r_tx_byte[1]
.sym 9414 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[0]
.sym 9415 w_rx_24_fifo_empty
.sym 9418 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 9421 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 9423 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 9430 rx_24_fifo.wr_addr_gray[0]
.sym 9432 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 9434 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 9437 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9445 rx_24_fifo.wr_addr_gray[1]
.sym 9448 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 9449 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 9450 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9456 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 9458 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9459 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9465 rx_24_fifo.wr_addr_gray[0]
.sym 9475 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 9478 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9481 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 9482 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 9483 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 9484 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 9489 rx_24_fifo.wr_addr_gray[1]
.sym 9505 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 9506 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9507 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9508 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9510 r_counter[0]_$glb_clk
.sym 9512 w_tx_data_smi[3]
.sym 9513 w_tx_data_smi[1]
.sym 9516 w_tx_data_smi[2]
.sym 9517 w_tx_data_smi[0]
.sym 9520 io_pmod[2]$SB_IO_IN
.sym 9526 w_tx_data_io[5]
.sym 9527 $PACKER_VCC_NET
.sym 9532 r_tx_data_SB_DFFE_Q_E
.sym 9536 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 9538 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9543 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 9545 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9547 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 9554 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9556 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9560 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 9562 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 9563 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 9564 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 9567 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 9568 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 9569 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 9570 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 9571 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 9573 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9575 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 9579 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9581 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 9582 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9583 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 9584 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 9587 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 9592 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 9593 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9594 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9595 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 9600 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 9601 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 9606 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9607 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 9610 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 9611 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 9612 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 9613 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 9619 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9622 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 9623 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 9624 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 9625 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 9630 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 9632 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 9633 lvds_clock_buf
.sym 9634 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 9635 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9636 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9637 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 9639 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 9640 rx_24_fifo.wr_addr_gray_rd[4]
.sym 9641 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 9642 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 9643 io_pmod[0]$SB_IO_IN
.sym 9659 io_pmod[2]$SB_IO_IN
.sym 9663 w_rx_24_fifo_full
.sym 9664 io_pmod[3]$SB_IO_IN
.sym 9666 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 9667 rx_24_fifo.rd_addr_gray[1]
.sym 9668 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 9669 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9670 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 9680 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 9682 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 9688 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 9690 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 9745 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 9746 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 9747 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 9748 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 9756 lvds_clock_buf
.sym 9757 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 9765 $io_pmod[0]$iobuf_i
.sym 9779 $PACKER_VCC_NET
.sym 9782 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 9789 $io_pmod[0]$iobuf_i
.sym 9813 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 9817 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 9825 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 9826 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 9829 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9852 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 9856 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 9857 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 9859 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 9878 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 9879 lvds_clock_buf
.sym 9880 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 9882 rx_24_fifo.rd_addr_gray_wr[1]
.sym 9884 rx_24_fifo.rd_addr_gray_wr[4]
.sym 9886 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 9887 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 9889 io_pmod_SB_DFFNESR_Q_E
.sym 9901 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 9916 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 9931 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 9933 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 9937 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 9947 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 9951 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9969 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 9976 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 9979 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 9998 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 10001 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 10002 r_counter[0]_$glb_clk
.sym 10003 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 10019 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10196 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10222 io_smi_data[1]$SB_IO_OUT
.sym 10223 io_smi_data[2]$SB_IO_OUT
.sym 10226 rx_09_fifo.wr_addr_gray_rd[7]
.sym 10227 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 10228 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 10229 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 10232 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10233 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 10245 i_smi_a2_SB_LUT4_I1_O
.sym 10258 i_sck$SB_IO_IN
.sym 10260 io_pmod[1]$SB_IO_IN
.sym 10270 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10271 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 10272 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 10273 io_pmod[1]$SB_IO_IN
.sym 10275 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 10279 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10284 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 10285 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 10286 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 10287 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 10289 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 10291 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 10293 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 10294 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 10295 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 10298 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10302 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 10307 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 10308 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 10309 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 10310 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 10313 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 10314 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 10315 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 10316 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 10321 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 10327 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 10328 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 10331 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 10332 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 10333 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 10334 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 10337 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10338 io_pmod[1]$SB_IO_IN
.sym 10340 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10346 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 10347 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10348 r_counter[0]_$glb_clk
.sym 10349 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 10354 io_smi_data[3]$SB_IO_OUT
.sym 10355 rx_09_fifo.rd_addr_gray_wr[0]
.sym 10356 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 10358 rx_09_fifo.rd_addr_gray_wr[4]
.sym 10359 rx_09_fifo.rd_addr_gray_wr[5]
.sym 10361 rx_09_fifo.rd_addr_gray_wr[6]
.sym 10375 io_smi_data[4]$SB_IO_OUT
.sym 10380 io_smi_data[0]$SB_IO_OUT
.sym 10389 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 10392 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 10396 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 10398 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 10407 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 10413 io_smi_data[7]$SB_IO_OUT
.sym 10415 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 10417 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10432 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 10433 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10434 rx_09_fifo.rd_addr[0]
.sym 10436 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 10437 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 10438 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 10440 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 10441 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 10444 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 10445 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 10446 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10447 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 10448 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10451 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10452 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 10453 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 10456 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 10460 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10461 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 10462 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 10464 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 10465 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 10466 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 10467 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 10470 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 10471 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 10472 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 10473 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10477 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10479 rx_09_fifo.rd_addr[0]
.sym 10483 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10488 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 10490 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 10491 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 10494 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 10495 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 10496 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 10497 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 10502 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 10507 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10509 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10510 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10511 r_counter[0]_$glb_clk
.sym 10512 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 10513 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 10514 rx_09_fifo.rd_addr_gray_wr[7]
.sym 10515 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 10516 rx_09_fifo.rd_addr_gray_wr[3]
.sym 10517 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 10518 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10519 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 10520 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 10526 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10532 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 10537 i_smi_a3$SB_IO_IN
.sym 10538 rx_09_fifo.wr_addr[6]
.sym 10544 rx_09_fifo.wr_addr[1]
.sym 10546 rx_09_fifo.wr_addr[3]
.sym 10548 rx_09_fifo.wr_addr[5]
.sym 10554 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10555 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 10558 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10559 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 10560 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10561 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 10563 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 10564 smi_ctrl_ins.r_fifo_09_pull
.sym 10565 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 10566 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10567 io_pmod[1]$SB_IO_IN
.sym 10568 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10570 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 10571 rx_09_fifo.rd_addr[0]
.sym 10577 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 10579 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 10580 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 10581 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 10582 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10584 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10588 smi_ctrl_ins.r_fifo_09_pull
.sym 10593 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 10594 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10600 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 10601 io_pmod[1]$SB_IO_IN
.sym 10605 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 10607 rx_09_fifo.rd_addr[0]
.sym 10611 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10612 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10613 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10614 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10618 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 10619 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 10620 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 10623 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 10624 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 10625 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 10626 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 10629 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10632 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 10634 r_counter[0]_$glb_clk
.sym 10635 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 10637 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 10638 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 10639 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 10640 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 10641 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 10642 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 10643 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 10650 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 10652 smi_ctrl_ins.r_fifo_09_pull
.sym 10658 $io_pmod[2]$iobuf_i
.sym 10677 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 10678 io_pmod[2]$SB_IO_IN
.sym 10679 rx_09_fifo.wr_addr_gray_rd[2]
.sym 10680 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 10684 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 10685 smi_ctrl_ins.r_fifo_09_pull_1
.sym 10688 rx_09_fifo.rd_addr[3]
.sym 10689 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 10692 rx_09_fifo.wr_addr_gray_rd[1]
.sym 10694 w_smi_data_output[7]
.sym 10695 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 10696 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 10697 i_smi_a3$SB_IO_IN
.sym 10702 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10704 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 10708 smi_ctrl_ins.r_fifo_09_pull
.sym 10710 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10713 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 10716 io_pmod[2]$SB_IO_IN
.sym 10717 rx_09_fifo.rd_addr[3]
.sym 10718 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 10719 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 10722 i_smi_a3$SB_IO_IN
.sym 10725 w_smi_data_output[7]
.sym 10731 rx_09_fifo.wr_addr_gray_rd[2]
.sym 10734 rx_09_fifo.wr_addr_gray_rd[1]
.sym 10740 smi_ctrl_ins.r_fifo_09_pull_1
.sym 10742 io_pmod[2]$SB_IO_IN
.sym 10743 smi_ctrl_ins.r_fifo_09_pull
.sym 10746 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 10747 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 10748 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 10749 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 10757 r_counter[0]_$glb_clk
.sym 10759 rx_09_fifo.wr_addr[6]
.sym 10761 rx_09_fifo.wr_addr[2]
.sym 10762 rx_09_fifo.wr_addr[1]
.sym 10763 rx_09_fifo.wr_addr[3]
.sym 10764 rx_09_fifo.wr_addr[5]
.sym 10765 rx_09_fifo.wr_addr[4]
.sym 10766 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 10771 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 10773 $io_pmod[1]$iobuf_i
.sym 10781 io_pmod[1]$SB_IO_IN
.sym 10784 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 10785 smi_ctrl_ins.int_cnt_09[3]
.sym 10786 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 10788 rx_09_fifo.wr_addr[4]
.sym 10791 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 10792 rx_09_fifo.wr_addr[6]
.sym 10802 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 10805 smi_ctrl_ins.int_cnt_09[3]
.sym 10808 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 10811 smi_ctrl_ins.int_cnt_09[4]
.sym 10813 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 10835 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 10836 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 10853 smi_ctrl_ins.int_cnt_09[3]
.sym 10854 smi_ctrl_ins.int_cnt_09[4]
.sym 10865 smi_ctrl_ins.int_cnt_09[3]
.sym 10879 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 10880 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 10881 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 10883 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 10884 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 10885 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 10886 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 10887 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 10888 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 10889 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 10899 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 10902 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 10912 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 10916 rx_24_fifo.rd_addr[0]
.sym 10924 rx_24_fifo.rd_addr[0]
.sym 10928 i_smi_a1$rename$0
.sym 10930 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 10932 i_smi_a2$rename$0
.sym 10934 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 10948 i_smi_a3$SB_IO_IN
.sym 10950 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 10956 i_smi_a3$SB_IO_IN
.sym 10957 i_smi_a1$rename$0
.sym 10958 i_smi_a2$rename$0
.sym 10964 rx_24_fifo.rd_addr[0]
.sym 10980 i_smi_a2$rename$0
.sym 10981 i_smi_a1$rename$0
.sym 10982 i_smi_a3$SB_IO_IN
.sym 10983 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 10992 i_smi_a2$rename$0
.sym 10993 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 10994 i_smi_a3$SB_IO_IN
.sym 10995 i_smi_a1$rename$0
.sym 11001 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11002 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11003 r_counter[0]_$glb_clk
.sym 11004 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 11010 spi_if_ins.state_if[1]
.sym 11019 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 11026 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 11028 i_smi_a2$rename$0
.sym 11029 i_smi_a3$SB_IO_IN
.sym 11040 rx_24_fifo.rd_addr[3]
.sym 11047 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 11051 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11053 rx_24_fifo.rd_addr[3]
.sym 11054 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 11055 rx_24_fifo.rd_addr[0]
.sym 11056 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 11057 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 11058 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[1]
.sym 11078 $nextpnr_ICESTORM_LC_6$O
.sym 11081 rx_24_fifo.rd_addr[0]
.sym 11084 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11087 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 11088 rx_24_fifo.rd_addr[0]
.sym 11090 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11092 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 11094 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11096 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11099 rx_24_fifo.rd_addr[3]
.sym 11100 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11102 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11105 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 11106 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11108 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11111 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11112 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11114 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11116 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[1]
.sym 11118 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11121 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 11124 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11128 spi_if_ins.state_if[0]
.sym 11129 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11130 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 11131 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11132 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11133 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11135 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11140 i_smi_a1$rename$0
.sym 11141 io_pmod[3]$SB_IO_IN
.sym 11153 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11155 spi_if_ins.r_tx_byte[4]
.sym 11170 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 11171 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[3]
.sym 11172 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11176 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11177 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[2]
.sym 11178 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 11179 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[3]
.sym 11180 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11181 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11182 w_rx_24_fifo_pull
.sym 11184 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11186 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 11188 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 11189 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 11192 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 11193 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[1]
.sym 11194 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[0]
.sym 11196 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 11198 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11200 rx_24_fifo.rd_addr[3]
.sym 11202 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 11203 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 11204 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 11205 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 11208 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11210 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 11211 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 11214 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 11215 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[3]
.sym 11216 w_rx_24_fifo_pull
.sym 11217 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11220 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[2]
.sym 11221 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[0]
.sym 11222 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[1]
.sym 11223 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[3]
.sym 11227 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[3]
.sym 11229 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 11232 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 11233 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 11234 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 11235 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 11239 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 11241 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[3]
.sym 11245 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 11247 rx_24_fifo.rd_addr[3]
.sym 11248 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11249 r_counter[0]_$glb_clk
.sym 11250 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 11254 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11257 w_fetch
.sym 11266 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 11279 rx_24_fifo.rd_addr_gray[3]
.sym 11280 rx_24_fifo.rd_addr_gray[2]
.sym 11286 w_tx_data_sys[0]
.sym 11293 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 11294 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11296 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 11301 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 11302 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 11305 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11310 rx_24_fifo.rd_addr[3]
.sym 11311 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 11312 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11325 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 11326 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 11327 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 11328 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 11332 rx_24_fifo.rd_addr[3]
.sym 11333 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 11334 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 11337 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11364 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 11371 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 11372 r_counter[0]_$glb_clk
.sym 11373 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 11374 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11375 spi_if_ins.r_tx_byte[4]
.sym 11376 spi_if_ins.r_tx_byte[6]
.sym 11377 spi_if_ins.r_tx_byte[3]
.sym 11378 spi_if_ins.r_tx_byte[0]
.sym 11379 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 11380 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 11381 spi_if_ins.r_tx_byte[1]
.sym 11392 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 11399 w_tx_data_io[1]
.sym 11401 w_tx_data_io[3]
.sym 11497 r_tx_data[6]
.sym 11498 r_tx_data[1]
.sym 11499 sys_ctrl_ins.o_data_out_SB_LUT4_I0_I2[1]
.sym 11500 r_tx_data[7]
.sym 11501 r_tx_data[2]
.sym 11502 r_tx_data[3]
.sym 11503 r_tx_data[5]
.sym 11504 r_tx_data[4]
.sym 11509 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 11521 i_smi_a3$SB_IO_IN
.sym 11523 w_cs[2]
.sym 11538 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11543 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 11545 w_tx_data_io[0]
.sym 11546 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 11549 r_tx_data_SB_DFFE_Q_E
.sym 11551 w_tx_data_smi[0]
.sym 11552 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 11556 w_tx_data_sys[0]
.sym 11565 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 11571 w_tx_data_smi[0]
.sym 11572 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 11573 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11574 w_tx_data_io[0]
.sym 11577 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 11578 w_tx_data_sys[0]
.sym 11579 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 11580 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 11617 r_tx_data_SB_DFFE_Q_E
.sym 11618 i_glob_clock$SB_IO_IN_$glb_clk
.sym 11620 io_ctrl_ins.pmod_dir_state[3]
.sym 11621 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11625 io_ctrl_ins.pmod_dir_state[2]
.sym 11632 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 11633 io_pmod[2]$SB_IO_IN
.sym 11640 $PACKER_VCC_NET
.sym 11644 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11651 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11655 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11674 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[0]
.sym 11675 w_rx_24_fifo_empty
.sym 11679 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11681 io_pmod[2]$SB_IO_IN
.sym 11683 w_rx_24_fifo_full
.sym 11686 io_pmod[3]$SB_IO_IN
.sym 11694 w_rx_24_fifo_full
.sym 11701 io_pmod[3]$SB_IO_IN
.sym 11719 w_rx_24_fifo_empty
.sym 11725 io_pmod[2]$SB_IO_IN
.sym 11740 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11741 r_counter[0]_$glb_clk
.sym 11742 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[0]
.sym 11745 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11747 w_load
.sym 11750 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 11755 w_rx_data[3]
.sym 11762 w_tx_data_io[0]
.sym 11763 $io_pmod[0]$iobuf_i
.sym 11764 w_rx_data[2]
.sym 11770 w_tx_data_sys[0]
.sym 11773 rx_24_fifo.rd_addr_gray[2]
.sym 11776 rx_24_fifo.rd_addr_gray[3]
.sym 11784 rx_24_fifo.wr_addr_gray_rd[2]
.sym 11789 rx_24_fifo.wr_addr_gray_rd[4]
.sym 11801 rx_24_fifo.wr_addr_gray_rd[3]
.sym 11803 rx_24_fifo.wr_addr_gray[3]
.sym 11805 rx_24_fifo.wr_addr_gray[2]
.sym 11807 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 11811 rx_24_fifo.wr_addr_gray[4]
.sym 11820 rx_24_fifo.wr_addr_gray[2]
.sym 11823 rx_24_fifo.wr_addr_gray[3]
.sym 11830 rx_24_fifo.wr_addr_gray_rd[3]
.sym 11842 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 11850 rx_24_fifo.wr_addr_gray[4]
.sym 11855 rx_24_fifo.wr_addr_gray_rd[2]
.sym 11859 rx_24_fifo.wr_addr_gray_rd[4]
.sym 11864 r_counter[0]_$glb_clk
.sym 11866 rx_24_fifo.rd_addr_gray_wr[3]
.sym 11868 rx_24_fifo.rd_addr_gray_wr[2]
.sym 11869 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 11873 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 11887 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[0]
.sym 11916 io_pmod[3]$SB_IO_IN
.sym 11918 io_pmod_SB_DFFNESR_Q_E
.sym 11930 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 11938 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 11982 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 11983 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 11985 io_pmod[3]$SB_IO_IN
.sym 11986 io_pmod_SB_DFFNESR_Q_E
.sym 11987 lvds_clock_buf
.sym 11988 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 11990 w_tx_data_sys[0]
.sym 12012 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 12013 i_smi_a3$SB_IO_IN
.sym 12033 rx_24_fifo.rd_addr_gray_wr[4]
.sym 12039 rx_24_fifo.rd_addr_gray[1]
.sym 12041 rx_24_fifo.rd_addr_gray[4]
.sym 12047 rx_24_fifo.rd_addr_gray_wr[1]
.sym 12072 rx_24_fifo.rd_addr_gray[1]
.sym 12082 rx_24_fifo.rd_addr_gray[4]
.sym 12093 rx_24_fifo.rd_addr_gray_wr[4]
.sym 12100 rx_24_fifo.rd_addr_gray_wr[1]
.sym 12110 lvds_clock_buf
.sym 12112 r_counter[0]
.sym 12309 i_sck$SB_IO_IN
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12321 io_smi_data[0]$SB_IO_OUT
.sym 12327 io_smi_data[7]$SB_IO_OUT
.sym 12331 i_sck$SB_IO_IN
.sym 12337 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12339 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12340 rx_09_fifo.wr_addr_gray_rd[4]
.sym 12393 rx_09_fifo.wr_addr_gray_rd[7]
.sym 12395 rx_09_fifo.wr_addr[7]
.sym 12397 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12403 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12404 rx_09_fifo.wr_addr_gray_rd[5]
.sym 12406 rx_09_fifo.wr_addr_gray_rd[4]
.sym 12410 rx_09_fifo.wr_addr[7]
.sym 12417 rx_09_fifo.wr_addr_gray_rd[5]
.sym 12424 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12429 rx_09_fifo.wr_addr_gray_rd[4]
.sym 12447 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12453 rx_09_fifo.wr_addr_gray_rd[7]
.sym 12457 r_counter[0]_$glb_clk
.sym 12463 rx_09_fifo.wr_addr_gray[0]
.sym 12466 rx_09_fifo.wr_addr_gray[4]
.sym 12467 rx_09_fifo.wr_addr_gray[6]
.sym 12470 rx_09_fifo.wr_addr_gray[3]
.sym 12473 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 12476 io_pmod[0]$SB_IO_IN
.sym 12477 io_smi_data[5]$SB_IO_OUT
.sym 12491 io_smi_data[3]$SB_IO_OUT
.sym 12513 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12515 rx_09_fifo.wr_addr[7]
.sym 12520 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12524 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 12525 rx_09_fifo.wr_addr_gray_rd[5]
.sym 12546 rx_09_fifo.rd_addr_gray[6]
.sym 12556 rx_09_fifo.rd_addr_gray[5]
.sym 12559 rx_09_fifo.rd_addr_gray[4]
.sym 12560 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12563 rx_09_fifo.rd_addr_gray[0]
.sym 12565 i_smi_a3$SB_IO_IN
.sym 12571 w_smi_data_output[3]
.sym 12573 w_smi_data_output[3]
.sym 12575 i_smi_a3$SB_IO_IN
.sym 12579 rx_09_fifo.rd_addr_gray[0]
.sym 12587 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12600 rx_09_fifo.rd_addr_gray[4]
.sym 12604 rx_09_fifo.rd_addr_gray[5]
.sym 12618 rx_09_fifo.rd_addr_gray[6]
.sym 12620 lvds_clock_buf
.sym 12622 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 12623 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 12624 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 12625 rx_09_fifo.wr_addr_gray[1]
.sym 12626 rx_09_fifo.wr_addr[0]
.sym 12627 rx_09_fifo.wr_addr[7]
.sym 12629 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12645 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 12646 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12647 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12649 rx_09_fifo.wr_addr[7]
.sym 12650 rx_09_fifo.wr_addr[2]
.sym 12664 rx_09_fifo.rd_addr_gray_wr[0]
.sym 12670 rx_09_fifo.rd_addr_gray_wr[6]
.sym 12673 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 12676 rx_09_fifo.rd_addr_gray_wr[5]
.sym 12678 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 12680 rx_09_fifo.rd_addr_gray_wr[7]
.sym 12682 rx_09_fifo.rd_addr_gray_wr[3]
.sym 12683 rx_09_fifo.wr_addr[0]
.sym 12685 rx_09_fifo.wr_addr[1]
.sym 12690 rx_09_fifo.rd_addr_gray[3]
.sym 12697 rx_09_fifo.rd_addr_gray_wr[6]
.sym 12705 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 12709 rx_09_fifo.rd_addr_gray_wr[0]
.sym 12717 rx_09_fifo.rd_addr_gray[3]
.sym 12723 rx_09_fifo.rd_addr_gray_wr[7]
.sym 12728 rx_09_fifo.rd_addr_gray_wr[3]
.sym 12732 rx_09_fifo.rd_addr_gray_wr[5]
.sym 12739 rx_09_fifo.wr_addr[1]
.sym 12740 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 12741 rx_09_fifo.wr_addr[0]
.sym 12743 lvds_clock_buf
.sym 12746 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 12747 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 12748 rx_09_fifo.wr_addr_gray_rd[5]
.sym 12749 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 12750 rx_09_fifo.wr_addr_gray_rd[2]
.sym 12751 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0]
.sym 12752 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[3]
.sym 12755 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 12757 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12761 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12762 smi_ctrl_ins.int_cnt_09[3]
.sym 12770 rx_09_fifo.wr_addr[4]
.sym 12774 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12775 rx_09_fifo.wr_addr[7]
.sym 12776 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 12778 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 12779 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 12780 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 12786 rx_09_fifo.wr_addr[6]
.sym 12788 rx_09_fifo.wr_addr[2]
.sym 12790 rx_09_fifo.wr_addr[0]
.sym 12791 rx_09_fifo.wr_addr[7]
.sym 12797 rx_09_fifo.wr_addr[1]
.sym 12798 rx_09_fifo.wr_addr[3]
.sym 12799 rx_09_fifo.wr_addr[5]
.sym 12800 rx_09_fifo.wr_addr[4]
.sym 12818 $nextpnr_ICESTORM_LC_5$O
.sym 12821 rx_09_fifo.wr_addr[0]
.sym 12824 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 12826 rx_09_fifo.wr_addr[1]
.sym 12828 rx_09_fifo.wr_addr[0]
.sym 12830 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 12833 rx_09_fifo.wr_addr[2]
.sym 12834 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 12836 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 12839 rx_09_fifo.wr_addr[3]
.sym 12840 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 12842 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 12844 rx_09_fifo.wr_addr[4]
.sym 12846 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 12848 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 12850 rx_09_fifo.wr_addr[5]
.sym 12852 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 12854 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 12857 rx_09_fifo.wr_addr[6]
.sym 12858 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 12861 rx_09_fifo.wr_addr[7]
.sym 12864 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 12868 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 12869 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 12870 rx_09_fifo.wr_addr_gray[2]
.sym 12871 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 12874 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 12875 rx_09_fifo.wr_addr_gray[5]
.sym 12889 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 12892 io_pmod[3]$SB_IO_IN
.sym 12894 rx_09_fifo.wr_addr[5]
.sym 12901 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12912 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 12913 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 12914 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 12918 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 12919 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 12923 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 12927 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12928 rx_09_fifo.wr_addr[1]
.sym 12935 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 12943 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 12955 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 12963 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 12969 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 12972 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 12978 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 12984 rx_09_fifo.wr_addr[1]
.sym 12986 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 12988 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12989 lvds_clock_buf
.sym 12990 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 12992 $io_pmod[3]$iobuf_i
.sym 12994 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 12995 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 12996 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 12997 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 12998 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 13014 io_pmod[0]$SB_IO_IN
.sym 13018 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 13025 $PACKER_VCC_NET
.sym 13032 rx_09_fifo.wr_addr[6]
.sym 13036 rx_09_fifo.wr_addr[3]
.sym 13037 rx_09_fifo.wr_addr[5]
.sym 13038 rx_09_fifo.wr_addr[4]
.sym 13042 rx_09_fifo.wr_addr[2]
.sym 13043 rx_09_fifo.wr_addr[1]
.sym 13044 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 13045 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 13046 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 13047 rx_09_fifo.wr_addr[7]
.sym 13061 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 13064 $nextpnr_ICESTORM_LC_0$O
.sym 13067 rx_09_fifo.wr_addr[1]
.sym 13070 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 13073 rx_09_fifo.wr_addr[2]
.sym 13074 rx_09_fifo.wr_addr[1]
.sym 13076 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 13079 rx_09_fifo.wr_addr[3]
.sym 13080 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 13082 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 13084 rx_09_fifo.wr_addr[4]
.sym 13086 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 13088 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 13090 rx_09_fifo.wr_addr[5]
.sym 13092 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 13094 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 13096 rx_09_fifo.wr_addr[6]
.sym 13098 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 13101 rx_09_fifo.wr_addr[7]
.sym 13104 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 13107 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 13108 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 13109 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 13110 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 13115 spi_if_ins.r_tx_data_valid
.sym 13117 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13118 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13119 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13121 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13127 io_pmod[0]$SB_IO_IN
.sym 13130 spi_if_ins.r_tx_byte[4]
.sym 13145 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13149 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13166 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13186 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 13221 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 13234 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13235 r_counter[0]_$glb_clk
.sym 13237 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 13239 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13240 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13241 w_smi_read_req
.sym 13242 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13244 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 13254 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13262 w_fetch
.sym 13263 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13265 spi_if_ins.r_tx_byte[6]
.sym 13267 spi_if_ins.r_tx_byte[3]
.sym 13269 spi_if_ins.r_tx_byte[0]
.sym 13284 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13286 spi_if_ins.state_if[0]
.sym 13289 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13291 spi_if_ins.state_if[1]
.sym 13293 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13297 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 13299 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13301 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 13305 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13306 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 13307 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13313 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13318 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13319 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 13320 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13324 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 13326 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 13329 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13330 spi_if_ins.state_if[1]
.sym 13331 spi_if_ins.state_if[0]
.sym 13335 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13336 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13337 spi_if_ins.state_if[1]
.sym 13338 spi_if_ins.state_if[0]
.sym 13344 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13353 spi_if_ins.state_if[0]
.sym 13354 spi_if_ins.state_if[1]
.sym 13357 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13358 r_counter[0]_$glb_clk
.sym 13359 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13360 w_cs[3]
.sym 13362 w_cs[2]
.sym 13363 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13365 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13366 w_cs[1]
.sym 13367 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13370 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13378 w_rx_24_fifo_empty
.sym 13383 io_pmod[2]$SB_IO_IN
.sym 13384 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13391 spi_if_ins.r_tx_byte[7]
.sym 13402 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13406 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13408 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13412 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13414 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13454 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13471 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13473 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13480 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13481 r_counter[0]_$glb_clk
.sym 13482 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13484 w_ioc[4]
.sym 13486 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13487 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13488 w_cs[0]
.sym 13489 r_tx_data_SB_DFFE_Q_E
.sym 13500 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13506 w_cs[2]
.sym 13507 w_tx_data_io[4]
.sym 13509 $PACKER_VCC_NET
.sym 13511 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 13515 w_cs[1]
.sym 13516 w_fetch
.sym 13518 w_ioc[4]
.sym 13524 w_cs[3]
.sym 13525 r_tx_data[1]
.sym 13529 r_tx_data[3]
.sym 13530 w_cs[1]
.sym 13532 r_tx_data[6]
.sym 13534 w_cs[2]
.sym 13535 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13539 r_tx_data[4]
.sym 13541 r_tx_data[0]
.sym 13545 w_cs[0]
.sym 13557 w_cs[3]
.sym 13558 w_cs[2]
.sym 13559 w_cs[1]
.sym 13560 w_cs[0]
.sym 13566 r_tx_data[4]
.sym 13572 r_tx_data[6]
.sym 13575 r_tx_data[3]
.sym 13584 r_tx_data[0]
.sym 13587 w_cs[0]
.sym 13588 w_cs[3]
.sym 13589 w_cs[2]
.sym 13590 w_cs[1]
.sym 13593 w_cs[1]
.sym 13594 w_cs[0]
.sym 13595 w_cs[3]
.sym 13596 w_cs[2]
.sym 13601 r_tx_data[1]
.sym 13603 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13604 r_counter[0]_$glb_clk
.sym 13607 spi_if_ins.r_tx_byte[5]
.sym 13609 spi_if_ins.r_tx_byte[7]
.sym 13610 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[3]
.sym 13611 spi_if_ins.r_tx_byte[2]
.sym 13613 $PACKER_VCC_NET
.sym 13618 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13628 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 13631 w_tx_data_io[7]
.sym 13634 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13636 w_cs[0]
.sym 13637 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13638 r_tx_data_SB_DFFE_Q_E
.sym 13647 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13648 w_tx_data_io[6]
.sym 13649 r_tx_data_SB_DFFE_Q_E
.sym 13651 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13652 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13654 w_tx_data_io[3]
.sym 13655 w_tx_data_io[7]
.sym 13660 w_tx_data_io[1]
.sym 13661 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13663 w_tx_data_smi[3]
.sym 13664 w_tx_data_smi[1]
.sym 13665 w_tx_data_io[5]
.sym 13667 w_tx_data_io[4]
.sym 13673 sys_ctrl_ins.o_data_out_SB_LUT4_I0_I2[1]
.sym 13675 w_tx_data_smi[2]
.sym 13676 w_tx_data_io[2]
.sym 13680 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13681 w_tx_data_io[6]
.sym 13686 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13687 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13688 w_tx_data_smi[1]
.sym 13689 w_tx_data_io[1]
.sym 13692 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13693 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13694 w_tx_data_io[2]
.sym 13695 w_tx_data_smi[2]
.sym 13698 w_tx_data_io[7]
.sym 13699 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13700 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13705 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13707 sys_ctrl_ins.o_data_out_SB_LUT4_I0_I2[1]
.sym 13710 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13711 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13712 w_tx_data_io[3]
.sym 13713 w_tx_data_smi[3]
.sym 13716 w_tx_data_io[5]
.sym 13718 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13719 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 13723 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13725 w_tx_data_io[4]
.sym 13726 r_tx_data_SB_DFFE_Q_E
.sym 13727 i_glob_clock$SB_IO_IN_$glb_clk
.sym 13728 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13729 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 13730 w_ioc[0]
.sym 13731 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13732 w_ioc[3]
.sym 13733 w_ioc[1]
.sym 13734 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 13735 w_ioc[2]
.sym 13736 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 13738 w_tx_data_io[6]
.sym 13746 $PACKER_VCC_NET
.sym 13754 w_ioc[1]
.sym 13755 w_fetch
.sym 13756 w_ioc[4]
.sym 13762 w_tx_data_io[2]
.sym 13764 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13775 w_rx_data[3]
.sym 13776 w_cs[2]
.sym 13780 w_rx_data[2]
.sym 13788 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13793 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 13796 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13804 w_rx_data[3]
.sym 13809 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 13810 w_cs[2]
.sym 13811 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 13833 w_rx_data[2]
.sym 13849 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13850 r_counter[0]_$glb_clk
.sym 13852 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13853 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 13854 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 13855 sys_ctrl_ins.reset_cmd
.sym 13856 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 13857 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13858 i_button_SB_LUT4_I3_O[1]
.sym 13859 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 13864 io_ctrl_ins.pmod_dir_state[3]
.sym 13866 spi_if_ins.w_rx_data[3]
.sym 13872 spi_if_ins.w_rx_data[2]
.sym 13873 w_tx_data_io[1]
.sym 13875 w_tx_data_io[3]
.sym 13881 i_button_SB_LUT4_I3_O[1]
.sym 13887 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 13897 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13900 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 13904 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13908 w_cs[0]
.sym 13915 w_fetch
.sym 13916 w_ioc[4]
.sym 13922 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13940 w_cs[0]
.sym 13952 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13968 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 13969 w_cs[0]
.sym 13970 w_ioc[4]
.sym 13971 w_fetch
.sym 13972 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13973 r_counter[0]_$glb_clk
.sym 13974 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13978 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 13979 w_tx_data_io[2]
.sym 13980 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 13988 i_button_SB_LUT4_I3_O[1]
.sym 14018 rx_24_fifo.rd_addr_gray[2]
.sym 14029 rx_24_fifo.rd_addr_gray[3]
.sym 14040 rx_24_fifo.rd_addr_gray_wr[3]
.sym 14042 rx_24_fifo.rd_addr_gray_wr[2]
.sym 14049 rx_24_fifo.rd_addr_gray[3]
.sym 14063 rx_24_fifo.rd_addr_gray[2]
.sym 14067 rx_24_fifo.rd_addr_gray_wr[3]
.sym 14091 rx_24_fifo.rd_addr_gray_wr[2]
.sym 14096 lvds_clock_buf
.sym 14117 o_shdn_tx_lna$SB_IO_OUT
.sym 14151 i_button_SB_LUT4_I3_O[1]
.sym 14157 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 14180 i_button_SB_LUT4_I3_O[1]
.sym 14218 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 14219 r_counter[0]_$glb_clk
.sym 14224 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 14262 r_counter[0]
.sym 14297 r_counter[0]
.sym 14342 i_glob_clock$SB_IO_IN_$glb_clk
.sym 14344 $io_pmod[6]$iobuf_i
.sym 14358 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 14363 o_shdn_tx_lna$SB_IO_OUT
.sym 14388 r_counter[0]
.sym 14406 r_counter[0]
.sym 14414 $io_pmod[6]$iobuf_i
.sym 14418 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14432 io_smi_data[3]$SB_IO_OUT
.sym 14438 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 14445 io_smi_data[5]$SB_IO_OUT
.sym 14476 i_smi_a3$SB_IO_IN
.sym 14486 rx_09_fifo.wr_addr_gray[0]
.sym 14489 rx_09_fifo.wr_addr_gray[4]
.sym 14498 rx_09_fifo.wr_addr_gray[6]
.sym 14531 rx_09_fifo.wr_addr_gray[0]
.sym 14546 rx_09_fifo.wr_addr_gray[6]
.sym 14551 rx_09_fifo.wr_addr_gray[4]
.sym 14566 r_counter[0]_$glb_clk
.sym 14573 rx_09_fifo.wr_addr_gray_rd[3]
.sym 14574 spi_if_ins.spi.SCKr[0]
.sym 14576 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 14602 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14624 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14635 rx_09_fifo.wr_addr_gray_rd[1]
.sym 14636 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 14638 w_smi_data_output[5]
.sym 14649 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 14656 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 14658 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14660 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14667 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 14682 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14702 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 14708 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 14727 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 14728 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14729 lvds_clock_buf
.sym 14730 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 14731 spi_if_ins.spi.SCKr[2]
.sym 14733 rx_09_fifo.wr_addr_gray_rd[1]
.sym 14735 spi_if_ins.spi.SCKr[1]
.sym 14736 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14758 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 14782 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14784 rx_09_fifo.wr_addr[0]
.sym 14790 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14797 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 14798 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 14800 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 14801 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 14802 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 14803 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 14807 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 14808 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 14813 rx_09_fifo.wr_addr[0]
.sym 14814 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 14818 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 14819 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 14823 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14830 rx_09_fifo.wr_addr[0]
.sym 14836 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 14849 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 14850 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 14851 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14852 lvds_clock_buf
.sym 14853 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 14856 spi_if_ins.spi.r_tx_bit_count[2]
.sym 14857 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 14858 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 14859 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 14860 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 14861 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 14865 w_cs[1]
.sym 14876 rx_09_fifo.wr_addr[0]
.sym 14879 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 14882 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 14884 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14886 sys_ctrl_ins.reset_cmd
.sym 14896 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14897 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14898 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 14899 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 14902 rx_09_fifo.wr_addr_gray[5]
.sym 14903 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 14904 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 14905 rx_09_fifo.wr_addr_gray[2]
.sym 14908 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 14909 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 14911 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 14913 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 14916 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14917 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14918 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 14923 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 14936 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 14937 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 14940 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 14941 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14942 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 14943 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 14946 rx_09_fifo.wr_addr_gray[5]
.sym 14953 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 14954 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 14960 rx_09_fifo.wr_addr_gray[2]
.sym 14964 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 14965 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 14966 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 14967 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 14970 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14971 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 14972 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 14973 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 14975 r_counter[0]_$glb_clk
.sym 14977 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 14978 spi_if_ins.spi.r_tx_byte[7]
.sym 14979 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14980 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14981 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14982 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14983 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 14984 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 14986 sys_ctrl_ins.reset_cmd
.sym 14987 sys_ctrl_ins.reset_cmd
.sym 14993 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 14995 $PACKER_VCC_NET
.sym 15004 spi_if_ins.r_tx_byte[2]
.sym 15007 spi_if_ins.r_tx_byte[7]
.sym 15008 $io_pmod[3]$iobuf_i
.sym 15010 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15011 spi_if_ins.r_tx_byte[5]
.sym 15018 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 15020 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 15021 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 15022 io_pmod[0]$SB_IO_IN
.sym 15024 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 15026 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 15027 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 15030 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 15032 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0]
.sym 15033 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[3]
.sym 15035 io_pmod[3]$SB_IO_IN
.sym 15036 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 15037 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 15039 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 15041 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 15045 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 15051 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 15054 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 15057 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 15058 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 15059 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 15060 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 15063 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 15069 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 15070 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 15071 io_pmod[3]$SB_IO_IN
.sym 15072 io_pmod[0]$SB_IO_IN
.sym 15087 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[3]
.sym 15088 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0]
.sym 15089 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 15090 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 15095 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 15097 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 15098 lvds_clock_buf
.sym 15099 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 15101 spi_if_ins.spi.r_tx_byte[1]
.sym 15102 spi_if_ins.spi.r_tx_byte[2]
.sym 15103 spi_if_ins.spi.r_tx_byte[4]
.sym 15104 spi_if_ins.spi.r_tx_byte[0]
.sym 15105 spi_if_ins.spi.r_tx_byte[6]
.sym 15106 spi_if_ins.spi.r_tx_byte[5]
.sym 15107 spi_if_ins.spi.r_tx_byte[3]
.sym 15132 i_ss$SB_IO_IN
.sym 15142 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 15143 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 15145 io_pmod[0]$SB_IO_IN
.sym 15146 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 15147 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 15148 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 15149 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 15150 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 15151 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15152 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 15153 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 15154 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 15155 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 15163 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 15164 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 15167 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 15168 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 15169 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 15170 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 15172 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 15180 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 15181 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 15182 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 15183 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 15192 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 15193 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 15194 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 15195 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 15198 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 15200 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 15201 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 15204 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 15205 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 15206 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 15207 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 15210 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 15211 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 15212 io_pmod[0]$SB_IO_IN
.sym 15213 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 15216 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 15217 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 15218 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 15219 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 15221 lvds_clock_buf
.sym 15222 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 15224 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15227 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15235 spi_if_ins.r_tx_byte[3]
.sym 15237 spi_if_ins.r_tx_byte[6]
.sym 15246 spi_if_ins.r_tx_byte[0]
.sym 15253 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15258 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15267 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15269 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15275 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15277 spi_if_ins.state_if[1]
.sym 15288 spi_if_ins.state_if[0]
.sym 15289 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15293 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15303 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15315 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15316 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15317 spi_if_ins.state_if[0]
.sym 15318 spi_if_ins.state_if[1]
.sym 15323 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15328 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15339 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15340 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15341 spi_if_ins.state_if[0]
.sym 15342 spi_if_ins.state_if[1]
.sym 15343 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15344 r_counter[0]_$glb_clk
.sym 15345 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15346 spi_if_ins.spi.r_rx_byte[6]
.sym 15348 spi_if_ins.spi.r_rx_byte[1]
.sym 15349 spi_if_ins.spi.r_rx_byte[7]
.sym 15353 spi_if_ins.spi.r_rx_byte[4]
.sym 15359 io_pmod[3]$SB_IO_IN
.sym 15361 spi_if_ins.r_tx_byte[7]
.sym 15370 w_smi_read_req
.sym 15371 spi_if_ins.r_tx_byte[1]
.sym 15372 w_ioc[4]
.sym 15377 sys_ctrl_ins.reset_cmd
.sym 15388 w_rx_24_fifo_empty
.sym 15390 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15391 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15395 spi_if_ins.state_if[0]
.sym 15396 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15398 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15399 io_pmod[2]$SB_IO_IN
.sym 15400 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15403 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15408 spi_if_ins.state_if[1]
.sym 15411 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 15420 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15421 spi_if_ins.state_if[0]
.sym 15423 spi_if_ins.state_if[1]
.sym 15432 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15433 spi_if_ins.state_if[0]
.sym 15434 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15435 spi_if_ins.state_if[1]
.sym 15438 spi_if_ins.state_if[0]
.sym 15439 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15440 spi_if_ins.state_if[1]
.sym 15445 w_rx_24_fifo_empty
.sym 15447 io_pmod[2]$SB_IO_IN
.sym 15450 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 15462 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15463 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15464 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 15465 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15466 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15467 r_counter[0]_$glb_clk
.sym 15468 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15469 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15470 spi_if_ins.w_rx_data[5]
.sym 15471 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15472 spi_if_ins.w_rx_data[4]
.sym 15473 spi_if_ins.w_rx_data[6]
.sym 15475 spi_if_ins.w_rx_data[1]
.sym 15476 spi_if_ins.w_rx_data[0]
.sym 15477 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15479 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 15494 r_tx_data_SB_DFFE_Q_E
.sym 15495 spi_if_ins.r_tx_byte[5]
.sym 15499 spi_if_ins.r_tx_byte[7]
.sym 15503 spi_if_ins.r_tx_byte[2]
.sym 15512 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15515 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15521 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15527 spi_if_ins.w_rx_data[5]
.sym 15528 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15538 spi_if_ins.w_rx_data[6]
.sym 15539 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15541 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15544 spi_if_ins.w_rx_data[5]
.sym 15546 spi_if_ins.w_rx_data[6]
.sym 15556 spi_if_ins.w_rx_data[6]
.sym 15558 spi_if_ins.w_rx_data[5]
.sym 15561 spi_if_ins.w_rx_data[6]
.sym 15563 spi_if_ins.w_rx_data[5]
.sym 15573 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15574 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15576 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15580 spi_if_ins.w_rx_data[5]
.sym 15582 spi_if_ins.w_rx_data[6]
.sym 15586 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15588 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15589 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15590 r_counter[0]_$glb_clk
.sym 15591 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15592 w_rx_data[6]
.sym 15593 w_rx_data[4]
.sym 15595 w_rx_data[5]
.sym 15598 w_rx_data[7]
.sym 15606 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15619 $PACKER_VCC_NET
.sym 15624 spi_if_ins.w_rx_data[1]
.sym 15625 w_rx_data[6]
.sym 15626 spi_if_ins.w_rx_data[0]
.sym 15627 w_rx_data[4]
.sym 15636 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15639 w_cs[1]
.sym 15640 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15641 w_cs[3]
.sym 15643 w_cs[2]
.sym 15644 spi_if_ins.w_rx_data[4]
.sym 15646 w_cs[0]
.sym 15660 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15675 spi_if_ins.w_rx_data[4]
.sym 15684 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15690 w_cs[0]
.sym 15691 w_cs[3]
.sym 15692 w_cs[1]
.sym 15693 w_cs[2]
.sym 15698 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15702 w_cs[0]
.sym 15703 w_cs[3]
.sym 15704 w_cs[1]
.sym 15705 w_cs[2]
.sym 15712 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15713 r_counter[0]_$glb_clk
.sym 15715 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[0]
.sym 15716 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 15717 w_rx_data[0]
.sym 15718 w_rx_data[1]
.sym 15719 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 15720 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[3]
.sym 15721 w_rx_data[3]
.sym 15722 w_rx_data[2]
.sym 15728 w_rx_data[7]
.sym 15731 w_ioc[4]
.sym 15739 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 15740 w_ioc[2]
.sym 15744 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 15745 $PACKER_VCC_NET
.sym 15746 w_cs[0]
.sym 15756 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 15759 r_tx_data[7]
.sym 15760 r_tx_data[2]
.sym 15762 r_tx_data[5]
.sym 15767 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15768 w_cs[1]
.sym 15769 w_fetch
.sym 15798 r_tx_data[5]
.sym 15807 r_tx_data[7]
.sym 15813 w_fetch
.sym 15815 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 15816 w_cs[1]
.sym 15820 r_tx_data[2]
.sym 15835 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15836 r_counter[0]_$glb_clk
.sym 15838 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 15839 io_ctrl_ins.o_pmod[6]
.sym 15840 i_button_SB_LUT4_I3_I2[2]
.sym 15841 io_ctrl_ins.o_pmod[4]
.sym 15842 i_button_SB_LUT4_I3_I2[1]
.sym 15843 io_ctrl_ins.o_pmod[3]
.sym 15844 io_ctrl_ins.o_pmod[1]
.sym 15845 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 15859 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15860 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[3]
.sym 15864 w_ioc[4]
.sym 15867 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[3]
.sym 15869 w_ioc[4]
.sym 15870 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 15872 w_rx_data[2]
.sym 15873 sys_ctrl_ins.reset_cmd
.sym 15879 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[0]
.sym 15882 spi_if_ins.w_rx_data[2]
.sym 15884 io_ctrl_ins.pmod_dir_state[3]
.sym 15885 i_button_SB_LUT4_I3_O[1]
.sym 15887 w_fetch
.sym 15888 w_ioc[0]
.sym 15889 w_ioc[4]
.sym 15890 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15892 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 15893 w_ioc[2]
.sym 15894 spi_if_ins.w_rx_data[3]
.sym 15896 spi_if_ins.w_rx_data[1]
.sym 15898 spi_if_ins.w_rx_data[0]
.sym 15899 w_ioc[1]
.sym 15906 w_ioc[3]
.sym 15907 i_button_SB_LUT4_I3_I2[1]
.sym 15908 io_ctrl_ins.o_pmod[3]
.sym 15912 w_ioc[0]
.sym 15914 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[0]
.sym 15918 spi_if_ins.w_rx_data[0]
.sym 15924 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 15925 w_ioc[4]
.sym 15926 w_ioc[1]
.sym 15927 w_fetch
.sym 15933 spi_if_ins.w_rx_data[3]
.sym 15937 spi_if_ins.w_rx_data[1]
.sym 15942 i_button_SB_LUT4_I3_I2[1]
.sym 15943 io_ctrl_ins.o_pmod[3]
.sym 15944 io_ctrl_ins.pmod_dir_state[3]
.sym 15945 i_button_SB_LUT4_I3_O[1]
.sym 15951 spi_if_ins.w_rx_data[2]
.sym 15954 w_ioc[2]
.sym 15955 w_ioc[3]
.sym 15958 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15959 r_counter[0]_$glb_clk
.sym 15961 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 15962 io_ctrl_ins.o_pmod[0]
.sym 15963 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15964 i_button_SB_LUT4_I3_I2[0]
.sym 15965 io_ctrl_ins.o_pmod[5]
.sym 15966 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[0]
.sym 15967 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[3]
.sym 15968 io_ctrl_ins.o_pmod[2]
.sym 15975 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 15977 w_ioc[0]
.sym 15983 w_tx_data_io[4]
.sym 15986 io_ctrl_ins.pmod_dir_state[0]
.sym 15989 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15990 io_ctrl_ins.pmod_dir_state[1]
.sym 15996 io_ctrl_ins.pmod_dir_state[4]
.sym 16003 w_ioc[0]
.sym 16004 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 16006 i_button_SB_LUT4_I3_I2[1]
.sym 16007 w_ioc[1]
.sym 16008 w_fetch
.sym 16009 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 16011 w_ioc[0]
.sym 16012 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 16013 w_ioc[3]
.sym 16014 w_load
.sym 16015 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 16016 w_cs[0]
.sym 16017 $PACKER_VCC_NET
.sym 16023 io_ctrl_ins.pmod_dir_state[2]
.sym 16024 i_button_SB_LUT4_I3_O[1]
.sym 16025 io_ctrl_ins.o_pmod[2]
.sym 16026 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 16027 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[3]
.sym 16029 w_ioc[4]
.sym 16030 w_cs[1]
.sym 16033 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 16036 w_load
.sym 16037 w_fetch
.sym 16038 w_cs[1]
.sym 16041 io_ctrl_ins.pmod_dir_state[2]
.sym 16042 i_button_SB_LUT4_I3_O[1]
.sym 16043 io_ctrl_ins.o_pmod[2]
.sym 16044 i_button_SB_LUT4_I3_I2[1]
.sym 16047 w_ioc[3]
.sym 16048 w_ioc[0]
.sym 16049 w_ioc[4]
.sym 16050 w_ioc[1]
.sym 16054 $PACKER_VCC_NET
.sym 16059 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 16060 w_ioc[1]
.sym 16061 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[3]
.sym 16062 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 16065 w_load
.sym 16066 w_fetch
.sym 16067 w_cs[0]
.sym 16068 i_button_SB_LUT4_I3_I2[1]
.sym 16071 w_ioc[4]
.sym 16072 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 16073 w_ioc[0]
.sym 16074 w_ioc[1]
.sym 16077 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 16078 i_button_SB_LUT4_I3_I2[1]
.sym 16080 i_button_SB_LUT4_I3_O[1]
.sym 16081 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 16082 r_counter[0]_$glb_clk
.sym 16083 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 16084 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 16085 io_ctrl_ins.debug_mode[0]
.sym 16086 io_ctrl_ins.debug_mode[1]
.sym 16087 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16088 io_ctrl_ins.rf_mode[0]
.sym 16089 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 16090 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16091 io_ctrl_ins.rf_mode[2]
.sym 16096 io_ctrl_ins.rf_pin_state[7]
.sym 16098 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 16102 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 16103 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 16105 w_tx_data_io[7]
.sym 16117 i_button_SB_LUT4_I3_O[1]
.sym 16125 o_shdn_tx_lna$SB_IO_OUT
.sym 16126 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 16129 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 16130 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[0]
.sym 16136 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 16138 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 16142 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 16153 io_ctrl_ins.rf_mode[0]
.sym 16154 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 16177 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 16182 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 16183 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 16184 o_shdn_tx_lna$SB_IO_OUT
.sym 16185 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 16188 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[0]
.sym 16190 io_ctrl_ins.rf_mode[0]
.sym 16204 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 16205 r_counter[0]_$glb_clk
.sym 16206 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 16207 io_ctrl_ins.pmod_dir_state[0]
.sym 16209 io_ctrl_ins.pmod_dir_state[1]
.sym 16212 io_ctrl_ins.pmod_dir_state[4]
.sym 16223 io_ctrl_ins.rf_pin_state[6]
.sym 16224 io_ctrl_ins.rf_mode[2]
.sym 16226 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 16231 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 16236 i_button$SB_IO_IN
.sym 16372 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 16391 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 16423 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 16424 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16461 o_shdn_rx_lna$SB_IO_OUT
.sym 16492 o_shdn_rx_lna$SB_IO_OUT
.sym 16497 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16510 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 16523 i_config[3]$SB_IO_IN
.sym 16574 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 16598 i_smi_a3$SB_IO_IN
.sym 16626 w_smi_data_output[5]
.sym 16635 w_smi_data_output[5]
.sym 16636 i_smi_a3$SB_IO_IN
.sym 16683 sys_ctrl_ins.reset_count[2]
.sym 16684 sys_ctrl_ins.reset_count[3]
.sym 16685 sys_ctrl_ins.reset_count[0]
.sym 16686 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 16687 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 16688 sys_ctrl_ins.reset_count[1]
.sym 16723 i_sck$SB_IO_IN
.sym 16741 io_pmod[0]$SB_IO_IN
.sym 16742 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 16750 io_smi_data[4]$SB_IO_OUT
.sym 16765 rx_09_fifo.wr_addr_gray[3]
.sym 16778 i_sck$SB_IO_IN
.sym 16783 rx_09_fifo.wr_addr_gray_rd[3]
.sym 16797 rx_09_fifo.wr_addr_gray[3]
.sym 16803 i_sck$SB_IO_IN
.sym 16817 rx_09_fifo.wr_addr_gray_rd[3]
.sym 16838 r_counter[0]_$glb_clk
.sym 16856 sys_ctrl_ins.reset_cmd
.sym 16863 sys_ctrl_ins.reset_cmd
.sym 16864 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 16866 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 16871 o_miso_$_TBUF__Y_E
.sym 16884 rx_09_fifo.wr_addr_gray[1]
.sym 16891 spi_if_ins.spi.SCKr[0]
.sym 16893 spi_if_ins.spi.SCKr[1]
.sym 16902 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 16906 io_pmod[0]$SB_IO_IN
.sym 16917 spi_if_ins.spi.SCKr[1]
.sym 16929 rx_09_fifo.wr_addr_gray[1]
.sym 16939 spi_if_ins.spi.SCKr[0]
.sym 16944 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 16947 io_pmod[0]$SB_IO_IN
.sym 16961 r_counter[0]_$glb_clk
.sym 16963 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 16968 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 16990 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 16992 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 17004 spi_if_ins.spi.SCKr[2]
.sym 17005 $PACKER_VCC_NET
.sym 17006 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17011 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17013 $PACKER_VCC_NET
.sym 17016 spi_if_ins.spi.SCKr[1]
.sym 17022 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17025 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17026 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17033 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17036 $nextpnr_ICESTORM_LC_9$O
.sym 17038 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17042 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17044 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17045 $PACKER_VCC_NET
.sym 17049 $PACKER_VCC_NET
.sym 17051 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17052 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17057 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17062 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17063 spi_if_ins.spi.SCKr[2]
.sym 17064 spi_if_ins.spi.SCKr[1]
.sym 17067 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17068 spi_if_ins.spi.SCKr[2]
.sym 17069 spi_if_ins.spi.SCKr[1]
.sym 17070 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17073 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17074 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17075 $PACKER_VCC_NET
.sym 17079 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17083 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17084 r_counter[0]_$glb_clk
.sym 17085 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17088 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17090 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17093 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17095 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 17096 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 17102 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17104 io_pmod[2]$SB_IO_IN
.sym 17109 i_ss$SB_IO_IN
.sym 17116 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 17119 $io_pmod[2]$iobuf_i
.sym 17121 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17128 spi_if_ins.spi.r_tx_byte[1]
.sym 17129 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17130 spi_if_ins.spi.r_tx_byte[4]
.sym 17131 spi_if_ins.spi.r_tx_byte[0]
.sym 17132 spi_if_ins.spi.r_tx_byte[6]
.sym 17133 spi_if_ins.spi.r_tx_byte[5]
.sym 17134 spi_if_ins.spi.r_tx_byte[3]
.sym 17137 spi_if_ins.spi.r_tx_byte[2]
.sym 17140 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17141 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17142 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17144 spi_if_ins.spi.r_tx_byte[7]
.sym 17145 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17147 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17150 spi_if_ins.r_tx_byte[7]
.sym 17151 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17154 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17155 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17156 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17157 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 17158 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 17160 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17161 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17163 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17166 spi_if_ins.r_tx_byte[7]
.sym 17172 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17173 spi_if_ins.spi.r_tx_byte[3]
.sym 17174 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17175 spi_if_ins.spi.r_tx_byte[7]
.sym 17178 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17179 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17180 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17181 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17184 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17185 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 17186 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 17187 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17190 spi_if_ins.spi.r_tx_byte[2]
.sym 17191 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17192 spi_if_ins.spi.r_tx_byte[6]
.sym 17193 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17196 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17197 spi_if_ins.spi.r_tx_byte[1]
.sym 17198 spi_if_ins.spi.r_tx_byte[5]
.sym 17202 spi_if_ins.spi.r_tx_byte[4]
.sym 17203 spi_if_ins.spi.r_tx_byte[0]
.sym 17205 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17206 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17207 r_counter[0]_$glb_clk
.sym 17208 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17211 spi_if_ins.spi.r_rx_done
.sym 17212 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17213 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17221 i_ss$SB_IO_IN
.sym 17229 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17234 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17240 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17242 io_pmod[0]$SB_IO_IN
.sym 17254 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17255 spi_if_ins.r_tx_byte[3]
.sym 17257 spi_if_ins.r_tx_byte[2]
.sym 17261 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17262 spi_if_ins.r_tx_byte[0]
.sym 17263 spi_if_ins.r_tx_byte[1]
.sym 17264 spi_if_ins.r_tx_byte[5]
.sym 17265 spi_if_ins.r_tx_byte[6]
.sym 17276 spi_if_ins.r_tx_byte[4]
.sym 17292 spi_if_ins.r_tx_byte[1]
.sym 17296 spi_if_ins.r_tx_byte[2]
.sym 17303 spi_if_ins.r_tx_byte[4]
.sym 17310 spi_if_ins.r_tx_byte[0]
.sym 17316 spi_if_ins.r_tx_byte[6]
.sym 17320 spi_if_ins.r_tx_byte[5]
.sym 17325 spi_if_ins.r_tx_byte[3]
.sym 17329 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17330 r_counter[0]_$glb_clk
.sym 17331 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17332 spi_if_ins.spi.r3_rx_done
.sym 17336 spi_if_ins.spi.r2_rx_done
.sym 17337 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17344 i_ss$SB_IO_IN
.sym 17345 w_smi_read_req
.sym 17347 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17351 spi_if_ins.r_tx_byte[1]
.sym 17352 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17356 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17363 o_miso_$_TBUF__Y_E
.sym 17382 spi_if_ins.r_tx_data_valid
.sym 17385 i_ss$SB_IO_IN
.sym 17402 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17413 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17430 spi_if_ins.r_tx_data_valid
.sym 17433 i_ss$SB_IO_IN
.sym 17453 r_counter[0]_$glb_clk
.sym 17455 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17456 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17457 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17458 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17459 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17460 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17461 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17462 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17465 w_rx_data[4]
.sym 17475 $io_pmod[3]$iobuf_i
.sym 17480 i_mosi$SB_IO_IN
.sym 17481 w_rx_data[4]
.sym 17507 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17520 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17521 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17522 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17527 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17529 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17542 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17550 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17571 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17575 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17576 i_sck$SB_IO_IN_$glb_clk
.sym 17578 spi_if_ins.spi.r_rx_byte[5]
.sym 17579 spi_if_ins.spi.r_rx_byte[3]
.sym 17580 spi_if_ins.spi.r_rx_byte[0]
.sym 17583 spi_if_ins.spi.r_rx_byte[2]
.sym 17601 i_ss$SB_IO_IN
.sym 17604 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 17606 spi_if_ins.w_rx_data[1]
.sym 17607 w_rx_data[6]
.sym 17608 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 17609 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17611 $io_pmod[2]$iobuf_i
.sym 17619 spi_if_ins.spi.r_rx_byte[6]
.sym 17622 spi_if_ins.spi.r_rx_byte[7]
.sym 17629 spi_if_ins.spi.r_rx_byte[1]
.sym 17634 spi_if_ins.spi.r_rx_byte[4]
.sym 17637 spi_if_ins.spi.r_rx_byte[0]
.sym 17643 spi_if_ins.spi.r_rx_byte[5]
.sym 17645 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17646 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17655 spi_if_ins.spi.r_rx_byte[7]
.sym 17660 spi_if_ins.spi.r_rx_byte[5]
.sym 17667 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17671 spi_if_ins.spi.r_rx_byte[4]
.sym 17678 spi_if_ins.spi.r_rx_byte[6]
.sym 17689 spi_if_ins.spi.r_rx_byte[1]
.sym 17695 spi_if_ins.spi.r_rx_byte[0]
.sym 17698 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17699 r_counter[0]_$glb_clk
.sym 17705 spi_if_ins.w_rx_data[2]
.sym 17707 spi_if_ins.w_rx_data[3]
.sym 17713 $PACKER_VCC_NET
.sym 17726 w_rx_data[3]
.sym 17728 w_rx_data[2]
.sym 17729 io_pmod[0]$SB_IO_IN
.sym 17730 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[0]
.sym 17733 w_rx_data[6]
.sym 17734 w_rx_data[0]
.sym 17736 w_rx_data[1]
.sym 17744 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17745 spi_if_ins.w_rx_data[4]
.sym 17750 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17751 spi_if_ins.w_rx_data[5]
.sym 17754 spi_if_ins.w_rx_data[6]
.sym 17776 spi_if_ins.w_rx_data[6]
.sym 17783 spi_if_ins.w_rx_data[4]
.sym 17794 spi_if_ins.w_rx_data[5]
.sym 17814 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17821 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17822 r_counter[0]_$glb_clk
.sym 17828 o_led0$SB_IO_OUT
.sym 17830 o_led1$SB_IO_OUT
.sym 17844 w_rx_data[5]
.sym 17848 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 17851 w_rx_data[5]
.sym 17854 i_config[2]$SB_IO_IN
.sym 17857 w_rx_data[7]
.sym 17867 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17869 spi_if_ins.w_rx_data[2]
.sym 17871 spi_if_ins.w_rx_data[3]
.sym 17875 i_button_SB_LUT4_I3_I2[2]
.sym 17877 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[3]
.sym 17878 spi_if_ins.w_rx_data[1]
.sym 17879 spi_if_ins.w_rx_data[0]
.sym 17880 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 17882 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 17890 w_ioc[4]
.sym 17892 w_ioc[3]
.sym 17893 w_ioc[1]
.sym 17895 w_ioc[2]
.sym 17898 w_ioc[4]
.sym 17899 w_ioc[1]
.sym 17900 w_ioc[3]
.sym 17901 w_ioc[2]
.sym 17904 i_button_SB_LUT4_I3_I2[2]
.sym 17906 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 17907 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 17911 spi_if_ins.w_rx_data[0]
.sym 17917 spi_if_ins.w_rx_data[1]
.sym 17922 w_ioc[3]
.sym 17923 w_ioc[1]
.sym 17924 w_ioc[4]
.sym 17925 w_ioc[2]
.sym 17930 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[3]
.sym 17934 spi_if_ins.w_rx_data[3]
.sym 17941 spi_if_ins.w_rx_data[2]
.sym 17944 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17945 r_counter[0]_$glb_clk
.sym 17947 w_tx_data_io[4]
.sym 17948 w_tx_data_io[0]
.sym 17950 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 17951 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 17952 w_tx_data_io[1]
.sym 17953 w_tx_data_io[3]
.sym 17963 w_tx_data_io[5]
.sym 17967 r_tx_data_SB_DFFE_Q_E
.sym 17969 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 17972 w_rx_data[0]
.sym 17973 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 17974 w_rx_data[1]
.sym 17976 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 17978 w_rx_data[4]
.sym 17980 w_rx_data[3]
.sym 17981 o_tr_vc2$SB_IO_OUT
.sym 17988 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[0]
.sym 17989 w_ioc[0]
.sym 17990 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 17991 w_rx_data[1]
.sym 17994 w_rx_data[3]
.sym 17996 w_rx_data[6]
.sym 17997 w_ioc[0]
.sym 17998 w_rx_data[4]
.sym 18000 w_ioc[1]
.sym 18002 io_ctrl_ins.o_pmod[1]
.sym 18003 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18005 io_ctrl_ins.pmod_dir_state[1]
.sym 18007 io_ctrl_ins.o_pmod[4]
.sym 18008 i_button_SB_LUT4_I3_I2[1]
.sym 18010 i_button_SB_LUT4_I3_O[1]
.sym 18011 io_ctrl_ins.pmod_dir_state[4]
.sym 18015 w_ioc[4]
.sym 18021 i_button_SB_LUT4_I3_O[1]
.sym 18022 io_ctrl_ins.pmod_dir_state[4]
.sym 18023 i_button_SB_LUT4_I3_I2[1]
.sym 18024 io_ctrl_ins.o_pmod[4]
.sym 18029 w_rx_data[6]
.sym 18033 w_ioc[4]
.sym 18034 w_ioc[0]
.sym 18035 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18036 w_ioc[1]
.sym 18041 w_rx_data[4]
.sym 18045 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[0]
.sym 18047 w_ioc[0]
.sym 18054 w_rx_data[3]
.sym 18060 w_rx_data[1]
.sym 18063 io_ctrl_ins.pmod_dir_state[1]
.sym 18064 i_button_SB_LUT4_I3_O[1]
.sym 18065 io_ctrl_ins.o_pmod[1]
.sym 18066 i_button_SB_LUT4_I3_I2[1]
.sym 18067 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18068 r_counter[0]_$glb_clk
.sym 18070 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 18071 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 18072 i_button_SB_LUT4_I3_O[3]
.sym 18073 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 18074 io_ctrl_ins.rf_pin_state[7]
.sym 18075 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 18076 io_ctrl_ins.rf_pin_state[5]
.sym 18077 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[2]
.sym 18086 io_ctrl_ins.o_pmod[6]
.sym 18088 i_button_SB_LUT4_I3_I2[2]
.sym 18092 i_button_SB_LUT4_I3_O[1]
.sym 18095 w_rx_data[6]
.sym 18098 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18105 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 18112 io_ctrl_ins.o_pmod[0]
.sym 18113 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 18114 w_ioc[4]
.sym 18115 i_button_SB_LUT4_I3_I2[1]
.sym 18116 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18117 i_button_SB_LUT4_I3_O[1]
.sym 18121 w_rx_data[5]
.sym 18125 w_rx_data[2]
.sym 18127 w_rx_data[7]
.sym 18129 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18132 w_rx_data[0]
.sym 18135 io_ctrl_ins.pmod_dir_state[0]
.sym 18136 w_ioc[0]
.sym 18141 w_ioc[2]
.sym 18142 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18144 w_ioc[0]
.sym 18146 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 18147 w_ioc[4]
.sym 18152 w_rx_data[0]
.sym 18156 i_button_SB_LUT4_I3_I2[1]
.sym 18157 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18163 w_rx_data[7]
.sym 18169 w_rx_data[5]
.sym 18174 w_ioc[2]
.sym 18177 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 18180 i_button_SB_LUT4_I3_I2[1]
.sym 18181 io_ctrl_ins.o_pmod[0]
.sym 18182 i_button_SB_LUT4_I3_O[1]
.sym 18183 io_ctrl_ins.pmod_dir_state[0]
.sym 18188 w_rx_data[2]
.sym 18190 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 18191 r_counter[0]_$glb_clk
.sym 18193 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18195 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18197 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 18198 io_ctrl_ins.rf_pin_state[6]
.sym 18199 io_ctrl_ins.rf_pin_state[3]
.sym 18200 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18205 w_ioc[2]
.sym 18207 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 18215 o_tr_vc1_b$SB_IO_OUT
.sym 18216 i_button$SB_IO_IN
.sym 18217 w_rx_data[1]
.sym 18221 w_rx_data[2]
.sym 18222 w_rx_data[0]
.sym 18226 o_shdn_rx_lna$SB_IO_OUT
.sym 18237 w_rx_data[2]
.sym 18242 w_rx_data[0]
.sym 18244 w_rx_data[1]
.sym 18245 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 18247 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[0]
.sym 18250 w_rx_data[3]
.sym 18255 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 18258 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18260 w_rx_data[4]
.sym 18263 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18264 i_button_SB_LUT4_I3_O[1]
.sym 18265 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 18268 i_button_SB_LUT4_I3_O[1]
.sym 18269 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 18273 w_rx_data[0]
.sym 18280 w_rx_data[1]
.sym 18288 w_rx_data[3]
.sym 18292 w_rx_data[2]
.sym 18299 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18300 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 18304 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 18305 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[0]
.sym 18306 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 18309 w_rx_data[4]
.sym 18313 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 18314 r_counter[0]_$glb_clk
.sym 18315 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 18317 io_ctrl_ins.rf_pin_state[0]
.sym 18318 io_ctrl_ins.rf_pin_state[2]
.sym 18320 io_ctrl_ins.rf_pin_state[1]
.sym 18328 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18329 io_ctrl_ins.rf_pin_state[3]
.sym 18333 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18336 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18338 io_ctrl_ins.rf_mode[0]
.sym 18339 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 18343 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18345 i_config[2]$SB_IO_IN
.sym 18350 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18351 io_ctrl_ins.rf_mode[2]
.sym 18368 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18374 w_rx_data[4]
.sym 18377 w_rx_data[1]
.sym 18382 w_rx_data[0]
.sym 18392 w_rx_data[0]
.sym 18402 w_rx_data[1]
.sym 18420 w_rx_data[4]
.sym 18436 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18437 r_counter[0]_$glb_clk
.sym 18441 io_ctrl_ins.mixer_en_state
.sym 18443 o_shdn_rx_lna$SB_IO_OUT
.sym 18445 o_shdn_tx_lna$SB_IO_OUT
.sym 18454 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 18474 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18645 i_smi_a3$SB_IO_IN
.sym 18660 io_smi_data[4]$SB_IO_OUT
.sym 18678 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 18693 i_sck$SB_IO_IN
.sym 18695 io_pmod[1]$SB_IO_IN
.sym 18785 $io_pmod[4]$iobuf_i
.sym 18801 o_miso_$_TBUF__Y_E
.sym 18819 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 18844 i_mosi$SB_IO_IN
.sym 18847 io_smi_data[5]$SB_IO_OUT
.sym 18848 $io_pmod[4]$iobuf_i
.sym 18855 $PACKER_GND_NET
.sym 18870 sys_ctrl_ins.reset_cmd
.sym 18877 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 18878 sys_ctrl_ins.reset_count[0]
.sym 18881 sys_ctrl_ins.reset_cmd
.sym 18884 sys_ctrl_ins.reset_count[2]
.sym 18885 sys_ctrl_ins.reset_count[3]
.sym 18895 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18897 sys_ctrl_ins.reset_count[1]
.sym 18898 $nextpnr_ICESTORM_LC_10$O
.sym 18900 sys_ctrl_ins.reset_count[0]
.sym 18904 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18906 sys_ctrl_ins.reset_count[1]
.sym 18910 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18911 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18913 sys_ctrl_ins.reset_count[2]
.sym 18914 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18917 sys_ctrl_ins.reset_count[3]
.sym 18918 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18920 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 18926 sys_ctrl_ins.reset_count[0]
.sym 18929 sys_ctrl_ins.reset_count[0]
.sym 18930 sys_ctrl_ins.reset_count[2]
.sym 18931 sys_ctrl_ins.reset_count[3]
.sym 18932 sys_ctrl_ins.reset_count[1]
.sym 18935 sys_ctrl_ins.reset_cmd
.sym 18937 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18942 sys_ctrl_ins.reset_count[1]
.sym 18943 sys_ctrl_ins.reset_count[0]
.sym 18944 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 18945 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 18946 r_counter[0]_$glb_clk
.sym 18947 sys_ctrl_ins.reset_cmd
.sym 18959 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 18962 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19097 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 19103 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 19114 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 19117 sys_ctrl_ins.reset_cmd
.sym 19130 $PACKER_GND_NET
.sym 19132 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19146 sys_ctrl_ins.reset_cmd
.sym 19176 $PACKER_GND_NET
.sym 19191 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 19192 r_counter[0]_$glb_clk
.sym 19193 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 19206 io_pmod[1]$SB_IO_IN
.sym 19214 $io_pmod[1]$iobuf_i
.sym 19245 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19247 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19248 i_ss$SB_IO_IN
.sym 19250 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19267 $nextpnr_ICESTORM_LC_8$O
.sym 19269 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19273 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19275 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19281 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19283 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19295 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19311 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19312 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19315 i_sck$SB_IO_IN_$glb_clk
.sym 19316 i_ss$SB_IO_IN
.sym 19337 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19342 i_mosi$SB_IO_IN
.sym 19347 $PACKER_GND_NET
.sym 19362 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19365 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19368 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19369 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19370 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19371 i_ss$SB_IO_IN
.sym 19406 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19409 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19411 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19412 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19416 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19417 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19418 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19437 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 19438 i_sck$SB_IO_IN_$glb_clk
.sym 19439 i_ss$SB_IO_IN
.sym 19452 i_mosi$SB_IO_IN
.sym 19463 i_smi_a2$rename$0
.sym 19466 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19489 spi_if_ins.spi.r3_rx_done
.sym 19491 spi_if_ins.spi.r_rx_done
.sym 19501 spi_if_ins.spi.r2_rx_done
.sym 19514 spi_if_ins.spi.r2_rx_done
.sym 19541 spi_if_ins.spi.r_rx_done
.sym 19545 spi_if_ins.spi.r2_rx_done
.sym 19546 spi_if_ins.spi.r3_rx_done
.sym 19561 r_counter[0]_$glb_clk
.sym 19576 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 19582 io_pmod[3]$SB_IO_IN
.sym 19586 i_smi_a1$rename$0
.sym 19589 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 19604 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19606 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19609 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19612 i_mosi$SB_IO_IN
.sym 19615 o_miso_$_TBUF__Y_E
.sym 19616 i_ss$SB_IO_IN
.sym 19620 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19623 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19624 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19635 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19640 i_mosi$SB_IO_IN
.sym 19644 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19649 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19656 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19664 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19670 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19673 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 19674 i_ss$SB_IO_IN
.sym 19679 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19683 o_miso_$_TBUF__Y_E
.sym 19684 i_sck$SB_IO_IN_$glb_clk
.sym 19730 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19731 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19732 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19740 i_mosi$SB_IO_IN
.sym 19754 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19761 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19767 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19774 i_mosi$SB_IO_IN
.sym 19792 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19806 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 19807 i_sck$SB_IO_IN_$glb_clk
.sym 19820 i_config[1]$SB_IO_IN
.sym 19833 spi_if_ins.w_rx_data[2]
.sym 19837 spi_if_ins.w_rx_data[3]
.sym 19838 $PACKER_GND_NET
.sym 19859 spi_if_ins.spi.r_rx_byte[3]
.sym 19861 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19863 spi_if_ins.spi.r_rx_byte[2]
.sym 19909 spi_if_ins.spi.r_rx_byte[2]
.sym 19921 spi_if_ins.spi.r_rx_byte[3]
.sym 19929 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19930 r_counter[0]_$glb_clk
.sym 19943 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 19962 i_config[0]$SB_IO_IN
.sym 19976 w_rx_data[1]
.sym 19983 w_rx_data[0]
.sym 19984 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20031 w_rx_data[0]
.sym 20043 w_rx_data[1]
.sym 20052 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 20053 r_counter[0]_$glb_clk
.sym 20054 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]_$glb_sr
.sym 20074 io_pmod[2]$SB_IO_IN
.sym 20077 $io_pmod[2]$iobuf_i
.sym 20080 io_ctrl_ins.rf_pin_state[5]
.sym 20084 o_led0$SB_IO_OUT
.sym 20088 o_led1$SB_IO_OUT
.sym 20097 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 20098 i_button_SB_LUT4_I3_I2[2]
.sym 20100 o_led0$SB_IO_OUT
.sym 20101 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 20103 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[2]
.sym 20104 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 20107 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 20110 o_led1$SB_IO_OUT
.sym 20111 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 20114 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 20115 i_config[1]$SB_IO_IN
.sym 20116 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 20117 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[0]
.sym 20120 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 20122 i_config[0]$SB_IO_IN
.sym 20123 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 20124 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 20125 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[3]
.sym 20126 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[3]
.sym 20129 i_button_SB_LUT4_I3_I2[2]
.sym 20130 i_config[1]$SB_IO_IN
.sym 20131 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 20132 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 20135 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[3]
.sym 20136 i_button_SB_LUT4_I3_I2[2]
.sym 20137 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[2]
.sym 20138 o_led0$SB_IO_OUT
.sym 20147 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 20148 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[3]
.sym 20150 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 20154 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[0]
.sym 20156 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 20159 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 20160 i_button_SB_LUT4_I3_I2[2]
.sym 20161 o_led1$SB_IO_OUT
.sym 20162 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 20165 i_button_SB_LUT4_I3_I2[2]
.sym 20166 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 20167 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 20168 i_config[0]$SB_IO_IN
.sym 20175 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 20176 r_counter[0]_$glb_clk
.sym 20177 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 20192 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[0]
.sym 20194 w_tx_data_io[0]
.sym 20197 io_pmod[0]$SB_IO_IN
.sym 20198 $io_pmod[0]$iobuf_i
.sym 20201 w_rx_data[6]
.sym 20222 i_button_SB_LUT4_I3_I2[0]
.sym 20223 i_button$SB_IO_IN
.sym 20224 o_tr_vc1_b$SB_IO_OUT
.sym 20227 w_rx_data[7]
.sym 20229 w_rx_data[5]
.sym 20231 io_ctrl_ins.o_pmod[5]
.sym 20232 w_ioc[2]
.sym 20233 o_tr_vc2$SB_IO_OUT
.sym 20234 i_config[2]$SB_IO_IN
.sym 20236 io_ctrl_ins.debug_mode[0]
.sym 20237 i_button_SB_LUT4_I3_I2[2]
.sym 20238 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20239 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 20240 o_shdn_rx_lna$SB_IO_OUT
.sym 20242 io_ctrl_ins.rf_mode[2]
.sym 20243 io_ctrl_ins.mixer_en_state
.sym 20245 io_ctrl_ins.debug_mode[1]
.sym 20246 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20247 i_button_SB_LUT4_I3_I2[1]
.sym 20252 i_config[2]$SB_IO_IN
.sym 20253 i_button_SB_LUT4_I3_I2[1]
.sym 20254 i_button_SB_LUT4_I3_I2[2]
.sym 20255 io_ctrl_ins.o_pmod[5]
.sym 20258 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20259 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 20260 o_tr_vc2$SB_IO_OUT
.sym 20261 w_ioc[2]
.sym 20264 i_button_SB_LUT4_I3_I2[2]
.sym 20265 i_button_SB_LUT4_I3_I2[1]
.sym 20266 i_button$SB_IO_IN
.sym 20267 i_button_SB_LUT4_I3_I2[0]
.sym 20270 io_ctrl_ins.rf_mode[2]
.sym 20271 w_ioc[2]
.sym 20272 o_tr_vc1_b$SB_IO_OUT
.sym 20273 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 20277 w_rx_data[7]
.sym 20282 io_ctrl_ins.debug_mode[1]
.sym 20283 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 20284 o_shdn_rx_lna$SB_IO_OUT
.sym 20285 w_ioc[2]
.sym 20289 w_rx_data[5]
.sym 20294 io_ctrl_ins.mixer_en_state
.sym 20295 w_ioc[2]
.sym 20296 io_ctrl_ins.debug_mode[0]
.sym 20297 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 20298 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20299 r_counter[0]_$glb_clk
.sym 20313 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 20314 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 20319 i_button_SB_LUT4_I3_O[3]
.sym 20329 io_ctrl_ins.mixer_en_state
.sym 20333 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20344 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20345 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20347 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 20348 w_rx_data[4]
.sym 20350 w_rx_data[3]
.sym 20351 io_ctrl_ins.debug_mode[0]
.sym 20352 io_ctrl_ins.debug_mode[1]
.sym 20354 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 20355 w_rx_data[6]
.sym 20357 io_ctrl_ins.rf_mode[2]
.sym 20376 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 20378 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 20387 io_ctrl_ins.debug_mode[0]
.sym 20388 io_ctrl_ins.debug_mode[1]
.sym 20389 io_ctrl_ins.rf_mode[2]
.sym 20390 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20401 w_rx_data[4]
.sym 20406 w_rx_data[6]
.sym 20412 w_rx_data[3]
.sym 20419 io_ctrl_ins.debug_mode[1]
.sym 20420 io_ctrl_ins.debug_mode[0]
.sym 20421 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20422 r_counter[0]_$glb_clk
.sym 20438 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20442 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20444 o_tr_vc2$SB_IO_OUT
.sym 20446 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20453 i_config[0]$SB_IO_IN
.sym 20465 w_rx_data[2]
.sym 20469 w_rx_data[1]
.sym 20474 w_rx_data[0]
.sym 20476 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20505 w_rx_data[0]
.sym 20510 w_rx_data[2]
.sym 20522 w_rx_data[1]
.sym 20544 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20545 r_counter[0]_$glb_clk
.sym 20562 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 20572 o_led0$SB_IO_OUT
.sym 20575 o_shdn_tx_lna$SB_IO_OUT
.sym 20581 o_led1$SB_IO_OUT
.sym 20589 io_ctrl_ins.rf_pin_state[0]
.sym 20592 io_ctrl_ins.rf_pin_state[1]
.sym 20594 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20595 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20598 io_ctrl_ins.rf_pin_state[2]
.sym 20603 io_ctrl_ins.rf_mode[2]
.sym 20606 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20633 io_ctrl_ins.rf_mode[2]
.sym 20634 io_ctrl_ins.rf_pin_state[0]
.sym 20635 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20636 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20645 io_ctrl_ins.rf_pin_state[1]
.sym 20646 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20647 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20657 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20658 io_ctrl_ins.rf_pin_state[2]
.sym 20659 io_ctrl_ins.rf_mode[2]
.sym 20660 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20667 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20668 r_counter[0]_$glb_clk
.sym 20672 i_config[0]$SB_IO_IN
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20766 io_smi_data[5]$SB_IO_OUT
.sym 20774 o_miso_$_TBUF__Y_E
.sym 20804 i_mosi$SB_IO_IN
.sym 20844 i_mosi$SB_IO_IN
.sym 20889 io_pmod[0]$SB_IO_IN
.sym 20943 int_miso
.sym 21041 int_miso
.sym 21189 int_miso
.sym 21233 $io_pmod[4]$iobuf_i
.sym 21246 spi_if_ins.r_tx_byte[7]
.sym 21333 io_pmod[0]$SB_IO_IN
.sym 21435 io_pmod[0]$SB_IO_IN
.sym 21639 io_pmod[2]$SB_IO_IN
.sym 21758 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 21801 w_tx_data_io[6]
.sym 21858 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 21860 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 21862 i_config[3]$SB_IO_IN
.sym 21903 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 21905 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 21907 io_ctrl_ins.pmod_dir_state[6]
.sym 21908 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 21956 w_rx_data[7]
.sym 21963 o_rx_h_tx_l_b$SB_IO_OUT
.sym 21966 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 22007 i_button_SB_LUT4_I3_O[0]
.sym 22008 io_ctrl_ins.pmod_dir_state[5]
.sym 22052 $PACKER_GND_NET
.sym 22058 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[3]
.sym 22106 o_rx_h_tx_l$SB_IO_OUT
.sym 22107 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 22109 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22110 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 22111 o_tr_vc1$SB_IO_OUT
.sym 22112 o_tr_vc1_b$SB_IO_OUT
.sym 22113 o_tr_vc2$SB_IO_OUT
.sym 22159 i_button_SB_LUT4_I3_O[1]
.sym 22250 io_ctrl_ins.rf_pin_state[5]
.sym 22262 i_config[3]$SB_IO_IN
.sym 22263 io_ctrl_ins.rf_pin_state[7]
.sym 22487 o_led1$SB_IO_OUT
.sym 22502 o_led1$SB_IO_OUT
.sym 22512 $io_pmod[6]$iobuf_i
.sym 22514 o_led0$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22538 o_miso_$_TBUF__Y_E
.sym 22539 int_miso
.sym 22576 i_mosi$SB_IO_IN
.sym 22598 i_ss$SB_IO_IN
.sym 22642 i_ss$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22707 i_ss$SB_IO_IN
.sym 22728 i_ss$SB_IO_IN
.sym 22733 i_ss$SB_IO_IN
.sym 22854 i_ss$SB_IO_IN
.sym 22977 i_ss$SB_IO_IN
.sym 22983 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23075 i_smi_a3$SB_IO_IN
.sym 23135 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23137 spi_if_ins.r_tx_byte[7]
.sym 23138 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23143 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23155 spi_if_ins.r_tx_byte[7]
.sym 23157 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23158 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23195 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23196 r_counter[0]_$glb_clk
.sym 23229 i_smi_soe_se$rename$0
.sym 23230 i_ss$SB_IO_IN
.sym 23325 $io_pmod[7]$iobuf_i
.sym 23326 smi_ctrl_ins.soe_and_reset
.sym 23348 smi_ctrl_ins.soe_and_reset
.sym 23463 io_pmod[3]$SB_IO_IN
.sym 23719 i_button_SB_LUT4_I3_I2[2]
.sym 23856 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23868 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 23871 i_config[3]$SB_IO_IN
.sym 23879 i_button_SB_LUT4_I3_I2[2]
.sym 23883 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 23893 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 23894 i_button_SB_LUT4_I3_I2[2]
.sym 23895 i_config[3]$SB_IO_IN
.sym 23933 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 23934 r_counter[0]_$glb_clk
.sym 23935 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 23942 $PACKER_GND_NET
.sym 23967 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 23970 w_rx_data[5]
.sym 23985 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 23987 w_ioc[0]
.sym 23988 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 23995 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[0]
.sym 23997 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[3]
.sym 23998 i_button_SB_LUT4_I3_O[1]
.sym 24002 w_rx_data[6]
.sym 24004 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 24006 io_ctrl_ins.pmod_dir_state[6]
.sym 24007 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24008 io_ctrl_ins.o_pmod[6]
.sym 24016 i_button_SB_LUT4_I3_O[1]
.sym 24017 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[0]
.sym 24018 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 24019 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[3]
.sym 24028 w_ioc[0]
.sym 24029 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[0]
.sym 24030 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24031 io_ctrl_ins.o_pmod[6]
.sym 24043 w_rx_data[6]
.sym 24046 io_ctrl_ins.pmod_dir_state[6]
.sym 24047 i_button_SB_LUT4_I3_O[1]
.sym 24048 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 24056 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 24057 r_counter[0]_$glb_clk
.sym 24060 i_button_SB_LUT4_I3_O[2]
.sym 24061 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 24062 w_tx_data_io[7]
.sym 24064 w_tx_data_io[5]
.sym 24073 w_ioc[0]
.sym 24075 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 24084 o_tr_vc1_b$SB_IO_OUT
.sym 24086 w_tx_data_io[5]
.sym 24094 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24112 w_rx_data[7]
.sym 24127 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 24130 w_rx_data[5]
.sym 24153 w_rx_data[7]
.sym 24158 w_rx_data[5]
.sym 24179 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 24180 r_counter[0]_$glb_clk
.sym 24197 w_tx_data_io[7]
.sym 24203 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 24226 io_ctrl_ins.rf_mode[2]
.sym 24228 io_ctrl_ins.rf_pin_state[6]
.sym 24234 io_ctrl_ins.rf_mode[2]
.sym 24235 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24236 io_ctrl_ins.rf_pin_state[5]
.sym 24239 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24241 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24244 io_ctrl_ins.rf_pin_state[7]
.sym 24248 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24250 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24251 io_ctrl_ins.rf_pin_state[3]
.sym 24252 io_ctrl_ins.rf_mode[0]
.sym 24253 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24256 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24257 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24259 io_ctrl_ins.rf_pin_state[7]
.sym 24262 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24263 io_ctrl_ins.rf_mode[0]
.sym 24264 io_ctrl_ins.rf_mode[2]
.sym 24265 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24274 io_ctrl_ins.rf_pin_state[6]
.sym 24276 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24277 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24281 io_ctrl_ins.rf_mode[2]
.sym 24282 io_ctrl_ins.rf_mode[0]
.sym 24286 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24287 io_ctrl_ins.rf_pin_state[5]
.sym 24288 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24289 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24292 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24293 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 24294 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 24295 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24298 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 24299 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 24300 io_ctrl_ins.rf_pin_state[3]
.sym 24301 io_ctrl_ins.rf_mode[2]
.sym 24302 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24303 r_counter[0]_$glb_clk
.sym 24317 o_rx_h_tx_l$SB_IO_OUT
.sym 24319 o_tr_vc1$SB_IO_OUT
.sym 24322 io_ctrl_ins.rf_mode[2]
.sym 24324 io_ctrl_ins.rf_pin_state[6]
.sym 24338 o_tr_vc1_b$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24611 o_led0$SB_IO_OUT
.sym 25089 i_smi_soe_se$rename$0
.sym 25252 i_smi_soe_se$rename$0
.sym 25253 io_pmod[2]$SB_IO_IN
.sym 25328 i_smi_a3$SB_IO_IN
.sym 25350 i_smi_a3$SB_IO_IN
.sym 25399 o_smi_read_req$SB_IO_OUT
.sym 25401 i_smi_a2$rename$0
.sym 25554 io_pmod[3]$SB_IO_IN
.sym 25556 i_smi_a1$rename$0
.sym 25568 w_smi_read_req
.sym 25630 i_smi_soe_se$rename$0
.sym 25642 $io_pmod[7]$iobuf_i
.sym 25655 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 25686 $io_pmod[7]$iobuf_i
.sym 25690 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 25692 i_smi_soe_se$rename$0
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25718 $io_pmod[6]$iobuf_i
.sym 25728 $io_pmod[3]$iobuf_i
.sym 25878 i_glob_clock$SB_IO_IN
.sym 26031 smi_ctrl_ins.soe_and_reset
.sym 26032 $PACKER_VCC_NET
.sym 26174 io_pmod[2]$SB_IO_IN
.sym 26176 io_pmod[1]$SB_IO_IN
.sym 26329 io_pmod[0]$SB_IO_IN
.sym 26559 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 26560 i_button_SB_LUT4_I3_O[0]
.sym 26566 i_button_SB_LUT4_I3_O[2]
.sym 26569 io_ctrl_ins.pmod_dir_state[5]
.sym 26571 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 26573 o_rx_h_tx_l$SB_IO_OUT
.sym 26574 i_button_SB_LUT4_I3_O[3]
.sym 26575 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 26577 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 26578 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 26582 i_button_SB_LUT4_I3_O[1]
.sym 26586 o_tr_vc1$SB_IO_OUT
.sym 26598 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 26599 o_rx_h_tx_l$SB_IO_OUT
.sym 26602 o_tr_vc1$SB_IO_OUT
.sym 26603 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 26608 i_button_SB_LUT4_I3_O[3]
.sym 26609 i_button_SB_LUT4_I3_O[1]
.sym 26610 i_button_SB_LUT4_I3_O[0]
.sym 26611 i_button_SB_LUT4_I3_O[2]
.sym 26620 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 26621 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 26622 io_ctrl_ins.pmod_dir_state[5]
.sym 26623 i_button_SB_LUT4_I3_O[1]
.sym 26636 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 26637 r_counter[0]_$glb_clk
.sym 26638 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 26655 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 26957 o_tr_vc1_b$SB_IO_OUT
.sym 26959 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27245 io_pmod[0]$SB_IO_IN
.sym 27275 o_smi_read_req$SB_IO_OUT
.sym 27277 i_mosi$SB_IO_IN
.sym 27283 o_smi_read_req$SB_IO_OUT
.sym 27301 o_smi_read_req$SB_IO_OUT
.sym 27310 $io_pmod[4]$iobuf_i
.sym 27330 $io_pmod[4]$iobuf_i
.sym 27335 io_pmod[2]$SB_IO_IN
.sym 27337 io_pmod[1]$SB_IO_IN
.sym 27338 $io_pmod[1]$iobuf_i
.sym 27365 io_pmod[0]$SB_IO_IN
.sym 27370 w_smi_read_req
.sym 27372 i_smi_a3$SB_IO_IN
.sym 27373 $io_pmod[7]$iobuf_i
.sym 27383 w_smi_read_req
.sym 27387 i_smi_a3$SB_IO_IN
.sym 27391 $io_pmod[7]$iobuf_i
.sym 27395 io_pmod[0]$SB_IO_IN
.sym 27400 $io_pmod[3]$iobuf_i
.sym 27403 $io_pmod[6]$iobuf_i
.sym 27410 $io_pmod[6]$iobuf_i
.sym 27418 $io_pmod[3]$iobuf_i
.sym 27425 $io_pmod[6]$iobuf_i
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27455 io_pmod[2]$SB_IO_IN
.sym 27457 io_pmod[1]$SB_IO_IN
.sym 27458 $io_pmod[1]$iobuf_i
.sym 27459 smi_ctrl_ins.soe_and_reset
.sym 27460 $PACKER_VCC_NET
.sym 27479 smi_ctrl_ins.soe_and_reset
.sym 27480 $PACKER_VCC_NET
.sym 27485 io_pmod[0]$SB_IO_IN
.sym 27514 io_pmod[0]$SB_IO_IN
.sym 27516 o_rx_h_tx_l$SB_IO_OUT
.sym 27519 $io_pmod[2]$iobuf_i
.sym 27522 $io_pmod[1]$iobuf_i
.sym 27535 $io_pmod[1]$iobuf_i
.sym 27541 $io_pmod[2]$iobuf_i
.sym 27544 $io_pmod[6]$iobuf_i
.sym 27549 $io_pmod[0]$iobuf_i
.sym 27552 $PACKER_GND_NET
.sym 27569 $io_pmod[0]$iobuf_i
.sym 27572 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27602 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27617 o_tr_vc2$SB_IO_OUT
.sym 27629 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27642 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27648 o_tr_vc1_b$SB_IO_OUT
.sym 27688 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27689 w_rx_09_fifo_data[23]
.sym 27696 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27697 w_rx_09_fifo_data[19]
.sym 27708 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27709 w_rx_09_fifo_data[21]
.sym 27712 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27713 w_rx_09_fifo_data[17]
.sym 27728 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27729 w_rx_09_fifo_data[15]
.sym 27736 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27737 w_rx_09_fifo_data[13]
.sym 27748 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27749 w_rx_09_fifo_data[11]
.sym 27752 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27753 w_rx_09_fifo_data[6]
.sym 27756 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27757 w_rx_09_fifo_data[7]
.sym 27760 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27761 w_rx_09_fifo_data[3]
.sym 27764 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27765 w_rx_09_fifo_data[8]
.sym 27768 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27769 w_rx_09_fifo_data[5]
.sym 27772 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27773 w_rx_09_fifo_data[9]
.sym 27776 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27777 w_rx_09_fifo_data[1]
.sym 27780 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27781 w_rx_09_fifo_data[4]
.sym 27784 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27785 w_rx_09_fifo_data[0]
.sym 27808 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27809 w_rx_09_fifo_data[2]
.sym 27812 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27813 w_rx_24_fifo_data[0]
.sym 27816 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27817 w_rx_24_fifo_data[7]
.sym 27820 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27821 w_rx_24_fifo_data[9]
.sym 27824 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27825 w_rx_24_fifo_data[5]
.sym 27832 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27833 w_rx_24_fifo_data[3]
.sym 27836 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27837 w_rx_24_fifo_data[13]
.sym 27840 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27841 w_rx_24_fifo_data[11]
.sym 27844 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27845 w_rx_24_fifo_data[15]
.sym 27848 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27849 w_rx_24_fifo_data[18]
.sym 27852 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27853 w_rx_24_fifo_data[1]
.sym 27864 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27865 w_rx_24_fifo_data[17]
.sym 27868 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27869 w_rx_24_fifo_data[20]
.sym 27876 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27877 w_rx_24_fifo_data[22]
.sym 27880 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27881 w_rx_24_fifo_data[24]
.sym 27884 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27885 w_rx_24_fifo_data[25]
.sym 27888 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27889 w_rx_24_fifo_data[29]
.sym 27892 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27893 w_rx_24_fifo_data[23]
.sym 27896 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27897 w_rx_24_fifo_data[21]
.sym 27900 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27901 w_rx_24_fifo_data[27]
.sym 27904 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27905 w_rx_24_fifo_data[19]
.sym 27909 smi_ctrl_ins.int_cnt_24[3]
.sym 27924 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 27925 smi_ctrl_ins.int_cnt_24[3]
.sym 27938 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 27946 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 27953 lvds_rx_24_inst.r_push_SB_LUT4_I3_1_O
.sym 27956 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 27957 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27958 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 27962 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 27971 rx_24_fifo.wr_addr[0]
.sym 27976 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 27977 rx_24_fifo.wr_addr[0]
.sym 27980 rx_24_fifo.wr_addr[2]
.sym 27981 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 27984 rx_24_fifo.wr_addr[3]
.sym 27985 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 27988 rx_24_fifo.wr_addr[4]
.sym 27989 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 27992 rx_24_fifo.wr_addr[5]
.sym 27993 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 27996 rx_24_fifo.wr_addr[6]
.sym 27997 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 28000 rx_24_fifo.wr_addr[7]
.sym 28001 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 28004 lvds_rx_24_inst.r_state_if[0]
.sym 28005 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 28008 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28009 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28012 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 28013 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28016 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28017 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[5]
.sym 28020 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28021 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28024 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28025 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[6]
.sym 28027 lvds_rx_24_inst.r_state_if[0]
.sym 28028 w_rx_24_fifo_full
.sym 28029 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 28037 w_lvds_rx_09_d1
.sym 28045 w_lvds_rx_09_d0
.sym 28052 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 28053 w_lvds_rx_24_d1
.sym 28056 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 28057 w_lvds_rx_24_d0
.sym 28058 w_lvds_rx_09_d1
.sym 28059 w_lvds_rx_09_d0
.sym 28060 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28061 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28064 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28065 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28066 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28077 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 28080 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28081 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28082 w_lvds_rx_24_d1
.sym 28083 w_lvds_rx_24_d0
.sym 28084 lvds_rx_24_inst.r_state_if[0]
.sym 28085 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 28086 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28095 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 28096 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 28097 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 28098 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28099 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28100 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 28101 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28104 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 28105 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 28108 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28109 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28110 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28111 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28112 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28113 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28115 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 28116 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28117 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28118 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28119 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28120 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[2]
.sym 28121 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28122 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28123 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28124 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28125 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 28127 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28128 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28129 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28131 lvds_rx_09_inst.r_phase_count[0]
.sym 28135 lvds_rx_09_inst.r_phase_count[1]
.sym 28136 $PACKER_VCC_NET
.sym 28137 lvds_rx_09_inst.r_phase_count[0]
.sym 28138 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 28140 $PACKER_VCC_NET
.sym 28141 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q_SB_LUT4_O_I3[2]
.sym 28149 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 28157 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28196 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28197 w_rx_09_fifo_data[22]
.sym 28200 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28201 w_rx_09_fifo_data[27]
.sym 28204 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28205 w_rx_09_fifo_data[25]
.sym 28208 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28209 w_rx_09_fifo_data[28]
.sym 28212 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28213 w_rx_09_fifo_data[20]
.sym 28216 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28217 w_rx_09_fifo_data[26]
.sym 28220 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28221 w_rx_09_fifo_data[29]
.sym 28224 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28225 w_rx_09_fifo_data[24]
.sym 28226 w_rx_09_fifo_pulled_data[4]
.sym 28227 w_rx_09_fifo_pulled_data[20]
.sym 28228 smi_ctrl_ins.int_cnt_09[3]
.sym 28229 smi_ctrl_ins.int_cnt_09[4]
.sym 28232 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28233 w_rx_09_fifo_data[12]
.sym 28236 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28237 w_rx_09_fifo_data[16]
.sym 28240 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28241 w_rx_09_fifo_data[18]
.sym 28244 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28245 w_rx_09_fifo_data[10]
.sym 28246 w_rx_09_fifo_pulled_data[0]
.sym 28247 w_rx_09_fifo_pulled_data[16]
.sym 28248 smi_ctrl_ins.int_cnt_09[3]
.sym 28249 smi_ctrl_ins.int_cnt_09[4]
.sym 28250 w_rx_09_fifo_pulled_data[7]
.sym 28251 w_rx_09_fifo_pulled_data[23]
.sym 28252 smi_ctrl_ins.int_cnt_09[3]
.sym 28253 smi_ctrl_ins.int_cnt_09[4]
.sym 28256 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28257 w_rx_09_fifo_data[14]
.sym 28258 w_rx_09_fifo_pulled_data[3]
.sym 28259 w_rx_09_fifo_pulled_data[19]
.sym 28260 smi_ctrl_ins.int_cnt_09[3]
.sym 28261 smi_ctrl_ins.int_cnt_09[4]
.sym 28262 w_rx_09_fifo_pulled_data[8]
.sym 28263 w_rx_09_fifo_pulled_data[24]
.sym 28264 smi_ctrl_ins.int_cnt_09[4]
.sym 28265 smi_ctrl_ins.int_cnt_09[3]
.sym 28266 w_rx_09_fifo_pulled_data[12]
.sym 28267 w_rx_09_fifo_pulled_data[28]
.sym 28268 smi_ctrl_ins.int_cnt_09[4]
.sym 28269 smi_ctrl_ins.int_cnt_09[3]
.sym 28270 w_rx_09_fifo_pulled_data[1]
.sym 28271 w_rx_09_fifo_pulled_data[17]
.sym 28272 smi_ctrl_ins.int_cnt_09[3]
.sym 28273 smi_ctrl_ins.int_cnt_09[4]
.sym 28274 w_rx_09_fifo_pulled_data[9]
.sym 28275 w_rx_09_fifo_pulled_data[25]
.sym 28276 smi_ctrl_ins.int_cnt_09[4]
.sym 28277 smi_ctrl_ins.int_cnt_09[3]
.sym 28278 w_rx_09_fifo_pulled_data[10]
.sym 28279 w_rx_09_fifo_pulled_data[26]
.sym 28280 smi_ctrl_ins.int_cnt_09[4]
.sym 28281 smi_ctrl_ins.int_cnt_09[3]
.sym 28282 w_rx_09_fifo_pulled_data[2]
.sym 28283 w_rx_09_fifo_pulled_data[18]
.sym 28284 smi_ctrl_ins.int_cnt_09[3]
.sym 28285 smi_ctrl_ins.int_cnt_09[4]
.sym 28286 w_rx_09_fifo_pulled_data[11]
.sym 28287 w_rx_09_fifo_pulled_data[27]
.sym 28288 smi_ctrl_ins.int_cnt_09[4]
.sym 28289 smi_ctrl_ins.int_cnt_09[3]
.sym 28290 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 28291 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 28292 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 28293 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 28296 i_smi_a3$SB_IO_IN
.sym 28297 w_smi_data_output[1]
.sym 28298 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 28299 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 28300 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 28301 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 28302 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 28303 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 28304 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 28305 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 28306 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[0]
.sym 28307 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[1]
.sym 28308 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0[2]
.sym 28309 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 28310 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 28311 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 28312 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 28313 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 28314 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 28315 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 28316 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 28317 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 28318 i_smi_a2_SB_LUT4_I1_1_O[0]
.sym 28319 i_smi_a2_SB_LUT4_I1_1_O[1]
.sym 28320 i_smi_a2_SB_LUT4_I1_1_O[2]
.sym 28321 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 28322 w_rx_24_fifo_pulled_data[0]
.sym 28323 w_rx_24_fifo_pulled_data[8]
.sym 28324 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28325 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28326 w_rx_24_fifo_pulled_data[5]
.sym 28327 w_rx_24_fifo_pulled_data[13]
.sym 28328 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28329 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28332 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28333 w_rx_24_fifo_data[2]
.sym 28334 w_rx_24_fifo_pulled_data[2]
.sym 28335 w_rx_24_fifo_pulled_data[10]
.sym 28336 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28337 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28338 w_rx_24_fifo_pulled_data[3]
.sym 28339 w_rx_24_fifo_pulled_data[11]
.sym 28340 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28341 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28342 w_rx_24_fifo_pulled_data[7]
.sym 28343 w_rx_24_fifo_pulled_data[15]
.sym 28344 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28345 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28346 w_rx_24_fifo_pulled_data[4]
.sym 28347 w_rx_24_fifo_pulled_data[12]
.sym 28348 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28349 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28350 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0]
.sym 28351 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[1]
.sym 28352 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28353 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[3]
.sym 28356 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28357 w_rx_24_fifo_data[4]
.sym 28360 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28361 w_rx_24_fifo_data[16]
.sym 28364 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28365 w_rx_24_fifo_data[14]
.sym 28368 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28369 w_rx_24_fifo_data[10]
.sym 28372 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28373 w_rx_24_fifo_data[12]
.sym 28374 w_rx_24_fifo_pulled_data[6]
.sym 28375 w_rx_24_fifo_pulled_data[14]
.sym 28376 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28377 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28380 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28381 w_rx_24_fifo_data[6]
.sym 28384 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28385 w_rx_24_fifo_data[8]
.sym 28388 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28389 w_rx_24_fifo_data[26]
.sym 28390 w_rx_24_fifo_pulled_data[19]
.sym 28391 w_rx_24_fifo_pulled_data[27]
.sym 28392 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28393 smi_ctrl_ins.int_cnt_24[3]
.sym 28394 w_rx_24_fifo_pulled_data[23]
.sym 28395 w_rx_24_fifo_pulled_data[31]
.sym 28396 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28397 smi_ctrl_ins.int_cnt_24[3]
.sym 28398 w_rx_24_fifo_pulled_data[17]
.sym 28399 w_rx_24_fifo_pulled_data[25]
.sym 28400 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28401 smi_ctrl_ins.int_cnt_24[3]
.sym 28402 w_rx_24_fifo_pulled_data[21]
.sym 28403 w_rx_24_fifo_pulled_data[29]
.sym 28404 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28405 smi_ctrl_ins.int_cnt_24[3]
.sym 28406 w_rx_24_fifo_pulled_data[22]
.sym 28407 w_rx_24_fifo_pulled_data[30]
.sym 28408 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28409 smi_ctrl_ins.int_cnt_24[3]
.sym 28412 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28413 w_rx_24_fifo_data[28]
.sym 28414 w_rx_24_fifo_pulled_data[18]
.sym 28415 w_rx_24_fifo_pulled_data[26]
.sym 28416 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28417 smi_ctrl_ins.int_cnt_24[3]
.sym 28426 w_rx_24_fifo_pulled_data[16]
.sym 28427 w_rx_24_fifo_pulled_data[24]
.sym 28428 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28429 smi_ctrl_ins.int_cnt_24[3]
.sym 28431 smi_ctrl_ins.r_fifo_24_pull_1
.sym 28432 w_rx_24_fifo_empty
.sym 28433 smi_ctrl_ins.r_fifo_24_pull
.sym 28434 smi_ctrl_ins.r_fifo_24_pull
.sym 28438 w_rx_24_fifo_pulled_data[20]
.sym 28439 w_rx_24_fifo_pulled_data[28]
.sym 28440 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28441 smi_ctrl_ins.int_cnt_24[3]
.sym 28445 rx_24_fifo.wr_addr[3]
.sym 28447 w_rx_24_fifo_empty
.sym 28448 smi_ctrl_ins.int_cnt_24[3]
.sym 28449 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28451 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 28456 rx_24_fifo.wr_addr[2]
.sym 28457 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 28460 rx_24_fifo.wr_addr[3]
.sym 28461 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 28464 rx_24_fifo.wr_addr[4]
.sym 28465 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 28468 rx_24_fifo.wr_addr[5]
.sym 28469 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 28472 rx_24_fifo.wr_addr[6]
.sym 28473 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 28476 rx_24_fifo.wr_addr[7]
.sym 28477 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 28478 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[2]
.sym 28484 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 28485 w_rx_24_fifo_push
.sym 28486 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 28490 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28494 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 28498 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28502 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28503 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28504 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[6]
.sym 28505 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 28506 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 28507 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 28508 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[5]
.sym 28509 w_rx_24_fifo_push
.sym 28513 rx_24_fifo.wr_addr[0]
.sym 28514 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 28518 rx_24_fifo.rd_addr_gray_wr[5]
.sym 28522 rx_24_fifo.rd_addr_gray_wr_r[5]
.sym 28523 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 28524 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[2]
.sym 28525 rx_24_fifo.rd_addr_gray_wr_r[6]
.sym 28528 rx_24_fifo.wr_addr[0]
.sym 28529 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[1]
.sym 28530 rx_24_fifo.rd_addr_gray_wr[6]
.sym 28534 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[0]
.sym 28535 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 28536 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[2]
.sym 28537 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[3]
.sym 28538 w_rx_24_fifo_push
.sym 28539 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_1_O[7]
.sym 28540 rx_24_fifo.rd_addr_gray_wr_r[7]
.sym 28541 w_rx_24_fifo_full
.sym 28542 rx_24_fifo.rd_addr_gray_wr[7]
.sym 28546 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28556 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 28557 lvds_rx_24_inst.r_state_if[0]
.sym 28564 rx_24_fifo.wr_addr[0]
.sym 28565 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 28566 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28571 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 28572 lvds_rx_24_inst.r_state_if[0]
.sym 28573 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 28574 rx_24_fifo.rd_addr_gray_wr_r[0]
.sym 28575 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 28576 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 28577 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 28578 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.sym 28579 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 28580 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28581 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 28583 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[0]
.sym 28584 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 28585 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 28588 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28589 w_lvds_rx_09_d1
.sym 28591 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 28592 lvds_rx_24_inst.r_state_if[0]
.sym 28593 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]
.sym 28596 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28597 w_lvds_rx_09_d0
.sym 28599 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 28600 lvds_rx_24_inst.r_state_if[0]
.sym 28601 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 28602 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 28603 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[0]
.sym 28604 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 28605 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28608 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
.sym 28609 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.sym 28611 lvds_rx_24_inst.r_phase_count[0]
.sym 28615 lvds_rx_24_inst.r_phase_count[1]
.sym 28616 $PACKER_VCC_NET
.sym 28617 lvds_rx_24_inst.r_phase_count[0]
.sym 28618 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 28620 $PACKER_VCC_NET
.sym 28621 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q_SB_LUT4_O_I3[2]
.sym 28625 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[0]
.sym 28629 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3
.sym 28630 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 28631 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28632 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[2]
.sym 28633 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 28636 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28637 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[0]
.sym 28638 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 28639 lvds_rx_24_inst.r_state_if_SB_LUT4_I2_O[1]
.sym 28640 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_1_Q[1]
.sym 28641 w_lvds_rx_24_d1_SB_LUT4_I3_I2[0]
.sym 28646 rx_24_fifo.rd_addr_gray[5]
.sym 28650 rx_24_fifo.rd_addr_gray_wr[0]
.sym 28654 rx_24_fifo.rd_addr_gray[0]
.sym 28658 rx_24_fifo.rd_addr_gray[6]
.sym 28710 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 28711 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 28712 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 28713 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 28720 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 28721 rx_09_fifo.rd_addr[3]
.sym 28724 i_smi_a3$SB_IO_IN
.sym 28725 w_smi_data_output[6]
.sym 28728 i_smi_a3$SB_IO_IN
.sym 28729 w_smi_data_output[2]
.sym 28736 i_smi_a3$SB_IO_IN
.sym 28737 w_smi_data_output[4]
.sym 28738 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 28745 rx_09_fifo.rd_addr[0]
.sym 28746 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28750 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28754 w_rx_09_fifo_pulled_data[5]
.sym 28755 w_rx_09_fifo_pulled_data[21]
.sym 28756 smi_ctrl_ins.int_cnt_09[3]
.sym 28757 smi_ctrl_ins.int_cnt_09[4]
.sym 28760 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28761 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28762 w_rx_09_fifo_pulled_data[6]
.sym 28763 w_rx_09_fifo_pulled_data[22]
.sym 28764 smi_ctrl_ins.int_cnt_09[3]
.sym 28765 smi_ctrl_ins.int_cnt_09[4]
.sym 28766 w_rx_09_fifo_pulled_data[14]
.sym 28767 w_rx_09_fifo_pulled_data[30]
.sym 28768 smi_ctrl_ins.int_cnt_09[4]
.sym 28769 smi_ctrl_ins.int_cnt_09[3]
.sym 28771 rx_09_fifo.rd_addr[0]
.sym 28776 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 28777 rx_09_fifo.rd_addr[0]
.sym 28780 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 28781 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 28784 rx_09_fifo.rd_addr[3]
.sym 28785 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 28788 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 28789 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 28792 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 28793 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 28796 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 28797 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 28800 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 28801 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 28802 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28806 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28812 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 28813 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 28814 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 28820 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28821 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 28822 w_rx_09_fifo_pulled_data[13]
.sym 28823 w_rx_09_fifo_pulled_data[29]
.sym 28824 smi_ctrl_ins.int_cnt_09[4]
.sym 28825 smi_ctrl_ins.int_cnt_09[3]
.sym 28826 w_rx_09_fifo_pulled_data[15]
.sym 28827 w_rx_09_fifo_pulled_data[31]
.sym 28828 smi_ctrl_ins.int_cnt_09[4]
.sym 28829 smi_ctrl_ins.int_cnt_09[3]
.sym 28830 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 28834 rx_09_fifo.rd_addr_gray_wr[2]
.sym 28838 rx_09_fifo.rd_addr_gray_wr[1]
.sym 28854 rx_09_fifo.rd_addr_gray[2]
.sym 28862 rx_09_fifo.rd_addr_gray[1]
.sym 28895 io_pmod[2]$SB_IO_IN
.sym 28896 smi_ctrl_ins.int_cnt_09[3]
.sym 28897 smi_ctrl_ins.int_cnt_09[4]
.sym 28898 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[3]
.sym 28902 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 28906 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28910 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28914 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28918 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28925 rx_24_fifo.rd_addr[3]
.sym 28928 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 28929 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28932 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 28933 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 28936 rx_24_fifo.rd_addr[0]
.sym 28937 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 28938 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 28939 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 28940 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 28941 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 28944 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 28945 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28948 w_rx_24_fifo_pull
.sym 28949 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 28952 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28953 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28954 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 28955 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 28956 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 28957 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 28958 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[0]
.sym 28959 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[2]
.sym 28960 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 28961 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[3]
.sym 28964 rx_24_fifo.rd_addr[0]
.sym 28965 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 28968 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 28969 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 28970 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[0]
.sym 28971 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 28972 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[2]
.sym 28973 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 28974 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 28975 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 28976 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 28977 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 28978 w_rx_24_fifo_empty
.sym 28979 rx_24_fifo.empty_o_SB_LUT4_I0_I1[1]
.sym 28980 rx_24_fifo.empty_o_SB_LUT4_I0_I1[2]
.sym 28981 rx_24_fifo.empty_o_SB_LUT4_I0_I1[3]
.sym 28982 rx_24_fifo.wr_addr_gray_rd[5]
.sym 28987 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0]
.sym 28988 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[1]
.sym 28989 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[2]
.sym 28990 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[0]
.sym 28991 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 28992 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 28993 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[0]
.sym 28994 rx_24_fifo.wr_addr_gray_rd[0]
.sym 28998 rx_24_fifo.wr_addr_gray[6]
.sym 29006 rx_24_fifo.wr_addr_gray_rd[6]
.sym 29010 rx_24_fifo.wr_addr_gray_rd[7]
.sym 29014 rx_24_fifo.wr_addr[7]
.sym 29018 rx_24_fifo.wr_addr_gray[5]
.sym 29022 rx_24_fifo.wr_addr_gray_rd[1]
.sym 29026 rx_24_fifo.wr_addr_gray[0]
.sym 29036 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29037 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 29038 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 29039 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[3]
.sym 29040 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 29041 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[4]
.sym 29042 rx_24_fifo.wr_addr_gray[1]
.sym 29054 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 29055 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29056 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29057 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29058 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29062 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 29063 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29064 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29065 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 29068 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 29069 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[2]
.sym 29072 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 29073 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29074 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 29075 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 29076 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 29077 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 29078 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29082 lvds_rx_24_inst.r_push_SB_LUT4_I3_O[1]
.sym 29083 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
.sym 29084 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 29085 lvds_rx_24_inst.r_push_SB_LUT4_I3_I1[1]
.sym 29086 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 29114 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 29115 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 29116 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 29117 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 29134 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29139 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 29140 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 29141 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 29162 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 29166 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 29170 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29182 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 29218 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29222 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 29223 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29224 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 29225 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 29226 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 29227 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 29228 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 29229 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 29230 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[3]
.sym 29236 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 29237 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 29238 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 29239 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 29240 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 29241 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 29243 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29244 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29245 io_pmod[1]$SB_IO_IN
.sym 29246 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 29250 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[0]
.sym 29251 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[1]
.sym 29252 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[2]
.sym 29253 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_I2_O[3]
.sym 29254 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29255 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 29256 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29257 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 29260 rx_09_fifo.rd_addr[0]
.sym 29261 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29262 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29267 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 29268 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 29269 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 29270 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 29271 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 29272 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 29273 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.sym 29274 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[1]
.sym 29280 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29281 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29282 smi_ctrl_ins.r_fifo_09_pull
.sym 29288 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_1_D[2]
.sym 29289 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29292 io_pmod[1]$SB_IO_IN
.sym 29293 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 29296 rx_09_fifo.rd_addr[0]
.sym 29297 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 29298 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29299 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29300 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29301 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29303 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 29304 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 29305 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 29306 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 29307 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 29308 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 29309 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29312 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 29313 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29316 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 29317 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29318 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 29319 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 29320 rx_09_fifo.rd_addr[3]
.sym 29321 io_pmod[2]$SB_IO_IN
.sym 29324 i_smi_a3$SB_IO_IN
.sym 29325 w_smi_data_output[7]
.sym 29326 rx_09_fifo.wr_addr_gray_rd[2]
.sym 29330 rx_09_fifo.wr_addr_gray_rd[1]
.sym 29335 smi_ctrl_ins.r_fifo_09_pull_1
.sym 29336 io_pmod[2]$SB_IO_IN
.sym 29337 smi_ctrl_ins.r_fifo_09_pull
.sym 29338 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 29339 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 29340 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 29341 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 29348 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 29349 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 29360 smi_ctrl_ins.int_cnt_09[4]
.sym 29361 smi_ctrl_ins.int_cnt_09[3]
.sym 29369 smi_ctrl_ins.int_cnt_09[3]
.sym 29379 i_smi_a2$rename$0
.sym 29380 i_smi_a3$SB_IO_IN
.sym 29381 i_smi_a1$rename$0
.sym 29385 rx_24_fifo.rd_addr[0]
.sym 29394 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 29395 i_smi_a2$rename$0
.sym 29396 i_smi_a1$rename$0
.sym 29397 i_smi_a3$SB_IO_IN
.sym 29402 i_smi_a1$rename$0
.sym 29403 i_smi_a3$SB_IO_IN
.sym 29404 i_smi_a2$rename$0
.sym 29405 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 29406 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29411 rx_24_fifo.rd_addr[0]
.sym 29416 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[1]
.sym 29417 rx_24_fifo.rd_addr[0]
.sym 29420 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 29421 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29424 rx_24_fifo.rd_addr[3]
.sym 29425 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29428 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29429 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29432 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 29433 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29436 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_1_I3[1]
.sym 29437 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29440 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[1]
.sym 29441 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29442 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29443 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 29444 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_I3[2]
.sym 29445 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29447 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29448 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29449 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29450 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 29451 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[3]
.sym 29452 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29453 w_rx_24_fifo_pull
.sym 29454 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[0]
.sym 29455 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[1]
.sym 29456 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[2]
.sym 29457 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D_SB_LUT4_I3_O[3]
.sym 29460 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[3]
.sym 29461 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29462 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29463 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29464 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 29465 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29468 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[2]
.sym 29469 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_3_D_SB_LUT4_O_1_I0[3]
.sym 29472 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29473 rx_24_fifo.rd_addr[3]
.sym 29474 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 29475 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_2_D[0]
.sym 29476 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29477 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 29479 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 29480 rx_24_fifo.empty_o_SB_LUT4_I0_I1_SB_LUT4_O_2_I0[3]
.sym 29481 rx_24_fifo.rd_addr[3]
.sym 29485 rx_24_fifo.rd_en_i_SB_LUT4_I2_O
.sym 29498 rx_24_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 29538 w_tx_data_smi[0]
.sym 29539 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 29540 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29541 w_tx_data_io[0]
.sym 29542 w_tx_data_sys[0]
.sym 29543 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 29544 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 29545 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 29570 w_rx_24_fifo_full
.sym 29574 io_pmod[3]$SB_IO_IN
.sym 29586 w_rx_24_fifo_empty
.sym 29590 io_pmod[2]$SB_IO_IN
.sym 29602 rx_24_fifo.wr_addr_gray[2]
.sym 29606 rx_24_fifo.wr_addr_gray[3]
.sym 29610 rx_24_fifo.wr_addr_gray_rd[3]
.sym 29621 rx_24_fifo.rd_addr_gray_wr_r[2]
.sym 29622 rx_24_fifo.wr_addr_gray[4]
.sym 29626 rx_24_fifo.wr_addr_gray_rd[2]
.sym 29630 rx_24_fifo.wr_addr_gray_rd[4]
.sym 29663 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[1]
.sym 29664 io_pmod[3]$SB_IO_IN
.sym 29665 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 29670 rx_24_fifo.rd_addr_gray[1]
.sym 29678 rx_24_fifo.rd_addr_gray[4]
.sym 29686 rx_24_fifo.rd_addr_gray_wr[4]
.sym 29690 rx_24_fifo.rd_addr_gray_wr[1]
.sym 29730 rx_09_fifo.wr_addr[7]
.sym 29734 rx_09_fifo.wr_addr_gray_rd[5]
.sym 29738 rx_09_fifo.wr_addr_gray_rd[6]
.sym 29742 rx_09_fifo.wr_addr_gray_rd[4]
.sym 29754 rx_09_fifo.wr_addr_gray_rd[0]
.sym 29758 rx_09_fifo.wr_addr_gray_rd[7]
.sym 29764 i_smi_a3$SB_IO_IN
.sym 29765 w_smi_data_output[3]
.sym 29766 rx_09_fifo.rd_addr_gray[0]
.sym 29770 rx_09_fifo.rd_addr_gray_wr[4]
.sym 29778 rx_09_fifo.rd_addr_gray[4]
.sym 29782 rx_09_fifo.rd_addr_gray[5]
.sym 29790 rx_09_fifo.rd_addr_gray[6]
.sym 29794 rx_09_fifo.rd_addr_gray_wr[6]
.sym 29798 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 29802 rx_09_fifo.rd_addr_gray_wr[0]
.sym 29806 rx_09_fifo.rd_addr_gray[3]
.sym 29810 rx_09_fifo.rd_addr_gray_wr[7]
.sym 29814 rx_09_fifo.rd_addr_gray_wr[3]
.sym 29818 rx_09_fifo.rd_addr_gray_wr[5]
.sym 29823 rx_09_fifo.wr_addr[0]
.sym 29824 rx_09_fifo.wr_addr[1]
.sym 29825 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 29827 rx_09_fifo.wr_addr[0]
.sym 29832 rx_09_fifo.wr_addr[1]
.sym 29833 rx_09_fifo.wr_addr[0]
.sym 29836 rx_09_fifo.wr_addr[2]
.sym 29837 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 29840 rx_09_fifo.wr_addr[3]
.sym 29841 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 29844 rx_09_fifo.wr_addr[4]
.sym 29845 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 29848 rx_09_fifo.wr_addr[5]
.sym 29849 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 29852 rx_09_fifo.wr_addr[6]
.sym 29853 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 29856 rx_09_fifo.wr_addr[7]
.sym 29857 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 29858 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 29866 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 29870 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 29874 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 29878 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 29882 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 29888 rx_09_fifo.wr_addr[1]
.sym 29889 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 29891 rx_09_fifo.wr_addr[1]
.sym 29896 rx_09_fifo.wr_addr[2]
.sym 29897 rx_09_fifo.wr_addr[1]
.sym 29900 rx_09_fifo.wr_addr[3]
.sym 29901 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 29904 rx_09_fifo.wr_addr[4]
.sym 29905 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 29908 rx_09_fifo.wr_addr[5]
.sym 29909 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 29912 rx_09_fifo.wr_addr[6]
.sym 29913 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 29916 rx_09_fifo.wr_addr[7]
.sym 29917 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 29918 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 29919 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 29920 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[6]
.sym 29921 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 29942 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 29954 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 29959 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29960 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 29961 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29964 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29965 rx_24_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29967 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29968 spi_if_ins.state_if[0]
.sym 29969 spi_if_ins.state_if[1]
.sym 29970 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29971 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29972 spi_if_ins.state_if[0]
.sym 29973 spi_if_ins.state_if[1]
.sym 29977 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29984 spi_if_ins.state_if[0]
.sym 29985 spi_if_ins.state_if[1]
.sym 30001 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 30012 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30013 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30018 w_cs[0]
.sym 30019 w_cs[2]
.sym 30020 w_cs[3]
.sym 30021 w_cs[1]
.sym 30022 r_tx_data[4]
.sym 30026 r_tx_data[6]
.sym 30030 r_tx_data[3]
.sym 30034 r_tx_data[0]
.sym 30038 w_cs[0]
.sym 30039 w_cs[1]
.sym 30040 w_cs[2]
.sym 30041 w_cs[3]
.sym 30042 w_cs[0]
.sym 30043 w_cs[1]
.sym 30044 w_cs[3]
.sym 30045 w_cs[2]
.sym 30046 r_tx_data[1]
.sym 30052 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30053 w_tx_data_io[6]
.sym 30054 w_tx_data_smi[1]
.sym 30055 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30056 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30057 w_tx_data_io[1]
.sym 30058 w_tx_data_smi[2]
.sym 30059 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30060 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30061 w_tx_data_io[2]
.sym 30063 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30064 w_tx_data_io[7]
.sym 30065 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30068 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30069 sys_ctrl_ins.o_data_out_SB_LUT4_I0_I2[1]
.sym 30070 w_tx_data_smi[3]
.sym 30071 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30072 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30073 w_tx_data_io[3]
.sym 30075 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30076 w_tx_data_io[5]
.sym 30077 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30080 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30081 w_tx_data_io[4]
.sym 30082 w_rx_data[3]
.sym 30087 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30088 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[1]
.sym 30089 w_cs[2]
.sym 30102 w_rx_data[2]
.sym 30125 w_cs[0]
.sym 30130 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30142 w_ioc[4]
.sym 30143 w_cs[0]
.sym 30144 w_fetch
.sym 30145 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30146 rx_24_fifo.rd_addr_gray[3]
.sym 30154 rx_24_fifo.rd_addr_gray[2]
.sym 30158 rx_24_fifo.rd_addr_gray_wr[3]
.sym 30174 rx_24_fifo.rd_addr_gray_wr[2]
.sym 30182 i_button_SB_LUT4_I3_O[1]
.sym 30213 r_counter[0]
.sym 30250 rx_09_fifo.wr_addr_gray[0]
.sym 30258 rx_09_fifo.wr_addr_gray[6]
.sym 30262 rx_09_fifo.wr_addr_gray[4]
.sym 30274 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30286 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 30290 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 30302 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 30308 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 30309 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 30312 rx_09_fifo.wr_addr[0]
.sym 30313 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 30316 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[1]
.sym 30317 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 30318 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30325 rx_09_fifo.wr_addr[0]
.sym 30326 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 30336 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 30337 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 30344 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 30345 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[4]
.sym 30346 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30347 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 30348 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 30349 rx_09_fifo.rd_addr_gray_wr_r[1]
.sym 30350 rx_09_fifo.wr_addr_gray[5]
.sym 30356 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[5]
.sym 30357 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[6]
.sym 30358 rx_09_fifo.wr_addr_gray[2]
.sym 30362 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 30363 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 30364 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 30365 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 30366 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[1]
.sym 30367 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 30368 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 30369 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 30372 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[2]
.sym 30373 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[3]
.sym 30374 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 30375 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30376 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 30377 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 30378 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30382 io_pmod[0]$SB_IO_IN
.sym 30383 rx_09_fifo.wr_addr_SB_DFFESR_Q_D[7]
.sym 30384 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 30385 io_pmod[3]$SB_IO_IN
.sym 30394 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[0]
.sym 30395 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[1]
.sym 30396 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[2]
.sym 30397 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D_SB_LUT4_I3_O[3]
.sym 30398 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_2_D[3]
.sym 30406 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 30407 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 30408 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 30409 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 30414 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 30415 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 30416 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[5]
.sym 30417 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 30419 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 30420 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 30421 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 30422 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 30423 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 30424 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 30425 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 30426 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 30427 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 30428 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[4]
.sym 30429 io_pmod[0]$SB_IO_IN
.sym 30430 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 30431 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 30432 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 30433 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 30438 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30446 spi_if_ins.state_if[0]
.sym 30447 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30448 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30449 spi_if_ins.state_if[1]
.sym 30453 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30457 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30462 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30463 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30464 spi_if_ins.state_if[0]
.sym 30465 spi_if_ins.state_if[1]
.sym 30467 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30468 spi_if_ins.state_if[1]
.sym 30469 spi_if_ins.state_if[0]
.sym 30474 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30475 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30476 spi_if_ins.state_if[0]
.sym 30477 spi_if_ins.state_if[1]
.sym 30479 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30480 spi_if_ins.state_if[0]
.sym 30481 spi_if_ins.state_if[1]
.sym 30484 w_rx_24_fifo_empty
.sym 30485 io_pmod[2]$SB_IO_IN
.sym 30486 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 30494 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30495 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30496 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 30497 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30500 spi_if_ins.w_rx_data[5]
.sym 30501 spi_if_ins.w_rx_data[6]
.sym 30508 spi_if_ins.w_rx_data[5]
.sym 30509 spi_if_ins.w_rx_data[6]
.sym 30512 spi_if_ins.w_rx_data[5]
.sym 30513 spi_if_ins.w_rx_data[6]
.sym 30519 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30520 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30521 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30524 spi_if_ins.w_rx_data[6]
.sym 30525 spi_if_ins.w_rx_data[5]
.sym 30528 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30529 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30534 spi_if_ins.w_rx_data[4]
.sym 30545 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 30546 w_cs[1]
.sym 30547 w_cs[2]
.sym 30548 w_cs[3]
.sym 30549 w_cs[0]
.sym 30550 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 30554 w_cs[0]
.sym 30555 w_cs[1]
.sym 30556 w_cs[2]
.sym 30557 w_cs[3]
.sym 30566 r_tx_data[5]
.sym 30574 r_tx_data[7]
.sym 30579 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 30580 w_cs[1]
.sym 30581 w_fetch
.sym 30582 r_tx_data[2]
.sym 30596 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[0]
.sym 30597 w_ioc[0]
.sym 30598 spi_if_ins.w_rx_data[0]
.sym 30602 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 30603 w_ioc[1]
.sym 30604 w_ioc[4]
.sym 30605 w_fetch
.sym 30606 spi_if_ins.w_rx_data[3]
.sym 30610 spi_if_ins.w_rx_data[1]
.sym 30614 i_button_SB_LUT4_I3_O[1]
.sym 30615 io_ctrl_ins.pmod_dir_state[3]
.sym 30616 i_button_SB_LUT4_I3_I2[1]
.sym 30617 io_ctrl_ins.o_pmod[3]
.sym 30618 spi_if_ins.w_rx_data[2]
.sym 30624 w_ioc[2]
.sym 30625 w_ioc[3]
.sym 30627 w_fetch
.sym 30628 w_load
.sym 30629 w_cs[1]
.sym 30630 i_button_SB_LUT4_I3_O[1]
.sym 30631 io_ctrl_ins.pmod_dir_state[2]
.sym 30632 i_button_SB_LUT4_I3_I2[1]
.sym 30633 io_ctrl_ins.o_pmod[2]
.sym 30634 w_ioc[1]
.sym 30635 w_ioc[4]
.sym 30636 w_ioc[3]
.sym 30637 w_ioc[0]
.sym 30638 $PACKER_VCC_NET
.sym 30642 w_ioc[1]
.sym 30643 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 30644 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 30645 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[3]
.sym 30646 w_fetch
.sym 30647 w_load
.sym 30648 i_button_SB_LUT4_I3_I2[1]
.sym 30649 w_cs[0]
.sym 30650 w_ioc[4]
.sym 30651 w_ioc[1]
.sym 30652 w_ioc[0]
.sym 30653 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 30655 i_button_SB_LUT4_I3_I2[1]
.sym 30656 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 30657 i_button_SB_LUT4_I3_O[1]
.sym 30673 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 30674 o_shdn_tx_lna$SB_IO_OUT
.sym 30675 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 30676 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 30677 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 30680 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[0]
.sym 30681 io_ctrl_ins.rf_mode[0]
.sym 30736 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 30737 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 30760 i_smi_a3$SB_IO_IN
.sym 30761 w_smi_data_output[5]
.sym 30790 rx_09_fifo.wr_addr_gray[3]
.sym 30794 i_sck$SB_IO_IN
.sym 30802 rx_09_fifo.wr_addr_gray_rd[3]
.sym 30818 spi_if_ins.spi.SCKr[1]
.sym 30826 rx_09_fifo.wr_addr_gray[1]
.sym 30834 spi_if_ins.spi.SCKr[0]
.sym 30840 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 30841 io_pmod[0]$SB_IO_IN
.sym 30851 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30855 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 30856 $PACKER_VCC_NET
.sym 30859 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30860 $PACKER_VCC_NET
.sym 30861 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30865 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30867 spi_if_ins.spi.SCKr[2]
.sym 30868 spi_if_ins.spi.SCKr[1]
.sym 30869 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30870 spi_if_ins.spi.SCKr[2]
.sym 30871 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30872 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30873 spi_if_ins.spi.SCKr[1]
.sym 30875 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 30876 $PACKER_VCC_NET
.sym 30877 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30881 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30883 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 30884 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 30885 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30886 spi_if_ins.r_tx_byte[7]
.sym 30890 spi_if_ins.spi.r_tx_byte[3]
.sym 30891 spi_if_ins.spi.r_tx_byte[7]
.sym 30892 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30893 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30894 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30895 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30896 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 30897 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 30898 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 30899 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30900 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 30901 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30902 spi_if_ins.spi.r_tx_byte[2]
.sym 30903 spi_if_ins.spi.r_tx_byte[6]
.sym 30904 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30905 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30907 spi_if_ins.spi.r_tx_byte[1]
.sym 30908 spi_if_ins.spi.r_tx_byte[5]
.sym 30909 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30911 spi_if_ins.spi.r_tx_byte[0]
.sym 30912 spi_if_ins.spi.r_tx_byte[4]
.sym 30913 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30918 spi_if_ins.r_tx_byte[1]
.sym 30922 spi_if_ins.r_tx_byte[2]
.sym 30926 spi_if_ins.r_tx_byte[4]
.sym 30930 spi_if_ins.r_tx_byte[0]
.sym 30934 spi_if_ins.r_tx_byte[6]
.sym 30938 spi_if_ins.r_tx_byte[5]
.sym 30942 spi_if_ins.r_tx_byte[3]
.sym 30950 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30964 i_ss$SB_IO_IN
.sym 30965 spi_if_ins.r_tx_data_valid
.sym 30978 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30986 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30990 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31006 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31010 spi_if_ins.spi.r_rx_byte[7]
.sym 31014 spi_if_ins.spi.r_rx_byte[5]
.sym 31021 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 31022 spi_if_ins.spi.r_rx_byte[4]
.sym 31026 spi_if_ins.spi.r_rx_byte[6]
.sym 31034 spi_if_ins.spi.r_rx_byte[1]
.sym 31038 spi_if_ins.spi.r_rx_byte[0]
.sym 31042 spi_if_ins.w_rx_data[6]
.sym 31046 spi_if_ins.w_rx_data[4]
.sym 31054 spi_if_ins.w_rx_data[5]
.sym 31066 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 31074 w_ioc[1]
.sym 31075 w_ioc[4]
.sym 31076 w_ioc[3]
.sym 31077 w_ioc[2]
.sym 31079 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 31080 i_button_SB_LUT4_I3_I2[2]
.sym 31081 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 31082 spi_if_ins.w_rx_data[0]
.sym 31086 spi_if_ins.w_rx_data[1]
.sym 31090 w_ioc[4]
.sym 31091 w_ioc[3]
.sym 31092 w_ioc[1]
.sym 31093 w_ioc[2]
.sym 31097 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[3]
.sym 31098 spi_if_ins.w_rx_data[3]
.sym 31102 spi_if_ins.w_rx_data[2]
.sym 31106 i_button_SB_LUT4_I3_O[1]
.sym 31107 io_ctrl_ins.pmod_dir_state[4]
.sym 31108 i_button_SB_LUT4_I3_I2[1]
.sym 31109 io_ctrl_ins.o_pmod[4]
.sym 31110 w_rx_data[6]
.sym 31114 w_ioc[0]
.sym 31115 w_ioc[4]
.sym 31116 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31117 w_ioc[1]
.sym 31118 w_rx_data[4]
.sym 31124 w_ioc[0]
.sym 31125 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[0]
.sym 31126 w_rx_data[3]
.sym 31130 w_rx_data[1]
.sym 31134 i_button_SB_LUT4_I3_O[1]
.sym 31135 io_ctrl_ins.pmod_dir_state[1]
.sym 31136 i_button_SB_LUT4_I3_I2[1]
.sym 31137 io_ctrl_ins.o_pmod[1]
.sym 31139 w_ioc[0]
.sym 31140 w_ioc[4]
.sym 31141 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_1_O[0]
.sym 31142 w_rx_data[0]
.sym 31148 i_button_SB_LUT4_I3_I2[1]
.sym 31149 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31150 w_rx_data[7]
.sym 31154 w_rx_data[5]
.sym 31160 w_ioc[2]
.sym 31161 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 31162 i_button_SB_LUT4_I3_O[1]
.sym 31163 io_ctrl_ins.pmod_dir_state[0]
.sym 31164 i_button_SB_LUT4_I3_I2[1]
.sym 31165 io_ctrl_ins.o_pmod[0]
.sym 31166 w_rx_data[2]
.sym 31172 i_button_SB_LUT4_I3_O[1]
.sym 31173 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31174 w_rx_data[0]
.sym 31178 w_rx_data[1]
.sym 31182 w_rx_data[3]
.sym 31186 w_rx_data[2]
.sym 31192 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 31193 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 31195 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[0]
.sym 31196 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 31197 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 31198 w_rx_data[4]
.sym 31202 w_rx_data[0]
.sym 31210 w_rx_data[1]
.sym 31222 w_rx_data[4]
.sym 31299 sys_ctrl_ins.reset_count[0]
.sym 31304 sys_ctrl_ins.reset_count[1]
.sym 31306 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31308 sys_ctrl_ins.reset_count[2]
.sym 31309 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31310 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31312 sys_ctrl_ins.reset_count[3]
.sym 31313 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 31317 sys_ctrl_ins.reset_count[0]
.sym 31318 sys_ctrl_ins.reset_count[3]
.sym 31319 sys_ctrl_ins.reset_count[1]
.sym 31320 sys_ctrl_ins.reset_count[2]
.sym 31321 sys_ctrl_ins.reset_count[0]
.sym 31324 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31325 sys_ctrl_ins.reset_cmd
.sym 31326 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 31328 sys_ctrl_ins.reset_count[1]
.sym 31329 sys_ctrl_ins.reset_count[0]
.sym 31365 sys_ctrl_ins.reset_cmd
.sym 31382 $PACKER_GND_NET
.sym 31395 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31400 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31404 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31405 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 31413 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31424 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31425 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31434 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31439 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31440 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31441 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31443 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31444 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31445 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31458 spi_if_ins.spi.r2_rx_done
.sym 31474 spi_if_ins.spi.r_rx_done
.sym 31480 spi_if_ins.spi.r3_rx_done
.sym 31481 spi_if_ins.spi.r2_rx_done
.sym 31490 i_mosi$SB_IO_IN
.sym 31494 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31498 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31502 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31506 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31510 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31516 i_ss$SB_IO_IN
.sym 31517 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31518 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31522 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31526 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31530 i_mosi$SB_IO_IN
.sym 31542 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31570 spi_if_ins.spi.r_rx_byte[2]
.sym 31578 spi_if_ins.spi.r_rx_byte[3]
.sym 31602 w_rx_data[0]
.sym 31610 w_rx_data[1]
.sym 31618 i_config[1]$SB_IO_IN
.sym 31619 i_button_SB_LUT4_I3_I2[2]
.sym 31620 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[2]
.sym 31621 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I0_O[3]
.sym 31622 o_led0$SB_IO_OUT
.sym 31623 i_button_SB_LUT4_I3_I2[2]
.sym 31624 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[2]
.sym 31625 io_ctrl_ins.mixer_en_state_SB_LUT4_I0_O[3]
.sym 31631 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 31632 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 31633 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[3]
.sym 31636 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[0]
.sym 31637 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3_SB_LUT4_I3_O[1]
.sym 31638 o_led1$SB_IO_OUT
.sym 31639 i_button_SB_LUT4_I3_I2[2]
.sym 31640 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 31641 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 31642 i_config[0]$SB_IO_IN
.sym 31643 i_button_SB_LUT4_I3_I2[2]
.sym 31644 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[2]
.sym 31645 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_O[3]
.sym 31650 io_ctrl_ins.o_pmod[5]
.sym 31651 i_button_SB_LUT4_I3_I2[1]
.sym 31652 i_button_SB_LUT4_I3_I2[2]
.sym 31653 i_config[2]$SB_IO_IN
.sym 31654 o_tr_vc2$SB_IO_OUT
.sym 31655 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31656 w_ioc[2]
.sym 31657 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 31658 i_button_SB_LUT4_I3_I2[0]
.sym 31659 i_button_SB_LUT4_I3_I2[1]
.sym 31660 i_button_SB_LUT4_I3_I2[2]
.sym 31661 i_button$SB_IO_IN
.sym 31662 o_tr_vc1_b$SB_IO_OUT
.sym 31663 io_ctrl_ins.rf_mode[2]
.sym 31664 w_ioc[2]
.sym 31665 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 31666 w_rx_data[7]
.sym 31670 io_ctrl_ins.debug_mode[1]
.sym 31671 o_shdn_rx_lna$SB_IO_OUT
.sym 31672 w_ioc[2]
.sym 31673 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 31674 w_rx_data[5]
.sym 31678 io_ctrl_ins.mixer_en_state
.sym 31679 io_ctrl_ins.debug_mode[0]
.sym 31680 w_ioc[2]
.sym 31681 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I0_I3[1]
.sym 31684 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 31685 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 31690 io_ctrl_ins.debug_mode[0]
.sym 31691 io_ctrl_ins.rf_mode[2]
.sym 31692 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31693 io_ctrl_ins.debug_mode[1]
.sym 31698 w_rx_data[4]
.sym 31702 w_rx_data[6]
.sym 31706 w_rx_data[3]
.sym 31712 io_ctrl_ins.debug_mode[0]
.sym 31713 io_ctrl_ins.debug_mode[1]
.sym 31718 w_rx_data[0]
.sym 31722 w_rx_data[2]
.sym 31730 w_rx_data[1]
.sym 31754 io_ctrl_ins.rf_pin_state[0]
.sym 31755 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31756 io_ctrl_ins.rf_mode[2]
.sym 31757 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31763 io_ctrl_ins.rf_pin_state[1]
.sym 31764 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31765 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31770 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31771 io_ctrl_ins.rf_mode[2]
.sym 31772 io_ctrl_ins.rf_pin_state[2]
.sym 31773 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31797 i_ss$SB_IO_IN
.sym 31911 spi_if_ins.r_tx_byte[7]
.sym 31912 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31913 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 32103 i_button_SB_LUT4_I3_I2[2]
.sym 32104 i_config[3]$SB_IO_IN
.sym 32105 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 32134 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[0]
.sym 32135 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 32136 i_button_SB_LUT4_I3_O[1]
.sym 32137 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[3]
.sym 32142 io_ctrl_ins.o_pmod[6]
.sym 32143 o_rx_h_tx_l_b$SB_IO_OUT
.sym 32144 w_ioc[0]
.sym 32145 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_I3[0]
.sym 32150 w_rx_data[6]
.sym 32155 io_ctrl_ins.pmod_dir_state[6]
.sym 32156 i_button_SB_LUT4_I3_O[1]
.sym 32157 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 32174 w_rx_data[7]
.sym 32178 w_rx_data[5]
.sym 32195 io_ctrl_ins.rf_pin_state[7]
.sym 32196 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32197 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32198 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32199 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32200 io_ctrl_ins.rf_mode[0]
.sym 32201 io_ctrl_ins.rf_mode[2]
.sym 32207 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32208 io_ctrl_ins.rf_pin_state[6]
.sym 32209 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32212 io_ctrl_ins.rf_mode[0]
.sym 32213 io_ctrl_ins.rf_mode[2]
.sym 32214 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32215 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32216 io_ctrl_ins.rf_pin_state[5]
.sym 32217 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32218 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 32219 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32220 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 32221 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32222 io_ctrl_ins.rf_pin_state[3]
.sym 32223 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 32224 io_ctrl_ins.rf_mode[2]
.sym 32225 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 32421 i_smi_a3$SB_IO_IN
.sym 32501 $io_pmod[7]$iobuf_i
.sym 32504 io_pmod_SB_DFFNESR_Q_E_SB_LUT4_O_I1[2]
.sym 32505 i_smi_soe_se$rename$0
.sym 32680 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 32681 o_rx_h_tx_l$SB_IO_OUT
.sym 32684 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 32685 o_tr_vc1$SB_IO_OUT
.sym 32686 i_button_SB_LUT4_I3_O[0]
.sym 32687 i_button_SB_LUT4_I3_O[1]
.sym 32688 i_button_SB_LUT4_I3_O[2]
.sym 32689 i_button_SB_LUT4_I3_O[3]
.sym 32694 io_ctrl_ins.pmod_dir_state[5]
.sym 32695 i_button_SB_LUT4_I3_O[1]
.sym 32696 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 32697 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
