Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date             : Tue Feb  4 17:59:36 2020
| Host             : LAPTOP-OEOHUQ1P running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.035        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.878        |
| Device Static (W)        | 0.157        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.5         |
| Junction Temperature (C) | 48.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.123 |       13 |       --- |             --- |
| Slice Logic              |     0.017 |    50561 |       --- |             --- |
|   LUT as Logic           |     0.015 |    16270 |     53200 |           30.58 |
|   Register               |     0.001 |    24085 |    106400 |           22.64 |
|   CARRY4                 |    <0.001 |      656 |     13300 |            4.93 |
|   LUT as Shift Register  |    <0.001 |     1724 |     17400 |            9.91 |
|   F7/F8 Muxes            |    <0.001 |     1161 |     53200 |            2.18 |
|   LUT as Distributed RAM |    <0.001 |       86 |     17400 |            0.49 |
|   Others                 |     0.000 |     2941 |       --- |             --- |
| Signals                  |     0.022 |    34569 |       --- |             --- |
| Block RAM                |     0.020 |       28 |       140 |           20.00 |
| MMCM                     |     0.192 |        2 |         4 |           50.00 |
| I/O                      |     0.088 |       23 |       125 |           18.40 |
| PS7                      |     1.416 |        1 |       --- |             --- |
| Static Power             |     0.157 |          |           |                 |
| Total                    |     2.035 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.210 |       0.191 |      0.019 |
| Vccaux    |       1.800 |     0.146 |       0.129 |      0.017 |
| Vcco33    |       3.300 |     0.012 |       0.011 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.769 |       0.735 |      0.034 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                            | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------+
| MIPI_D_PHY_RX_0_RxByteClkHS                                                                | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK                             |            19.0 |
| clk_fpga_0                                                                                 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                         |            10.0 |
| clk_out1_system_clk_wiz_0_0                                                                | system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0                               |            20.0 |
| clk_out2_system_clk_wiz_0_0                                                                | system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0                               |             6.7 |
| clk_out3_system_clk_wiz_0_0                                                                | system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0                               |             5.0 |
| clk_wiz_1_pxl_clk_5x                                                                       | system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/pxl_clk_5x                     |             1.3 |
| clkfbout_system_clk_wiz_0_0                                                                | system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0                               |            10.0 |
| clkfbout_system_video_dynclk_0                                                             | system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_system_video_dynclk_0 |            50.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs              |            33.0 |
| dphy_hs_clock_p                                                                            | dphy_hs_clock_clk_p                                                               |             4.8 |
| pixel_dynclk                                                                               | system_i/DVIClocking_0/U0/PixelClk                                                |             6.7 |
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                  | Power (W) |
+-------------------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                                        |     1.878 |
|   cam_gpio_tri_iobuf_0                                                                                |     0.006 |
|   cam_iic_scl_iobuf                                                                                   |     0.006 |
|   cam_iic_sda_iobuf                                                                                   |     0.006 |
|   dbg_hub                                                                                             |     0.003 |
|     inst                                                                                              |     0.003 |
|       BSCANID.u_xsdbm_id                                                                              |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                                          |     0.003 |
|           U_ICON_INTERFACE                                                                            |     0.002 |
|             U_CMD1                                                                                    |    <0.001 |
|             U_CMD2                                                                                    |    <0.001 |
|             U_CMD3                                                                                    |    <0.001 |
|             U_CMD4                                                                                    |    <0.001 |
|             U_CMD5                                                                                    |    <0.001 |
|             U_CMD6_RD                                                                                 |    <0.001 |
|               U_RD_FIFO                                                                               |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                 |    <0.001 |
|                   inst_fifo_gen                                                                       |    <0.001 |
|                     gconvfifo.rf                                                                      |    <0.001 |
|                       grf.rf                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                           gr1.gr1_int.rfwft                                                           |    <0.001 |
|                           gras.rsts                                                                   |    <0.001 |
|                           grhf.rhf                                                                    |    <0.001 |
|                           rpntr                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                           gwas.wsts                                                                   |    <0.001 |
|                           gwhf.whf                                                                    |    <0.001 |
|                           wpntr                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                         |    <0.001 |
|                           gdm.dm_gen.dm                                                               |    <0.001 |
|                             RAM_reg_0_15_0_5                                                          |    <0.001 |
|                             RAM_reg_0_15_12_15                                                        |    <0.001 |
|                             RAM_reg_0_15_6_11                                                         |    <0.001 |
|                         rstblk                                                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |    <0.001 |
|             U_CMD6_WR                                                                                 |    <0.001 |
|               U_WR_FIFO                                                                               |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                 |    <0.001 |
|                   inst_fifo_gen                                                                       |    <0.001 |
|                     gconvfifo.rf                                                                      |    <0.001 |
|                       grf.rf                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                        |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                           gras.rsts                                                                   |    <0.001 |
|                           grhf.rhf                                                                    |    <0.001 |
|                           rpntr                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                           gwas.wsts                                                                   |    <0.001 |
|                           gwhf.whf                                                                    |    <0.001 |
|                           wpntr                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                         |    <0.001 |
|                           gdm.dm_gen.dm                                                               |    <0.001 |
|                             RAM_reg_0_15_0_5                                                          |    <0.001 |
|                             RAM_reg_0_15_12_15                                                        |    <0.001 |
|                             RAM_reg_0_15_6_11                                                         |    <0.001 |
|                         rstblk                                                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                    |    <0.001 |
|             U_CMD7_CTL                                                                                |    <0.001 |
|             U_CMD7_STAT                                                                               |    <0.001 |
|             U_STATIC_STATUS                                                                           |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                   |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                              |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                       |    <0.001 |
|             U_RD_ABORT_FLAG                                                                           |    <0.001 |
|             U_RD_REQ_FLAG                                                                             |    <0.001 |
|             U_TIMER                                                                                   |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                               |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                                          |    <0.001 |
|         CORE_XSDB.U_ICON                                                                              |    <0.001 |
|           U_CMD                                                                                       |    <0.001 |
|           U_STAT                                                                                      |    <0.001 |
|           U_SYNC                                                                                      |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                 |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                               |    <0.001 |
|   system_i                                                                                            |     1.858 |
|     AXI_BayerToRGB_1                                                                                  |     0.002 |
|       U0                                                                                              |     0.002 |
|         LineBufferInst                                                                                |    <0.001 |
|     AXI_GammaCorrection_0                                                                             |     0.001 |
|       U0                                                                                              |     0.001 |
|         GammaStorageCoefsGeneration[0].StoredGammaCoefsInst                                           |    <0.001 |
|         GammaStorageCoefsGeneration[1].StoredGammaCoefsInst                                           |    <0.001 |
|         GammaStorageCoefsGeneration[2].StoredGammaCoefsInst                                           |    <0.001 |
|     DVIClocking_0                                                                                     |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         SyncLockedOut                                                                                 |    <0.001 |
|           SyncAsyncx                                                                                  |    <0.001 |
|     MIPI_CSI_2_RX_0                                                                                   |     0.098 |
|       U0                                                                                              |     0.098 |
|         MIPI_CSI2_Rx_inst                                                                             |     0.098 |
|           GenerateDebug.ILARxClk                                                                      |     0.017 |
|             U0                                                                                        |     0.017 |
|               ila_core_inst                                                                           |     0.017 |
|                 ila_trace_memory_inst                                                                 |     0.001 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                            |     0.001 |
|                     inst_blk_mem_gen                                                                  |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                            |     0.001 |
|                         valid.cstr                                                                    |     0.001 |
|                           ramloop[0].ram.r                                                            |    <0.001 |
|                             prim_noinit.ram                                                           |    <0.001 |
|                           ramloop[1].ram.r                                                            |    <0.001 |
|                             prim_noinit.ram                                                           |    <0.001 |
|                           ramloop[2].ram.r                                                            |    <0.001 |
|                             prim_noinit.ram                                                           |    <0.001 |
|                 u_ila_cap_ctrl                                                                        |    <0.001 |
|                   U_CDONE                                                                             |    <0.001 |
|                   U_NS0                                                                               |    <0.001 |
|                   U_NS1                                                                               |    <0.001 |
|                   u_cap_addrgen                                                                       |    <0.001 |
|                     U_CMPRESET                                                                        |    <0.001 |
|                     u_cap_sample_counter                                                              |    <0.001 |
|                       U_SCE                                                                           |    <0.001 |
|                       U_SCMPCE                                                                        |    <0.001 |
|                       U_SCRST                                                                         |    <0.001 |
|                       u_scnt_cmp                                                                      |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                           DUT                                                                         |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                     u_cap_window_counter                                                              |    <0.001 |
|                       U_WCE                                                                           |    <0.001 |
|                       U_WHCMPCE                                                                       |    <0.001 |
|                       U_WLCMPCE                                                                       |    <0.001 |
|                       u_wcnt_hcmp                                                                     |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                           DUT                                                                         |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                       u_wcnt_lcmp                                                                     |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                           DUT                                                                         |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                 u_ila_regs                                                                            |     0.011 |
|                   MU_SRL[0].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[10].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[11].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[12].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[13].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[14].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[15].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[16].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[17].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[18].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[19].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[1].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[20].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[21].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[22].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[23].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[24].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[25].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[26].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[27].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[2].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[3].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[4].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[5].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[6].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[7].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[8].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[9].mu_srl_reg                                                                |    <0.001 |
|                   STRG_QUAL.qual_strg_srl_reg                                                         |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                                                |    <0.001 |
|                   U_XSDB_SLAVE                                                                        |     0.002 |
|                   reg_15                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_16                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_17                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_18                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_19                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_1a                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_6                                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_7                                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_8                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_80                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_81                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_82                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_83                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_84                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_85                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_887                                                                             |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_88d                                                                             |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_890                                                                             |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_9                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_srl_fff                                                                         |    <0.001 |
|                   reg_stream_ffd                                                                      |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_stream_ffe                                                                      |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                 u_ila_reset_ctrl                                                                      |    <0.001 |
|                   arm_detection_inst                                                                  |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                                          |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                                         |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                                         |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                                        |    <0.001 |
|                   halt_detection_inst                                                                 |    <0.001 |
|                 u_trig                                                                                |     0.002 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                       DUT                                                                             |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                   STRG_QUAL.U_STRG_QUAL                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                       DUT                                                                             |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                   U_TM                                                                                |     0.002 |
|                     N_DDR_MODE.G_NMU[0].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[10].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[11].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[12].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[13].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[14].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[15].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[16].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[17].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[18].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[19].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[20].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[21].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[22].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[23].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[24].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[25].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[26].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[27].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[2].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[3].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[4].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[5].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[6].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[7].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[8].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[9].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                 xsdb_memory_read_inst                                                                 |    <0.001 |
|           GenerateDebug.ILAVidClk                                                                     |     0.049 |
|             U0                                                                                        |     0.049 |
|               ila_core_inst                                                                           |     0.049 |
|                 ila_trace_memory_inst                                                                 |     0.012 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                            |     0.012 |
|                     inst_blk_mem_gen                                                                  |     0.012 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                            |     0.012 |
|                         valid.cstr                                                                    |     0.012 |
|                           ramloop[0].ram.r                                                            |    <0.001 |
|                             prim_noinit.ram                                                           |    <0.001 |
|                           ramloop[10].ram.r                                                           |    <0.001 |
|                             prim_noinit.ram                                                           |    <0.001 |
|                           ramloop[11].ram.r                                                           |    <0.001 |
|                             prim_noinit.ram                                                           |    <0.001 |
|                           ramloop[12].ram.r                                                           |    <0.001 |
|                             prim_noinit.ram                                                           |    <0.001 |
|                           ramloop[1].ram.r                                                            |    <0.001 |
|                             prim_noinit.ram                                                           |    <0.001 |
|                           ramloop[2].ram.r                                                            |    <0.001 |
|                             prim_noinit.ram                                                           |    <0.001 |
|                           ramloop[3].ram.r                                                            |     0.001 |
|                             prim_noinit.ram                                                           |     0.001 |
|                           ramloop[4].ram.r                                                            |     0.001 |
|                             prim_noinit.ram                                                           |     0.001 |
|                           ramloop[5].ram.r                                                            |    <0.001 |
|                             prim_noinit.ram                                                           |    <0.001 |
|                           ramloop[6].ram.r                                                            |    <0.001 |
|                             prim_noinit.ram                                                           |    <0.001 |
|                           ramloop[7].ram.r                                                            |    <0.001 |
|                             prim_noinit.ram                                                           |    <0.001 |
|                           ramloop[8].ram.r                                                            |    <0.001 |
|                             prim_noinit.ram                                                           |    <0.001 |
|                           ramloop[9].ram.r                                                            |    <0.001 |
|                             prim_noinit.ram                                                           |    <0.001 |
|                 u_ila_cap_ctrl                                                                        |     0.001 |
|                   U_CDONE                                                                             |    <0.001 |
|                   U_NS0                                                                               |    <0.001 |
|                   U_NS1                                                                               |    <0.001 |
|                   u_cap_addrgen                                                                       |     0.001 |
|                     U_CMPRESET                                                                        |    <0.001 |
|                     u_cap_sample_counter                                                              |    <0.001 |
|                       U_SCE                                                                           |    <0.001 |
|                       U_SCMPCE                                                                        |    <0.001 |
|                       U_SCRST                                                                         |    <0.001 |
|                       u_scnt_cmp                                                                      |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                           DUT                                                                         |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                     u_cap_window_counter                                                              |    <0.001 |
|                       U_WCE                                                                           |    <0.001 |
|                       U_WHCMPCE                                                                       |    <0.001 |
|                       U_WLCMPCE                                                                       |    <0.001 |
|                       u_wcnt_hcmp                                                                     |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                           DUT                                                                         |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                       u_wcnt_lcmp                                                                     |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                           DUT                                                                         |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                 u_ila_regs                                                                            |     0.021 |
|                   MU_SRL[0].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[10].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[11].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[12].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[13].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[14].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[15].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[16].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[17].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[18].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[19].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[1].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[20].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[21].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[22].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[23].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[24].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[25].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[26].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[27].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[28].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[29].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[2].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[30].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[31].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[32].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[33].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[34].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[35].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[36].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[37].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[38].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[39].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[3].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[40].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[41].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[42].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[43].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[44].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[45].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[46].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[47].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[48].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[49].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[4].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[50].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[51].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[52].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[53].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[54].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[55].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[56].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[57].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[58].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[59].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[5].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[60].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[61].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[62].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[63].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[64].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[65].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[66].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[67].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[68].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[69].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[6].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[70].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[71].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[7].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[8].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[9].mu_srl_reg                                                                |    <0.001 |
|                   STRG_QUAL.qual_strg_srl_reg                                                         |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                                                |    <0.001 |
|                   U_XSDB_SLAVE                                                                        |     0.002 |
|                   reg_15                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_16                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_17                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_18                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_19                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_1a                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_6                                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_7                                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_8                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_80                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_81                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_82                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_83                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_84                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_85                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_887                                                                             |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_88d                                                                             |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_890                                                                             |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_9                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_srl_fff                                                                         |    <0.001 |
|                   reg_stream_ffd                                                                      |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_stream_ffe                                                                      |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                 u_ila_reset_ctrl                                                                      |    <0.001 |
|                   arm_detection_inst                                                                  |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                                          |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                                         |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                                         |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                                        |    <0.001 |
|                   halt_detection_inst                                                                 |    <0.001 |
|                 u_trig                                                                                |     0.009 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                       DUT                                                                             |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                   STRG_QUAL.U_STRG_QUAL                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                       DUT                                                                             |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                   U_TM                                                                                |     0.008 |
|                     N_DDR_MODE.G_NMU[0].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[10].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[11].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[12].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[13].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[14].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[15].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[16].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[17].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[18].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[19].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[20].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[21].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[22].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[23].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[24].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[25].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[26].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[27].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[28].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[29].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[2].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[30].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[31].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[32].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[33].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[34].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[35].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[36].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[37].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[38].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[39].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[3].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[40].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[41].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[42].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[43].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[44].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[45].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[46].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[47].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[48].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[49].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[4].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[50].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[51].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[52].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[53].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[54].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[55].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[56].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[57].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[58].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[59].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[5].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[60].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[61].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[62].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[63].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[64].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[65].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[66].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[67].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[68].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[69].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[6].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[70].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[71].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[7].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[8].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[9].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                 xsdb_memory_read_inst                                                                 |     0.002 |
|           GenerateDebug.ILA_LaneGen[0].ILARxClk_Lane                                                  |     0.011 |
|             U0                                                                                        |     0.011 |
|               ila_core_inst                                                                           |     0.011 |
|                 ila_trace_memory_inst                                                                 |    <0.001 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                            |    <0.001 |
|                     inst_blk_mem_gen                                                                  |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                            |    <0.001 |
|                         valid.cstr                                                                    |    <0.001 |
|                           ramloop[0].ram.r                                                            |    <0.001 |
|                             prim_noinit.ram                                                           |    <0.001 |
|                 u_ila_cap_ctrl                                                                        |    <0.001 |
|                   U_CDONE                                                                             |    <0.001 |
|                   U_NS0                                                                               |    <0.001 |
|                   U_NS1                                                                               |    <0.001 |
|                   u_cap_addrgen                                                                       |    <0.001 |
|                     U_CMPRESET                                                                        |    <0.001 |
|                     u_cap_sample_counter                                                              |    <0.001 |
|                       U_SCE                                                                           |    <0.001 |
|                       U_SCMPCE                                                                        |    <0.001 |
|                       U_SCRST                                                                         |    <0.001 |
|                       u_scnt_cmp                                                                      |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                           DUT                                                                         |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                     u_cap_window_counter                                                              |    <0.001 |
|                       U_WCE                                                                           |    <0.001 |
|                       U_WHCMPCE                                                                       |    <0.001 |
|                       U_WLCMPCE                                                                       |    <0.001 |
|                       u_wcnt_hcmp                                                                     |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                           DUT                                                                         |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                       u_wcnt_lcmp                                                                     |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                           DUT                                                                         |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                 u_ila_regs                                                                            |     0.008 |
|                   MU_SRL[0].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[10].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[11].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[12].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[13].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[1].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[2].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[3].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[4].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[5].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[6].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[7].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[8].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[9].mu_srl_reg                                                                |    <0.001 |
|                   STRG_QUAL.qual_strg_srl_reg                                                         |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                                                |    <0.001 |
|                   U_XSDB_SLAVE                                                                        |     0.002 |
|                   reg_15                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_16                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_17                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_18                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_19                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_1a                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_6                                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_7                                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_8                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_80                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_81                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_82                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_83                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_84                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_85                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_887                                                                             |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_88d                                                                             |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_890                                                                             |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_9                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_srl_fff                                                                         |    <0.001 |
|                   reg_stream_ffd                                                                      |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_stream_ffe                                                                      |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                 u_ila_reset_ctrl                                                                      |    <0.001 |
|                   arm_detection_inst                                                                  |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                                          |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                                         |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                                         |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                                        |    <0.001 |
|                   halt_detection_inst                                                                 |    <0.001 |
|                 u_trig                                                                                |     0.001 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                       DUT                                                                             |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                   STRG_QUAL.U_STRG_QUAL                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                       DUT                                                                             |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                   U_TM                                                                                |    <0.001 |
|                     N_DDR_MODE.G_NMU[0].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[10].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[11].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[12].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[13].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[2].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[3].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[4].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[5].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[6].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[7].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[8].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[9].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                 xsdb_memory_read_inst                                                                 |    <0.001 |
|           GenerateDebug.ILA_LaneGen[0].SyncAsyncTrigOut                                               |    <0.001 |
|           GenerateDebug.ILA_LaneGen[1].ILARxClk_Lane                                                  |     0.011 |
|             U0                                                                                        |     0.011 |
|               ila_core_inst                                                                           |     0.011 |
|                 ila_trace_memory_inst                                                                 |    <0.001 |
|                   SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                            |    <0.001 |
|                     inst_blk_mem_gen                                                                  |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                            |    <0.001 |
|                         valid.cstr                                                                    |    <0.001 |
|                           ramloop[0].ram.r                                                            |    <0.001 |
|                             prim_noinit.ram                                                           |    <0.001 |
|                 u_ila_cap_ctrl                                                                        |    <0.001 |
|                   U_CDONE                                                                             |    <0.001 |
|                   U_NS0                                                                               |    <0.001 |
|                   U_NS1                                                                               |    <0.001 |
|                   u_cap_addrgen                                                                       |    <0.001 |
|                     U_CMPRESET                                                                        |    <0.001 |
|                     u_cap_sample_counter                                                              |    <0.001 |
|                       U_SCE                                                                           |    <0.001 |
|                       U_SCMPCE                                                                        |    <0.001 |
|                       U_SCRST                                                                         |    <0.001 |
|                       u_scnt_cmp                                                                      |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                           DUT                                                                         |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                     u_cap_window_counter                                                              |    <0.001 |
|                       U_WCE                                                                           |    <0.001 |
|                       U_WHCMPCE                                                                       |    <0.001 |
|                       U_WLCMPCE                                                                       |    <0.001 |
|                       u_wcnt_hcmp                                                                     |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                           DUT                                                                         |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                       u_wcnt_lcmp                                                                     |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                           DUT                                                                         |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                               u_srlA                                                                  |    <0.001 |
|                               u_srlB                                                                  |    <0.001 |
|                               u_srlC                                                                  |    <0.001 |
|                               u_srlD                                                                  |    <0.001 |
|                 u_ila_regs                                                                            |     0.008 |
|                   MU_SRL[0].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[10].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[11].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[12].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[13].mu_srl_reg                                                               |    <0.001 |
|                   MU_SRL[1].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[2].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[3].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[4].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[5].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[6].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[7].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[8].mu_srl_reg                                                                |    <0.001 |
|                   MU_SRL[9].mu_srl_reg                                                                |    <0.001 |
|                   STRG_QUAL.qual_strg_srl_reg                                                         |    <0.001 |
|                   TC_SRL[0].tc_srl_reg                                                                |    <0.001 |
|                   U_XSDB_SLAVE                                                                        |     0.002 |
|                   reg_15                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_16                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_17                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_18                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_19                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_1a                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_6                                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_7                                                                               |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_8                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_80                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_81                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_82                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_83                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_84                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_85                                                                              |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_887                                                                             |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_88d                                                                             |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_890                                                                             |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_9                                                                               |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                   reg_srl_fff                                                                         |    <0.001 |
|                   reg_stream_ffd                                                                      |    <0.001 |
|                     I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|                   reg_stream_ffe                                                                      |    <0.001 |
|                     I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|                 u_ila_reset_ctrl                                                                      |    <0.001 |
|                   arm_detection_inst                                                                  |    <0.001 |
|                   asyncrounous_transfer.arm_in_transfer_inst                                          |    <0.001 |
|                   asyncrounous_transfer.arm_out_transfer_inst                                         |    <0.001 |
|                   asyncrounous_transfer.halt_in_transfer_inst                                         |    <0.001 |
|                   asyncrounous_transfer.halt_out_transfer_inst                                        |    <0.001 |
|                   halt_detection_inst                                                                 |    <0.001 |
|                 u_trig                                                                                |     0.001 |
|                   N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                       DUT                                                                             |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                   STRG_QUAL.U_STRG_QUAL                                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                       DUT                                                                             |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                           u_srlA                                                                      |    <0.001 |
|                           u_srlB                                                                      |    <0.001 |
|                           u_srlC                                                                      |    <0.001 |
|                           u_srlD                                                                      |    <0.001 |
|                   U_TM                                                                                |    <0.001 |
|                     N_DDR_MODE.G_NMU[0].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[10].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[11].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[12].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[13].U_M                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[1].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[2].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[3].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[4].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[5].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[6].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[7].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[8].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                     N_DDR_MODE.G_NMU[9].U_M                                                           |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                         DUT                                                                           |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                             u_srlA                                                                    |    <0.001 |
|                             u_srlB                                                                    |    <0.001 |
|                             u_srlC                                                                    |    <0.001 |
|                             u_srlD                                                                    |    <0.001 |
|                 xsdb_memory_read_inst                                                                 |    <0.001 |
|           GenerateDebug.ILA_LaneGen[1].SyncAsyncTrigOut                                               |    <0.001 |
|           GenerateDebug.SyncAsyncTrigAck                                                              |    <0.001 |
|           GenerateDebug.SyncAsyncTrigOut                                                              |    <0.001 |
|           LLP_inst                                                                                    |     0.010 |
|             CRC16x                                                                                    |     0.002 |
|             DataFIFO                                                                                  |     0.002 |
|               U0                                                                                      |     0.002 |
|                 inst_fifo_gen                                                                         |     0.002 |
|                   gaxis_fifo.gaxisf.axisf                                                             |     0.002 |
|                     grf.rf                                                                            |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                                                      |    <0.001 |
|                         rd_pntr_cdc_inst                                                              |    <0.001 |
|                         wr_pntr_cdc_inst                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                        |    <0.001 |
|                         gr1.gr1_int.rfwft                                                             |    <0.001 |
|                         gras.rsts                                                                     |    <0.001 |
|                         rpntr                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                        |    <0.001 |
|                         gwas.wsts                                                                     |    <0.001 |
|                         wpntr                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                           |    <0.001 |
|                         gdm.dm_gen.dm                                                                 |    <0.001 |
|                           RAM_reg_0_31_0_5                                                            |    <0.001 |
|                           RAM_reg_0_31_12_17                                                          |    <0.001 |
|                           RAM_reg_0_31_18_23                                                          |    <0.001 |
|                           RAM_reg_0_31_24_29                                                          |    <0.001 |
|                           RAM_reg_0_31_30_35                                                          |    <0.001 |
|                           RAM_reg_0_31_36_36                                                          |    <0.001 |
|                           RAM_reg_0_31_6_11                                                           |    <0.001 |
|                       rstblk                                                                          |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr        |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd        |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |    <0.001 |
|             ECCx                                                                                      |     0.002 |
|             LineBufferFIFO                                                                            |     0.002 |
|               inst                                                                                    |     0.002 |
|                 gen_fifo_generator.fifo_generator_inst                                                |     0.002 |
|                   inst_fifo_gen                                                                       |     0.002 |
|                     gaxis_fifo.gaxisf.axisf                                                           |     0.002 |
|                       grf.rf                                                                          |     0.002 |
|                         gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                           gr1.gdcf.dc                                                                 |    <0.001 |
|                             dc                                                                        |    <0.001 |
|                           gr1.gr1_int.rfwft                                                           |    <0.001 |
|                           grss.rsts                                                                   |    <0.001 |
|                             c1                                                                        |    <0.001 |
|                             c2                                                                        |    <0.001 |
|                           rpntr                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                           gwss.wsts                                                                   |    <0.001 |
|                             c0                                                                        |    <0.001 |
|                             c1                                                                        |    <0.001 |
|                           wpntr                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                         |     0.002 |
|                           gbm.gbmg.gbmga.ngecc.bmg                                                    |     0.001 |
|                             inst_blk_mem_gen                                                          |     0.001 |
|                               gnbram.gnativebmg.native_blk_mem_gen                                    |     0.001 |
|                                 valid.cstr                                                            |     0.001 |
|                                   ramloop[0].ram.r                                                    |    <0.001 |
|                                     prim_noinit.ram                                                   |    <0.001 |
|                                   ramloop[1].ram.r                                                    |    <0.001 |
|                                     prim_noinit.ram                                                   |    <0.001 |
|                                   ramloop[2].ram.r                                                    |    <0.001 |
|                                     prim_noinit.ram                                                   |    <0.001 |
|                         rstblk                                                                        |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                |    <0.001 |
|             SyncMReset                                                                                |    <0.001 |
|               SyncAsyncx                                                                              |    <0.001 |
|             SyncSReset                                                                                |    <0.001 |
|               SyncAsyncx                                                                              |    <0.001 |
|           LM_inst                                                                                     |    <0.001 |
|             DeskewFIFOs[0].DeskewFIFOx                                                                |    <0.001 |
|               FIFO_reg_0_31_0_5                                                                       |    <0.001 |
|               FIFO_reg_0_31_6_10                                                                      |    <0.001 |
|             DeskewFIFOs[1].DeskewFIFOx                                                                |    <0.001 |
|               FIFO_reg_0_31_0_5                                                                       |    <0.001 |
|               FIFO_reg_0_31_6_10                                                                      |    <0.001 |
|           SyncAsyncEnable                                                                             |    <0.001 |
|           SyncAsyncTready                                                                             |    <0.001 |
|           SyncReset                                                                                   |    <0.001 |
|             SyncAsyncx                                                                                |    <0.001 |
|         YesAXILITE.AXI_Lite_Control                                                                   |    <0.001 |
|         YesAXILITE.CoreSoftReset                                                                      |    <0.001 |
|           SyncAsyncx                                                                                  |    <0.001 |
|         YesAXILITE.SyncAsyncClkEnable                                                                 |    <0.001 |
|     MIPI_D_PHY_RX_0                                                                                   |     0.053 |
|       U0                                                                                              |     0.053 |
|         ClockInputBuffer                                                                              |     0.008 |
|         ClockLane                                                                                     |     0.010 |
|           GenSyncLP[0].GlitchFilterLP                                                                 |    <0.001 |
|           GenSyncLP[0].SyncAsyncx                                                                     |    <0.001 |
|           GenSyncLP[1].GlitchFilterLP                                                                 |    <0.001 |
|           GenSyncLP[1].SyncAsyncx                                                                     |    <0.001 |
|           HSClockingX                                                                                 |     0.008 |
|             SyncAsyncLocked                                                                           |    <0.001 |
|           SyncAsyncEnable                                                                             |    <0.001 |
|           SyncAsyncLocked                                                                             |    <0.001 |
|         CoreAsyncReset                                                                                |    <0.001 |
|           SyncAsyncx                                                                                  |    <0.001 |
|         DataLaneGen[0].DPHY_LaneSFEN_X                                                                |     0.010 |
|           HSDeserializerX                                                                             |     0.008 |
|             SerdesReset                                                                               |    <0.001 |
|               SyncAsyncx                                                                              |    <0.001 |
|             SyncAsyncSettled                                                                          |    <0.001 |
|           RxClkActiveHSResetBridge                                                                    |    <0.001 |
|             SyncAsyncx                                                                                |    <0.001 |
|           SyncAsyncEnable                                                                             |    <0.001 |
|           SyncAsyncForceRxMode                                                                        |    <0.001 |
|           SyncAsyncValid                                                                              |    <0.001 |
|           UseOwnLP.GenSyncLP[0].GlitchFilterLPC                                                       |    <0.001 |
|           UseOwnLP.GenSyncLP[0].SyncAsyncx                                                            |    <0.001 |
|           UseOwnLP.GenSyncLP[1].GlitchFilterLPC                                                       |    <0.001 |
|           UseOwnLP.GenSyncLP[1].SyncAsyncx                                                            |    <0.001 |
|         DataLaneGen[0].InputBufferDataX                                                               |     0.008 |
|         DataLaneGen[1].DPHY_LaneSFEN_X                                                                |     0.010 |
|           HSDeserializerX                                                                             |     0.008 |
|             SerdesReset                                                                               |    <0.001 |
|               SyncAsyncx                                                                              |    <0.001 |
|             SyncAsyncSettled                                                                          |    <0.001 |
|           RxClkActiveHSResetBridge                                                                    |    <0.001 |
|             SyncAsyncx                                                                                |    <0.001 |
|           SyncAsyncEnable                                                                             |    <0.001 |
|           SyncAsyncForceRxMode                                                                        |    <0.001 |
|           SyncAsyncValid                                                                              |    <0.001 |
|           UseOwnLP.GenSyncLP[0].GlitchFilterLPC                                                       |    <0.001 |
|           UseOwnLP.GenSyncLP[0].SyncAsyncx                                                            |    <0.001 |
|           UseOwnLP.GenSyncLP[1].GlitchFilterLPC                                                       |    <0.001 |
|           UseOwnLP.GenSyncLP[1].SyncAsyncx                                                            |    <0.001 |
|         DataLaneGen[1].InputBufferDataX                                                               |     0.008 |
|         YesAXILITE.AXI_Lite_Control                                                                   |    <0.001 |
|         YesAXILITE.CoreSoftReset                                                                      |    <0.001 |
|           SyncAsyncx                                                                                  |    <0.001 |
|         YesAXILITE.SyncAsyncClkEnable                                                                 |    <0.001 |
|     axi_mem_intercon                                                                                  |    <0.001 |
|       s00_couplers                                                                                    |    <0.001 |
|         auto_pc                                                                                       |    <0.001 |
|           inst                                                                                        |    <0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                              |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                     |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                               |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.gr1_int.rfwft                                                       |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm_gen.dm                                                           |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                      |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|     axi_mem_intercon_1                                                                                |     0.001 |
|       s00_couplers                                                                                    |     0.001 |
|         auto_pc                                                                                       |     0.001 |
|           inst                                                                                        |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                              |     0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                   |    <0.001 |
|               USE_WRITE.write_addr_inst                                                               |     0.001 |
|                 USE_BURSTS.cmd_queue                                                                  |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.gr1_int.rfwft                                                       |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm_gen.dm                                                           |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                      |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.gr1_int.rfwft                                                       |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm_gen.dm                                                           |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                      |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|               USE_WRITE.write_data_inst                                                               |    <0.001 |
|     axi_vdma_0                                                                                        |     0.030 |
|       U0                                                                                              |     0.030 |
|         AXI_LITE_REG_INTERFACE_I                                                                      |     0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |     0.001 |
|             GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                            |    <0.001 |
|             GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                            |    <0.001 |
|           GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I                     |    <0.001 |
|           GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                     |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                      |     0.002 |
|           I_CMDSTS                                                                                    |    <0.001 |
|           I_SM                                                                                        |    <0.001 |
|           I_STS_MNGR                                                                                  |    <0.001 |
|           VIDEO_GENLOCK_I                                                                             |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                                   |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                               |    <0.001 |
|           VIDEO_REG_I                                                                                 |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|         GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I                      |     0.002 |
|           GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I                                              |     0.001 |
|             gen_downsizer_conversion.axisc_downsizer_0                                                |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                                                    |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                           |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                           |    <0.001 |
|             fg_inst                                                                                   |    <0.001 |
|               inst_fifo_gen                                                                           |    <0.001 |
|                 gconvfifo.rf                                                                          |    <0.001 |
|                   grf.rf                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                               |    <0.001 |
|                       grss.rsts                                                                       |    <0.001 |
|                         c1                                                                            |    <0.001 |
|                         c2                                                                            |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwss.wsts                                                                       |    <0.001 |
|                         c0                                                                            |    <0.001 |
|                         c1                                                                            |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                         inst_blk_mem_gen                                                              |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                             valid.cstr                                                                |    <0.001 |
|                               ramloop[0].ram.r                                                        |    <0.001 |
|                                 prim_noinit.ram                                                       |    <0.001 |
|                               ramloop[1].ram.r                                                        |    <0.001 |
|                                 prim_noinit.ram                                                       |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                               |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                      |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|           I_DMA_REGISTER                                                                              |    <0.001 |
|           LITE_READ_MUX_I                                                                             |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                  |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I                      |     0.002 |
|           GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I                                           |     0.002 |
|             gen_downsizer_conversion.axisc_downsizer_0                                                |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                                                    |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF                                  |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                  |     0.002 |
|           I_CMDSTS                                                                                    |    <0.001 |
|           I_SM                                                                                        |    <0.001 |
|           I_STS_MNGR                                                                                  |    <0.001 |
|           VIDEO_GENLOCK_I                                                                             |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I                                                  |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                              |    <0.001 |
|           VIDEO_REG_I                                                                                 |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                           |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO |    <0.001 |
|             fg_inst                                                                                   |    <0.001 |
|               inst_fifo_gen                                                                           |    <0.001 |
|                 gconvfifo.rf                                                                          |    <0.001 |
|                   grf.rf                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                               |    <0.001 |
|                       grss.rsts                                                                       |    <0.001 |
|                         c1                                                                            |    <0.001 |
|                         c2                                                                            |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwss.wsts                                                                       |    <0.001 |
|                         c0                                                                            |    <0.001 |
|                         c1                                                                            |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                         inst_blk_mem_gen                                                              |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                             valid.cstr                                                                |    <0.001 |
|                               ramloop[0].ram.r                                                        |    <0.001 |
|                                 prim_noinit.ram                                                       |    <0.001 |
|                               ramloop[1].ram.r                                                        |    <0.001 |
|                                 prim_noinit.ram                                                       |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                      |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|           I_DMA_REGISTER                                                                              |    <0.001 |
|           LITE_READ_MUX_I                                                                             |     0.000 |
|         GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                  |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                              |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                              |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                             |     0.015 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                           |     0.005 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                               |     0.003 |
|               I_DATA_FIFO                                                                             |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.003 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.003 |
|                     xpm_fifo_base_inst                                                                |     0.003 |
|                       gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                 |     0.002 |
|                       rdp_inst                                                                        |    <0.001 |
|                       rdpp1_inst                                                                      |    <0.001 |
|                       rst_d1_inst                                                                     |    <0.001 |
|                       wrp_inst                                                                        |    <0.001 |
|                       wrpp1_inst                                                                      |    <0.001 |
|                       xpm_fifo_rst_inst                                                               |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_ADDR_CNTL                                                                               |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_CMD_STATUS                                                                              |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_FIFO                                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_MSTR_PCC                                                                                |    <0.001 |
|             I_RD_DATA_CNTL                                                                            |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                         |    <0.001 |
|             I_RESET                                                                                   |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.009 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                       |     0.003 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                   |    <0.001 |
|               I_DATA_FIFO                                                                             |     0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.001 |
|                     xpm_fifo_base_inst                                                                |     0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                 |     0.001 |
|                       rdp_inst                                                                        |    <0.001 |
|                       rdpp1_inst                                                                      |    <0.001 |
|                       rst_d1_inst                                                                     |    <0.001 |
|                       wrp_inst                                                                        |    <0.001 |
|                       wrpp1_inst                                                                      |    <0.001 |
|                       xpm_fifo_rst_inst                                                               |    <0.001 |
|               I_XD_FIFO                                                                               |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                     xpm_fifo_base_inst                                                                |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8                                     |    <0.001 |
|                       rdp_inst                                                                        |    <0.001 |
|                       rdpp1_inst                                                                      |    <0.001 |
|                       rst_d1_inst                                                                     |    <0.001 |
|                       wrp_inst                                                                        |    <0.001 |
|                       wrpp1_inst                                                                      |    <0.001 |
|                       xpm_fifo_rst_inst                                                               |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                     |     0.002 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |     0.002 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |     0.001 |
|                 I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                 I_TSTRB_FIFO                                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                       DYNSHREG_F_I                                                                    |    <0.001 |
|                 SLICE_INSERTION                                                                       |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_ADDR_CNTL                                                                               |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_CMD_STATUS                                                                              |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_FIFO                                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_RESET                                                                                   |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|             I_WR_DATA_CNTL                                                                            |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|               GEN_INDET_BTT.I_STRT_STRB_GEN                                                           |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|         I_RST_MODULE                                                                                  |     0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                  |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                  |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|     clk_wiz_0                                                                                         |     0.087 |
|       inst                                                                                            |     0.087 |
|     processing_system7_0                                                                              |     1.417 |
|       inst                                                                                            |     1.417 |
|     rgb2dvi_0                                                                                         |     0.027 |
|       U0                                                                                              |     0.027 |
|         ClockSerializer                                                                               |     0.007 |
|         DataEncoders[0].DataEncoder                                                                   |    <0.001 |
|         DataEncoders[0].DataSerializer                                                                |     0.007 |
|         DataEncoders[1].DataEncoder                                                                   |    <0.001 |
|         DataEncoders[1].DataSerializer                                                                |     0.007 |
|         DataEncoders[2].DataEncoder                                                                   |    <0.001 |
|         DataEncoders[2].DataSerializer                                                                |     0.007 |
|         LockLostReset                                                                                 |    <0.001 |
|           SyncAsyncx                                                                                  |    <0.001 |
|     rst_clk_wiz_0_50M                                                                                 |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         EXT_LPF                                                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|         SEQ                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                 |    <0.001 |
|     rst_vid_clk_dyn                                                                                   |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         EXT_LPF                                                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|         SEQ                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                 |    <0.001 |
|     smartconnect_0                                                                                    |     0.009 |
|       inst                                                                                            |     0.009 |
|         clk_map                                                                                       |    <0.001 |
|           psr_aclk                                                                                    |    <0.001 |
|             U0                                                                                        |    <0.001 |
|               EXT_LPF                                                                                 |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |    <0.001 |
|               SEQ                                                                                     |    <0.001 |
|                 SEQ_COUNTER                                                                           |    <0.001 |
|         m00_exit_pipeline                                                                             |    <0.001 |
|           m00_exit                                                                                    |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               exit_inst                                                                               |    <0.001 |
|               splitter_inst                                                                           |    <0.001 |
|                 gen_axi4lite.axilite_b2s                                                              |    <0.001 |
|                   RD.ar_channel_0                                                                     |    <0.001 |
|                     ar_cmd_fsm_0                                                                      |    <0.001 |
|                     cmd_translator_0                                                                  |    <0.001 |
|                       incr_cmd_0                                                                      |    <0.001 |
|                   RD.r_channel_0                                                                      |    <0.001 |
|                     rd_data_fifo_0                                                                    |    <0.001 |
|                     transaction_fifo_0                                                                |    <0.001 |
|                   SI_REG                                                                              |    <0.001 |
|                     ar_pipe                                                                           |    <0.001 |
|                     aw_pipe                                                                           |    <0.001 |
|                     b_pipe                                                                            |    <0.001 |
|                     r_pipe                                                                            |    <0.001 |
|                   WR.aw_channel_0                                                                     |    <0.001 |
|                     aw_cmd_fsm_0                                                                      |    <0.001 |
|                     cmd_translator_0                                                                  |    <0.001 |
|                       incr_cmd_0                                                                      |    <0.001 |
|                     null_beat_supress_0                                                               |    <0.001 |
|                   WR.b_channel_0                                                                      |    <0.001 |
|         m00_nodes                                                                                     |    <0.001 |
|           m00_ar_node                                                                                 |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m00_aw_node                                                                                 |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m00_b_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m00_r_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m00_w_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|         m01_exit_pipeline                                                                             |    <0.001 |
|           m01_exit                                                                                    |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               exit_inst                                                                               |    <0.001 |
|               splitter_inst                                                                           |    <0.001 |
|                 gen_axi4lite.axilite_b2s                                                              |    <0.001 |
|                   RD.ar_channel_0                                                                     |    <0.001 |
|                     ar_cmd_fsm_0                                                                      |    <0.001 |
|                     cmd_translator_0                                                                  |    <0.001 |
|                       incr_cmd_0                                                                      |    <0.001 |
|                   RD.r_channel_0                                                                      |    <0.001 |
|                     rd_data_fifo_0                                                                    |    <0.001 |
|                     transaction_fifo_0                                                                |    <0.001 |
|                   SI_REG                                                                              |    <0.001 |
|                     ar_pipe                                                                           |    <0.001 |
|                     aw_pipe                                                                           |    <0.001 |
|                     b_pipe                                                                            |    <0.001 |
|                     r_pipe                                                                            |    <0.001 |
|                   WR.aw_channel_0                                                                     |    <0.001 |
|                     aw_cmd_fsm_0                                                                      |    <0.001 |
|                     cmd_translator_0                                                                  |    <0.001 |
|                       incr_cmd_0                                                                      |    <0.001 |
|                     null_beat_supress_0                                                               |    <0.001 |
|                   WR.b_channel_0                                                                      |    <0.001 |
|         m01_nodes                                                                                     |    <0.001 |
|           m01_ar_node                                                                                 |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m01_aw_node                                                                                 |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m01_b_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m01_r_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m01_w_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|         m02_exit_pipeline                                                                             |    <0.001 |
|           m02_exit                                                                                    |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               exit_inst                                                                               |    <0.001 |
|               splitter_inst                                                                           |    <0.001 |
|                 gen_axi4lite.axilite_b2s                                                              |    <0.001 |
|                   RD.ar_channel_0                                                                     |    <0.001 |
|                     ar_cmd_fsm_0                                                                      |    <0.001 |
|                     cmd_translator_0                                                                  |    <0.001 |
|                       incr_cmd_0                                                                      |    <0.001 |
|                   RD.r_channel_0                                                                      |    <0.001 |
|                     rd_data_fifo_0                                                                    |    <0.001 |
|                     transaction_fifo_0                                                                |    <0.001 |
|                   SI_REG                                                                              |    <0.001 |
|                     ar_pipe                                                                           |    <0.001 |
|                     aw_pipe                                                                           |    <0.001 |
|                     b_pipe                                                                            |    <0.001 |
|                     r_pipe                                                                            |    <0.001 |
|                   WR.aw_channel_0                                                                     |    <0.001 |
|                     aw_cmd_fsm_0                                                                      |    <0.001 |
|                     cmd_translator_0                                                                  |    <0.001 |
|                       incr_cmd_0                                                                      |    <0.001 |
|                     null_beat_supress_0                                                               |    <0.001 |
|                   WR.b_channel_0                                                                      |    <0.001 |
|         m02_nodes                                                                                     |    <0.001 |
|           m02_ar_node                                                                                 |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m02_aw_node                                                                                 |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m02_b_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m02_r_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m02_w_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|         m03_exit_pipeline                                                                             |    <0.001 |
|           m03_exit                                                                                    |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               exit_inst                                                                               |    <0.001 |
|               splitter_inst                                                                           |    <0.001 |
|                 gen_axi4lite.axilite_b2s                                                              |    <0.001 |
|                   RD.ar_channel_0                                                                     |    <0.001 |
|                     ar_cmd_fsm_0                                                                      |    <0.001 |
|                     cmd_translator_0                                                                  |    <0.001 |
|                       incr_cmd_0                                                                      |    <0.001 |
|                   RD.r_channel_0                                                                      |    <0.001 |
|                     rd_data_fifo_0                                                                    |    <0.001 |
|                     transaction_fifo_0                                                                |    <0.001 |
|                   SI_REG                                                                              |    <0.001 |
|                     ar_pipe                                                                           |    <0.001 |
|                     aw_pipe                                                                           |    <0.001 |
|                     b_pipe                                                                            |    <0.001 |
|                     r_pipe                                                                            |    <0.001 |
|                   WR.aw_channel_0                                                                     |    <0.001 |
|                     aw_cmd_fsm_0                                                                      |    <0.001 |
|                     cmd_translator_0                                                                  |    <0.001 |
|                       incr_cmd_0                                                                      |    <0.001 |
|                     null_beat_supress_0                                                               |    <0.001 |
|                   WR.b_channel_0                                                                      |    <0.001 |
|         m03_nodes                                                                                     |    <0.001 |
|           m03_ar_node                                                                                 |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m03_aw_node                                                                                 |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m03_b_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m03_r_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m03_w_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|         m04_exit_pipeline                                                                             |    <0.001 |
|           m04_exit                                                                                    |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               exit_inst                                                                               |    <0.001 |
|               splitter_inst                                                                           |    <0.001 |
|                 gen_axi4lite.axilite_b2s                                                              |    <0.001 |
|                   RD.ar_channel_0                                                                     |    <0.001 |
|                     ar_cmd_fsm_0                                                                      |    <0.001 |
|                     cmd_translator_0                                                                  |    <0.001 |
|                       incr_cmd_0                                                                      |    <0.001 |
|                   RD.r_channel_0                                                                      |    <0.001 |
|                     rd_data_fifo_0                                                                    |    <0.001 |
|                     transaction_fifo_0                                                                |    <0.001 |
|                   SI_REG                                                                              |    <0.001 |
|                     ar_pipe                                                                           |    <0.001 |
|                     aw_pipe                                                                           |    <0.001 |
|                     b_pipe                                                                            |    <0.001 |
|                     r_pipe                                                                            |    <0.001 |
|                   WR.aw_channel_0                                                                     |    <0.001 |
|                     aw_cmd_fsm_0                                                                      |    <0.001 |
|                     cmd_translator_0                                                                  |    <0.001 |
|                       incr_cmd_0                                                                      |    <0.001 |
|                     null_beat_supress_0                                                               |    <0.001 |
|                   WR.b_channel_0                                                                      |    <0.001 |
|         m04_nodes                                                                                     |    <0.001 |
|           m04_ar_node                                                                                 |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m04_aw_node                                                                                 |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m04_b_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m04_r_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m04_w_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|         m05_exit_pipeline                                                                             |     0.001 |
|           m05_exit                                                                                    |     0.001 |
|             inst                                                                                      |     0.001 |
|               exit_inst                                                                               |    <0.001 |
|               splitter_inst                                                                           |     0.001 |
|                 gen_axi4lite.axilite_b2s                                                              |     0.001 |
|                   RD.ar_channel_0                                                                     |    <0.001 |
|                     ar_cmd_fsm_0                                                                      |    <0.001 |
|                     cmd_translator_0                                                                  |    <0.001 |
|                       incr_cmd_0                                                                      |    <0.001 |
|                   RD.r_channel_0                                                                      |    <0.001 |
|                     rd_data_fifo_0                                                                    |    <0.001 |
|                     transaction_fifo_0                                                                |    <0.001 |
|                   SI_REG                                                                              |    <0.001 |
|                     ar_pipe                                                                           |    <0.001 |
|                     aw_pipe                                                                           |    <0.001 |
|                     b_pipe                                                                            |    <0.001 |
|                     r_pipe                                                                            |    <0.001 |
|                   WR.aw_channel_0                                                                     |    <0.001 |
|                     aw_cmd_fsm_0                                                                      |    <0.001 |
|                     cmd_translator_0                                                                  |    <0.001 |
|                       incr_cmd_0                                                                      |    <0.001 |
|                     null_beat_supress_0                                                               |    <0.001 |
|                   WR.b_channel_0                                                                      |    <0.001 |
|         m05_nodes                                                                                     |    <0.001 |
|           m05_ar_node                                                                                 |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m05_aw_node                                                                                 |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m05_b_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m05_r_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           m05_w_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|         s00_entry_pipeline                                                                            |     0.003 |
|           s00_mmu                                                                                     |     0.001 |
|             inst                                                                                      |     0.001 |
|               ar_reg_stall                                                                            |    <0.001 |
|               aw_reg_stall                                                                            |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                          |    <0.001 |
|               gen_wroute_reg.wroute_split                                                             |    <0.001 |
|           s00_si_converter                                                                            |     0.002 |
|             inst                                                                                      |     0.002 |
|               converter.wrap_narrow_inst                                                              |     0.002 |
|                 ar_reg_slice                                                                          |    <0.001 |
|                 aw_reg_slice                                                                          |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                 |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                       |    <0.001 |
|                   cmd_fifo                                                                            |    <0.001 |
|                     gen_srls[0].srl_nx1                                                               |    <0.001 |
|                     gen_srls[10].srl_nx1                                                              |    <0.001 |
|                     gen_srls[11].srl_nx1                                                              |    <0.001 |
|                     gen_srls[1].srl_nx1                                                               |    <0.001 |
|                     gen_srls[2].srl_nx1                                                               |    <0.001 |
|                     gen_srls[3].srl_nx1                                                               |    <0.001 |
|                     gen_srls[8].srl_nx1                                                               |    <0.001 |
|                     gen_srls[9].srl_nx1                                                               |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                |    <0.001 |
|                   gen_srls[14].srl_nx1                                                                |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                |    <0.001 |
|                   gen_srls[16].srl_nx1                                                                |    <0.001 |
|                   gen_srls[17].srl_nx1                                                                |    <0.001 |
|                   gen_srls[18].srl_nx1                                                                |    <0.001 |
|                   gen_srls[19].srl_nx1                                                                |    <0.001 |
|                   gen_srls[20].srl_nx1                                                                |    <0.001 |
|                   gen_srls[21].srl_nx1                                                                |    <0.001 |
|                   gen_srls[22].srl_nx1                                                                |    <0.001 |
|                   gen_srls[23].srl_nx1                                                                |    <0.001 |
|                   gen_srls[24].srl_nx1                                                                |    <0.001 |
|                   gen_srls[25].srl_nx1                                                                |    <0.001 |
|                   gen_srls[26].srl_nx1                                                                |    <0.001 |
|                   gen_srls[27].srl_nx1                                                                |    <0.001 |
|                   gen_srls[28].srl_nx1                                                                |    <0.001 |
|                   gen_srls[29].srl_nx1                                                                |    <0.001 |
|                   gen_srls[30].srl_nx1                                                                |    <0.001 |
|                   gen_srls[31].srl_nx1                                                                |    <0.001 |
|                   gen_srls[32].srl_nx1                                                                |    <0.001 |
|                   gen_srls[33].srl_nx1                                                                |    <0.001 |
|                   gen_srls[34].srl_nx1                                                                |    <0.001 |
|                   gen_srls[35].srl_nx1                                                                |    <0.001 |
|                   gen_srls[38].srl_nx1                                                                |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                 |    <0.001 |
|                 w_cmd_fifo                                                                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                 w_payld_fifo                                                                          |    <0.001 |
|                   cmd_fifo                                                                            |    <0.001 |
|                     gen_srls[0].srl_nx1                                                               |    <0.001 |
|                     gen_srls[10].srl_nx1                                                              |    <0.001 |
|                     gen_srls[11].srl_nx1                                                              |    <0.001 |
|                     gen_srls[1].srl_nx1                                                               |    <0.001 |
|                     gen_srls[2].srl_nx1                                                               |    <0.001 |
|                     gen_srls[3].srl_nx1                                                               |    <0.001 |
|                     gen_srls[8].srl_nx1                                                               |    <0.001 |
|                     gen_srls[9].srl_nx1                                                               |    <0.001 |
|                   gen_srls[100].srl_nx1                                                               |    <0.001 |
|                   gen_srls[101].srl_nx1                                                               |    <0.001 |
|                   gen_srls[102].srl_nx1                                                               |    <0.001 |
|                   gen_srls[103].srl_nx1                                                               |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[68].srl_nx1                                                                |    <0.001 |
|                   gen_srls[69].srl_nx1                                                                |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                 |    <0.001 |
|                   gen_srls[70].srl_nx1                                                                |    <0.001 |
|                   gen_srls[71].srl_nx1                                                                |    <0.001 |
|                   gen_srls[72].srl_nx1                                                                |    <0.001 |
|                   gen_srls[73].srl_nx1                                                                |    <0.001 |
|                   gen_srls[74].srl_nx1                                                                |    <0.001 |
|                   gen_srls[75].srl_nx1                                                                |    <0.001 |
|                   gen_srls[76].srl_nx1                                                                |    <0.001 |
|                   gen_srls[77].srl_nx1                                                                |    <0.001 |
|                   gen_srls[78].srl_nx1                                                                |    <0.001 |
|                   gen_srls[79].srl_nx1                                                                |    <0.001 |
|                   gen_srls[80].srl_nx1                                                                |    <0.001 |
|                   gen_srls[81].srl_nx1                                                                |    <0.001 |
|                   gen_srls[82].srl_nx1                                                                |    <0.001 |
|                   gen_srls[83].srl_nx1                                                                |    <0.001 |
|                   gen_srls[84].srl_nx1                                                                |    <0.001 |
|                   gen_srls[85].srl_nx1                                                                |    <0.001 |
|                   gen_srls[86].srl_nx1                                                                |    <0.001 |
|                   gen_srls[87].srl_nx1                                                                |    <0.001 |
|                   gen_srls[88].srl_nx1                                                                |    <0.001 |
|                   gen_srls[89].srl_nx1                                                                |    <0.001 |
|                   gen_srls[90].srl_nx1                                                                |    <0.001 |
|                   gen_srls[91].srl_nx1                                                                |    <0.001 |
|                   gen_srls[92].srl_nx1                                                                |    <0.001 |
|                   gen_srls[93].srl_nx1                                                                |    <0.001 |
|                   gen_srls[94].srl_nx1                                                                |    <0.001 |
|                   gen_srls[95].srl_nx1                                                                |    <0.001 |
|                   gen_srls[96].srl_nx1                                                                |    <0.001 |
|                   gen_srls[97].srl_nx1                                                                |    <0.001 |
|                   gen_srls[98].srl_nx1                                                                |    <0.001 |
|                   gen_srls[99].srl_nx1                                                                |    <0.001 |
|               splitter_inst                                                                           |    <0.001 |
|           s00_transaction_regulator                                                                   |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                            |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                            |    <0.001 |
|         s00_nodes                                                                                     |    <0.001 |
|           s00_ar_node                                                                                 |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           s00_aw_node                                                                                 |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           s00_b_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           s00_r_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|           s00_w_node                                                                                  |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               inst_mi_handler                                                                         |    <0.001 |
|         switchboards                                                                                  |     0.001 |
|           ar_la_in_swbd                                                                               |     0.000 |
|             inst                                                                                      |     0.000 |
|           ar_la_out_swbd                                                                              |     0.000 |
|             inst                                                                                      |     0.000 |
|           aw_la_in_swbd                                                                               |     0.000 |
|             inst                                                                                      |     0.000 |
|           aw_la_out_swbd                                                                              |     0.000 |
|             inst                                                                                      |     0.000 |
|           b_la_in_swbd                                                                                |     0.000 |
|             inst                                                                                      |     0.000 |
|           b_la_out_swbd                                                                               |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               gen_mi[0].inst_onehot_to_binary_encoder                                                 |    <0.001 |
|           i_nodes                                                                                     |    <0.001 |
|             i_ar_node                                                                                 |    <0.001 |
|               inst                                                                                    |    <0.001 |
|                 inst_mi_handler                                                                       |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                  |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                |    <0.001 |
|                     gen_reg_fifo.inst_reg_fifo                                                        |    <0.001 |
|                       gen_single_rank.inst_cntr                                                       |    <0.001 |
|                 inst_si_handler                                                                       |    <0.001 |
|                   inst_arb_stall_late                                                                 |    <0.001 |
|             i_aw_node                                                                                 |    <0.001 |
|               inst                                                                                    |    <0.001 |
|                 inst_mi_handler                                                                       |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                  |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                |    <0.001 |
|                     gen_reg_fifo.inst_reg_fifo                                                        |    <0.001 |
|                       gen_single_rank.inst_cntr                                                       |    <0.001 |
|                 inst_si_handler                                                                       |    <0.001 |
|                   inst_arb_stall_late                                                                 |    <0.001 |
|             i_b_node                                                                                  |    <0.001 |
|               inst                                                                                    |    <0.001 |
|                 inst_mi_handler                                                                       |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                  |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                |    <0.001 |
|                     gen_reg_fifo.inst_reg_fifo                                                        |    <0.001 |
|                       gen_single_rank.inst_cntr                                                       |    <0.001 |
|                 inst_si_handler                                                                       |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                              |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter             |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter             |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter             |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter             |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter             |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter             |    <0.001 |
|             i_r_node                                                                                  |    <0.001 |
|               inst                                                                                    |    <0.001 |
|                 inst_mi_handler                                                                       |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                  |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                |    <0.001 |
|                     gen_reg_fifo.inst_reg_fifo                                                        |    <0.001 |
|                       gen_single_rank.inst_cntr                                                       |    <0.001 |
|                 inst_si_handler                                                                       |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                              |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter             |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter             |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter             |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter             |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter             |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter             |    <0.001 |
|             i_w_node                                                                                  |    <0.001 |
|               inst                                                                                    |    <0.001 |
|                 inst_mi_handler                                                                       |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                  |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                                |    <0.001 |
|                     gen_reg_fifo.inst_reg_fifo                                                        |    <0.001 |
|                       gen_single_rank.inst_cntr                                                       |    <0.001 |
|                 inst_si_handler                                                                       |    <0.001 |
|                   inst_arb_stall_late                                                                 |    <0.001 |
|           r_la_in_swbd                                                                                |     0.000 |
|             inst                                                                                      |     0.000 |
|           r_la_out_swbd                                                                               |    <0.001 |
|             inst                                                                                      |    <0.001 |
|               gen_mi[0].inst_onehot_to_binary_encoder                                                 |    <0.001 |
|           w_la_in_swbd                                                                                |     0.000 |
|             inst                                                                                      |     0.000 |
|           w_la_out_swbd                                                                               |     0.000 |
|             inst                                                                                      |     0.000 |
|     v_axi4s_vid_out_0                                                                                 |     0.007 |
|       inst                                                                                            |     0.007 |
|         COUPLER_INST                                                                                  |     0.006 |
|           generate_async_fifo.FIFO_INST                                                               |     0.005 |
|             XPM_FIFO_ASYNC_INST                                                                       |     0.005 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                    |     0.005 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                         |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                             |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                             |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg_dc                                                          |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                      |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                         |    <0.001 |
|                 gen_fwft.rdpp1_inst                                                                   |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                                       |     0.001 |
|                 rdp_inst                                                                              |    <0.001 |
|                 rdpp1_inst                                                                            |    <0.001 |
|                 rst_d1_inst                                                                           |    <0.001 |
|                 wrp_inst                                                                              |    <0.001 |
|                 wrpp1_inst                                                                            |    <0.001 |
|                 wrpp2_inst                                                                            |    <0.001 |
|                 xpm_fifo_rst_inst                                                                     |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                             |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                             |    <0.001 |
|         FORMATTER_INST                                                                                |    <0.001 |
|         SYNC_INST                                                                                     |     0.001 |
|     video_dynclk                                                                                      |     0.109 |
|       inst                                                                                            |     0.109 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|         CLK_CORE_DRP_I                                                                                |     0.109 |
|           clk_inst                                                                                    |     0.106 |
|           mmcm_drp_inst                                                                               |    <0.001 |
|         SOFT_RESET_I                                                                                  |    <0.001 |
|     vtg                                                                                               |     0.015 |
|       U0                                                                                              |     0.015 |
|         U_TC_TOP                                                                                      |     0.001 |
|           GEN_GENERATOR.U_TC_GEN                                                                      |     0.001 |
|         U_VIDEO_CTRL                                                                                  |     0.013 |
|           AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                         |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|               I_DECODER                                                                               |    <0.001 |
|           AXI4_LITE_INTERFACE.CORE_MUX0                                                               |    <0.001 |
|           AXI4_LITE_INTERFACE.GENR_MUX0                                                               |     0.005 |
|           AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                          |    <0.001 |
|           AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                           |     0.001 |
|     xlconcat_0                                                                                        |     0.000 |
+-------------------------------------------------------------------------------------------------------+-----------+


