
F767_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cdc  080001f8  080001f8  000101f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013d8  08006ed8  08006ed8  00016ed8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080082b0  080082b0  000182b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080082b4  080082b4  000182b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000070  20000000  080082b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000007b4  20000070  08008328  00020070  2**2
                  ALLOC
  7 ._user_heap_stack 00000c00  20000824  08008328  00020824  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002e79b  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00005316  00000000  00000000  0004e839  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000ce72  00000000  00000000  00053b4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001008  00000000  00000000  000609c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000014d0  00000000  00000000  000619d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000b232  00000000  00000000  00062ea0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005dab  00000000  00000000  0006e0d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      000000ec  00000000  00000000  00073e7d  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003254  00000000  00000000  00073f6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000070 	.word	0x20000070
 8000214:	00000000 	.word	0x00000000
 8000218:	08006ebc 	.word	0x08006ebc

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000074 	.word	0x20000074
 8000234:	08006ebc 	.word	0x08006ebc

08000238 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000238:	4b08      	ldr	r3, [pc, #32]	; (800025c <HAL_InitTick+0x24>)
{
 800023a:	b510      	push	{r4, lr}
 800023c:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 800023e:	6818      	ldr	r0, [r3, #0]
 8000240:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000244:	fbb0 f0f3 	udiv	r0, r0, r3
 8000248:	f000 f88e 	bl	8000368 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 800024c:	2200      	movs	r2, #0
 800024e:	4621      	mov	r1, r4
 8000250:	f04f 30ff 	mov.w	r0, #4294967295
 8000254:	f000 f844 	bl	80002e0 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000258:	2000      	movs	r0, #0
 800025a:	bd10      	pop	{r4, pc}
 800025c:	20000004 	.word	0x20000004

08000260 <HAL_Init>:
   __HAL_FLASH_ART_ENABLE();
 8000260:	4a07      	ldr	r2, [pc, #28]	; (8000280 <HAL_Init+0x20>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000262:	2003      	movs	r0, #3
{
 8000264:	b508      	push	{r3, lr}
   __HAL_FLASH_ART_ENABLE();
 8000266:	6813      	ldr	r3, [r2, #0]
 8000268:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800026c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800026e:	f000 f825 	bl	80002bc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000272:	2000      	movs	r0, #0
 8000274:	f7ff ffe0 	bl	8000238 <HAL_InitTick>
  HAL_MspInit();
 8000278:	f005 fbda 	bl	8005a30 <HAL_MspInit>
}
 800027c:	2000      	movs	r0, #0
 800027e:	bd08      	pop	{r3, pc}
 8000280:	40023c00 	.word	0x40023c00

08000284 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000284:	4a02      	ldr	r2, [pc, #8]	; (8000290 <HAL_IncTick+0xc>)
 8000286:	6813      	ldr	r3, [r2, #0]
 8000288:	3301      	adds	r3, #1
 800028a:	6013      	str	r3, [r2, #0]
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	200000f0 	.word	0x200000f0

08000294 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000294:	4b01      	ldr	r3, [pc, #4]	; (800029c <HAL_GetTick+0x8>)
 8000296:	6818      	ldr	r0, [r3, #0]
}
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	200000f0 	.word	0x200000f0

080002a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002a0:	b513      	push	{r0, r1, r4, lr}
 80002a2:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 80002a4:	f7ff fff6 	bl	8000294 <HAL_GetTick>
 80002a8:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 80002aa:	f7ff fff3 	bl	8000294 <HAL_GetTick>
 80002ae:	9b01      	ldr	r3, [sp, #4]
 80002b0:	1b00      	subs	r0, r0, r4
 80002b2:	4298      	cmp	r0, r3
 80002b4:	d3f9      	bcc.n	80002aa <HAL_Delay+0xa>
  {
  }
}
 80002b6:	b002      	add	sp, #8
 80002b8:	bd10      	pop	{r4, pc}
	...

080002bc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002bc:	4a07      	ldr	r2, [pc, #28]	; (80002dc <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002be:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002c0:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002c2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002c6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80002ca:	041b      	lsls	r3, r3, #16
 80002cc:	0c1b      	lsrs	r3, r3, #16
 80002ce:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80002d6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80002d8:	60d3      	str	r3, [r2, #12]
 80002da:	4770      	bx	lr
 80002dc:	e000ed00 	.word	0xe000ed00

080002e0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002e0:	4b19      	ldr	r3, [pc, #100]	; (8000348 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002e2:	b530      	push	{r4, r5, lr}
 80002e4:	68dc      	ldr	r4, [r3, #12]
 80002e6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002ea:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002ee:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002f0:	2b04      	cmp	r3, #4
 80002f2:	bf28      	it	cs
 80002f4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002f6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002f8:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002fc:	bf8c      	ite	hi
 80002fe:	3c03      	subhi	r4, #3
 8000300:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000302:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) < 0)
 8000306:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000308:	f103 33ff 	add.w	r3, r3, #4294967295
 800030c:	ea01 0103 	and.w	r1, r1, r3
 8000310:	fa01 f104 	lsl.w	r1, r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000314:	fa05 f404 	lsl.w	r4, r5, r4
 8000318:	f104 34ff 	add.w	r4, r4, #4294967295
 800031c:	ea02 0204 	and.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000320:	ea42 0201 	orr.w	r2, r2, r1
 8000324:	ea4f 1202 	mov.w	r2, r2, lsl #4
  if ((int32_t)(IRQn) < 0)
 8000328:	da05      	bge.n	8000336 <HAL_NVIC_SetPriority+0x56>
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800032a:	f000 000f 	and.w	r0, r0, #15
 800032e:	b2d2      	uxtb	r2, r2
 8000330:	4b06      	ldr	r3, [pc, #24]	; (800034c <HAL_NVIC_SetPriority+0x6c>)
 8000332:	541a      	strb	r2, [r3, r0]
 8000334:	bd30      	pop	{r4, r5, pc}
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000336:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800033a:	b2d2      	uxtb	r2, r2
 800033c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000340:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	bf00      	nop
 8000348:	e000ed00 	.word	0xe000ed00
 800034c:	e000ed14 	.word	0xe000ed14

08000350 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000350:	0942      	lsrs	r2, r0, #5
 8000352:	2301      	movs	r3, #1
 8000354:	f000 001f 	and.w	r0, r0, #31
 8000358:	fa03 f000 	lsl.w	r0, r3, r0
 800035c:	4b01      	ldr	r3, [pc, #4]	; (8000364 <HAL_NVIC_EnableIRQ+0x14>)
 800035e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000362:	4770      	bx	lr
 8000364:	e000e100 	.word	0xe000e100

08000368 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000368:	3801      	subs	r0, #1
 800036a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800036e:	d20a      	bcs.n	8000386 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000370:	4b06      	ldr	r3, [pc, #24]	; (800038c <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000372:	21f0      	movs	r1, #240	; 0xf0
 8000374:	4a06      	ldr	r2, [pc, #24]	; (8000390 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000376:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000378:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800037a:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800037e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000380:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000382:	601a      	str	r2, [r3, #0]
 8000384:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000386:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	e000e010 	.word	0xe000e010
 8000390:	e000ed00 	.word	0xe000ed00

08000394 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000394:	4b04      	ldr	r3, [pc, #16]	; (80003a8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000396:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000398:	681a      	ldr	r2, [r3, #0]
 800039a:	bf0c      	ite	eq
 800039c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80003a0:	f022 0204 	bicne.w	r2, r2, #4
 80003a4:	601a      	str	r2, [r3, #0]
 80003a6:	4770      	bx	lr
 80003a8:	e000e010 	.word	0xe000e010

080003ac <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80003ac:	4770      	bx	lr

080003ae <HAL_SYSTICK_IRQHandler>:
{
 80003ae:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80003b0:	f7ff fffc 	bl	80003ac <HAL_SYSTICK_Callback>
 80003b4:	bd08      	pop	{r3, pc}
	...

080003b8 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80003b8:	6803      	ldr	r3, [r0, #0]
 80003ba:	2118      	movs	r1, #24
 80003bc:	b2da      	uxtb	r2, r3
 80003be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80003c2:	3a10      	subs	r2, #16
 80003c4:	f023 0303 	bic.w	r3, r3, #3
 80003c8:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80003cc:	4904      	ldr	r1, [pc, #16]	; (80003e0 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 80003ce:	2a03      	cmp	r2, #3
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80003d0:	5c89      	ldrb	r1, [r1, r2]
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80003d2:	bf88      	it	hi
 80003d4:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80003d6:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80003d8:	6583      	str	r3, [r0, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 80003da:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80003dc:	4770      	bx	lr
 80003de:	bf00      	nop
 80003e0:	08006ed8 	.word	0x08006ed8

080003e4 <HAL_DMA_Init>:
{
 80003e4:	b570      	push	{r4, r5, r6, lr}
 80003e6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80003e8:	f7ff ff54 	bl	8000294 <HAL_GetTick>
 80003ec:	4605      	mov	r5, r0
  if(hdma == NULL)
 80003ee:	2c00      	cmp	r4, #0
 80003f0:	d071      	beq.n	80004d6 <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 80003f2:	2300      	movs	r3, #0
  __HAL_DMA_DISABLE(hdma);
 80003f4:	6822      	ldr	r2, [r4, #0]
  __HAL_UNLOCK(hdma);
 80003f6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 80003fa:	2302      	movs	r3, #2
 80003fc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8000400:	6813      	ldr	r3, [r2, #0]
 8000402:	f023 0301 	bic.w	r3, r3, #1
 8000406:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000408:	6821      	ldr	r1, [r4, #0]
 800040a:	680b      	ldr	r3, [r1, #0]
 800040c:	07d8      	lsls	r0, r3, #31
 800040e:	d43c      	bmi.n	800048a <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 8000410:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000412:	4d32      	ldr	r5, [pc, #200]	; (80004dc <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000414:	6862      	ldr	r2, [r4, #4]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000416:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000418:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800041a:	69a0      	ldr	r0, [r4, #24]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800041c:	4313      	orrs	r3, r2
 800041e:	68e2      	ldr	r2, [r4, #12]
 8000420:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000422:	6922      	ldr	r2, [r4, #16]
 8000424:	4313      	orrs	r3, r2
 8000426:	6962      	ldr	r2, [r4, #20]
 8000428:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800042a:	69e2      	ldr	r2, [r4, #28]
 800042c:	4303      	orrs	r3, r0
 800042e:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8000430:	6a22      	ldr	r2, [r4, #32]
 8000432:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000434:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000436:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000438:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800043c:	bf01      	itttt	eq
 800043e:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8000440:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 8000442:	4335      	orreq	r5, r6
 8000444:	432b      	orreq	r3, r5
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000446:	2a04      	cmp	r2, #4
  hdma->Instance->CR = tmp;  
 8000448:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 800044a:	694b      	ldr	r3, [r1, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800044c:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8000450:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000454:	d10b      	bne.n	800046e <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 8000456:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000458:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 800045a:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800045c:	b13d      	cbz	r5, 800046e <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800045e:	b9f8      	cbnz	r0, 80004a0 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8000460:	2a01      	cmp	r2, #1
 8000462:	d02d      	beq.n	80004c0 <HAL_DMA_Init+0xdc>
 8000464:	d301      	bcc.n	800046a <HAL_DMA_Init+0x86>
 8000466:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000468:	d101      	bne.n	800046e <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800046a:	01ea      	lsls	r2, r5, #7
 800046c:	d42b      	bmi.n	80004c6 <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 800046e:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000470:	4620      	mov	r0, r4
 8000472:	f7ff ffa1 	bl	80003b8 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000476:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000478:	233f      	movs	r3, #63	; 0x3f
 800047a:	4093      	lsls	r3, r2
 800047c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800047e:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000480:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000482:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8000484:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8000488:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800048a:	f7ff ff03 	bl	8000294 <HAL_GetTick>
 800048e:	1b40      	subs	r0, r0, r5
 8000490:	2805      	cmp	r0, #5
 8000492:	d9b9      	bls.n	8000408 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000494:	2320      	movs	r3, #32
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000496:	2003      	movs	r0, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000498:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 800049a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 800049e:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80004a0:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80004a4:	d113      	bne.n	80004ce <HAL_DMA_Init+0xea>
    switch (tmp)
 80004a6:	2a03      	cmp	r2, #3
 80004a8:	d8e1      	bhi.n	800046e <HAL_DMA_Init+0x8a>
 80004aa:	a001      	add	r0, pc, #4	; (adr r0, 80004b0 <HAL_DMA_Init+0xcc>)
 80004ac:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 80004b0:	080004c7 	.word	0x080004c7
 80004b4:	0800046b 	.word	0x0800046b
 80004b8:	080004c7 	.word	0x080004c7
 80004bc:	080004c1 	.word	0x080004c1
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80004c0:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80004c4:	d1d3      	bne.n	800046e <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80004c6:	2340      	movs	r3, #64	; 0x40
        hdma->State = HAL_DMA_STATE_READY;
 80004c8:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80004ca:	6563      	str	r3, [r4, #84]	; 0x54
 80004cc:	e7e5      	b.n	800049a <HAL_DMA_Init+0xb6>
    switch (tmp)
 80004ce:	2a02      	cmp	r2, #2
 80004d0:	d9f9      	bls.n	80004c6 <HAL_DMA_Init+0xe2>
 80004d2:	2a03      	cmp	r2, #3
 80004d4:	e7c8      	b.n	8000468 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 80004d6:	2001      	movs	r0, #1
 80004d8:	bd70      	pop	{r4, r5, r6, pc}
 80004da:	bf00      	nop
 80004dc:	e010803f 	.word	0xe010803f

080004e0 <HAL_DMA_Start_IT>:
{
 80004e0:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 80004e2:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80004e6:	2c01      	cmp	r4, #1
 80004e8:	d035      	beq.n	8000556 <HAL_DMA_Start_IT+0x76>
 80004ea:	2401      	movs	r4, #1
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80004ec:	6d86      	ldr	r6, [r0, #88]	; 0x58
 80004ee:	2500      	movs	r5, #0
  __HAL_LOCK(hdma);
 80004f0:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80004f4:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 80004f8:	2c01      	cmp	r4, #1
 80004fa:	f04f 0402 	mov.w	r4, #2
 80004fe:	d128      	bne.n	8000552 <HAL_DMA_Start_IT+0x72>
    hdma->State = HAL_DMA_STATE_BUSY;
 8000500:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000504:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000506:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000508:	6825      	ldr	r5, [r4, #0]
 800050a:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 800050e:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8000510:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000512:	6883      	ldr	r3, [r0, #8]
 8000514:	2b40      	cmp	r3, #64	; 0x40
 8000516:	d119      	bne.n	800054c <HAL_DMA_Start_IT+0x6c>
    hdma->Instance->PAR = DstAddress;
 8000518:	60a2      	str	r2, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 800051a:	60e1      	str	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800051c:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800051e:	233f      	movs	r3, #63	; 0x3f
 8000520:	4093      	lsls	r3, r2
 8000522:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000524:	6823      	ldr	r3, [r4, #0]
 8000526:	f043 0316 	orr.w	r3, r3, #22
 800052a:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800052c:	6963      	ldr	r3, [r4, #20]
 800052e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000532:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8000534:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000536:	b11b      	cbz	r3, 8000540 <HAL_DMA_Start_IT+0x60>
      hdma->Instance->CR  |= DMA_IT_HT;
 8000538:	6823      	ldr	r3, [r4, #0]
 800053a:	f043 0308 	orr.w	r3, r3, #8
 800053e:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8000540:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000542:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8000544:	f043 0301 	orr.w	r3, r3, #1
 8000548:	6023      	str	r3, [r4, #0]
 800054a:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->PAR = SrcAddress;
 800054c:	60a1      	str	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 800054e:	60e2      	str	r2, [r4, #12]
 8000550:	e7e4      	b.n	800051c <HAL_DMA_Start_IT+0x3c>
    __HAL_UNLOCK(hdma);	  
 8000552:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8000556:	2002      	movs	r0, #2
}
 8000558:	bd70      	pop	{r4, r5, r6, pc}
	...

0800055c <HAL_DMA_IRQHandler>:
  __IO uint32_t count = 0;
 800055c:	2300      	movs	r3, #0
{
 800055e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0;
 8000560:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000562:	2208      	movs	r2, #8
  uint32_t timeout = SystemCoreClock / 9600;
 8000564:	4b59      	ldr	r3, [pc, #356]	; (80006cc <HAL_DMA_IRQHandler+0x170>)
{
 8000566:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000568:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600;
 800056a:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800056c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 800056e:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000570:	409a      	lsls	r2, r3
 8000572:	4216      	tst	r6, r2
 8000574:	d00c      	beq.n	8000590 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000576:	6801      	ldr	r1, [r0, #0]
 8000578:	6808      	ldr	r0, [r1, #0]
 800057a:	0740      	lsls	r0, r0, #29
 800057c:	d508      	bpl.n	8000590 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800057e:	6808      	ldr	r0, [r1, #0]
 8000580:	f020 0004 	bic.w	r0, r0, #4
 8000584:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000586:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000588:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800058a:	f042 0201 	orr.w	r2, r2, #1
 800058e:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000590:	4a4f      	ldr	r2, [pc, #316]	; (80006d0 <HAL_DMA_IRQHandler+0x174>)
 8000592:	409a      	lsls	r2, r3
 8000594:	4216      	tst	r6, r2
 8000596:	d008      	beq.n	80005aa <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000598:	6821      	ldr	r1, [r4, #0]
 800059a:	6949      	ldr	r1, [r1, #20]
 800059c:	0609      	lsls	r1, r1, #24
 800059e:	d504      	bpl.n	80005aa <HAL_DMA_IRQHandler+0x4e>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80005a0:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80005a2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80005a4:	f042 0202 	orr.w	r2, r2, #2
 80005a8:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80005aa:	4a4a      	ldr	r2, [pc, #296]	; (80006d4 <HAL_DMA_IRQHandler+0x178>)
 80005ac:	409a      	lsls	r2, r3
 80005ae:	4216      	tst	r6, r2
 80005b0:	d008      	beq.n	80005c4 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80005b2:	6821      	ldr	r1, [r4, #0]
 80005b4:	6809      	ldr	r1, [r1, #0]
 80005b6:	0788      	lsls	r0, r1, #30
 80005b8:	d504      	bpl.n	80005c4 <HAL_DMA_IRQHandler+0x68>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80005ba:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80005bc:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80005be:	f042 0204 	orr.w	r2, r2, #4
 80005c2:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80005c4:	2210      	movs	r2, #16
 80005c6:	409a      	lsls	r2, r3
 80005c8:	4216      	tst	r6, r2
 80005ca:	d010      	beq.n	80005ee <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80005cc:	6823      	ldr	r3, [r4, #0]
 80005ce:	6819      	ldr	r1, [r3, #0]
 80005d0:	0709      	lsls	r1, r1, #28
 80005d2:	d50c      	bpl.n	80005ee <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80005d4:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80005d6:	681a      	ldr	r2, [r3, #0]
 80005d8:	0350      	lsls	r0, r2, #13
 80005da:	d535      	bpl.n	8000648 <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	0319      	lsls	r1, r3, #12
 80005e0:	d401      	bmi.n	80005e6 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 80005e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80005e4:	e000      	b.n	80005e8 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80005e6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 80005e8:	b10b      	cbz	r3, 80005ee <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 80005ea:	4620      	mov	r0, r4
 80005ec:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80005ee:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80005f0:	2220      	movs	r2, #32
 80005f2:	408a      	lsls	r2, r1
 80005f4:	4216      	tst	r6, r2
 80005f6:	d038      	beq.n	800066a <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80005f8:	6823      	ldr	r3, [r4, #0]
 80005fa:	6818      	ldr	r0, [r3, #0]
 80005fc:	06c6      	lsls	r6, r0, #27
 80005fe:	d534      	bpl.n	800066a <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000600:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000602:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8000606:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000608:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800060a:	d125      	bne.n	8000658 <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800060c:	f022 0216 	bic.w	r2, r2, #22
 8000610:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000612:	695a      	ldr	r2, [r3, #20]
 8000614:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000618:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800061a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800061c:	b90a      	cbnz	r2, 8000622 <HAL_DMA_IRQHandler+0xc6>
 800061e:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000620:	b11a      	cbz	r2, 800062a <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000622:	681a      	ldr	r2, [r3, #0]
 8000624:	f022 0208 	bic.w	r2, r2, #8
 8000628:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800062a:	233f      	movs	r3, #63	; 0x3f
 800062c:	408b      	lsls	r3, r1
 800062e:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 8000630:	2300      	movs	r3, #0
 8000632:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8000636:	2301      	movs	r3, #1
 8000638:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 800063c:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 800063e:	b10b      	cbz	r3, 8000644 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 8000640:	4620      	mov	r0, r4
 8000642:	4798      	blx	r3
}
 8000644:	b003      	add	sp, #12
 8000646:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000648:	681a      	ldr	r2, [r3, #0]
 800064a:	05d2      	lsls	r2, r2, #23
 800064c:	d4c9      	bmi.n	80005e2 <HAL_DMA_IRQHandler+0x86>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800064e:	681a      	ldr	r2, [r3, #0]
 8000650:	f022 0208 	bic.w	r2, r2, #8
 8000654:	601a      	str	r2, [r3, #0]
 8000656:	e7c4      	b.n	80005e2 <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000658:	0350      	lsls	r0, r2, #13
 800065a:	d528      	bpl.n	80006ae <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	0319      	lsls	r1, r3, #12
 8000660:	d432      	bmi.n	80006c8 <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 8000662:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8000664:	b10b      	cbz	r3, 800066a <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 8000666:	4620      	mov	r0, r4
 8000668:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800066a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800066c:	2b00      	cmp	r3, #0
 800066e:	d0e9      	beq.n	8000644 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000670:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000672:	07da      	lsls	r2, r3, #31
 8000674:	d519      	bpl.n	80006aa <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 8000676:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8000678:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 800067a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 800067e:	6813      	ldr	r3, [r2, #0]
 8000680:	f023 0301 	bic.w	r3, r3, #1
 8000684:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600;
 8000686:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800068a:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 800068e:	9b01      	ldr	r3, [sp, #4]
 8000690:	3301      	adds	r3, #1
 8000692:	429f      	cmp	r7, r3
 8000694:	9301      	str	r3, [sp, #4]
 8000696:	d302      	bcc.n	800069e <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000698:	6813      	ldr	r3, [r2, #0]
 800069a:	07db      	lsls	r3, r3, #31
 800069c:	d4f7      	bmi.n	800068e <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 800069e:	2300      	movs	r3, #0
 80006a0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80006a4:	2301      	movs	r3, #1
 80006a6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 80006aa:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80006ac:	e7c7      	b.n	800063e <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80006ae:	681a      	ldr	r2, [r3, #0]
 80006b0:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 80006b4:	d108      	bne.n	80006c8 <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80006b6:	6819      	ldr	r1, [r3, #0]
 80006b8:	f021 0110 	bic.w	r1, r1, #16
 80006bc:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80006be:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 80006c0:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80006c4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 80006c8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80006ca:	e7cb      	b.n	8000664 <HAL_DMA_IRQHandler+0x108>
 80006cc:	20000004 	.word	0x20000004
 80006d0:	00800001 	.word	0x00800001
 80006d4:	00800004 	.word	0x00800004

080006d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80006d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006dc:	680b      	ldr	r3, [r1, #0]
{
 80006de:	b085      	sub	sp, #20
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006e0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80008a4 <HAL_GPIO_Init+0x1cc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006e4:	9301      	str	r3, [sp, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 80006e6:	2300      	movs	r3, #0
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006e8:	4a6c      	ldr	r2, [pc, #432]	; (800089c <HAL_GPIO_Init+0x1c4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80006ea:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 80008a8 <HAL_GPIO_Init+0x1d0>
    ioposition = ((uint32_t)0x01) << position;
 80006ee:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006f2:	9c01      	ldr	r4, [sp, #4]
    ioposition = ((uint32_t)0x01) << position;
 80006f4:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80006f8:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80006fc:	45b6      	cmp	lr, r6
 80006fe:	f040 80b3 	bne.w	8000868 <HAL_GPIO_Init+0x190>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000702:	684c      	ldr	r4, [r1, #4]
 8000704:	f024 0710 	bic.w	r7, r4, #16
 8000708:	2f02      	cmp	r7, #2
 800070a:	d116      	bne.n	800073a <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3];
 800070c:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000710:	f003 0b07 	and.w	fp, r3, #7
 8000714:	f04f 0c0f 	mov.w	ip, #15
 8000718:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 800071c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8000720:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000724:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000728:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800072c:	690d      	ldr	r5, [r1, #16]
 800072e:	fa05 f50b 	lsl.w	r5, r5, fp
 8000732:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 8000736:	f8ca 5020 	str.w	r5, [sl, #32]
 800073a:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800073e:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000740:	f8d0 b000 	ldr.w	fp, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000744:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000748:	fa05 f50a 	lsl.w	r5, r5, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800074c:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800074e:	fa0c fc0a 	lsl.w	ip, ip, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000752:	43ed      	mvns	r5, r5
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000754:	2f01      	cmp	r7, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000756:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800075a:	ea4c 0c0b 	orr.w	ip, ip, fp
      GPIOx->MODER = temp;
 800075e:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000762:	d811      	bhi.n	8000788 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000764:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000766:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 800076a:	68cf      	ldr	r7, [r1, #12]
 800076c:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000770:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000774:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000776:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000778:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800077c:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000780:	409f      	lsls	r7, r3
 8000782:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000786:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000788:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800078a:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800078c:	688f      	ldr	r7, [r1, #8]
 800078e:	fa07 f70a 	lsl.w	r7, r7, sl
 8000792:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000794:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000796:	00e5      	lsls	r5, r4, #3
 8000798:	d566      	bpl.n	8000868 <HAL_GPIO_Init+0x190>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800079a:	f8d8 5044 	ldr.w	r5, [r8, #68]	; 0x44
 800079e:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80007a2:	f003 0e03 	and.w	lr, r3, #3
 80007a6:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007aa:	f445 4580 	orr.w	r5, r5, #16384	; 0x4000
 80007ae:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80007b2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007b6:	f8c8 5044 	str.w	r5, [r8, #68]	; 0x44
 80007ba:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
 80007be:	f8d8 5044 	ldr.w	r5, [r8, #68]	; 0x44
 80007c2:	f405 4580 	and.w	r5, r5, #16384	; 0x4000
 80007c6:	9503      	str	r5, [sp, #12]
 80007c8:	9d03      	ldr	r5, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80007ca:	fa0c f50e 	lsl.w	r5, ip, lr
        temp = SYSCFG->EXTICR[position >> 2];
 80007ce:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80007d2:	ea2a 0c05 	bic.w	ip, sl, r5
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80007d6:	4d32      	ldr	r5, [pc, #200]	; (80008a0 <HAL_GPIO_Init+0x1c8>)
 80007d8:	42a8      	cmp	r0, r5
 80007da:	d04c      	beq.n	8000876 <HAL_GPIO_Init+0x19e>
 80007dc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007e0:	42a8      	cmp	r0, r5
 80007e2:	d04a      	beq.n	800087a <HAL_GPIO_Init+0x1a2>
 80007e4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007e8:	42a8      	cmp	r0, r5
 80007ea:	d048      	beq.n	800087e <HAL_GPIO_Init+0x1a6>
 80007ec:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007f0:	42a8      	cmp	r0, r5
 80007f2:	d046      	beq.n	8000882 <HAL_GPIO_Init+0x1aa>
 80007f4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007f8:	42a8      	cmp	r0, r5
 80007fa:	d044      	beq.n	8000886 <HAL_GPIO_Init+0x1ae>
 80007fc:	4548      	cmp	r0, r9
 80007fe:	d044      	beq.n	800088a <HAL_GPIO_Init+0x1b2>
 8000800:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000804:	42a8      	cmp	r0, r5
 8000806:	d042      	beq.n	800088e <HAL_GPIO_Init+0x1b6>
 8000808:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800080c:	42a8      	cmp	r0, r5
 800080e:	d040      	beq.n	8000892 <HAL_GPIO_Init+0x1ba>
 8000810:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000814:	42a8      	cmp	r0, r5
 8000816:	d03e      	beq.n	8000896 <HAL_GPIO_Init+0x1be>
 8000818:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800081c:	42a8      	cmp	r0, r5
 800081e:	bf14      	ite	ne
 8000820:	250a      	movne	r5, #10
 8000822:	2509      	moveq	r5, #9
 8000824:	fa05 f50e 	lsl.w	r5, r5, lr
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000828:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800082c:	ea45 050c 	orr.w	r5, r5, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8000830:	60bd      	str	r5, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
 8000832:	ea6f 0706 	mvn.w	r7, r6
        temp = EXTI->IMR;
 8000836:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000838:	bf0c      	ite	eq
 800083a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800083c:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800083e:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        EXTI->IMR = temp;
 8000842:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8000844:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 8000846:	bf0c      	ite	eq
 8000848:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800084a:	4335      	orrne	r5, r6
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800084c:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        EXTI->EMR = temp;
 8000850:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8000852:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000854:	bf0c      	ite	eq
 8000856:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000858:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800085a:	02a4      	lsls	r4, r4, #10
        EXTI->RTSR = temp;
 800085c:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 800085e:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 8000860:	bf54      	ite	pl
 8000862:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000864:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000866:	60d5      	str	r5, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000868:	3301      	adds	r3, #1
 800086a:	2b10      	cmp	r3, #16
 800086c:	f47f af3f 	bne.w	80006ee <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000870:	b005      	add	sp, #20
 8000872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000876:	2500      	movs	r5, #0
 8000878:	e7d4      	b.n	8000824 <HAL_GPIO_Init+0x14c>
 800087a:	2501      	movs	r5, #1
 800087c:	e7d2      	b.n	8000824 <HAL_GPIO_Init+0x14c>
 800087e:	2502      	movs	r5, #2
 8000880:	e7d0      	b.n	8000824 <HAL_GPIO_Init+0x14c>
 8000882:	2503      	movs	r5, #3
 8000884:	e7ce      	b.n	8000824 <HAL_GPIO_Init+0x14c>
 8000886:	2504      	movs	r5, #4
 8000888:	e7cc      	b.n	8000824 <HAL_GPIO_Init+0x14c>
 800088a:	2505      	movs	r5, #5
 800088c:	e7ca      	b.n	8000824 <HAL_GPIO_Init+0x14c>
 800088e:	2506      	movs	r5, #6
 8000890:	e7c8      	b.n	8000824 <HAL_GPIO_Init+0x14c>
 8000892:	2507      	movs	r5, #7
 8000894:	e7c6      	b.n	8000824 <HAL_GPIO_Init+0x14c>
 8000896:	2508      	movs	r5, #8
 8000898:	e7c4      	b.n	8000824 <HAL_GPIO_Init+0x14c>
 800089a:	bf00      	nop
 800089c:	40013c00 	.word	0x40013c00
 80008a0:	40020000 	.word	0x40020000
 80008a4:	40023800 	.word	0x40023800
 80008a8:	40021400 	.word	0x40021400

080008ac <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80008ac:	6903      	ldr	r3, [r0, #16]
 80008ae:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80008b0:	bf14      	ite	ne
 80008b2:	2001      	movne	r0, #1
 80008b4:	2000      	moveq	r0, #0
 80008b6:	4770      	bx	lr

080008b8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80008b8:	b10a      	cbz	r2, 80008be <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80008ba:	6181      	str	r1, [r0, #24]
 80008bc:	4770      	bx	lr
 80008be:	0409      	lsls	r1, r1, #16
 80008c0:	e7fb      	b.n	80008ba <HAL_GPIO_WritePin+0x2>

080008c2 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80008c2:	6943      	ldr	r3, [r0, #20]
 80008c4:	4059      	eors	r1, r3
 80008c6:	6141      	str	r1, [r0, #20]
 80008c8:	4770      	bx	lr

080008ca <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80008ca:	6803      	ldr	r3, [r0, #0]
 80008cc:	699a      	ldr	r2, [r3, #24]
 80008ce:	0791      	lsls	r1, r2, #30
 80008d0:	d501      	bpl.n	80008d6 <I2C_Flush_TXDR+0xc>
  {
     hi2c->Instance->TXDR = 0x00U;
 80008d2:	2200      	movs	r2, #0
 80008d4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80008d6:	699a      	ldr	r2, [r3, #24]
 80008d8:	07d2      	lsls	r2, r2, #31
 80008da:	d403      	bmi.n	80008e4 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80008dc:	699a      	ldr	r2, [r3, #24]
 80008de:	f042 0201 	orr.w	r2, r2, #1
 80008e2:	619a      	str	r2, [r3, #24]
 80008e4:	4770      	bx	lr

080008e6 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80008e6:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 80008e8:	6805      	ldr	r5, [r0, #0]

  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));

  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 80008ea:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80008ee:	9c03      	ldr	r4, [sp, #12]
  tmpreg = hi2c->Instance->CR2;
 80008f0:	6868      	ldr	r0, [r5, #4]
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 80008f2:	4323      	orrs	r3, r4
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80008f4:	f020 707f 	bic.w	r0, r0, #66846720	; 0x3fc0000
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 80008f8:	4319      	orrs	r1, r3
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80008fa:	f420 3059 	bic.w	r0, r0, #222208	; 0x36400
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 80008fe:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8000902:	f420 707f 	bic.w	r0, r0, #1020	; 0x3fc
 8000906:	f020 0003 	bic.w	r0, r0, #3
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 800090a:	4301      	orrs	r1, r0
            (uint32_t)Mode | (uint32_t)Request);

  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;
 800090c:	6069      	str	r1, [r5, #4]
 800090e:	bd30      	pop	{r4, r5, pc}

08000910 <I2C_WaitOnFlagUntilTimeout>:
{
 8000910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000914:	9f06      	ldr	r7, [sp, #24]
 8000916:	4604      	mov	r4, r0
 8000918:	4688      	mov	r8, r1
 800091a:	4616      	mov	r6, r2
 800091c:	461d      	mov	r5, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800091e:	6822      	ldr	r2, [r4, #0]
 8000920:	6993      	ldr	r3, [r2, #24]
 8000922:	ea38 0303 	bics.w	r3, r8, r3
 8000926:	bf0c      	ite	eq
 8000928:	2301      	moveq	r3, #1
 800092a:	2300      	movne	r3, #0
 800092c:	42b3      	cmp	r3, r6
 800092e:	d002      	beq.n	8000936 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8000930:	2000      	movs	r0, #0
}
 8000932:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8000936:	1c6b      	adds	r3, r5, #1
 8000938:	d0f2      	beq.n	8000920 <I2C_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800093a:	b955      	cbnz	r5, 8000952 <I2C_WaitOnFlagUntilTimeout+0x42>
        hi2c->State= HAL_I2C_STATE_READY;
 800093c:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 800093e:	2003      	movs	r0, #3
        hi2c->State= HAL_I2C_STATE_READY;
 8000940:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000944:	2300      	movs	r3, #0
 8000946:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 800094a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 800094e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000952:	f7ff fc9f 	bl	8000294 <HAL_GetTick>
 8000956:	1bc0      	subs	r0, r0, r7
 8000958:	4285      	cmp	r5, r0
 800095a:	d2e0      	bcs.n	800091e <I2C_WaitOnFlagUntilTimeout+0xe>
 800095c:	e7ee      	b.n	800093c <I2C_WaitOnFlagUntilTimeout+0x2c>

0800095e <I2C_IsAcknowledgeFailed>:
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800095e:	6803      	ldr	r3, [r0, #0]
{
 8000960:	b570      	push	{r4, r5, r6, lr}
 8000962:	4604      	mov	r4, r0
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000964:	6998      	ldr	r0, [r3, #24]
{
 8000966:	460d      	mov	r5, r1
 8000968:	4616      	mov	r6, r2
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800096a:	f010 0010 	ands.w	r0, r0, #16
 800096e:	d112      	bne.n	8000996 <I2C_IsAcknowledgeFailed+0x38>
 8000970:	bd70      	pop	{r4, r5, r6, pc}
      if(Timeout != HAL_MAX_DELAY)
 8000972:	1c69      	adds	r1, r5, #1
 8000974:	d010      	beq.n	8000998 <I2C_IsAcknowledgeFailed+0x3a>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8000976:	b94d      	cbnz	r5, 800098c <I2C_IsAcknowledgeFailed+0x2e>
          hi2c->State= HAL_I2C_STATE_READY;
 8000978:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 800097a:	2003      	movs	r0, #3
          hi2c->State= HAL_I2C_STATE_READY;
 800097c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8000980:	2300      	movs	r3, #0
 8000982:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8000986:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800098a:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 800098c:	f7ff fc82 	bl	8000294 <HAL_GetTick>
 8000990:	1b80      	subs	r0, r0, r6
 8000992:	4285      	cmp	r5, r0
 8000994:	d3f0      	bcc.n	8000978 <I2C_IsAcknowledgeFailed+0x1a>
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000996:	6823      	ldr	r3, [r4, #0]
 8000998:	6999      	ldr	r1, [r3, #24]
 800099a:	068a      	lsls	r2, r1, #26
 800099c:	d5e9      	bpl.n	8000972 <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800099e:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80009a0:	2520      	movs	r5, #32
    I2C_Flush_TXDR(hi2c);
 80009a2:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80009a4:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80009a6:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 80009a8:	f7ff ff8f 	bl	80008ca <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80009ac:	6822      	ldr	r2, [r4, #0]
    return HAL_ERROR;
 80009ae:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 80009b0:	6853      	ldr	r3, [r2, #4]
 80009b2:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80009b6:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 80009ba:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80009be:	f023 0301 	bic.w	r3, r3, #1
 80009c2:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80009c4:	2304      	movs	r3, #4
 80009c6:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80009c8:	2300      	movs	r3, #0
    hi2c->State= HAL_I2C_STATE_READY;
 80009ca:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80009ce:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80009d2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
}
 80009d6:	bd70      	pop	{r4, r5, r6, pc}

080009d8 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 80009d8:	b570      	push	{r4, r5, r6, lr}
 80009da:	4604      	mov	r4, r0
 80009dc:	460d      	mov	r5, r1
 80009de:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80009e0:	6823      	ldr	r3, [r4, #0]
 80009e2:	699b      	ldr	r3, [r3, #24]
 80009e4:	079b      	lsls	r3, r3, #30
 80009e6:	d501      	bpl.n	80009ec <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 80009e8:	2000      	movs	r0, #0
 80009ea:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80009ec:	4632      	mov	r2, r6
 80009ee:	4629      	mov	r1, r5
 80009f0:	4620      	mov	r0, r4
 80009f2:	f7ff ffb4 	bl	800095e <I2C_IsAcknowledgeFailed>
 80009f6:	b9b0      	cbnz	r0, 8000a26 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if(Timeout != HAL_MAX_DELAY)
 80009f8:	1c6a      	adds	r2, r5, #1
 80009fa:	d0f1      	beq.n	80009e0 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80009fc:	b96d      	cbnz	r5, 8000a1a <I2C_WaitOnTXISFlagUntilTimeout+0x42>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80009fe:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8000a00:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000a02:	f043 0320 	orr.w	r3, r3, #32
 8000a06:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 8000a08:	2320      	movs	r3, #32
 8000a0a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8000a14:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8000a18:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8000a1a:	f7ff fc3b 	bl	8000294 <HAL_GetTick>
 8000a1e:	1b80      	subs	r0, r0, r6
 8000a20:	4285      	cmp	r5, r0
 8000a22:	d2dd      	bcs.n	80009e0 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
 8000a24:	e7eb      	b.n	80009fe <I2C_WaitOnTXISFlagUntilTimeout+0x26>
      return HAL_ERROR;
 8000a26:	2001      	movs	r0, #1
}
 8000a28:	bd70      	pop	{r4, r5, r6, pc}

08000a2a <I2C_RequestMemoryRead>:
{
 8000a2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000a2c:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8000a2e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
{
 8000a32:	4604      	mov	r4, r0
 8000a34:	9e09      	ldr	r6, [sp, #36]	; 0x24
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8000a36:	9300      	str	r3, [sp, #0]
{
 8000a38:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	b2fa      	uxtb	r2, r7
 8000a3e:	f7ff ff52 	bl	80008e6 <I2C_TransferConfig>
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000a42:	4632      	mov	r2, r6
 8000a44:	9908      	ldr	r1, [sp, #32]
 8000a46:	4620      	mov	r0, r4
 8000a48:	f7ff ffc6 	bl	80009d8 <I2C_WaitOnTXISFlagUntilTimeout>
 8000a4c:	b128      	cbz	r0, 8000a5a <I2C_RequestMemoryRead+0x30>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000a4e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000a50:	2b04      	cmp	r3, #4
 8000a52:	d110      	bne.n	8000a76 <I2C_RequestMemoryRead+0x4c>
      return HAL_ERROR;
 8000a54:	2001      	movs	r0, #1
}
 8000a56:	b003      	add	sp, #12
 8000a58:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8000a5a:	2f01      	cmp	r7, #1
 8000a5c:	6823      	ldr	r3, [r4, #0]
 8000a5e:	d10c      	bne.n	8000a7a <I2C_RequestMemoryRead+0x50>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8000a60:	b2ed      	uxtb	r5, r5
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8000a62:	2200      	movs	r2, #0
 8000a64:	2140      	movs	r1, #64	; 0x40
 8000a66:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8000a68:	629d      	str	r5, [r3, #40]	; 0x28
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8000a6a:	9b08      	ldr	r3, [sp, #32]
 8000a6c:	9600      	str	r6, [sp, #0]
 8000a6e:	f7ff ff4f 	bl	8000910 <I2C_WaitOnFlagUntilTimeout>
 8000a72:	2800      	cmp	r0, #0
 8000a74:	d0ef      	beq.n	8000a56 <I2C_RequestMemoryRead+0x2c>
      return HAL_TIMEOUT;
 8000a76:	2003      	movs	r0, #3
 8000a78:	e7ed      	b.n	8000a56 <I2C_RequestMemoryRead+0x2c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8000a7a:	0a2a      	lsrs	r2, r5, #8
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000a7c:	9908      	ldr	r1, [sp, #32]
 8000a7e:	4620      	mov	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8000a80:	629a      	str	r2, [r3, #40]	; 0x28
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000a82:	4632      	mov	r2, r6
 8000a84:	f7ff ffa8 	bl	80009d8 <I2C_WaitOnTXISFlagUntilTimeout>
 8000a88:	2800      	cmp	r0, #0
 8000a8a:	d1e0      	bne.n	8000a4e <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8000a8c:	6823      	ldr	r3, [r4, #0]
 8000a8e:	e7e7      	b.n	8000a60 <I2C_RequestMemoryRead+0x36>

08000a90 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8000a90:	b570      	push	{r4, r5, r6, lr}
 8000a92:	4604      	mov	r4, r0
 8000a94:	460d      	mov	r5, r1
 8000a96:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000a98:	6823      	ldr	r3, [r4, #0]
 8000a9a:	699b      	ldr	r3, [r3, #24]
 8000a9c:	069b      	lsls	r3, r3, #26
 8000a9e:	d501      	bpl.n	8000aa4 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000aa4:	4632      	mov	r2, r6
 8000aa6:	4629      	mov	r1, r5
 8000aa8:	4620      	mov	r0, r4
 8000aaa:	f7ff ff58 	bl	800095e <I2C_IsAcknowledgeFailed>
 8000aae:	b9a0      	cbnz	r0, 8000ada <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8000ab0:	b96d      	cbnz	r5, 8000ace <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000ab2:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8000ab4:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000ab6:	f043 0320 	orr.w	r3, r3, #32
 8000aba:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 8000abc:	2320      	movs	r3, #32
 8000abe:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8000ac8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8000acc:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8000ace:	f7ff fbe1 	bl	8000294 <HAL_GetTick>
 8000ad2:	1b80      	subs	r0, r0, r6
 8000ad4:	4285      	cmp	r5, r0
 8000ad6:	d2df      	bcs.n	8000a98 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
 8000ad8:	e7eb      	b.n	8000ab2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8000ada:	2001      	movs	r0, #1
}
 8000adc:	bd70      	pop	{r4, r5, r6, pc}

08000ade <HAL_I2C_Init>:
{
 8000ade:	b510      	push	{r4, lr}
  if(hi2c == NULL)
 8000ae0:	4604      	mov	r4, r0
 8000ae2:	2800      	cmp	r0, #0
 8000ae4:	d04a      	beq.n	8000b7c <HAL_I2C_Init+0x9e>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8000ae6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000aea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000aee:	b91b      	cbnz	r3, 8000af8 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8000af0:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8000af4:	f002 faa4 	bl	8003040 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000af8:	2324      	movs	r3, #36	; 0x24
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000afa:	68e1      	ldr	r1, [r4, #12]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000afc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000b00:	2901      	cmp	r1, #1
  __HAL_I2C_DISABLE(hi2c);
 8000b02:	6823      	ldr	r3, [r4, #0]
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	f022 0201 	bic.w	r2, r2, #1
 8000b0a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000b0c:	6862      	ldr	r2, [r4, #4]
 8000b0e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000b12:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000b14:	689a      	ldr	r2, [r3, #8]
 8000b16:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000b1a:	609a      	str	r2, [r3, #8]
 8000b1c:	68a2      	ldr	r2, [r4, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000b1e:	d124      	bne.n	8000b6a <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000b20:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000b24:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000b26:	685a      	ldr	r2, [r3, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000b28:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000b2a:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000b2c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8000b30:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000b34:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000b36:	68da      	ldr	r2, [r3, #12]
 8000b38:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000b3c:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000b3e:	6922      	ldr	r2, [r4, #16]
 8000b40:	430a      	orrs	r2, r1
 8000b42:	69a1      	ldr	r1, [r4, #24]
 8000b44:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000b48:	6a21      	ldr	r1, [r4, #32]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000b4a:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000b4c:	69e2      	ldr	r2, [r4, #28]
 8000b4e:	430a      	orrs	r2, r1
 8000b50:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8000b52:	681a      	ldr	r2, [r3, #0]
 8000b54:	f042 0201 	orr.w	r2, r2, #1
 8000b58:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8000b5a:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000b5c:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000b5e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000b62:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000b64:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8000b68:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000b6a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000b6e:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000b70:	609a      	str	r2, [r3, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000b72:	d1d8      	bne.n	8000b26 <HAL_I2C_Init+0x48>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000b74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b78:	605a      	str	r2, [r3, #4]
 8000b7a:	e7d4      	b.n	8000b26 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8000b7c:	2001      	movs	r0, #1
}
 8000b7e:	bd10      	pop	{r4, pc}

08000b80 <HAL_I2C_Master_Transmit>:
{
 8000b80:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8000b84:	4698      	mov	r8, r3
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000b86:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8000b8a:	4604      	mov	r4, r0
 8000b8c:	460e      	mov	r6, r1
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000b8e:	2b20      	cmp	r3, #32
{
 8000b90:	4691      	mov	r9, r2
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000b92:	f040 808c 	bne.w	8000cae <HAL_I2C_Master_Transmit+0x12e>
    __HAL_LOCK(hi2c);
 8000b96:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000b9a:	2b01      	cmp	r3, #1
 8000b9c:	f000 8087 	beq.w	8000cae <HAL_I2C_Master_Transmit+0x12e>
 8000ba0:	2701      	movs	r7, #1
 8000ba2:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8000ba6:	f7ff fb75 	bl	8000294 <HAL_GetTick>
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000baa:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 8000bac:	4605      	mov	r5, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000bae:	9000      	str	r0, [sp, #0]
 8000bb0:	463a      	mov	r2, r7
 8000bb2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bb6:	4620      	mov	r0, r4
 8000bb8:	f7ff feaa 	bl	8000910 <I2C_WaitOnFlagUntilTimeout>
 8000bbc:	2800      	cmp	r0, #0
 8000bbe:	d14b      	bne.n	8000c58 <HAL_I2C_Master_Transmit+0xd8>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000bc0:	2321      	movs	r3, #33	; 0x21
    hi2c->pBuffPtr  = pData;
 8000bc2:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8000bc6:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000bc8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000bcc:	2310      	movs	r3, #16
 8000bce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000bd2:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8000bd4:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8000bd8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000bda:	b29b      	uxth	r3, r3
 8000bdc:	2bff      	cmp	r3, #255	; 0xff
 8000bde:	d927      	bls.n	8000c30 <HAL_I2C_Master_Transmit+0xb0>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000be0:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8000be2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000be6:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8000be8:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000bea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000bee:	4631      	mov	r1, r6
 8000bf0:	4620      	mov	r0, r4
 8000bf2:	f7ff fe78 	bl	80008e6 <I2C_TransferConfig>
    while(hi2c->XferCount > 0U)
 8000bf6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000bf8:	462a      	mov	r2, r5
 8000bfa:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000bfc:	4620      	mov	r0, r4
    while(hi2c->XferCount > 0U)
 8000bfe:	b29b      	uxth	r3, r3
 8000c00:	bb03      	cbnz	r3, 8000c44 <HAL_I2C_Master_Transmit+0xc4>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000c02:	f7ff ff45 	bl	8000a90 <I2C_WaitOnSTOPFlagUntilTimeout>
 8000c06:	bb00      	cbnz	r0, 8000c4a <HAL_I2C_Master_Transmit+0xca>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000c08:	6823      	ldr	r3, [r4, #0]
 8000c0a:	2120      	movs	r1, #32
 8000c0c:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8000c0e:	685a      	ldr	r2, [r3, #4]
 8000c10:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8000c14:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8000c18:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8000c1c:	f022 0201 	bic.w	r2, r2, #1
 8000c20:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8000c22:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000c26:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000c2a:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8000c2e:	e010      	b.n	8000c52 <HAL_I2C_Master_Transmit+0xd2>
      hi2c->XferSize = hi2c->XferCount;
 8000c30:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8000c32:	f44f 5300 	mov.w	r3, #8192	; 0x2000
      hi2c->XferSize = hi2c->XferCount;
 8000c36:	b292      	uxth	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8000c38:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8000c3a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000c3c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000c40:	b2d2      	uxtb	r2, r2
 8000c42:	e7d4      	b.n	8000bee <HAL_I2C_Master_Transmit+0x6e>
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000c44:	f7ff fec8 	bl	80009d8 <I2C_WaitOnTXISFlagUntilTimeout>
 8000c48:	b140      	cbz	r0, 8000c5c <HAL_I2C_Master_Transmit+0xdc>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000c4a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000c4c:	2b04      	cmp	r3, #4
 8000c4e:	d103      	bne.n	8000c58 <HAL_I2C_Master_Transmit+0xd8>
          return HAL_ERROR;
 8000c50:	2001      	movs	r0, #1
}
 8000c52:	b003      	add	sp, #12
 8000c54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          return HAL_TIMEOUT;
 8000c58:	2003      	movs	r0, #3
 8000c5a:	e7fa      	b.n	8000c52 <HAL_I2C_Master_Transmit+0xd2>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8000c5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000c5e:	6822      	ldr	r2, [r4, #0]
 8000c60:	1c59      	adds	r1, r3, #1
 8000c62:	6261      	str	r1, [r4, #36]	; 0x24
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferSize--;
 8000c68:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8000c6a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000c6c:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8000c6e:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 8000c70:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8000c72:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8000c74:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8000c76:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((hi2c->XferSize == 0U) && (hi2c->XferCount!=0U))
 8000c78:	2a00      	cmp	r2, #0
 8000c7a:	d1bc      	bne.n	8000bf6 <HAL_I2C_Master_Transmit+0x76>
 8000c7c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000c7e:	b29b      	uxth	r3, r3
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d0b8      	beq.n	8000bf6 <HAL_I2C_Master_Transmit+0x76>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000c84:	9500      	str	r5, [sp, #0]
 8000c86:	2180      	movs	r1, #128	; 0x80
 8000c88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000c8a:	4620      	mov	r0, r4
 8000c8c:	f7ff fe40 	bl	8000910 <I2C_WaitOnFlagUntilTimeout>
 8000c90:	2800      	cmp	r0, #0
 8000c92:	d1e1      	bne.n	8000c58 <HAL_I2C_Master_Transmit+0xd8>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8000c94:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	2bff      	cmp	r3, #255	; 0xff
 8000c9a:	d903      	bls.n	8000ca4 <HAL_I2C_Master_Transmit+0x124>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000c9c:	22ff      	movs	r2, #255	; 0xff
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000c9e:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000ca0:	8522      	strh	r2, [r4, #40]	; 0x28
 8000ca2:	e7a2      	b.n	8000bea <HAL_I2C_Master_Transmit+0x6a>
          hi2c->XferSize = hi2c->XferCount;
 8000ca4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000ca6:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8000ca8:	b292      	uxth	r2, r2
 8000caa:	8522      	strh	r2, [r4, #40]	; 0x28
 8000cac:	e7c6      	b.n	8000c3c <HAL_I2C_Master_Transmit+0xbc>
    return HAL_BUSY;
 8000cae:	2002      	movs	r0, #2
 8000cb0:	e7cf      	b.n	8000c52 <HAL_I2C_Master_Transmit+0xd2>

08000cb2 <HAL_I2C_Mem_Read>:
{
 8000cb2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cb6:	469b      	mov	fp, r3
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000cb8:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8000cbc:	b085      	sub	sp, #20
 8000cbe:	4604      	mov	r4, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000cc0:	2b20      	cmp	r3, #32
{
 8000cc2:	460f      	mov	r7, r1
 8000cc4:	9203      	str	r2, [sp, #12]
 8000cc6:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8000cca:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000cce:	f040 80ac 	bne.w	8000e2a <HAL_I2C_Mem_Read+0x178>
    if((pData == NULL) || (Size == 0U))
 8000cd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8000cd4:	b91b      	cbnz	r3, 8000cde <HAL_I2C_Mem_Read+0x2c>
      return  HAL_ERROR;
 8000cd6:	2001      	movs	r0, #1
}
 8000cd8:	b005      	add	sp, #20
 8000cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((pData == NULL) || (Size == 0U))
 8000cde:	f1ba 0f00 	cmp.w	sl, #0
 8000ce2:	d0f8      	beq.n	8000cd6 <HAL_I2C_Mem_Read+0x24>
    __HAL_LOCK(hi2c);
 8000ce4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	f000 809e 	beq.w	8000e2a <HAL_I2C_Mem_Read+0x178>
 8000cee:	2501      	movs	r5, #1
 8000cf0:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8000cf4:	f7ff face 	bl	8000294 <HAL_GetTick>
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000cf8:	2319      	movs	r3, #25
 8000cfa:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8000cfc:	4606      	mov	r6, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000cfe:	462a      	mov	r2, r5
 8000d00:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d04:	4620      	mov	r0, r4
 8000d06:	f7ff fe03 	bl	8000910 <I2C_WaitOnFlagUntilTimeout>
 8000d0a:	4680      	mov	r8, r0
 8000d0c:	b9d0      	cbnz	r0, 8000d44 <HAL_I2C_Mem_Read+0x92>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8000d0e:	2322      	movs	r3, #34	; 0x22
    hi2c->XferISR   = NULL;
 8000d10:	6360      	str	r0, [r4, #52]	; 0x34
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000d12:	9601      	str	r6, [sp, #4]
 8000d14:	4639      	mov	r1, r7
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8000d16:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000d1a:	2340      	movs	r3, #64	; 0x40
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000d1c:	f8cd 9000 	str.w	r9, [sp]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000d20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8000d24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d26:	6460      	str	r0, [r4, #68]	; 0x44
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000d28:	4620      	mov	r0, r4
    hi2c->pBuffPtr  = pData;
 8000d2a:	6263      	str	r3, [r4, #36]	; 0x24
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000d2c:	465b      	mov	r3, fp
    hi2c->XferCount = Size;
 8000d2e:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000d32:	9a03      	ldr	r2, [sp, #12]
 8000d34:	f7ff fe79 	bl	8000a2a <I2C_RequestMemoryRead>
 8000d38:	b130      	cbz	r0, 8000d48 <HAL_I2C_Mem_Read+0x96>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000d3a:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8000d3c:	f884 8040 	strb.w	r8, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000d40:	2b04      	cmp	r3, #4
 8000d42:	d0c8      	beq.n	8000cd6 <HAL_I2C_Mem_Read+0x24>
        return HAL_TIMEOUT;
 8000d44:	2003      	movs	r0, #3
 8000d46:	e7c7      	b.n	8000cd8 <HAL_I2C_Mem_Read+0x26>
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d48:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	2bff      	cmp	r3, #255	; 0xff
 8000d4e:	d946      	bls.n	8000dde <HAL_I2C_Mem_Read+0x12c>
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8000d50:	f44f 5310 	mov.w	r3, #9216	; 0x2400
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000d54:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8000d56:	9300      	str	r3, [sp, #0]
 8000d58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000d5c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8000d5e:	4639      	mov	r1, r7
 8000d60:	4620      	mov	r0, r4
 8000d62:	f7ff fdc0 	bl	80008e6 <I2C_TransferConfig>
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8000d66:	9600      	str	r6, [sp, #0]
 8000d68:	464b      	mov	r3, r9
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2104      	movs	r1, #4
 8000d6e:	4620      	mov	r0, r4
 8000d70:	f7ff fdce 	bl	8000910 <I2C_WaitOnFlagUntilTimeout>
 8000d74:	2800      	cmp	r0, #0
 8000d76:	d1e5      	bne.n	8000d44 <HAL_I2C_Mem_Read+0x92>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8000d78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d7a:	1c5a      	adds	r2, r3, #1
 8000d7c:	6262      	str	r2, [r4, #36]	; 0x24
 8000d7e:	6822      	ldr	r2, [r4, #0]
 8000d80:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000d82:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8000d84:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8000d86:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000d88:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8000d8a:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 8000d8c:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8000d8e:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8000d90:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8000d92:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8000d94:	b9ba      	cbnz	r2, 8000dc6 <HAL_I2C_Mem_Read+0x114>
 8000d96:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	b1a3      	cbz	r3, 8000dc6 <HAL_I2C_Mem_Read+0x114>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000d9c:	9600      	str	r6, [sp, #0]
 8000d9e:	464b      	mov	r3, r9
 8000da0:	2180      	movs	r1, #128	; 0x80
 8000da2:	4620      	mov	r0, r4
 8000da4:	f7ff fdb4 	bl	8000910 <I2C_WaitOnFlagUntilTimeout>
 8000da8:	2800      	cmp	r0, #0
 8000daa:	d1cb      	bne.n	8000d44 <HAL_I2C_Mem_Read+0x92>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8000dac:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000dae:	b29b      	uxth	r3, r3
 8000db0:	2bff      	cmp	r3, #255	; 0xff
 8000db2:	d91e      	bls.n	8000df2 <HAL_I2C_Mem_Read+0x140>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000db4:	22ff      	movs	r2, #255	; 0xff
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000db6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000dba:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000dbc:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000dbe:	4639      	mov	r1, r7
 8000dc0:	4620      	mov	r0, r4
 8000dc2:	f7ff fd90 	bl	80008e6 <I2C_TransferConfig>
    }while(hi2c->XferCount > 0U);
 8000dc6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000dc8:	b29b      	uxth	r3, r3
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d1cb      	bne.n	8000d66 <HAL_I2C_Mem_Read+0xb4>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000dce:	4632      	mov	r2, r6
 8000dd0:	4649      	mov	r1, r9
 8000dd2:	4620      	mov	r0, r4
 8000dd4:	f7ff fe5c 	bl	8000a90 <I2C_WaitOnSTOPFlagUntilTimeout>
 8000dd8:	b198      	cbz	r0, 8000e02 <HAL_I2C_Mem_Read+0x150>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000dda:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000ddc:	e7b0      	b.n	8000d40 <HAL_I2C_Mem_Read+0x8e>
      hi2c->XferSize = hi2c->XferCount;
 8000dde:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8000de0:	f44f 5310 	mov.w	r3, #9216	; 0x2400
      hi2c->XferSize = hi2c->XferCount;
 8000de4:	b292      	uxth	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8000de6:	9300      	str	r3, [sp, #0]
 8000de8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
      hi2c->XferSize = hi2c->XferCount;
 8000dec:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8000dee:	b2d2      	uxtb	r2, r2
 8000df0:	e7b5      	b.n	8000d5e <HAL_I2C_Mem_Read+0xac>
          hi2c->XferSize = hi2c->XferCount;
 8000df2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000df4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000df8:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8000dfa:	b292      	uxth	r2, r2
 8000dfc:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000dfe:	b2d2      	uxtb	r2, r2
 8000e00:	e7dd      	b.n	8000dbe <HAL_I2C_Mem_Read+0x10c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000e02:	6823      	ldr	r3, [r4, #0]
 8000e04:	2120      	movs	r1, #32
 8000e06:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8000e08:	685a      	ldr	r2, [r3, #4]
 8000e0a:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8000e0e:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8000e12:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8000e16:	f022 0201 	bic.w	r2, r2, #1
 8000e1a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8000e1c:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000e20:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000e24:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8000e28:	e756      	b.n	8000cd8 <HAL_I2C_Mem_Read+0x26>
    return HAL_BUSY;
 8000e2a:	2002      	movs	r0, #2
 8000e2c:	e754      	b.n	8000cd8 <HAL_I2C_Mem_Read+0x26>

08000e2e <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8000e2e:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8000e32:	b2d2      	uxtb	r2, r2
 8000e34:	2a20      	cmp	r2, #32
{
 8000e36:	b510      	push	{r4, lr}
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000e38:	d11d      	bne.n	8000e76 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e3a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000e3e:	2b01      	cmp	r3, #1
 8000e40:	d019      	beq.n	8000e76 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000e42:	2324      	movs	r3, #36	; 0x24
 8000e44:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000e48:	6803      	ldr	r3, [r0, #0]
 8000e4a:	681c      	ldr	r4, [r3, #0]
 8000e4c:	f024 0401 	bic.w	r4, r4, #1
 8000e50:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000e52:	681c      	ldr	r4, [r3, #0]
 8000e54:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8000e58:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000e5a:	681c      	ldr	r4, [r3, #0]
 8000e5c:	4321      	orrs	r1, r4
 8000e5e:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000e60:	6819      	ldr	r1, [r3, #0]
 8000e62:	f041 0101 	orr.w	r1, r1, #1
 8000e66:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000e68:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000e6a:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000e6e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8000e72:	4618      	mov	r0, r3
 8000e74:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8000e76:	2002      	movs	r0, #2
  }
}
 8000e78:	bd10      	pop	{r4, pc}

08000e7a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000e7a:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8000e7c:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8000e80:	b2e4      	uxtb	r4, r4
 8000e82:	2c20      	cmp	r4, #32
 8000e84:	d11c      	bne.n	8000ec0 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e86:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d018      	beq.n	8000ec0 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000e8e:	2324      	movs	r3, #36	; 0x24
 8000e90:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000e94:	6803      	ldr	r3, [r0, #0]
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	f022 0201 	bic.w	r2, r2, #1
 8000e9c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8000e9e:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8000ea0:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8000ea4:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8000ea8:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	f042 0201 	orr.w	r2, r2, #1
 8000eb0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000eb2:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000eb4:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000eb8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8000ec0:	2002      	movs	r0, #2
  }
}
 8000ec2:	bd10      	pop	{r4, pc}

08000ec4 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8000ec4:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
 8000ec6:	4604      	mov	r4, r0
 8000ec8:	b308      	cbz	r0, 8000f0e <HAL_IWDG_Init+0x4a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 8000eca:	6803      	ldr	r3, [r0, #0]
 8000ecc:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8000ed0:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8000ed2:	f245 5255 	movw	r2, #21845	; 0x5555
 8000ed6:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8000ed8:	6842      	ldr	r2, [r0, #4]
 8000eda:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8000edc:	6882      	ldr	r2, [r0, #8]
 8000ede:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8000ee0:	f7ff f9d8 	bl	8000294 <HAL_GetTick>
 8000ee4:	4605      	mov	r5, r0

   /* Wait for register to be updated */
  while(hiwdg->Instance->SR != RESET)
 8000ee6:	6823      	ldr	r3, [r4, #0]
 8000ee8:	68d8      	ldr	r0, [r3, #12]
 8000eea:	b928      	cbnz	r0, 8000ef8 <HAL_IWDG_Init+0x34>
    }
  }

  /* If window parameter is different than current value, modify window 
  register */
  if(hiwdg->Instance->WINR != hiwdg->Init.Window)
 8000eec:	6919      	ldr	r1, [r3, #16]
 8000eee:	68e2      	ldr	r2, [r4, #12]
 8000ef0:	4291      	cmp	r1, r2
 8000ef2:	d008      	beq.n	8000f06 <HAL_IWDG_Init+0x42>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing 
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8000ef4:	611a      	str	r2, [r3, #16]
 8000ef6:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > HAL_IWDG_DEFAULT_TIMEOUT)
 8000ef8:	f7ff f9cc 	bl	8000294 <HAL_GetTick>
 8000efc:	1b40      	subs	r0, r0, r5
 8000efe:	2830      	cmp	r0, #48	; 0x30
 8000f00:	d9f1      	bls.n	8000ee6 <HAL_IWDG_Init+0x22>
      return HAL_TIMEOUT;
 8000f02:	2003      	movs	r0, #3
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
}
 8000f04:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000f06:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000f0e:	2001      	movs	r0, #1
 8000f10:	bd38      	pop	{r3, r4, r5, pc}

08000f12 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000f12:	6803      	ldr	r3, [r0, #0]
 8000f14:	f64a 22aa 	movw	r2, #43690	; 0xaaaa

  /* Return function status */
  return HAL_OK;
}
 8000f18:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000f1a:	601a      	str	r2, [r3, #0]
}
 8000f1c:	4770      	bx	lr
	...

08000f20 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000f20:	4b19      	ldr	r3, [pc, #100]	; (8000f88 <HAL_PWREx_EnableOverDrive+0x68>)
{
 8000f22:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000f26:	4c19      	ldr	r4, [pc, #100]	; (8000f8c <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f28:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000f2c:	641a      	str	r2, [r3, #64]	; 0x40
 8000f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f34:	9301      	str	r3, [sp, #4]
 8000f36:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000f38:	6823      	ldr	r3, [r4, #0]
 8000f3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f3e:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f40:	f7ff f9a8 	bl	8000294 <HAL_GetTick>
 8000f44:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000f46:	6863      	ldr	r3, [r4, #4]
 8000f48:	03da      	lsls	r2, r3, #15
 8000f4a:	d50c      	bpl.n	8000f66 <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000f4c:	6823      	ldr	r3, [r4, #0]
 8000f4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f52:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f54:	f7ff f99e 	bl	8000294 <HAL_GetTick>

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000f58:	4c0c      	ldr	r4, [pc, #48]	; (8000f8c <HAL_PWREx_EnableOverDrive+0x6c>)
  tickstart = HAL_GetTick();
 8000f5a:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000f5c:	6863      	ldr	r3, [r4, #4]
 8000f5e:	039b      	lsls	r3, r3, #14
 8000f60:	d50a      	bpl.n	8000f78 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8000f62:	2000      	movs	r0, #0
 8000f64:	e006      	b.n	8000f74 <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000f66:	f7ff f995 	bl	8000294 <HAL_GetTick>
 8000f6a:	1b40      	subs	r0, r0, r5
 8000f6c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000f70:	d9e9      	bls.n	8000f46 <HAL_PWREx_EnableOverDrive+0x26>
      return HAL_TIMEOUT;
 8000f72:	2003      	movs	r0, #3
}
 8000f74:	b003      	add	sp, #12
 8000f76:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000f78:	f7ff f98c 	bl	8000294 <HAL_GetTick>
 8000f7c:	1b40      	subs	r0, r0, r5
 8000f7e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000f82:	d9eb      	bls.n	8000f5c <HAL_PWREx_EnableOverDrive+0x3c>
 8000f84:	e7f5      	b.n	8000f72 <HAL_PWREx_EnableOverDrive+0x52>
 8000f86:	bf00      	nop
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40007000 	.word	0x40007000

08000f90 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f90:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f94:	4604      	mov	r4, r0
 8000f96:	b918      	cbnz	r0, 8000fa0 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000f98:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000f9a:	b002      	add	sp, #8
 8000f9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fa0:	6803      	ldr	r3, [r0, #0]
 8000fa2:	07d8      	lsls	r0, r3, #31
 8000fa4:	d410      	bmi.n	8000fc8 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fa6:	6823      	ldr	r3, [r4, #0]
 8000fa8:	0799      	lsls	r1, r3, #30
 8000faa:	d45e      	bmi.n	800106a <HAL_RCC_OscConfig+0xda>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fac:	6823      	ldr	r3, [r4, #0]
 8000fae:	0719      	lsls	r1, r3, #28
 8000fb0:	f100 80a3 	bmi.w	80010fa <HAL_RCC_OscConfig+0x16a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fb4:	6823      	ldr	r3, [r4, #0]
 8000fb6:	075a      	lsls	r2, r3, #29
 8000fb8:	f100 80c4 	bmi.w	8001144 <HAL_RCC_OscConfig+0x1b4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fbc:	69a2      	ldr	r2, [r4, #24]
 8000fbe:	2a00      	cmp	r2, #0
 8000fc0:	f040 812e 	bne.w	8001220 <HAL_RCC_OscConfig+0x290>
  return HAL_OK;
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	e7e8      	b.n	8000f9a <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000fc8:	4b93      	ldr	r3, [pc, #588]	; (8001218 <HAL_RCC_OscConfig+0x288>)
 8000fca:	689a      	ldr	r2, [r3, #8]
 8000fcc:	f002 020c 	and.w	r2, r2, #12
 8000fd0:	2a04      	cmp	r2, #4
 8000fd2:	d007      	beq.n	8000fe4 <HAL_RCC_OscConfig+0x54>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000fd4:	689a      	ldr	r2, [r3, #8]
 8000fd6:	f002 020c 	and.w	r2, r2, #12
 8000fda:	2a08      	cmp	r2, #8
 8000fdc:	d10a      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x64>
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	025a      	lsls	r2, r3, #9
 8000fe2:	d507      	bpl.n	8000ff4 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fe4:	4b8c      	ldr	r3, [pc, #560]	; (8001218 <HAL_RCC_OscConfig+0x288>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	039b      	lsls	r3, r3, #14
 8000fea:	d5dc      	bpl.n	8000fa6 <HAL_RCC_OscConfig+0x16>
 8000fec:	6863      	ldr	r3, [r4, #4]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d1d9      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x16>
 8000ff2:	e7d1      	b.n	8000f98 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ff4:	6863      	ldr	r3, [r4, #4]
 8000ff6:	4d88      	ldr	r5, [pc, #544]	; (8001218 <HAL_RCC_OscConfig+0x288>)
 8000ff8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ffc:	d111      	bne.n	8001022 <HAL_RCC_OscConfig+0x92>
 8000ffe:	682b      	ldr	r3, [r5, #0]
 8001000:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001004:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001006:	f7ff f945 	bl	8000294 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800100a:	4d83      	ldr	r5, [pc, #524]	; (8001218 <HAL_RCC_OscConfig+0x288>)
        tickstart = HAL_GetTick();
 800100c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800100e:	682b      	ldr	r3, [r5, #0]
 8001010:	039f      	lsls	r7, r3, #14
 8001012:	d4c8      	bmi.n	8000fa6 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001014:	f7ff f93e 	bl	8000294 <HAL_GetTick>
 8001018:	1b80      	subs	r0, r0, r6
 800101a:	2864      	cmp	r0, #100	; 0x64
 800101c:	d9f7      	bls.n	800100e <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 800101e:	2003      	movs	r0, #3
 8001020:	e7bb      	b.n	8000f9a <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001022:	b99b      	cbnz	r3, 800104c <HAL_RCC_OscConfig+0xbc>
 8001024:	682b      	ldr	r3, [r5, #0]
 8001026:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800102a:	602b      	str	r3, [r5, #0]
 800102c:	682b      	ldr	r3, [r5, #0]
 800102e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001032:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001034:	f7ff f92e 	bl	8000294 <HAL_GetTick>
 8001038:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800103a:	682b      	ldr	r3, [r5, #0]
 800103c:	0398      	lsls	r0, r3, #14
 800103e:	d5b2      	bpl.n	8000fa6 <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001040:	f7ff f928 	bl	8000294 <HAL_GetTick>
 8001044:	1b80      	subs	r0, r0, r6
 8001046:	2864      	cmp	r0, #100	; 0x64
 8001048:	d9f7      	bls.n	800103a <HAL_RCC_OscConfig+0xaa>
 800104a:	e7e8      	b.n	800101e <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800104c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001050:	682b      	ldr	r3, [r5, #0]
 8001052:	d103      	bne.n	800105c <HAL_RCC_OscConfig+0xcc>
 8001054:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001058:	602b      	str	r3, [r5, #0]
 800105a:	e7d0      	b.n	8000ffe <HAL_RCC_OscConfig+0x6e>
 800105c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001060:	602b      	str	r3, [r5, #0]
 8001062:	682b      	ldr	r3, [r5, #0]
 8001064:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001068:	e7cc      	b.n	8001004 <HAL_RCC_OscConfig+0x74>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800106a:	4b6b      	ldr	r3, [pc, #428]	; (8001218 <HAL_RCC_OscConfig+0x288>)
 800106c:	689a      	ldr	r2, [r3, #8]
 800106e:	f012 0f0c 	tst.w	r2, #12
 8001072:	d007      	beq.n	8001084 <HAL_RCC_OscConfig+0xf4>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001074:	689a      	ldr	r2, [r3, #8]
 8001076:	f002 020c 	and.w	r2, r2, #12
 800107a:	2a08      	cmp	r2, #8
 800107c:	d111      	bne.n	80010a2 <HAL_RCC_OscConfig+0x112>
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	0259      	lsls	r1, r3, #9
 8001082:	d40e      	bmi.n	80010a2 <HAL_RCC_OscConfig+0x112>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001084:	4b64      	ldr	r3, [pc, #400]	; (8001218 <HAL_RCC_OscConfig+0x288>)
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	0792      	lsls	r2, r2, #30
 800108a:	d502      	bpl.n	8001092 <HAL_RCC_OscConfig+0x102>
 800108c:	68e2      	ldr	r2, [r4, #12]
 800108e:	2a01      	cmp	r2, #1
 8001090:	d182      	bne.n	8000f98 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	6921      	ldr	r1, [r4, #16]
 8001096:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800109a:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800109e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010a0:	e784      	b.n	8000fac <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80010a2:	68e3      	ldr	r3, [r4, #12]
 80010a4:	4d5c      	ldr	r5, [pc, #368]	; (8001218 <HAL_RCC_OscConfig+0x288>)
 80010a6:	b1bb      	cbz	r3, 80010d8 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_ENABLE();
 80010a8:	682b      	ldr	r3, [r5, #0]
 80010aa:	f043 0301 	orr.w	r3, r3, #1
 80010ae:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80010b0:	f7ff f8f0 	bl	8000294 <HAL_GetTick>
 80010b4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010b6:	682b      	ldr	r3, [r5, #0]
 80010b8:	079f      	lsls	r7, r3, #30
 80010ba:	d507      	bpl.n	80010cc <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010bc:	682b      	ldr	r3, [r5, #0]
 80010be:	6922      	ldr	r2, [r4, #16]
 80010c0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80010c4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80010c8:	602b      	str	r3, [r5, #0]
 80010ca:	e76f      	b.n	8000fac <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010cc:	f7ff f8e2 	bl	8000294 <HAL_GetTick>
 80010d0:	1b80      	subs	r0, r0, r6
 80010d2:	2802      	cmp	r0, #2
 80010d4:	d9ef      	bls.n	80010b6 <HAL_RCC_OscConfig+0x126>
 80010d6:	e7a2      	b.n	800101e <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 80010d8:	682b      	ldr	r3, [r5, #0]
 80010da:	f023 0301 	bic.w	r3, r3, #1
 80010de:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80010e0:	f7ff f8d8 	bl	8000294 <HAL_GetTick>
 80010e4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010e6:	682b      	ldr	r3, [r5, #0]
 80010e8:	0798      	lsls	r0, r3, #30
 80010ea:	f57f af5f 	bpl.w	8000fac <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010ee:	f7ff f8d1 	bl	8000294 <HAL_GetTick>
 80010f2:	1b80      	subs	r0, r0, r6
 80010f4:	2802      	cmp	r0, #2
 80010f6:	d9f6      	bls.n	80010e6 <HAL_RCC_OscConfig+0x156>
 80010f8:	e791      	b.n	800101e <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80010fa:	6963      	ldr	r3, [r4, #20]
 80010fc:	4d46      	ldr	r5, [pc, #280]	; (8001218 <HAL_RCC_OscConfig+0x288>)
 80010fe:	b183      	cbz	r3, 8001122 <HAL_RCC_OscConfig+0x192>
      __HAL_RCC_LSI_ENABLE();
 8001100:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001102:	f043 0301 	orr.w	r3, r3, #1
 8001106:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001108:	f7ff f8c4 	bl	8000294 <HAL_GetTick>
 800110c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800110e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001110:	079b      	lsls	r3, r3, #30
 8001112:	f53f af4f 	bmi.w	8000fb4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001116:	f7ff f8bd 	bl	8000294 <HAL_GetTick>
 800111a:	1b80      	subs	r0, r0, r6
 800111c:	2802      	cmp	r0, #2
 800111e:	d9f6      	bls.n	800110e <HAL_RCC_OscConfig+0x17e>
 8001120:	e77d      	b.n	800101e <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8001122:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001124:	f023 0301 	bic.w	r3, r3, #1
 8001128:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800112a:	f7ff f8b3 	bl	8000294 <HAL_GetTick>
 800112e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001130:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001132:	079f      	lsls	r7, r3, #30
 8001134:	f57f af3e 	bpl.w	8000fb4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001138:	f7ff f8ac 	bl	8000294 <HAL_GetTick>
 800113c:	1b80      	subs	r0, r0, r6
 800113e:	2802      	cmp	r0, #2
 8001140:	d9f6      	bls.n	8001130 <HAL_RCC_OscConfig+0x1a0>
 8001142:	e76c      	b.n	800101e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001144:	4b34      	ldr	r3, [pc, #208]	; (8001218 <HAL_RCC_OscConfig+0x288>)
 8001146:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001148:	00d0      	lsls	r0, r2, #3
 800114a:	d427      	bmi.n	800119c <HAL_RCC_OscConfig+0x20c>
      __HAL_RCC_PWR_CLK_ENABLE();
 800114c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
      pwrclkchanged = SET;
 800114e:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001150:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001154:	641a      	str	r2, [r3, #64]	; 0x40
 8001156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001158:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800115c:	9301      	str	r3, [sp, #4]
 800115e:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001160:	4d2e      	ldr	r5, [pc, #184]	; (800121c <HAL_RCC_OscConfig+0x28c>)
 8001162:	682b      	ldr	r3, [r5, #0]
 8001164:	05d9      	lsls	r1, r3, #23
 8001166:	d51b      	bpl.n	80011a0 <HAL_RCC_OscConfig+0x210>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001168:	68a3      	ldr	r3, [r4, #8]
 800116a:	4d2b      	ldr	r5, [pc, #172]	; (8001218 <HAL_RCC_OscConfig+0x288>)
 800116c:	2b01      	cmp	r3, #1
 800116e:	d127      	bne.n	80011c0 <HAL_RCC_OscConfig+0x230>
 8001170:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001172:	f043 0301 	orr.w	r3, r3, #1
 8001176:	672b      	str	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001178:	f241 3588 	movw	r5, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800117c:	f7ff f88a 	bl	8000294 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001180:	4f25      	ldr	r7, [pc, #148]	; (8001218 <HAL_RCC_OscConfig+0x288>)
      tickstart = HAL_GetTick();
 8001182:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001184:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001186:	079b      	lsls	r3, r3, #30
 8001188:	d53f      	bpl.n	800120a <HAL_RCC_OscConfig+0x27a>
    if(pwrclkchanged == SET)
 800118a:	2e00      	cmp	r6, #0
 800118c:	f43f af16 	beq.w	8000fbc <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001190:	4a21      	ldr	r2, [pc, #132]	; (8001218 <HAL_RCC_OscConfig+0x288>)
 8001192:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001194:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001198:	6413      	str	r3, [r2, #64]	; 0x40
 800119a:	e70f      	b.n	8000fbc <HAL_RCC_OscConfig+0x2c>
  FlagStatus pwrclkchanged = RESET;
 800119c:	2600      	movs	r6, #0
 800119e:	e7df      	b.n	8001160 <HAL_RCC_OscConfig+0x1d0>
      PWR->CR1 |= PWR_CR1_DBP;
 80011a0:	682b      	ldr	r3, [r5, #0]
 80011a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011a6:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80011a8:	f7ff f874 	bl	8000294 <HAL_GetTick>
 80011ac:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011ae:	682b      	ldr	r3, [r5, #0]
 80011b0:	05da      	lsls	r2, r3, #23
 80011b2:	d4d9      	bmi.n	8001168 <HAL_RCC_OscConfig+0x1d8>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80011b4:	f7ff f86e 	bl	8000294 <HAL_GetTick>
 80011b8:	1bc0      	subs	r0, r0, r7
 80011ba:	2864      	cmp	r0, #100	; 0x64
 80011bc:	d9f7      	bls.n	80011ae <HAL_RCC_OscConfig+0x21e>
 80011be:	e72e      	b.n	800101e <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011c0:	b9ab      	cbnz	r3, 80011ee <HAL_RCC_OscConfig+0x25e>
 80011c2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011c4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011c8:	f023 0301 	bic.w	r3, r3, #1
 80011cc:	672b      	str	r3, [r5, #112]	; 0x70
 80011ce:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80011d0:	f023 0304 	bic.w	r3, r3, #4
 80011d4:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80011d6:	f7ff f85d 	bl	8000294 <HAL_GetTick>
 80011da:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011dc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80011de:	0798      	lsls	r0, r3, #30
 80011e0:	d5d3      	bpl.n	800118a <HAL_RCC_OscConfig+0x1fa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011e2:	f7ff f857 	bl	8000294 <HAL_GetTick>
 80011e6:	1bc0      	subs	r0, r0, r7
 80011e8:	4540      	cmp	r0, r8
 80011ea:	d9f7      	bls.n	80011dc <HAL_RCC_OscConfig+0x24c>
 80011ec:	e717      	b.n	800101e <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011ee:	2b05      	cmp	r3, #5
 80011f0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80011f2:	d103      	bne.n	80011fc <HAL_RCC_OscConfig+0x26c>
 80011f4:	f043 0304 	orr.w	r3, r3, #4
 80011f8:	672b      	str	r3, [r5, #112]	; 0x70
 80011fa:	e7b9      	b.n	8001170 <HAL_RCC_OscConfig+0x1e0>
 80011fc:	f023 0301 	bic.w	r3, r3, #1
 8001200:	672b      	str	r3, [r5, #112]	; 0x70
 8001202:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001204:	f023 0304 	bic.w	r3, r3, #4
 8001208:	e7b5      	b.n	8001176 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800120a:	f7ff f843 	bl	8000294 <HAL_GetTick>
 800120e:	eba0 0008 	sub.w	r0, r0, r8
 8001212:	42a8      	cmp	r0, r5
 8001214:	d9b6      	bls.n	8001184 <HAL_RCC_OscConfig+0x1f4>
 8001216:	e702      	b.n	800101e <HAL_RCC_OscConfig+0x8e>
 8001218:	40023800 	.word	0x40023800
 800121c:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001220:	4d24      	ldr	r5, [pc, #144]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
 8001222:	68ab      	ldr	r3, [r5, #8]
 8001224:	f003 030c 	and.w	r3, r3, #12
 8001228:	2b08      	cmp	r3, #8
 800122a:	f43f aeb5 	beq.w	8000f98 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 800122e:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001230:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001232:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001236:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001238:	d12f      	bne.n	800129a <HAL_RCC_OscConfig+0x30a>
        tickstart = HAL_GetTick();
 800123a:	f7ff f82b 	bl	8000294 <HAL_GetTick>
 800123e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001240:	682b      	ldr	r3, [r5, #0]
 8001242:	0199      	lsls	r1, r3, #6
 8001244:	d423      	bmi.n	800128e <HAL_RCC_OscConfig+0x2fe>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001246:	6a22      	ldr	r2, [r4, #32]
 8001248:	69e3      	ldr	r3, [r4, #28]
 800124a:	4313      	orrs	r3, r2
 800124c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800124e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001252:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001254:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001258:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800125a:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800125e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001260:	4c14      	ldr	r4, [pc, #80]	; (80012b4 <HAL_RCC_OscConfig+0x324>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001262:	0852      	lsrs	r2, r2, #1
 8001264:	3a01      	subs	r2, #1
 8001266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800126a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800126c:	682b      	ldr	r3, [r5, #0]
 800126e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001272:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001274:	f7ff f80e 	bl	8000294 <HAL_GetTick>
 8001278:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800127a:	6823      	ldr	r3, [r4, #0]
 800127c:	019a      	lsls	r2, r3, #6
 800127e:	f53f aea1 	bmi.w	8000fc4 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001282:	f7ff f807 	bl	8000294 <HAL_GetTick>
 8001286:	1b40      	subs	r0, r0, r5
 8001288:	2802      	cmp	r0, #2
 800128a:	d9f6      	bls.n	800127a <HAL_RCC_OscConfig+0x2ea>
 800128c:	e6c7      	b.n	800101e <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800128e:	f7ff f801 	bl	8000294 <HAL_GetTick>
 8001292:	1b80      	subs	r0, r0, r6
 8001294:	2802      	cmp	r0, #2
 8001296:	d9d3      	bls.n	8001240 <HAL_RCC_OscConfig+0x2b0>
 8001298:	e6c1      	b.n	800101e <HAL_RCC_OscConfig+0x8e>
        tickstart = HAL_GetTick();
 800129a:	f7fe fffb 	bl	8000294 <HAL_GetTick>
 800129e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012a0:	682b      	ldr	r3, [r5, #0]
 80012a2:	019b      	lsls	r3, r3, #6
 80012a4:	f57f ae8e 	bpl.w	8000fc4 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012a8:	f7fe fff4 	bl	8000294 <HAL_GetTick>
 80012ac:	1b00      	subs	r0, r0, r4
 80012ae:	2802      	cmp	r0, #2
 80012b0:	d9f6      	bls.n	80012a0 <HAL_RCC_OscConfig+0x310>
 80012b2:	e6b4      	b.n	800101e <HAL_RCC_OscConfig+0x8e>
 80012b4:	40023800 	.word	0x40023800

080012b8 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80012b8:	4b11      	ldr	r3, [pc, #68]	; (8001300 <HAL_RCC_GetSysClockFreq+0x48>)
 80012ba:	689a      	ldr	r2, [r3, #8]
 80012bc:	f002 020c 	and.w	r2, r2, #12
 80012c0:	2a04      	cmp	r2, #4
 80012c2:	d003      	beq.n	80012cc <HAL_RCC_GetSysClockFreq+0x14>
 80012c4:	2a08      	cmp	r2, #8
 80012c6:	d003      	beq.n	80012d0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80012c8:	480e      	ldr	r0, [pc, #56]	; (8001304 <HAL_RCC_GetSysClockFreq+0x4c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80012ca:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80012cc:	480e      	ldr	r0, [pc, #56]	; (8001308 <HAL_RCC_GetSysClockFreq+0x50>)
 80012ce:	4770      	bx	lr
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80012d0:	685a      	ldr	r2, [r3, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80012d2:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80012d4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos));
 80012d8:	685b      	ldr	r3, [r3, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80012da:	0249      	lsls	r1, r1, #9
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos));
 80012dc:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80012e0:	bf4c      	ite	mi
 80012e2:	4809      	ldrmi	r0, [pc, #36]	; (8001308 <HAL_RCC_GetSysClockFreq+0x50>)
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos));
 80012e4:	4807      	ldrpl	r0, [pc, #28]	; (8001304 <HAL_RCC_GetSysClockFreq+0x4c>)
 80012e6:	fbb0 f0f2 	udiv	r0, r0, r2
 80012ea:	4358      	muls	r0, r3
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 80012ec:	4b04      	ldr	r3, [pc, #16]	; (8001300 <HAL_RCC_GetSysClockFreq+0x48>)
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80012f4:	3301      	adds	r3, #1
 80012f6:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 80012f8:	fbb0 f0f3 	udiv	r0, r0, r3
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	40023800 	.word	0x40023800
 8001304:	00f42400 	.word	0x00f42400
 8001308:	007a1200 	.word	0x007a1200

0800130c <HAL_RCC_ClockConfig>:
{
 800130c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001310:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001312:	4604      	mov	r4, r0
 8001314:	b910      	cbnz	r0, 800131c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001316:	2001      	movs	r0, #1
 8001318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800131c:	4a3f      	ldr	r2, [pc, #252]	; (800141c <HAL_RCC_ClockConfig+0x110>)
 800131e:	6813      	ldr	r3, [r2, #0]
 8001320:	f003 030f 	and.w	r3, r3, #15
 8001324:	428b      	cmp	r3, r1
 8001326:	d328      	bcc.n	800137a <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001328:	6822      	ldr	r2, [r4, #0]
 800132a:	0796      	lsls	r6, r2, #30
 800132c:	d430      	bmi.n	8001390 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800132e:	07d0      	lsls	r0, r2, #31
 8001330:	d436      	bmi.n	80013a0 <HAL_RCC_ClockConfig+0x94>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001332:	4a3a      	ldr	r2, [pc, #232]	; (800141c <HAL_RCC_ClockConfig+0x110>)
 8001334:	6813      	ldr	r3, [r2, #0]
 8001336:	f003 030f 	and.w	r3, r3, #15
 800133a:	429d      	cmp	r5, r3
 800133c:	d35a      	bcc.n	80013f4 <HAL_RCC_ClockConfig+0xe8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800133e:	6822      	ldr	r2, [r4, #0]
 8001340:	0751      	lsls	r1, r2, #29
 8001342:	d462      	bmi.n	800140a <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001344:	0713      	lsls	r3, r2, #28
 8001346:	d507      	bpl.n	8001358 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001348:	4a35      	ldr	r2, [pc, #212]	; (8001420 <HAL_RCC_ClockConfig+0x114>)
 800134a:	6921      	ldr	r1, [r4, #16]
 800134c:	6893      	ldr	r3, [r2, #8]
 800134e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001352:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001356:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001358:	f7ff ffae 	bl	80012b8 <HAL_RCC_GetSysClockFreq>
 800135c:	4b30      	ldr	r3, [pc, #192]	; (8001420 <HAL_RCC_ClockConfig+0x114>)
 800135e:	4a31      	ldr	r2, [pc, #196]	; (8001424 <HAL_RCC_ClockConfig+0x118>)
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001366:	5cd3      	ldrb	r3, [r2, r3]
 8001368:	40d8      	lsrs	r0, r3
 800136a:	4b2f      	ldr	r3, [pc, #188]	; (8001428 <HAL_RCC_ClockConfig+0x11c>)
 800136c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800136e:	2000      	movs	r0, #0
 8001370:	f7fe ff62 	bl	8000238 <HAL_InitTick>
  return HAL_OK;
 8001374:	2000      	movs	r0, #0
 8001376:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800137a:	6813      	ldr	r3, [r2, #0]
 800137c:	f023 030f 	bic.w	r3, r3, #15
 8001380:	430b      	orrs	r3, r1
 8001382:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001384:	6813      	ldr	r3, [r2, #0]
 8001386:	f003 030f 	and.w	r3, r3, #15
 800138a:	4299      	cmp	r1, r3
 800138c:	d1c3      	bne.n	8001316 <HAL_RCC_ClockConfig+0xa>
 800138e:	e7cb      	b.n	8001328 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001390:	4923      	ldr	r1, [pc, #140]	; (8001420 <HAL_RCC_ClockConfig+0x114>)
 8001392:	68a0      	ldr	r0, [r4, #8]
 8001394:	688b      	ldr	r3, [r1, #8]
 8001396:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800139a:	4303      	orrs	r3, r0
 800139c:	608b      	str	r3, [r1, #8]
 800139e:	e7c6      	b.n	800132e <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013a0:	6861      	ldr	r1, [r4, #4]
 80013a2:	4b1f      	ldr	r3, [pc, #124]	; (8001420 <HAL_RCC_ClockConfig+0x114>)
 80013a4:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013a6:	681a      	ldr	r2, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013a8:	d11c      	bne.n	80013e4 <HAL_RCC_ClockConfig+0xd8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013aa:	f412 3f00 	tst.w	r2, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ae:	d0b2      	beq.n	8001316 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013b0:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013b2:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013b6:	4e1a      	ldr	r6, [pc, #104]	; (8001420 <HAL_RCC_ClockConfig+0x114>)
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013b8:	f022 0203 	bic.w	r2, r2, #3
 80013bc:	430a      	orrs	r2, r1
 80013be:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80013c0:	f7fe ff68 	bl	8000294 <HAL_GetTick>
 80013c4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013c6:	68b3      	ldr	r3, [r6, #8]
 80013c8:	6862      	ldr	r2, [r4, #4]
 80013ca:	f003 030c 	and.w	r3, r3, #12
 80013ce:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80013d2:	d0ae      	beq.n	8001332 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013d4:	f7fe ff5e 	bl	8000294 <HAL_GetTick>
 80013d8:	1bc0      	subs	r0, r0, r7
 80013da:	4540      	cmp	r0, r8
 80013dc:	d9f3      	bls.n	80013c6 <HAL_RCC_ClockConfig+0xba>
        return HAL_TIMEOUT;
 80013de:	2003      	movs	r0, #3
}
 80013e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013e4:	2902      	cmp	r1, #2
 80013e6:	d102      	bne.n	80013ee <HAL_RCC_ClockConfig+0xe2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013e8:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80013ec:	e7df      	b.n	80013ae <HAL_RCC_ClockConfig+0xa2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ee:	f012 0f02 	tst.w	r2, #2
 80013f2:	e7dc      	b.n	80013ae <HAL_RCC_ClockConfig+0xa2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013f4:	6813      	ldr	r3, [r2, #0]
 80013f6:	f023 030f 	bic.w	r3, r3, #15
 80013fa:	432b      	orrs	r3, r5
 80013fc:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013fe:	6813      	ldr	r3, [r2, #0]
 8001400:	f003 030f 	and.w	r3, r3, #15
 8001404:	429d      	cmp	r5, r3
 8001406:	d186      	bne.n	8001316 <HAL_RCC_ClockConfig+0xa>
 8001408:	e799      	b.n	800133e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800140a:	4905      	ldr	r1, [pc, #20]	; (8001420 <HAL_RCC_ClockConfig+0x114>)
 800140c:	68e0      	ldr	r0, [r4, #12]
 800140e:	688b      	ldr	r3, [r1, #8]
 8001410:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001414:	4303      	orrs	r3, r0
 8001416:	608b      	str	r3, [r1, #8]
 8001418:	e794      	b.n	8001344 <HAL_RCC_ClockConfig+0x38>
 800141a:	bf00      	nop
 800141c:	40023c00 	.word	0x40023c00
 8001420:	40023800 	.word	0x40023800
 8001424:	08007a37 	.word	0x08007a37
 8001428:	20000004 	.word	0x20000004

0800142c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800142c:	4b01      	ldr	r3, [pc, #4]	; (8001434 <HAL_RCC_GetHCLKFreq+0x8>)
 800142e:	6818      	ldr	r0, [r3, #0]
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	20000004 	.word	0x20000004

08001438 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001438:	4b04      	ldr	r3, [pc, #16]	; (800144c <HAL_RCC_GetPCLK1Freq+0x14>)
 800143a:	4a05      	ldr	r2, [pc, #20]	; (8001450 <HAL_RCC_GetPCLK1Freq+0x18>)
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001442:	5cd3      	ldrb	r3, [r2, r3]
 8001444:	4a03      	ldr	r2, [pc, #12]	; (8001454 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001446:	6810      	ldr	r0, [r2, #0]
}
 8001448:	40d8      	lsrs	r0, r3
 800144a:	4770      	bx	lr
 800144c:	40023800 	.word	0x40023800
 8001450:	08007a47 	.word	0x08007a47
 8001454:	20000004 	.word	0x20000004

08001458 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001458:	4b04      	ldr	r3, [pc, #16]	; (800146c <HAL_RCC_GetPCLK2Freq+0x14>)
 800145a:	4a05      	ldr	r2, [pc, #20]	; (8001470 <HAL_RCC_GetPCLK2Freq+0x18>)
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001462:	5cd3      	ldrb	r3, [r2, r3]
 8001464:	4a03      	ldr	r2, [pc, #12]	; (8001474 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001466:	6810      	ldr	r0, [r2, #0]
} 
 8001468:	40d8      	lsrs	r0, r3
 800146a:	4770      	bx	lr
 800146c:	40023800 	.word	0x40023800
 8001470:	08007a47 	.word	0x08007a47
 8001474:	20000004 	.word	0x20000004

08001478 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001478:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800147c:	6802      	ldr	r2, [r0, #0]
{
 800147e:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001480:	f012 0601 	ands.w	r6, r2, #1
 8001484:	d00b      	beq.n	800149e <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001486:	4bba      	ldr	r3, [pc, #744]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001488:	6899      	ldr	r1, [r3, #8]
 800148a:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
 800148e:	6099      	str	r1, [r3, #8]
 8001490:	6b46      	ldr	r6, [r0, #52]	; 0x34
 8001492:	6899      	ldr	r1, [r3, #8]
 8001494:	4331      	orrs	r1, r6
    
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001496:	fab6 f686 	clz	r6, r6
 800149a:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800149c:	6099      	str	r1, [r3, #8]
      plli2sused = 1; 
    }
  }
  
  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800149e:	f412 2500 	ands.w	r5, r2, #524288	; 0x80000
 80014a2:	d012      	beq.n	80014ca <HAL_RCCEx_PeriphCLKConfig+0x52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80014a4:	49b2      	ldr	r1, [pc, #712]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80014a6:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 80014a8:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80014ac:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80014b0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
    {
      plli2sused = 1; 
 80014b4:	bf08      	it	eq
 80014b6:	2601      	moveq	r6, #1
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80014b8:	ea43 0305 	orr.w	r3, r3, r5
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80014bc:	bf16      	itet	ne
 80014be:	fab5 f585 	clzne	r5, r5
  uint32_t pllsaiused = 0;
 80014c2:	2500      	moveq	r5, #0
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80014c4:	096d      	lsrne	r5, r5, #5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80014c6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
      pllsaiused = 1; 
    }
  }
  
  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80014ca:	02d7      	lsls	r7, r2, #11
 80014cc:	d510      	bpl.n	80014f0 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80014ce:	48a8      	ldr	r0, [pc, #672]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80014d0:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80014d2:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80014d6:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80014da:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80014de:	ea43 0301 	orr.w	r3, r3, r1
 80014e2:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80014e6:	f000 81a9 	beq.w	800183c <HAL_RCCEx_PeriphCLKConfig+0x3c4>
      plli2sused = 1; 
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1; 
 80014ea:	2900      	cmp	r1, #0
 80014ec:	bf08      	it	eq
 80014ee:	2501      	moveq	r5, #1
  }
  
  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {    
      plli2sused = 1; 
 80014f0:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 80014f4:	bf18      	it	ne
 80014f6:	2601      	movne	r6, #1
  }  
  
  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80014f8:	0690      	lsls	r0, r2, #26
 80014fa:	d531      	bpl.n	8001560 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80014fc:	4b9c      	ldr	r3, [pc, #624]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
    
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80014fe:	4f9d      	ldr	r7, [pc, #628]	; (8001774 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001500:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001502:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001506:	641a      	str	r2, [r3, #64]	; 0x40
 8001508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800150e:	9301      	str	r3, [sp, #4]
 8001510:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001518:	603b      	str	r3, [r7, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800151a:	f7fe febb 	bl	8000294 <HAL_GetTick>
 800151e:	4680      	mov	r8, r0
    
    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	05d9      	lsls	r1, r3, #23
 8001524:	f140 818c 	bpl.w	8001840 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001528:	4f91      	ldr	r7, [pc, #580]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800152a:	6f3b      	ldr	r3, [r7, #112]	; 0x70

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800152c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001530:	f040 8191 	bne.w	8001856 <HAL_RCCEx_PeriphCLKConfig+0x3de>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001534:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001536:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800153a:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800153e:	4a8c      	ldr	r2, [pc, #560]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001540:	f040 81af 	bne.w	80018a2 <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8001544:	6891      	ldr	r1, [r2, #8]
 8001546:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 800154a:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 800154e:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8001552:	4301      	orrs	r1, r0
 8001554:	6091      	str	r1, [r2, #8]
 8001556:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800155a:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800155c:	430b      	orrs	r3, r1
 800155e:	6713      	str	r3, [r2, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001560:	6823      	ldr	r3, [r4, #0]
 8001562:	06df      	lsls	r7, r3, #27
 8001564:	d50c      	bpl.n	8001580 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
    
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001566:	4a82      	ldr	r2, [pc, #520]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001568:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800156c:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8001570:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
 8001574:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8001578:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800157a:	4301      	orrs	r1, r0
 800157c:	f8c2 108c 	str.w	r1, [r2, #140]	; 0x8c
  }
  
  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001580:	0458      	lsls	r0, r3, #17
 8001582:	d508      	bpl.n	8001596 <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001584:	497a      	ldr	r1, [pc, #488]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001586:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8001588:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800158c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001590:	4302      	orrs	r2, r0
 8001592:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001596:	0419      	lsls	r1, r3, #16
 8001598:	d508      	bpl.n	80015ac <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800159a:	4975      	ldr	r1, [pc, #468]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800159c:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800159e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80015a2:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80015a6:	4302      	orrs	r2, r0
 80015a8:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80015ac:	03da      	lsls	r2, r3, #15
 80015ae:	d508      	bpl.n	80015c2 <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80015b0:	496f      	ldr	r1, [pc, #444]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80015b2:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80015b4:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80015b8:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80015bc:	4302      	orrs	r2, r0
 80015be:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
    
  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80015c2:	039f      	lsls	r7, r3, #14
 80015c4:	d508      	bpl.n	80015d8 <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
    
    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80015c6:	496a      	ldr	r1, [pc, #424]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80015c8:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80015ca:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80015ce:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 80015d2:	4302      	orrs	r2, r0
 80015d4:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80015d8:	0658      	lsls	r0, r3, #25
 80015da:	d508      	bpl.n	80015ee <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80015dc:	4964      	ldr	r1, [pc, #400]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80015de:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80015e0:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80015e4:	f022 0203 	bic.w	r2, r2, #3
 80015e8:	4302      	orrs	r2, r0
 80015ea:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80015ee:	0619      	lsls	r1, r3, #24
 80015f0:	d508      	bpl.n	8001604 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80015f2:	495f      	ldr	r1, [pc, #380]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80015f4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80015f6:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80015fa:	f022 020c 	bic.w	r2, r2, #12
 80015fe:	4302      	orrs	r2, r0
 8001600:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001604:	05da      	lsls	r2, r3, #23
 8001606:	d508      	bpl.n	800161a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001608:	4959      	ldr	r1, [pc, #356]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800160a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800160c:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001610:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8001614:	4302      	orrs	r2, r0
 8001616:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800161a:	059f      	lsls	r7, r3, #22
 800161c:	d508      	bpl.n	8001630 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800161e:	4954      	ldr	r1, [pc, #336]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001620:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8001622:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001626:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800162a:	4302      	orrs	r2, r0
 800162c:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001630:	0558      	lsls	r0, r3, #21
 8001632:	d508      	bpl.n	8001646 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001634:	494e      	ldr	r1, [pc, #312]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001636:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001638:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800163c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001640:	4302      	orrs	r2, r0
 8001642:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001646:	0519      	lsls	r1, r3, #20
 8001648:	d508      	bpl.n	800165c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
    
    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800164a:	4949      	ldr	r1, [pc, #292]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800164c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800164e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001652:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001656:	4302      	orrs	r2, r0
 8001658:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800165c:	04da      	lsls	r2, r3, #19
 800165e:	d508      	bpl.n	8001672 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
    
    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8001660:	4943      	ldr	r1, [pc, #268]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001662:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001664:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001668:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800166c:	4302      	orrs	r2, r0
 800166e:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001672:	049f      	lsls	r7, r3, #18
 8001674:	d508      	bpl.n	8001688 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
    
    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8001676:	493e      	ldr	r1, [pc, #248]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001678:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800167a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800167e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8001682:	4302      	orrs	r2, r0
 8001684:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001688:	0258      	lsls	r0, r3, #9
 800168a:	d508      	bpl.n	800169e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800168c:	4938      	ldr	r1, [pc, #224]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800168e:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8001690:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001694:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8001698:	4302      	orrs	r2, r0
 800169a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800169e:	0299      	lsls	r1, r3, #10
 80016a0:	d50c      	bpl.n	80016bc <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80016a2:	4833      	ldr	r0, [pc, #204]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80016a4:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80016a6:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1; 
 80016aa:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80016ae:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
      pllsaiused = 1; 
 80016b2:	bf08      	it	eq
 80016b4:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80016b6:	430a      	orrs	r2, r1
 80016b8:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1; 
 80016bc:	f013 0f08 	tst.w	r3, #8
 80016c0:	bf18      	it	ne
 80016c2:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80016c4:	035a      	lsls	r2, r3, #13
 80016c6:	d508      	bpl.n	80016da <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    
    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80016c8:	4929      	ldr	r1, [pc, #164]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80016ca:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80016cc:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80016d0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80016d4:	4302      	orrs	r2, r0
 80016d6:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
   }
  
  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80016da:	021f      	lsls	r7, r3, #8
 80016dc:	d509      	bpl.n	80016f2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    
    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80016de:	4924      	ldr	r1, [pc, #144]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80016e0:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80016e4:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 80016e8:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80016ec:	4302      	orrs	r2, r0
 80016ee:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
  
#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)  
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80016f2:	0158      	lsls	r0, r3, #5
 80016f4:	d509      	bpl.n	800170a <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
    
    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80016f6:	491e      	ldr	r1, [pc, #120]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80016f8:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 80016fc:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8001700:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8001704:	4302      	orrs	r2, r0
 8001706:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
  }
	
  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800170a:	0119      	lsls	r1, r3, #4
 800170c:	d509      	bpl.n	8001722 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800170e:	4918      	ldr	r1, [pc, #96]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001710:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8001714:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8001718:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 800171c:	4302      	orrs	r2, r0
 800171e:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
  }
  
  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8001722:	00da      	lsls	r2, r3, #3
 8001724:	d509      	bpl.n	800173a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8001726:	4912      	ldr	r1, [pc, #72]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001728:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800172c:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8001730:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8001734:	4302      	orrs	r2, r0
 8001736:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
  }  
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800173a:	2e01      	cmp	r6, #1
 800173c:	f000 80b5 	beq.w	80018aa <HAL_RCCEx_PeriphCLKConfig+0x432>
 8001740:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001744:	f000 80b1 	beq.w	80018aa <HAL_RCCEx_PeriphCLKConfig+0x432>
    }
  } 
  
  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8001748:	2d01      	cmp	r5, #1
 800174a:	d175      	bne.n	8001838 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE(); 
 800174c:	4d08      	ldr	r5, [pc, #32]	; (8001770 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800174e:	682b      	ldr	r3, [r5, #0]
 8001750:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001754:	602b      	str	r3, [r5, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001756:	f7fe fd9d 	bl	8000294 <HAL_GetTick>
 800175a:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800175c:	682b      	ldr	r3, [r5, #0]
 800175e:	009f      	lsls	r7, r3, #2
 8001760:	f100 8127 	bmi.w	80019b2 <HAL_RCCEx_PeriphCLKConfig+0x53a>
    
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
    
    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001764:	6821      	ldr	r1, [r4, #0]
 8001766:	030e      	lsls	r6, r1, #12
 8001768:	d506      	bpl.n	8001778 <HAL_RCCEx_PeriphCLKConfig+0x300>
 800176a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800176c:	b143      	cbz	r3, 8001780 <HAL_RCCEx_PeriphCLKConfig+0x308>
 800176e:	e003      	b.n	8001778 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8001770:	40023800 	.word	0x40023800
 8001774:	40007000 	.word	0x40007000
 8001778:	02cd      	lsls	r5, r1, #11
 800177a:	d51d      	bpl.n	80017b8 <HAL_RCCEx_PeriphCLKConfig+0x340>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800177c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800177e:	b9db      	cbnz	r3, 80017b8 <HAL_RCCEx_PeriphCLKConfig+0x340>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
    
      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001780:	4a93      	ldr	r2, [pc, #588]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 8001782:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001786:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800178a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800178e:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8001792:	4303      	orrs	r3, r0
 8001794:	6960      	ldr	r0, [r4, #20]
 8001796:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800179a:	69a0      	ldr	r0, [r4, #24]
 800179c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80017a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80017a4:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80017a8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80017aa:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80017ae:	3801      	subs	r0, #1
 80017b0:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80017b4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }           

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/   
    /* In Case of PLLI2S is selected as source clock for CK48 */ 
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80017b8:	0288      	lsls	r0, r1, #10
 80017ba:	d515      	bpl.n	80017e8 <HAL_RCCEx_PeriphCLKConfig+0x370>
 80017bc:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80017be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80017c2:	d111      	bne.n	80017e8 <HAL_RCCEx_PeriphCLKConfig+0x370>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80017c4:	4a82      	ldr	r2, [pc, #520]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 80017c6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80017ca:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
      
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80017ce:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80017d2:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 80017d6:	4303      	orrs	r3, r0
 80017d8:	6960      	ldr	r0, [r4, #20]
 80017da:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80017de:	6a20      	ldr	r0, [r4, #32]
 80017e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80017e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    }        

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) 
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80017e8:	070a      	lsls	r2, r1, #28
 80017ea:	d519      	bpl.n	8001820 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
      
      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80017ec:	4978      	ldr	r1, [pc, #480]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 80017ee:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80017f2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
      
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80017f6:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 80017fa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80017fe:	4313      	orrs	r3, r2
 8001800:	6962      	ldr	r2, [r4, #20]
 8001802:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001806:	69e2      	ldr	r2, [r4, #28]
 8001808:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800180c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8001810:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
 8001814:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001816:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800181a:	4313      	orrs	r3, r2
 800181c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }    
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */  

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001820:	4c6b      	ldr	r4, [pc, #428]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 8001822:	6823      	ldr	r3, [r4, #0]
 8001824:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001828:	6023      	str	r3, [r4, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800182a:	f7fe fd33 	bl	8000294 <HAL_GetTick>
 800182e:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001830:	6823      	ldr	r3, [r4, #0]
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	f140 80c4 	bpl.w	80019c0 <HAL_RCCEx_PeriphCLKConfig+0x548>
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001838:	2000      	movs	r0, #0
 800183a:	e009      	b.n	8001850 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
      plli2sused = 1; 
 800183c:	2601      	movs	r6, #1
 800183e:	e657      	b.n	80014f0 <HAL_RCCEx_PeriphCLKConfig+0x78>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001840:	f7fe fd28 	bl	8000294 <HAL_GetTick>
 8001844:	eba0 0008 	sub.w	r0, r0, r8
 8001848:	2864      	cmp	r0, #100	; 0x64
 800184a:	f67f ae69 	bls.w	8001520 <HAL_RCCEx_PeriphCLKConfig+0xa8>
        return HAL_TIMEOUT;
 800184e:	2003      	movs	r0, #3
}
 8001850:	b003      	add	sp, #12
 8001852:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001856:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001858:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800185c:	4293      	cmp	r3, r2
 800185e:	f43f ae69 	beq.w	8001534 <HAL_RCCEx_PeriphCLKConfig+0xbc>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001862:	6f3b      	ldr	r3, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8001864:	6f3a      	ldr	r2, [r7, #112]	; 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001866:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 800186a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800186e:	673a      	str	r2, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001870:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001872:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001876:	673a      	str	r2, [r7, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8001878:	673b      	str	r3, [r7, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800187a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800187c:	07da      	lsls	r2, r3, #31
 800187e:	f57f ae59 	bpl.w	8001534 <HAL_RCCEx_PeriphCLKConfig+0xbc>
        tickstart = HAL_GetTick();
 8001882:	f7fe fd07 	bl	8000294 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001886:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800188a:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800188c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800188e:	079b      	lsls	r3, r3, #30
 8001890:	f53f ae50 	bmi.w	8001534 <HAL_RCCEx_PeriphCLKConfig+0xbc>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001894:	f7fe fcfe 	bl	8000294 <HAL_GetTick>
 8001898:	eba0 0008 	sub.w	r0, r0, r8
 800189c:	4548      	cmp	r0, r9
 800189e:	d9f5      	bls.n	800188c <HAL_RCCEx_PeriphCLKConfig+0x414>
 80018a0:	e7d5      	b.n	800184e <HAL_RCCEx_PeriphCLKConfig+0x3d6>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80018a2:	6891      	ldr	r1, [r2, #8]
 80018a4:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80018a8:	e654      	b.n	8001554 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    __HAL_RCC_PLLI2S_DISABLE();  
 80018aa:	4e49      	ldr	r6, [pc, #292]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 80018ac:	6833      	ldr	r3, [r6, #0]
 80018ae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80018b2:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80018b4:	f7fe fcee 	bl	8000294 <HAL_GetTick>
 80018b8:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80018ba:	6833      	ldr	r3, [r6, #0]
 80018bc:	011b      	lsls	r3, r3, #4
 80018be:	d472      	bmi.n	80019a6 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80018c0:	6822      	ldr	r2, [r4, #0]
 80018c2:	07d7      	lsls	r7, r2, #31
 80018c4:	d512      	bpl.n	80018ec <HAL_RCCEx_PeriphCLKConfig+0x474>
 80018c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80018c8:	b983      	cbnz	r3, 80018ec <HAL_RCCEx_PeriphCLKConfig+0x474>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80018ca:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80018ce:	f8d6 1084 	ldr.w	r1, [r6, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80018d2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80018d6:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 80018da:	430b      	orrs	r3, r1
 80018dc:	6861      	ldr	r1, [r4, #4]
 80018de:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80018e2:	68a1      	ldr	r1, [r4, #8]
 80018e4:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 80018e8:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80018ec:	0316      	lsls	r6, r2, #12
 80018ee:	d503      	bpl.n	80018f8 <HAL_RCCEx_PeriphCLKConfig+0x480>
 80018f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80018f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80018f6:	d005      	beq.n	8001904 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80018f8:	02d0      	lsls	r0, r2, #11
 80018fa:	d51e      	bpl.n	800193a <HAL_RCCEx_PeriphCLKConfig+0x4c2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 80018fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80018fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001902:	d11a      	bne.n	800193a <HAL_RCCEx_PeriphCLKConfig+0x4c2>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001904:	4932      	ldr	r1, [pc, #200]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 8001906:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800190a:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800190e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001912:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8001916:	4303      	orrs	r3, r0
 8001918:	6860      	ldr	r0, [r4, #4]
 800191a:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800191e:	68e0      	ldr	r0, [r4, #12]
 8001920:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001924:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);   
 8001928:	f8d1 008c 	ldr.w	r0, [r1, #140]	; 0x8c
 800192c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800192e:	f020 001f 	bic.w	r0, r0, #31
 8001932:	3b01      	subs	r3, #1
 8001934:	4303      	orrs	r3, r0
 8001936:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800193a:	01d1      	lsls	r1, r2, #7
 800193c:	d511      	bpl.n	8001962 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800193e:	4924      	ldr	r1, [pc, #144]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 8001940:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001944:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8001948:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 800194c:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 8001950:	4303      	orrs	r3, r0
 8001952:	6860      	ldr	r0, [r4, #4]
 8001954:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001958:	6920      	ldr	r0, [r4, #16]
 800195a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800195e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001962:	0192      	lsls	r2, r2, #6
 8001964:	d50d      	bpl.n	8001982 <HAL_RCCEx_PeriphCLKConfig+0x50a>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001966:	6923      	ldr	r3, [r4, #16]
 8001968:	6862      	ldr	r2, [r4, #4]
 800196a:	041b      	lsls	r3, r3, #16
 800196c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001970:	68e2      	ldr	r2, [r4, #12]
 8001972:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001976:	68a2      	ldr	r2, [r4, #8]
 8001978:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800197c:	4a14      	ldr	r2, [pc, #80]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 800197e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8001982:	4e13      	ldr	r6, [pc, #76]	; (80019d0 <HAL_RCCEx_PeriphCLKConfig+0x558>)
 8001984:	6833      	ldr	r3, [r6, #0]
 8001986:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800198a:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800198c:	f7fe fc82 	bl	8000294 <HAL_GetTick>
 8001990:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001992:	6833      	ldr	r3, [r6, #0]
 8001994:	011b      	lsls	r3, r3, #4
 8001996:	f53f aed7 	bmi.w	8001748 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800199a:	f7fe fc7b 	bl	8000294 <HAL_GetTick>
 800199e:	1bc0      	subs	r0, r0, r7
 80019a0:	2864      	cmp	r0, #100	; 0x64
 80019a2:	d9f6      	bls.n	8001992 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80019a4:	e753      	b.n	800184e <HAL_RCCEx_PeriphCLKConfig+0x3d6>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80019a6:	f7fe fc75 	bl	8000294 <HAL_GetTick>
 80019aa:	1bc0      	subs	r0, r0, r7
 80019ac:	2864      	cmp	r0, #100	; 0x64
 80019ae:	d984      	bls.n	80018ba <HAL_RCCEx_PeriphCLKConfig+0x442>
 80019b0:	e74d      	b.n	800184e <HAL_RCCEx_PeriphCLKConfig+0x3d6>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80019b2:	f7fe fc6f 	bl	8000294 <HAL_GetTick>
 80019b6:	1b80      	subs	r0, r0, r6
 80019b8:	2864      	cmp	r0, #100	; 0x64
 80019ba:	f67f aecf 	bls.w	800175c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 80019be:	e746      	b.n	800184e <HAL_RCCEx_PeriphCLKConfig+0x3d6>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80019c0:	f7fe fc68 	bl	8000294 <HAL_GetTick>
 80019c4:	1b40      	subs	r0, r0, r5
 80019c6:	2864      	cmp	r0, #100	; 0x64
 80019c8:	f67f af32 	bls.w	8001830 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
 80019cc:	e73f      	b.n	800184e <HAL_RCCEx_PeriphCLKConfig+0x3d6>
 80019ce:	bf00      	nop
 80019d0:	40023800 	.word	0x40023800

080019d4 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019d4:	6803      	ldr	r3, [r0, #0]
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
      
  /* Return function status */
  return HAL_OK;
}
 80019d6:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019d8:	68da      	ldr	r2, [r3, #12]
 80019da:	f042 0201 	orr.w	r2, r2, #1
 80019de:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	f042 0201 	orr.w	r2, r2, #1
 80019e6:	601a      	str	r2, [r3, #0]
}
 80019e8:	4770      	bx	lr

080019ea <HAL_TIM_Base_Stop_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80019ea:	6803      	ldr	r3, [r0, #0]
 80019ec:	68da      	ldr	r2, [r3, #12]
 80019ee:	f022 0201 	bic.w	r2, r2, #1
 80019f2:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80019f4:	f241 1211 	movw	r2, #4369	; 0x1111
 80019f8:	6a19      	ldr	r1, [r3, #32]
 80019fa:	4211      	tst	r1, r2
 80019fc:	d108      	bne.n	8001a10 <HAL_TIM_Base_Stop_IT+0x26>
 80019fe:	6a19      	ldr	r1, [r3, #32]
 8001a00:	f240 4244 	movw	r2, #1092	; 0x444
 8001a04:	4211      	tst	r1, r2
 8001a06:	d103      	bne.n	8001a10 <HAL_TIM_Base_Stop_IT+0x26>
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	f022 0201 	bic.w	r2, r2, #1
 8001a0e:	601a      	str	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
}
 8001a10:	2000      	movs	r0, #0
 8001a12:	4770      	bx	lr

08001a14 <HAL_TIM_OC_MspInit>:
 8001a14:	4770      	bx	lr

08001a16 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001a16:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
  
  /* Enable the encoder interface channels */
  switch (Channel)
 8001a18:	b189      	cbz	r1, 8001a3e <HAL_TIM_Encoder_Start+0x28>
 8001a1a:	2904      	cmp	r1, #4
 8001a1c:	d007      	beq.n	8001a2e <HAL_TIM_Encoder_Start+0x18>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001a1e:	6a1a      	ldr	r2, [r3, #32]
 8001a20:	f022 0201 	bic.w	r2, r2, #1
 8001a24:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001a26:	6a1a      	ldr	r2, [r3, #32]
 8001a28:	f042 0201 	orr.w	r2, r2, #1
 8001a2c:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8001a2e:	6a1a      	ldr	r2, [r3, #32]
 8001a30:	f022 0210 	bic.w	r2, r2, #16
 8001a34:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001a36:	6a1a      	ldr	r2, [r3, #32]
 8001a38:	f042 0210 	orr.w	r2, r2, #16
 8001a3c:	e006      	b.n	8001a4c <HAL_TIM_Encoder_Start+0x36>
  TIMx->CCER &= ~tmp;
 8001a3e:	6a1a      	ldr	r2, [r3, #32]
 8001a40:	f022 0201 	bic.w	r2, r2, #1
 8001a44:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001a46:	6a1a      	ldr	r2, [r3, #32]
 8001a48:	f042 0201 	orr.w	r2, r2, #1
 8001a4c:	621a      	str	r2, [r3, #32]
}
 8001a4e:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	f042 0201 	orr.w	r2, r2, #1
 8001a56:	601a      	str	r2, [r3, #0]
}
 8001a58:	4770      	bx	lr

08001a5a <HAL_TIM_OC_DelayElapsedCallback>:
 8001a5a:	4770      	bx	lr

08001a5c <HAL_TIM_IC_CaptureCallback>:
 8001a5c:	4770      	bx	lr

08001a5e <HAL_TIM_PWM_PulseFinishedCallback>:
 8001a5e:	4770      	bx	lr

08001a60 <HAL_TIM_TriggerCallback>:
 8001a60:	4770      	bx	lr

08001a62 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001a62:	6803      	ldr	r3, [r0, #0]
 8001a64:	691a      	ldr	r2, [r3, #16]
 8001a66:	0791      	lsls	r1, r2, #30
{
 8001a68:	b510      	push	{r4, lr}
 8001a6a:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001a6c:	d50f      	bpl.n	8001a8e <HAL_TIM_IRQHandler+0x2c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001a6e:	68da      	ldr	r2, [r3, #12]
 8001a70:	0792      	lsls	r2, r2, #30
 8001a72:	d50c      	bpl.n	8001a8e <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001a74:	f06f 0202 	mvn.w	r2, #2
 8001a78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a7a:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8001a7c:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a7e:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8001a80:	0799      	lsls	r1, r3, #30
 8001a82:	f000 8085 	beq.w	8001b90 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8001a86:	f7ff ffe9 	bl	8001a5c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001a8e:	6823      	ldr	r3, [r4, #0]
 8001a90:	691a      	ldr	r2, [r3, #16]
 8001a92:	0752      	lsls	r2, r2, #29
 8001a94:	d510      	bpl.n	8001ab8 <HAL_TIM_IRQHandler+0x56>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001a96:	68da      	ldr	r2, [r3, #12]
 8001a98:	0750      	lsls	r0, r2, #29
 8001a9a:	d50d      	bpl.n	8001ab8 <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001a9c:	f06f 0204 	mvn.w	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8001aa0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001aa2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001aa4:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8001aa6:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001aa8:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8001aaa:	f413 7f40 	tst.w	r3, #768	; 0x300
 8001aae:	d075      	beq.n	8001b9c <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001ab0:	f7ff ffd4 	bl	8001a5c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001ab8:	6823      	ldr	r3, [r4, #0]
 8001aba:	691a      	ldr	r2, [r3, #16]
 8001abc:	0711      	lsls	r1, r2, #28
 8001abe:	d50f      	bpl.n	8001ae0 <HAL_TIM_IRQHandler+0x7e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001ac0:	68da      	ldr	r2, [r3, #12]
 8001ac2:	0712      	lsls	r2, r2, #28
 8001ac4:	d50c      	bpl.n	8001ae0 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001ac6:	f06f 0208 	mvn.w	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 8001aca:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001acc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ace:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8001ad0:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ad2:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8001ad4:	079b      	lsls	r3, r3, #30
 8001ad6:	d067      	beq.n	8001ba8 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8001ad8:	f7ff ffc0 	bl	8001a5c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001adc:	2300      	movs	r3, #0
 8001ade:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001ae0:	6823      	ldr	r3, [r4, #0]
 8001ae2:	691a      	ldr	r2, [r3, #16]
 8001ae4:	06d0      	lsls	r0, r2, #27
 8001ae6:	d510      	bpl.n	8001b0a <HAL_TIM_IRQHandler+0xa8>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001ae8:	68da      	ldr	r2, [r3, #12]
 8001aea:	06d1      	lsls	r1, r2, #27
 8001aec:	d50d      	bpl.n	8001b0a <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001aee:	f06f 0210 	mvn.w	r2, #16
        HAL_TIM_IC_CaptureCallback(htim);
 8001af2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001af4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001af6:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8001af8:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001afa:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8001afc:	f413 7f40 	tst.w	r3, #768	; 0x300
 8001b00:	d058      	beq.n	8001bb4 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8001b02:	f7ff ffab 	bl	8001a5c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b06:	2300      	movs	r3, #0
 8001b08:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001b0a:	6823      	ldr	r3, [r4, #0]
 8001b0c:	691a      	ldr	r2, [r3, #16]
 8001b0e:	07d2      	lsls	r2, r2, #31
 8001b10:	d508      	bpl.n	8001b24 <HAL_TIM_IRQHandler+0xc2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001b12:	68da      	ldr	r2, [r3, #12]
 8001b14:	07d0      	lsls	r0, r2, #31
 8001b16:	d505      	bpl.n	8001b24 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001b18:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001b1c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001b1e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001b20:	f001 fb1c 	bl	800315c <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001b24:	6823      	ldr	r3, [r4, #0]
 8001b26:	691a      	ldr	r2, [r3, #16]
 8001b28:	0611      	lsls	r1, r2, #24
 8001b2a:	d508      	bpl.n	8001b3e <HAL_TIM_IRQHandler+0xdc>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001b2c:	68da      	ldr	r2, [r3, #12]
 8001b2e:	0612      	lsls	r2, r2, #24
 8001b30:	d505      	bpl.n	8001b3e <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001b32:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8001b36:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001b38:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001b3a:	f000 fae2 	bl	8002102 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001b3e:	6823      	ldr	r3, [r4, #0]
 8001b40:	691a      	ldr	r2, [r3, #16]
 8001b42:	05d0      	lsls	r0, r2, #23
 8001b44:	d508      	bpl.n	8001b58 <HAL_TIM_IRQHandler+0xf6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001b46:	68da      	ldr	r2, [r3, #12]
 8001b48:	0611      	lsls	r1, r2, #24
 8001b4a:	d505      	bpl.n	8001b58 <HAL_TIM_IRQHandler+0xf6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001b4c:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8001b50:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001b52:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001b54:	f000 fad5 	bl	8002102 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001b58:	6823      	ldr	r3, [r4, #0]
 8001b5a:	691a      	ldr	r2, [r3, #16]
 8001b5c:	0652      	lsls	r2, r2, #25
 8001b5e:	d508      	bpl.n	8001b72 <HAL_TIM_IRQHandler+0x110>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001b60:	68da      	ldr	r2, [r3, #12]
 8001b62:	0650      	lsls	r0, r2, #25
 8001b64:	d505      	bpl.n	8001b72 <HAL_TIM_IRQHandler+0x110>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001b66:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8001b6a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001b6c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001b6e:	f7ff ff77 	bl	8001a60 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001b72:	6823      	ldr	r3, [r4, #0]
 8001b74:	691a      	ldr	r2, [r3, #16]
 8001b76:	0691      	lsls	r1, r2, #26
 8001b78:	d522      	bpl.n	8001bc0 <HAL_TIM_IRQHandler+0x15e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001b7a:	68da      	ldr	r2, [r3, #12]
 8001b7c:	0692      	lsls	r2, r2, #26
 8001b7e:	d51f      	bpl.n	8001bc0 <HAL_TIM_IRQHandler+0x15e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b80:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001b84:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b86:	611a      	str	r2, [r3, #16]
}
 8001b88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8001b8c:	f000 bab8 	b.w	8002100 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b90:	f7ff ff63 	bl	8001a5a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b94:	4620      	mov	r0, r4
 8001b96:	f7ff ff62 	bl	8001a5e <HAL_TIM_PWM_PulseFinishedCallback>
 8001b9a:	e776      	b.n	8001a8a <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b9c:	f7ff ff5d 	bl	8001a5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ba0:	4620      	mov	r0, r4
 8001ba2:	f7ff ff5c 	bl	8001a5e <HAL_TIM_PWM_PulseFinishedCallback>
 8001ba6:	e785      	b.n	8001ab4 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ba8:	f7ff ff57 	bl	8001a5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8001bac:	4620      	mov	r0, r4
 8001bae:	f7ff ff56 	bl	8001a5e <HAL_TIM_PWM_PulseFinishedCallback>
 8001bb2:	e793      	b.n	8001adc <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bb4:	f7ff ff51 	bl	8001a5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bb8:	4620      	mov	r0, r4
 8001bba:	f7ff ff50 	bl	8001a5e <HAL_TIM_PWM_PulseFinishedCallback>
 8001bbe:	e7a2      	b.n	8001b06 <HAL_TIM_IRQHandler+0xa4>
 8001bc0:	bd10      	pop	{r4, pc}
	...

08001bc4 <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001bc4:	4a30      	ldr	r2, [pc, #192]	; (8001c88 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8001bc6:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001bc8:	4290      	cmp	r0, r2
 8001bca:	d012      	beq.n	8001bf2 <TIM_Base_SetConfig+0x2e>
 8001bcc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001bd0:	d00f      	beq.n	8001bf2 <TIM_Base_SetConfig+0x2e>
 8001bd2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001bd6:	4290      	cmp	r0, r2
 8001bd8:	d00b      	beq.n	8001bf2 <TIM_Base_SetConfig+0x2e>
 8001bda:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001bde:	4290      	cmp	r0, r2
 8001be0:	d007      	beq.n	8001bf2 <TIM_Base_SetConfig+0x2e>
 8001be2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001be6:	4290      	cmp	r0, r2
 8001be8:	d003      	beq.n	8001bf2 <TIM_Base_SetConfig+0x2e>
 8001bea:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001bee:	4290      	cmp	r0, r2
 8001bf0:	d11d      	bne.n	8001c2e <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 8001bf2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001bf4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001bf8:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001bfa:	4a23      	ldr	r2, [pc, #140]	; (8001c88 <TIM_Base_SetConfig+0xc4>)
 8001bfc:	4290      	cmp	r0, r2
 8001bfe:	d104      	bne.n	8001c0a <TIM_Base_SetConfig+0x46>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c04:	68ca      	ldr	r2, [r1, #12]
 8001c06:	4313      	orrs	r3, r2
 8001c08:	e028      	b.n	8001c5c <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001c0a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001c0e:	d0f7      	beq.n	8001c00 <TIM_Base_SetConfig+0x3c>
 8001c10:	4a1e      	ldr	r2, [pc, #120]	; (8001c8c <TIM_Base_SetConfig+0xc8>)
 8001c12:	4290      	cmp	r0, r2
 8001c14:	d0f4      	beq.n	8001c00 <TIM_Base_SetConfig+0x3c>
 8001c16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c1a:	4290      	cmp	r0, r2
 8001c1c:	d0f0      	beq.n	8001c00 <TIM_Base_SetConfig+0x3c>
 8001c1e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c22:	4290      	cmp	r0, r2
 8001c24:	d0ec      	beq.n	8001c00 <TIM_Base_SetConfig+0x3c>
 8001c26:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001c2a:	4290      	cmp	r0, r2
 8001c2c:	d0e8      	beq.n	8001c00 <TIM_Base_SetConfig+0x3c>
 8001c2e:	4a18      	ldr	r2, [pc, #96]	; (8001c90 <TIM_Base_SetConfig+0xcc>)
 8001c30:	4290      	cmp	r0, r2
 8001c32:	d0e5      	beq.n	8001c00 <TIM_Base_SetConfig+0x3c>
 8001c34:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c38:	4290      	cmp	r0, r2
 8001c3a:	d0e1      	beq.n	8001c00 <TIM_Base_SetConfig+0x3c>
 8001c3c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c40:	4290      	cmp	r0, r2
 8001c42:	d0dd      	beq.n	8001c00 <TIM_Base_SetConfig+0x3c>
 8001c44:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8001c48:	4290      	cmp	r0, r2
 8001c4a:	d0d9      	beq.n	8001c00 <TIM_Base_SetConfig+0x3c>
 8001c4c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c50:	4290      	cmp	r0, r2
 8001c52:	d0d5      	beq.n	8001c00 <TIM_Base_SetConfig+0x3c>
 8001c54:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001c58:	4290      	cmp	r0, r2
 8001c5a:	d0d1      	beq.n	8001c00 <TIM_Base_SetConfig+0x3c>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c5c:	694a      	ldr	r2, [r1, #20]
 8001c5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c62:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001c64:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c66:	688b      	ldr	r3, [r1, #8]
 8001c68:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001c6a:	680b      	ldr	r3, [r1, #0]
 8001c6c:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8001c6e:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <TIM_Base_SetConfig+0xc4>)
 8001c70:	4298      	cmp	r0, r3
 8001c72:	d006      	beq.n	8001c82 <TIM_Base_SetConfig+0xbe>
 8001c74:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001c78:	4298      	cmp	r0, r3
 8001c7a:	d002      	beq.n	8001c82 <TIM_Base_SetConfig+0xbe>
  TIMx->EGR = TIM_EGR_UG;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	6143      	str	r3, [r0, #20]
}
 8001c80:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8001c82:	690b      	ldr	r3, [r1, #16]
 8001c84:	6303      	str	r3, [r0, #48]	; 0x30
 8001c86:	e7f9      	b.n	8001c7c <TIM_Base_SetConfig+0xb8>
 8001c88:	40010000 	.word	0x40010000
 8001c8c:	40000400 	.word	0x40000400
 8001c90:	40014000 	.word	0x40014000

08001c94 <HAL_TIM_Base_Init>:
{ 
 8001c94:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001c96:	4604      	mov	r4, r0
 8001c98:	b1a0      	cbz	r0, 8001cc4 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001c9a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001c9e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001ca2:	b91b      	cbnz	r3, 8001cac <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001ca4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001ca8:	f004 f83a 	bl	8005d20 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001cac:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001cae:	6820      	ldr	r0, [r4, #0]
 8001cb0:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;
 8001cb2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001cb6:	f7ff ff85 	bl	8001bc4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001cba:	2301      	movs	r3, #1
  return HAL_OK;
 8001cbc:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001cbe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001cc2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001cc4:	2001      	movs	r0, #1
}
 8001cc6:	bd10      	pop	{r4, pc}

08001cc8 <HAL_TIM_OC_Init>:
{
 8001cc8:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001cca:	4604      	mov	r4, r0
 8001ccc:	b1a0      	cbz	r0, 8001cf8 <HAL_TIM_OC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001cce:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001cd2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001cd6:	b91b      	cbnz	r3, 8001ce0 <HAL_TIM_OC_Init+0x18>
    htim->Lock = HAL_UNLOCKED;  
 8001cd8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8001cdc:	f7ff fe9a 	bl	8001a14 <HAL_TIM_OC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001ce0:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init); 
 8001ce2:	6820      	ldr	r0, [r4, #0]
 8001ce4:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;
 8001ce6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init); 
 8001cea:	f7ff ff6b 	bl	8001bc4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001cee:	2301      	movs	r3, #1
  return HAL_OK;
 8001cf0:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001cf2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001cf6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001cf8:	2001      	movs	r0, #1
}
 8001cfa:	bd10      	pop	{r4, pc}

08001cfc <HAL_TIM_PWM_Init>:
{
 8001cfc:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001cfe:	4604      	mov	r4, r0
 8001d00:	b1a0      	cbz	r0, 8001d2c <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001d02:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001d06:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001d0a:	b91b      	cbnz	r3, 8001d14 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;  
 8001d0c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001d10:	f003 ffa4 	bl	8005c5c <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 8001d14:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001d16:	6820      	ldr	r0, [r4, #0]
 8001d18:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;  
 8001d1a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001d1e:	f7ff ff51 	bl	8001bc4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001d22:	2301      	movs	r3, #1
  return HAL_OK;
 8001d24:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001d26:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001d2a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001d2c:	2001      	movs	r0, #1
}  
 8001d2e:	bd10      	pop	{r4, pc}

08001d30 <HAL_TIM_Encoder_Init>:
{
 8001d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d32:	460c      	mov	r4, r1
  if(htim == NULL)
 8001d34:	4605      	mov	r5, r0
 8001d36:	2800      	cmp	r0, #0
 8001d38:	d043      	beq.n	8001dc2 <HAL_TIM_Encoder_Init+0x92>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001d3a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001d3e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001d42:	b91b      	cbnz	r3, 8001d4c <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;  
 8001d44:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8001d48:	f003 ffae 	bl	8005ca8 <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001d4c:	4629      	mov	r1, r5
  htim->State= HAL_TIM_STATE_BUSY;   
 8001d4e:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001d50:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State= HAL_TIM_STATE_BUSY;   
 8001d54:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001d58:	6883      	ldr	r3, [r0, #8]
 8001d5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d5e:	f023 0307 	bic.w	r3, r3, #7
 8001d62:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 8001d64:	f7ff ff2e 	bl	8001bc4 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8001d68:	6828      	ldr	r0, [r5, #0]
  tmpsmcr |= sConfig->EncoderMode;
 8001d6a:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 8001d6c:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8001d6e:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
 8001d70:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= sConfig->EncoderMode;
 8001d72:	431e      	orrs	r6, r3
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8001d74:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
 8001d78:	69a3      	ldr	r3, [r4, #24]
  tmpccer = htim->Instance->CCER;
 8001d7a:	6a07      	ldr	r7, [r0, #32]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8001d7c:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
 8001d80:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8);
 8001d84:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8));
 8001d86:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001d88:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 8001d8c:	6923      	ldr	r3, [r4, #16]
 8001d8e:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001d90:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 8001d94:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001d98:	68e1      	ldr	r1, [r4, #12]
 8001d9a:	430b      	orrs	r3, r1
 8001d9c:	6a21      	ldr	r1, [r4, #32]
 8001d9e:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4);
 8001da2:	6961      	ldr	r1, [r4, #20]
  tmpccmr1 |= (sConfig->IC1Filter << 4) | (sConfig->IC2Filter << 12);
 8001da4:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8001da6:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4);
 8001daa:	6867      	ldr	r7, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 8001dac:	6086      	str	r6, [r0, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4);
 8001dae:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
  htim->Instance->CCMR1 = tmpccmr1;
 8001db2:	6183      	str	r3, [r0, #24]
  htim->State= HAL_TIM_STATE_READY;
 8001db4:	2301      	movs	r3, #1
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4);
 8001db6:	4317      	orrs	r7, r2
  htim->Instance->CCER = tmpccer;
 8001db8:	6207      	str	r7, [r0, #32]
  return HAL_OK;
 8001dba:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001dbc:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  return HAL_OK;
 8001dc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8001dc2:	2001      	movs	r0, #1
}
 8001dc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001dc8 <TIM_OC1_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001dc8:	6a03      	ldr	r3, [r0, #32]
 8001dca:	f023 0301 	bic.w	r3, r3, #1
{
 8001dce:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001dd0:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001dd2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8001dd4:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001dd6:	6984      	ldr	r4, [r0, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 8001dd8:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx |= OC_Config->OCMode;
 8001ddc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001dde:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8001de2:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001de6:	432c      	orrs	r4, r5
  tmpccer |= OC_Config->OCPolarity;
 8001de8:	688d      	ldr	r5, [r1, #8]
 8001dea:	432b      	orrs	r3, r5
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001dec:	4d0c      	ldr	r5, [pc, #48]	; (8001e20 <TIM_OC1_SetConfig+0x58>)
 8001dee:	42a8      	cmp	r0, r5
 8001df0:	d009      	beq.n	8001e06 <TIM_OC1_SetConfig+0x3e>
 8001df2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001df6:	42a8      	cmp	r0, r5
 8001df8:	d005      	beq.n	8001e06 <TIM_OC1_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 8001dfa:	6042      	str	r2, [r0, #4]
  TIMx->CCR1 = OC_Config->Pulse;
 8001dfc:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001dfe:	6184      	str	r4, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8001e00:	6342      	str	r2, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;  
 8001e02:	6203      	str	r3, [r0, #32]
} 
 8001e04:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 8001e06:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001e08:	f023 0308 	bic.w	r3, r3, #8
    tmpcr2 |= OC_Config->OCNIdleState;
 8001e0c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001e0e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpccer |= OC_Config->OCNPolarity;
 8001e12:	432b      	orrs	r3, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8001e14:	694d      	ldr	r5, [r1, #20]
 8001e16:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001e18:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001e1c:	432a      	orrs	r2, r5
 8001e1e:	e7ec      	b.n	8001dfa <TIM_OC1_SetConfig+0x32>
 8001e20:	40010000 	.word	0x40010000

08001e24 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e24:	6a03      	ldr	r3, [r0, #32]
 8001e26:	f023 0310 	bic.w	r3, r3, #16
{
 8001e2a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e2c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001e2e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8001e30:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001e32:	6984      	ldr	r4, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8001e34:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx |= (OC_Config->OCMode << 8);
 8001e38:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001e3a:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 8001e3e:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 8001e42:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4);
 8001e46:	688d      	ldr	r5, [r1, #8]
 8001e48:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001e4c:	4d0d      	ldr	r5, [pc, #52]	; (8001e84 <TIM_OC2_SetConfig+0x60>)
 8001e4e:	42a8      	cmp	r0, r5
 8001e50:	d009      	beq.n	8001e66 <TIM_OC2_SetConfig+0x42>
 8001e52:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001e56:	42a8      	cmp	r0, r5
 8001e58:	d005      	beq.n	8001e66 <TIM_OC2_SetConfig+0x42>
  TIMx->CR2 = tmpcr2;
 8001e5a:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8001e5c:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001e5e:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001e60:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001e62:	6203      	str	r3, [r0, #32]
}
 8001e64:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8001e66:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001e68:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001e6c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001e6e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8001e72:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8001e76:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001e78:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001e7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001e7e:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8001e82:	e7ea      	b.n	8001e5a <TIM_OC2_SetConfig+0x36>
 8001e84:	40010000 	.word	0x40010000

08001e88 <TIM_OC3_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001e88:	6a03      	ldr	r3, [r0, #32]
 8001e8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
{
 8001e8e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001e90:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001e92:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8001e94:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8001e96:	69c4      	ldr	r4, [r0, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 8001e98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx |= OC_Config->OCMode;
 8001e9c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8001e9e:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8001ea2:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001ea6:	432c      	orrs	r4, r5
  tmpccer |= (OC_Config->OCPolarity << 8);
 8001ea8:	688d      	ldr	r5, [r1, #8]
 8001eaa:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001eae:	4d0e      	ldr	r5, [pc, #56]	; (8001ee8 <TIM_OC3_SetConfig+0x60>)
 8001eb0:	42a8      	cmp	r0, r5
 8001eb2:	d009      	beq.n	8001ec8 <TIM_OC3_SetConfig+0x40>
 8001eb4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001eb8:	42a8      	cmp	r0, r5
 8001eba:	d005      	beq.n	8001ec8 <TIM_OC3_SetConfig+0x40>
  TIMx->CR2 = tmpcr2;
 8001ebc:	6042      	str	r2, [r0, #4]
  TIMx->CCR3 = OC_Config->Pulse;
 8001ebe:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001ec0:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8001ec2:	63c2      	str	r2, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8001ec4:	6203      	str	r3, [r0, #32]
}
 8001ec6:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8001ec8:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001eca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8001ece:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001ed0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8001ed4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8001ed8:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8001eda:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8001edc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8001ee0:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8001ee4:	e7ea      	b.n	8001ebc <TIM_OC3_SetConfig+0x34>
 8001ee6:	bf00      	nop
 8001ee8:	40010000 	.word	0x40010000

08001eec <TIM_OC4_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001eec:	6a03      	ldr	r3, [r0, #32]
 8001eee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
{
 8001ef2:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001ef4:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001ef6:	6a04      	ldr	r4, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8001ef8:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8001efa:	69c3      	ldr	r3, [r0, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8001efc:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccmrx |= (OC_Config->OCMode << 8);
 8001f00:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001f02:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f06:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 8001f0a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12);
 8001f0e:	688d      	ldr	r5, [r1, #8]
 8001f10:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001f14:	4d09      	ldr	r5, [pc, #36]	; (8001f3c <TIM_OC4_SetConfig+0x50>)
 8001f16:	42a8      	cmp	r0, r5
 8001f18:	d009      	beq.n	8001f2e <TIM_OC4_SetConfig+0x42>
 8001f1a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001f1e:	42a8      	cmp	r0, r5
 8001f20:	d005      	beq.n	8001f2e <TIM_OC4_SetConfig+0x42>
  TIMx->CR2 = tmpcr2;
 8001f22:	6042      	str	r2, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001f24:	61c3      	str	r3, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8001f26:	684b      	ldr	r3, [r1, #4]
 8001f28:	6403      	str	r3, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8001f2a:	6204      	str	r4, [r0, #32]
}
 8001f2c:	bd30      	pop	{r4, r5, pc}
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001f2e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001f32:	694d      	ldr	r5, [r1, #20]
 8001f34:	ea42 1285 	orr.w	r2, r2, r5, lsl #6
 8001f38:	e7f3      	b.n	8001f22 <TIM_OC4_SetConfig+0x36>
 8001f3a:	bf00      	nop
 8001f3c:	40010000 	.word	0x40010000

08001f40 <TIM_CCxChannelCmd>:
{
 8001f40:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 8001f42:	2401      	movs	r4, #1
  TIMx->CCER &= ~tmp;
 8001f44:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001f46:	408a      	lsls	r2, r1
  tmp = TIM_CCER_CC1E << Channel;
 8001f48:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001f4a:	ea23 0304 	bic.w	r3, r3, r4
 8001f4e:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001f50:	6a03      	ldr	r3, [r0, #32]
 8001f52:	431a      	orrs	r2, r3
 8001f54:	6202      	str	r2, [r0, #32]
 8001f56:	bd10      	pop	{r4, pc}

08001f58 <HAL_TIM_PWM_Start>:
{
 8001f58:	b510      	push	{r4, lr}
 8001f5a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	6800      	ldr	r0, [r0, #0]
 8001f60:	f7ff ffee 	bl	8001f40 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8001f64:	6823      	ldr	r3, [r4, #0]
 8001f66:	4a08      	ldr	r2, [pc, #32]	; (8001f88 <HAL_TIM_PWM_Start+0x30>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d003      	beq.n	8001f74 <HAL_TIM_PWM_Start+0x1c>
 8001f6c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d103      	bne.n	8001f7c <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 8001f74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f76:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f7a:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8001f7c:	681a      	ldr	r2, [r3, #0]
} 
 8001f7e:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8001f80:	f042 0201 	orr.w	r2, r2, #1
 8001f84:	601a      	str	r2, [r3, #0]
} 
 8001f86:	bd10      	pop	{r4, pc}
 8001f88:	40010000 	.word	0x40010000

08001f8c <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001f8c:	6a03      	ldr	r3, [r0, #32]
 8001f8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
{
 8001f92:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001f94:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f96:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001f98:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8001f9a:	6d43      	ldr	r3, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8001f9c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccmrx |= OC_Config->OCMode;
 8001fa0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001fa2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8001faa:	432b      	orrs	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 8001fac:	688d      	ldr	r5, [r1, #8]
 8001fae:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001fb2:	4d09      	ldr	r5, [pc, #36]	; (8001fd8 <TIM_OC5_SetConfig+0x4c>)
 8001fb4:	42a8      	cmp	r0, r5
 8001fb6:	d003      	beq.n	8001fc0 <TIM_OC5_SetConfig+0x34>
 8001fb8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001fbc:	42a8      	cmp	r0, r5
 8001fbe:	d104      	bne.n	8001fca <TIM_OC5_SetConfig+0x3e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8001fc0:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 8001fc4:	694d      	ldr	r5, [r1, #20]
 8001fc6:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fca:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8001fcc:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8001fce:	684b      	ldr	r3, [r1, #4]
 8001fd0:	6583      	str	r3, [r0, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001fd2:	6202      	str	r2, [r0, #32]
 8001fd4:	bd30      	pop	{r4, r5, pc}
 8001fd6:	bf00      	nop
 8001fd8:	40010000 	.word	0x40010000

08001fdc <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8001fdc:	6a03      	ldr	r3, [r0, #32]
 8001fde:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
{
 8001fe2:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8001fe4:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001fe6:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001fe8:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8001fea:	6d43      	ldr	r3, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8001fec:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccmrx |= (OC_Config->OCMode << 8);
 8001ff0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8001ff2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001ff6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8);
 8001ffa:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 8001ffe:	688d      	ldr	r5, [r1, #8]
 8002000:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002004:	4d08      	ldr	r5, [pc, #32]	; (8002028 <TIM_OC6_SetConfig+0x4c>)
 8002006:	42a8      	cmp	r0, r5
 8002008:	d003      	beq.n	8002012 <TIM_OC6_SetConfig+0x36>
 800200a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800200e:	42a8      	cmp	r0, r5
 8002010:	d104      	bne.n	800201c <TIM_OC6_SetConfig+0x40>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002012:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 8002016:	694d      	ldr	r5, [r1, #20]
 8002018:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800201c:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800201e:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002020:	684b      	ldr	r3, [r1, #4]
 8002022:	65c3      	str	r3, [r0, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002024:	6202      	str	r2, [r0, #32]
 8002026:	bd30      	pop	{r4, r5, pc}
 8002028:	40010000 	.word	0x40010000

0800202c <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 800202c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002030:	2b01      	cmp	r3, #1
{
 8002032:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8002034:	d01c      	beq.n	8002070 <HAL_TIMEx_MasterConfigSynchronization+0x44>
  tmpcr2 = htim->Instance->CR2;
 8002036:	6802      	ldr	r2, [r0, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002038:	4d0e      	ldr	r5, [pc, #56]	; (8002074 <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  tmpcr2 = htim->Instance->CR2;
 800203a:	6853      	ldr	r3, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800203c:	42aa      	cmp	r2, r5
  tmpsmcr = htim->Instance->SMCR;
 800203e:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002040:	d003      	beq.n	800204a <HAL_TIMEx_MasterConfigSynchronization+0x1e>
 8002042:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002046:	42aa      	cmp	r2, r5
 8002048:	d103      	bne.n	8002052 <HAL_TIMEx_MasterConfigSynchronization+0x26>
    tmpcr2 &= ~TIM_CR2_MMS2;
 800204a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800204e:	684d      	ldr	r5, [r1, #4]
 8002050:	432b      	orrs	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002052:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002054:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002058:	6889      	ldr	r1, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_MSM;
 800205a:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800205e:	432b      	orrs	r3, r5
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002060:	4321      	orrs	r1, r4
  htim->Instance->CR2 = tmpcr2;
 8002062:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(htim);
 8002064:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 8002066:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8002068:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800206c:	4618      	mov	r0, r3
 800206e:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8002070:	2002      	movs	r0, #2
} 
 8002072:	bd30      	pop	{r4, r5, pc}
 8002074:	40010000 	.word	0x40010000

08002078 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8002078:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800207c:	2b01      	cmp	r3, #1
 800207e:	f04f 0302 	mov.w	r3, #2
{
 8002082:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8002084:	d038      	beq.n	80020f8 <HAL_TIMEx_ConfigBreakDeadTime+0x80>
  htim->State = HAL_TIM_STATE_BUSY;
 8002086:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800208a:	68cb      	ldr	r3, [r1, #12]
 800208c:	688a      	ldr	r2, [r1, #8]
 800208e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002092:	4c1a      	ldr	r4, [pc, #104]	; (80020fc <HAL_TIMEx_ConfigBreakDeadTime+0x84>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002094:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002096:	684a      	ldr	r2, [r1, #4]
 8002098:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800209c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800209e:	680a      	ldr	r2, [r1, #0]
 80020a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80020a4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80020a6:	690a      	ldr	r2, [r1, #16]
 80020a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80020ac:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80020ae:	694a      	ldr	r2, [r1, #20]
 80020b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80020b4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80020b6:	6a8a      	ldr	r2, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 80020b8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80020bc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 80020be:	698a      	ldr	r2, [r1, #24]
 80020c0:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80020c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80020c8:	6802      	ldr	r2, [r0, #0]
 80020ca:	42a2      	cmp	r2, r4
 80020cc:	d003      	beq.n	80020d6 <HAL_TIMEx_ConfigBreakDeadTime+0x5e>
 80020ce:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80020d2:	42a2      	cmp	r2, r4
 80020d4:	d10c      	bne.n	80020f0 <HAL_TIMEx_ConfigBreakDeadTime+0x78>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 80020d6:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 80020d8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80020dc:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80020e0:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80020e2:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80020e4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020e8:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80020ea:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80020ee:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 80020f0:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80020f2:	2300      	movs	r3, #0
 80020f4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80020f8:	4618      	mov	r0, r3
}
 80020fa:	bd10      	pop	{r4, pc}
 80020fc:	40010000 	.word	0x40010000

08002100 <HAL_TIMEx_CommutationCallback>:
 8002100:	4770      	bx	lr

08002102 <HAL_TIMEx_BreakCallback>:
{
 8002102:	4770      	bx	lr

08002104 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim); 
 8002104:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002108:	2b01      	cmp	r3, #1
{  
 800210a:	b510      	push	{r4, lr}
 800210c:	4604      	mov	r4, r0
 800210e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim); 
 8002112:	d010      	beq.n	8002136 <HAL_TIM_OC_ConfigChannel+0x32>
 8002114:	2301      	movs	r3, #1
  switch (Channel)
 8002116:	2a08      	cmp	r2, #8
  htim->State = HAL_TIM_STATE_BUSY;
 8002118:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim); 
 800211c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8002120:	d01c      	beq.n	800215c <HAL_TIM_OC_ConfigChannel+0x58>
 8002122:	d809      	bhi.n	8002138 <HAL_TIM_OC_ConfigChannel+0x34>
 8002124:	b192      	cbz	r2, 800214c <HAL_TIM_OC_ConfigChannel+0x48>
 8002126:	2a04      	cmp	r2, #4
 8002128:	d014      	beq.n	8002154 <HAL_TIM_OC_ConfigChannel+0x50>
  htim->State = HAL_TIM_STATE_READY;
 800212a:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim); 
 800212c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800212e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim); 
 8002132:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002136:	bd10      	pop	{r4, pc}
  switch (Channel)
 8002138:	2a10      	cmp	r2, #16
 800213a:	d013      	beq.n	8002164 <HAL_TIM_OC_ConfigChannel+0x60>
 800213c:	2a14      	cmp	r2, #20
 800213e:	d015      	beq.n	800216c <HAL_TIM_OC_ConfigChannel+0x68>
 8002140:	2a0c      	cmp	r2, #12
 8002142:	d1f2      	bne.n	800212a <HAL_TIM_OC_ConfigChannel+0x26>
       TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002144:	6820      	ldr	r0, [r4, #0]
 8002146:	f7ff fed1 	bl	8001eec <TIM_OC4_SetConfig>
    break;
 800214a:	e7ee      	b.n	800212a <HAL_TIM_OC_ConfigChannel+0x26>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800214c:	6820      	ldr	r0, [r4, #0]
 800214e:	f7ff fe3b 	bl	8001dc8 <TIM_OC1_SetConfig>
    break;
 8002152:	e7ea      	b.n	800212a <HAL_TIM_OC_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002154:	6820      	ldr	r0, [r4, #0]
 8002156:	f7ff fe65 	bl	8001e24 <TIM_OC2_SetConfig>
    break;
 800215a:	e7e6      	b.n	800212a <HAL_TIM_OC_ConfigChannel+0x26>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800215c:	6820      	ldr	r0, [r4, #0]
 800215e:	f7ff fe93 	bl	8001e88 <TIM_OC3_SetConfig>
    break;
 8002162:	e7e2      	b.n	800212a <HAL_TIM_OC_ConfigChannel+0x26>
       TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002164:	6820      	ldr	r0, [r4, #0]
 8002166:	f7ff ff11 	bl	8001f8c <TIM_OC5_SetConfig>
    break;
 800216a:	e7de      	b.n	800212a <HAL_TIM_OC_ConfigChannel+0x26>
       TIM_OC6_SetConfig(htim->Instance, sConfig);
 800216c:	6820      	ldr	r0, [r4, #0]
 800216e:	f7ff ff35 	bl	8001fdc <TIM_OC6_SetConfig>
    break;
 8002172:	e7da      	b.n	800212a <HAL_TIM_OC_ConfigChannel+0x26>

08002174 <HAL_TIM_PWM_ConfigChannel>:
{
 8002174:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002176:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800217a:	4604      	mov	r4, r0
 800217c:	460d      	mov	r5, r1
 800217e:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8002180:	2b01      	cmp	r3, #1
 8002182:	d010      	beq.n	80021a6 <HAL_TIM_PWM_ConfigChannel+0x32>
 8002184:	2301      	movs	r3, #1
  switch (Channel)
 8002186:	2a08      	cmp	r2, #8
  htim->State = HAL_TIM_STATE_BUSY;
 8002188:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 800218c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8002190:	d043      	beq.n	800221a <HAL_TIM_PWM_ConfigChannel+0xa6>
 8002192:	d809      	bhi.n	80021a8 <HAL_TIM_PWM_ConfigChannel+0x34>
 8002194:	b1fa      	cbz	r2, 80021d6 <HAL_TIM_PWM_ConfigChannel+0x62>
 8002196:	2a04      	cmp	r2, #4
 8002198:	d02e      	beq.n	80021f8 <HAL_TIM_PWM_ConfigChannel+0x84>
  htim->State = HAL_TIM_STATE_READY;
 800219a:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800219c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800219e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80021a2:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80021a6:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 80021a8:	2a10      	cmp	r2, #16
 80021aa:	d047      	beq.n	800223c <HAL_TIM_PWM_ConfigChannel+0xc8>
 80021ac:	2a14      	cmp	r2, #20
 80021ae:	d056      	beq.n	800225e <HAL_TIM_PWM_ConfigChannel+0xea>
 80021b0:	2a0c      	cmp	r2, #12
 80021b2:	d1f2      	bne.n	800219a <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80021b4:	6820      	ldr	r0, [r4, #0]
 80021b6:	f7ff fe99 	bl	8001eec <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80021ba:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 80021bc:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80021be:	69da      	ldr	r2, [r3, #28]
 80021c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80021c6:	69da      	ldr	r2, [r3, #28]
 80021c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 80021ce:	69da      	ldr	r2, [r3, #28]
 80021d0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80021d4:	e030      	b.n	8002238 <HAL_TIM_PWM_ConfigChannel+0xc4>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80021d6:	6820      	ldr	r0, [r4, #0]
 80021d8:	f7ff fdf6 	bl	8001dc8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80021dc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80021de:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80021e0:	699a      	ldr	r2, [r3, #24]
 80021e2:	f042 0208 	orr.w	r2, r2, #8
 80021e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80021e8:	699a      	ldr	r2, [r3, #24]
 80021ea:	f022 0204 	bic.w	r2, r2, #4
 80021ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80021f0:	699a      	ldr	r2, [r3, #24]
 80021f2:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80021f4:	619a      	str	r2, [r3, #24]
    break;
 80021f6:	e7d0      	b.n	800219a <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80021f8:	6820      	ldr	r0, [r4, #0]
 80021fa:	f7ff fe13 	bl	8001e24 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80021fe:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002200:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002202:	699a      	ldr	r2, [r3, #24]
 8002204:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002208:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800220a:	699a      	ldr	r2, [r3, #24]
 800220c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002210:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002212:	699a      	ldr	r2, [r3, #24]
 8002214:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002218:	e7ec      	b.n	80021f4 <HAL_TIM_PWM_ConfigChannel+0x80>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800221a:	6820      	ldr	r0, [r4, #0]
 800221c:	f7ff fe34 	bl	8001e88 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002220:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002222:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002224:	69da      	ldr	r2, [r3, #28]
 8002226:	f042 0208 	orr.w	r2, r2, #8
 800222a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800222c:	69da      	ldr	r2, [r3, #28]
 800222e:	f022 0204 	bic.w	r2, r2, #4
 8002232:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002234:	69da      	ldr	r2, [r3, #28]
 8002236:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 8002238:	61da      	str	r2, [r3, #28]
    break;
 800223a:	e7ae      	b.n	800219a <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800223c:	6820      	ldr	r0, [r4, #0]
 800223e:	f7ff fea5 	bl	8001f8c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002242:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8002244:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002246:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002248:	f042 0208 	orr.w	r2, r2, #8
 800224c:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800224e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002250:	f022 0204 	bic.w	r2, r2, #4
 8002254:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8002256:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002258:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 800225a:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 800225c:	e79d      	b.n	800219a <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800225e:	6820      	ldr	r0, [r4, #0]
 8002260:	f7ff febc 	bl	8001fdc <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002264:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 8002266:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002268:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800226a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800226e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002270:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002272:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002276:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 8002278:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800227a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800227e:	e7ec      	b.n	800225a <HAL_TIM_PWM_ConfigChannel+0xe6>

08002280 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002280:	6803      	ldr	r3, [r0, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002288:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800228a:	689a      	ldr	r2, [r3, #8]
 800228c:	f022 0201 	bic.w	r2, r2, #1
 8002290:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002292:	2320      	movs	r3, #32
 8002294:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
 8002298:	4770      	bx	lr
	...

0800229c <HAL_UART_Receive_DMA>:
{
 800229c:	4613      	mov	r3, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 800229e:	f890 206a 	ldrb.w	r2, [r0, #106]	; 0x6a
 80022a2:	2a20      	cmp	r2, #32
{
 80022a4:	b570      	push	{r4, r5, r6, lr}
 80022a6:	4604      	mov	r4, r0
  if(huart->RxState == HAL_UART_STATE_READY)
 80022a8:	d133      	bne.n	8002312 <HAL_UART_Receive_DMA+0x76>
    if((pData == NULL ) || (Size == 0U))
 80022aa:	2900      	cmp	r1, #0
 80022ac:	d02f      	beq.n	800230e <HAL_UART_Receive_DMA+0x72>
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d02d      	beq.n	800230e <HAL_UART_Receive_DMA+0x72>
    __HAL_LOCK(huart);
 80022b2:	f890 2068 	ldrb.w	r2, [r0, #104]	; 0x68
 80022b6:	2a01      	cmp	r2, #1
 80022b8:	d02b      	beq.n	8002312 <HAL_UART_Receive_DMA+0x76>
 80022ba:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022bc:	2500      	movs	r5, #0
    huart->pRxBuffPtr = pData;
 80022be:	6541      	str	r1, [r0, #84]	; 0x54
    __HAL_LOCK(huart);
 80022c0:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80022c4:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022c6:	66c5      	str	r5, [r0, #108]	; 0x6c
    huart->RxXferSize = Size;
 80022c8:	f8a0 3058 	strh.w	r3, [r0, #88]	; 0x58
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80022cc:	f880 206a 	strb.w	r2, [r0, #106]	; 0x6a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80022d0:	6e40      	ldr	r0, [r0, #100]	; 0x64
 80022d2:	4a11      	ldr	r2, [pc, #68]	; (8002318 <HAL_UART_Receive_DMA+0x7c>)
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 80022d4:	6826      	ldr	r6, [r4, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80022d6:	63c2      	str	r2, [r0, #60]	; 0x3c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80022d8:	4a10      	ldr	r2, [pc, #64]	; (800231c <HAL_UART_Receive_DMA+0x80>)
    huart->hdmarx->XferAbortCallback = NULL;
 80022da:	6505      	str	r5, [r0, #80]	; 0x50
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80022dc:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80022de:	4a10      	ldr	r2, [pc, #64]	; (8002320 <HAL_UART_Receive_DMA+0x84>)
 80022e0:	64c2      	str	r2, [r0, #76]	; 0x4c
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 80022e2:	460a      	mov	r2, r1
 80022e4:	f106 0124 	add.w	r1, r6, #36	; 0x24
 80022e8:	f7fe f8fa 	bl	80004e0 <HAL_DMA_Start_IT>
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80022ec:	6823      	ldr	r3, [r4, #0]
    __HAL_UNLOCK(huart);
 80022ee:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
    return HAL_OK;
 80022f2:	4628      	mov	r0, r5
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022fa:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022fc:	689a      	ldr	r2, [r3, #8]
 80022fe:	f042 0201 	orr.w	r2, r2, #1
 8002302:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002304:	689a      	ldr	r2, [r3, #8]
 8002306:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800230a:	609a      	str	r2, [r3, #8]
    return HAL_OK;
 800230c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800230e:	2001      	movs	r0, #1
 8002310:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 8002312:	2002      	movs	r0, #2
}
 8002314:	bd70      	pop	{r4, r5, r6, pc}
 8002316:	bf00      	nop
 8002318:	08002439 	.word	0x08002439
 800231c:	08002475 	.word	0x08002475
 8002320:	08002481 	.word	0x08002481

08002324 <UART_WaitOnFlagUntilTimeout>:
{
 8002324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002328:	9d06      	ldr	r5, [sp, #24]
 800232a:	4604      	mov	r4, r0
 800232c:	460f      	mov	r7, r1
 800232e:	4616      	mov	r6, r2
 8002330:	4698      	mov	r8, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002332:	6821      	ldr	r1, [r4, #0]
 8002334:	69ca      	ldr	r2, [r1, #28]
 8002336:	ea37 0302 	bics.w	r3, r7, r2
 800233a:	bf0c      	ite	eq
 800233c:	2201      	moveq	r2, #1
 800233e:	2200      	movne	r2, #0
 8002340:	42b2      	cmp	r2, r6
 8002342:	d002      	beq.n	800234a <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8002344:	2000      	movs	r0, #0
}
 8002346:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 800234a:	1c6b      	adds	r3, r5, #1
 800234c:	d0f2      	beq.n	8002334 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 800234e:	b99d      	cbnz	r5, 8002378 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002350:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8002352:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800235a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800235c:	689a      	ldr	r2, [r3, #8]
 800235e:	f022 0201 	bic.w	r2, r2, #1
 8002362:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002364:	2320      	movs	r3, #32
 8002366:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 800236a:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 800236e:	2300      	movs	r3, #0
 8002370:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 8002374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 8002378:	f7fd ff8c 	bl	8000294 <HAL_GetTick>
 800237c:	eba0 0008 	sub.w	r0, r0, r8
 8002380:	4285      	cmp	r5, r0
 8002382:	d8d6      	bhi.n	8002332 <UART_WaitOnFlagUntilTimeout+0xe>
 8002384:	e7e4      	b.n	8002350 <UART_WaitOnFlagUntilTimeout+0x2c>

08002386 <HAL_UART_Transmit>:
{
 8002386:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800238a:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 800238c:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
{
 8002390:	4604      	mov	r4, r0
 8002392:	460d      	mov	r5, r1
  if(huart->gState == HAL_UART_STATE_READY)
 8002394:	2b20      	cmp	r3, #32
{
 8002396:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002398:	d14c      	bne.n	8002434 <HAL_UART_Transmit+0xae>
    if((pData == NULL ) || (Size == 0U))
 800239a:	2900      	cmp	r1, #0
 800239c:	d048      	beq.n	8002430 <HAL_UART_Transmit+0xaa>
 800239e:	2a00      	cmp	r2, #0
 80023a0:	d046      	beq.n	8002430 <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 80023a2:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d044      	beq.n	8002434 <HAL_UART_Transmit+0xae>
 80023aa:	2301      	movs	r3, #1
 80023ac:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023b0:	2300      	movs	r3, #0
 80023b2:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023b4:	2321      	movs	r3, #33	; 0x21
 80023b6:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    tickstart = HAL_GetTick();
 80023ba:	f7fd ff6b 	bl	8000294 <HAL_GetTick>
 80023be:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 80023c0:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 80023c4:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 80023c8:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 80023cc:	b292      	uxth	r2, r2
 80023ce:	b962      	cbnz	r2, 80023ea <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80023d0:	9700      	str	r7, [sp, #0]
 80023d2:	4633      	mov	r3, r6
 80023d4:	2140      	movs	r1, #64	; 0x40
 80023d6:	4620      	mov	r0, r4
 80023d8:	f7ff ffa4 	bl	8002324 <UART_WaitOnFlagUntilTimeout>
 80023dc:	b998      	cbnz	r0, 8002406 <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 80023de:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 80023e0:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    huart->gState = HAL_UART_STATE_READY;
 80023e4:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    return HAL_OK;
 80023e8:	e00e      	b.n	8002408 <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 80023ea:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023ee:	2200      	movs	r2, #0
 80023f0:	9700      	str	r7, [sp, #0]
 80023f2:	2180      	movs	r1, #128	; 0x80
      huart->TxXferCount--;
 80023f4:	3b01      	subs	r3, #1
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023f6:	4620      	mov	r0, r4
      huart->TxXferCount--;
 80023f8:	b29b      	uxth	r3, r3
 80023fa:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023fe:	4633      	mov	r3, r6
 8002400:	f7ff ff90 	bl	8002324 <UART_WaitOnFlagUntilTimeout>
 8002404:	b118      	cbz	r0, 800240e <HAL_UART_Transmit+0x88>
        return HAL_TIMEOUT;
 8002406:	2003      	movs	r0, #3
}
 8002408:	b002      	add	sp, #8
 800240a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800240e:	68a3      	ldr	r3, [r4, #8]
 8002410:	6822      	ldr	r2, [r4, #0]
 8002412:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002416:	d107      	bne.n	8002428 <HAL_UART_Transmit+0xa2>
 8002418:	6923      	ldr	r3, [r4, #16]
 800241a:	b92b      	cbnz	r3, 8002428 <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800241c:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002420:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002424:	6293      	str	r3, [r2, #40]	; 0x28
        pData += 2;
 8002426:	e7cf      	b.n	80023c8 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8002428:	782b      	ldrb	r3, [r5, #0]
 800242a:	3501      	adds	r5, #1
 800242c:	6293      	str	r3, [r2, #40]	; 0x28
 800242e:	e7cb      	b.n	80023c8 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002430:	2001      	movs	r0, #1
 8002432:	e7e9      	b.n	8002408 <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 8002434:	2002      	movs	r0, #2
 8002436:	e7e7      	b.n	8002408 <HAL_UART_Transmit+0x82>

08002438 <UART_DMAReceiveCplt>:
{
 8002438:	b508      	push	{r3, lr}
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800243a:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800243c:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8002444:	d111      	bne.n	800246a <UART_DMAReceiveCplt+0x32>
    huart->RxXferCount = 0U;
 8002446:	f8a2 305a 	strh.w	r3, [r2, #90]	; 0x5a
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800244a:	6813      	ldr	r3, [r2, #0]
 800244c:	6819      	ldr	r1, [r3, #0]
 800244e:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8002452:	6019      	str	r1, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002454:	6899      	ldr	r1, [r3, #8]
 8002456:	f021 0101 	bic.w	r1, r1, #1
 800245a:	6099      	str	r1, [r3, #8]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800245c:	6899      	ldr	r1, [r3, #8]
 800245e:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8002462:	6099      	str	r1, [r3, #8]
    huart->RxState = HAL_UART_STATE_READY;
 8002464:	2320      	movs	r3, #32
 8002466:	f882 306a 	strb.w	r3, [r2, #106]	; 0x6a
  HAL_UART_RxCpltCallback(huart);
 800246a:	4610      	mov	r0, r2
 800246c:	f000 ff96 	bl	800339c <HAL_UART_RxCpltCallback>
 8002470:	bd08      	pop	{r3, pc}

08002472 <HAL_UART_RxHalfCpltCallback>:
 8002472:	4770      	bx	lr

08002474 <UART_DMARxHalfCplt>:
{
 8002474:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart);
 8002476:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8002478:	f7ff fffb 	bl	8002472 <HAL_UART_RxHalfCpltCallback>
 800247c:	bd08      	pop	{r3, pc}

0800247e <HAL_UART_ErrorCallback>:
{
 800247e:	4770      	bx	lr

08002480 <UART_DMAError>:
{
 8002480:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002482:	6b81      	ldr	r1, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8002484:	2300      	movs	r3, #0
 8002486:	f8a1 305a 	strh.w	r3, [r1, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800248a:	f8a1 3052 	strh.w	r3, [r1, #82]	; 0x52
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 800248e:	f891 3069 	ldrb.w	r3, [r1, #105]	; 0x69
 8002492:	2b21      	cmp	r3, #33	; 0x21
 8002494:	d10a      	bne.n	80024ac <UART_DMAError+0x2c>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 8002496:	680b      	ldr	r3, [r1, #0]
 8002498:	689a      	ldr	r2, [r3, #8]
 800249a:	0612      	lsls	r2, r2, #24
 800249c:	d506      	bpl.n	80024ac <UART_DMAError+0x2c>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80024a4:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80024a6:	2320      	movs	r3, #32
 80024a8:	f881 3069 	strb.w	r3, [r1, #105]	; 0x69
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80024ac:	f891 306a 	ldrb.w	r3, [r1, #106]	; 0x6a
 80024b0:	2b22      	cmp	r3, #34	; 0x22
 80024b2:	d106      	bne.n	80024c2 <UART_DMAError+0x42>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 80024b4:	680b      	ldr	r3, [r1, #0]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	065b      	lsls	r3, r3, #25
 80024ba:	d502      	bpl.n	80024c2 <UART_DMAError+0x42>
    UART_EndRxTransfer(huart);
 80024bc:	4608      	mov	r0, r1
 80024be:	f7ff fedf 	bl	8002280 <UART_EndRxTransfer>
  SET_BIT(huart->ErrorCode, HAL_UART_ERROR_DMA);
 80024c2:	6ecb      	ldr	r3, [r1, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 80024c4:	4608      	mov	r0, r1
  SET_BIT(huart->ErrorCode, HAL_UART_ERROR_DMA);
 80024c6:	f043 0310 	orr.w	r3, r3, #16
 80024ca:	66cb      	str	r3, [r1, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 80024cc:	f7ff ffd7 	bl	800247e <HAL_UART_ErrorCallback>
 80024d0:	bd08      	pop	{r3, pc}
	...

080024d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart: uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024d4:	b538      	push	{r3, r4, r5, lr}
 80024d6:	4604      	mov	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80024d8:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80024da:	69c3      	ldr	r3, [r0, #28]
 80024dc:	6921      	ldr	r1, [r4, #16]
 80024de:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80024e0:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80024e2:	430a      	orrs	r2, r1
 80024e4:	6961      	ldr	r1, [r4, #20]
 80024e6:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80024e8:	4993      	ldr	r1, [pc, #588]	; (8002738 <UART_SetConfig+0x264>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80024ea:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80024ec:	4001      	ands	r1, r0
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80024ee:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80024f0:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024f2:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80024f4:	602a      	str	r2, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024f6:	686a      	ldr	r2, [r5, #4]
 80024f8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80024fc:	430a      	orrs	r2, r1
 80024fe:	606a      	str	r2, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002500:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002502:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002504:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002506:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 800250a:	430a      	orrs	r2, r1
 800250c:	60aa      	str	r2, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800250e:	4a8b      	ldr	r2, [pc, #556]	; (800273c <UART_SetConfig+0x268>)
 8002510:	4295      	cmp	r5, r2
 8002512:	d119      	bne.n	8002548 <UART_SetConfig+0x74>
 8002514:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8002518:	4989      	ldr	r1, [pc, #548]	; (8002740 <UART_SetConfig+0x26c>)
 800251a:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800251e:	f002 0203 	and.w	r2, r2, #3

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002522:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002526:	5c8a      	ldrb	r2, [r1, r2]
 8002528:	f040 80b3 	bne.w	8002692 <UART_SetConfig+0x1be>
  {
    switch (clocksource)
 800252c:	2a08      	cmp	r2, #8
 800252e:	f200 80ad 	bhi.w	800268c <UART_SetConfig+0x1b8>
 8002532:	e8df f012 	tbh	[pc, r2, lsl #1]
 8002536:	0026      	.short	0x0026
 8002538:	00e9007b 	.word	0x00e9007b
 800253c:	00f500ab 	.word	0x00f500ab
 8002540:	00ab00ab 	.word	0x00ab00ab
 8002544:	00fb00ab 	.word	0x00fb00ab
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002548:	4a7e      	ldr	r2, [pc, #504]	; (8002744 <UART_SetConfig+0x270>)
 800254a:	4295      	cmp	r5, r2
 800254c:	d107      	bne.n	800255e <UART_SetConfig+0x8a>
 800254e:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 8002552:	497d      	ldr	r1, [pc, #500]	; (8002748 <UART_SetConfig+0x274>)
 8002554:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002558:	f002 020c 	and.w	r2, r2, #12
 800255c:	e7e1      	b.n	8002522 <UART_SetConfig+0x4e>
 800255e:	4a7b      	ldr	r2, [pc, #492]	; (800274c <UART_SetConfig+0x278>)
 8002560:	4295      	cmp	r5, r2
 8002562:	d12b      	bne.n	80025bc <UART_SetConfig+0xe8>
 8002564:	f502 32f8 	add.w	r2, r2, #126976	; 0x1f000
 8002568:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800256c:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8002570:	2a10      	cmp	r2, #16
 8002572:	f000 80d2 	beq.w	800271a <UART_SetConfig+0x246>
 8002576:	d816      	bhi.n	80025a6 <UART_SetConfig+0xd2>
 8002578:	b9da      	cbnz	r2, 80025b2 <UART_SetConfig+0xde>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800257a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800257e:	f040 809f 	bne.w	80026c0 <UART_SetConfig+0x1ec>
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002582:	f7fe ff59 	bl	8001438 <HAL_RCC_GetPCLK1Freq>
      break;
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002586:	6861      	ldr	r1, [r4, #4]
 8002588:	084a      	lsrs	r2, r1, #1
 800258a:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 800258e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002592:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002594:	2000      	movs	r0, #0
    default:
        ret = HAL_ERROR;
      break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 8002596:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800259a:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 800259e:	6821      	ldr	r1, [r4, #0]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	60cb      	str	r3, [r1, #12]
 80025a4:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80025a6:	2a20      	cmp	r2, #32
 80025a8:	f000 80ab 	beq.w	8002702 <UART_SetConfig+0x22e>
 80025ac:	2a30      	cmp	r2, #48	; 0x30
 80025ae:	f000 80ba 	beq.w	8002726 <UART_SetConfig+0x252>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025b6:	d069      	beq.n	800268c <UART_SetConfig+0x1b8>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
      break;
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 80025b8:	2001      	movs	r0, #1
    }
  }

  return ret;

}
 80025ba:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80025bc:	4a64      	ldr	r2, [pc, #400]	; (8002750 <UART_SetConfig+0x27c>)
 80025be:	4295      	cmp	r5, r2
 80025c0:	d10e      	bne.n	80025e0 <UART_SetConfig+0x10c>
 80025c2:	f502 32f6 	add.w	r2, r2, #125952	; 0x1ec00
 80025c6:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 80025ca:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 80025ce:	2a40      	cmp	r2, #64	; 0x40
 80025d0:	f000 80a3 	beq.w	800271a <UART_SetConfig+0x246>
 80025d4:	d9d0      	bls.n	8002578 <UART_SetConfig+0xa4>
 80025d6:	2a80      	cmp	r2, #128	; 0x80
 80025d8:	f000 8093 	beq.w	8002702 <UART_SetConfig+0x22e>
 80025dc:	2ac0      	cmp	r2, #192	; 0xc0
 80025de:	e7e6      	b.n	80025ae <UART_SetConfig+0xda>
 80025e0:	4a5c      	ldr	r2, [pc, #368]	; (8002754 <UART_SetConfig+0x280>)
 80025e2:	4295      	cmp	r5, r2
 80025e4:	d110      	bne.n	8002608 <UART_SetConfig+0x134>
 80025e6:	f502 32f4 	add.w	r2, r2, #124928	; 0x1e800
 80025ea:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 80025ee:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80025f2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80025f6:	f000 8090 	beq.w	800271a <UART_SetConfig+0x246>
 80025fa:	d9bd      	bls.n	8002578 <UART_SetConfig+0xa4>
 80025fc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8002600:	d07f      	beq.n	8002702 <UART_SetConfig+0x22e>
 8002602:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8002606:	e7d2      	b.n	80025ae <UART_SetConfig+0xda>
 8002608:	4a53      	ldr	r2, [pc, #332]	; (8002758 <UART_SetConfig+0x284>)
 800260a:	4295      	cmp	r5, r2
 800260c:	d117      	bne.n	800263e <UART_SetConfig+0x16a>
 800260e:	f502 3292 	add.w	r2, r2, #74752	; 0x12400
 8002612:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002616:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 800261a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800261e:	d07c      	beq.n	800271a <UART_SetConfig+0x246>
 8002620:	d807      	bhi.n	8002632 <UART_SetConfig+0x15e>
 8002622:	2a00      	cmp	r2, #0
 8002624:	d1c5      	bne.n	80025b2 <UART_SetConfig+0xde>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002626:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800262a:	d154      	bne.n	80026d6 <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800262c:	f7fe ff14 	bl	8001458 <HAL_RCC_GetPCLK2Freq>
 8002630:	e7a9      	b.n	8002586 <UART_SetConfig+0xb2>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002632:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8002636:	d064      	beq.n	8002702 <UART_SetConfig+0x22e>
 8002638:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 800263c:	e7b7      	b.n	80025ae <UART_SetConfig+0xda>
 800263e:	4a47      	ldr	r2, [pc, #284]	; (800275c <UART_SetConfig+0x288>)
 8002640:	4295      	cmp	r5, r2
 8002642:	d10f      	bne.n	8002664 <UART_SetConfig+0x190>
 8002644:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8002648:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800264c:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 8002650:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002654:	d061      	beq.n	800271a <UART_SetConfig+0x246>
 8002656:	d98f      	bls.n	8002578 <UART_SetConfig+0xa4>
 8002658:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800265c:	d051      	beq.n	8002702 <UART_SetConfig+0x22e>
 800265e:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8002662:	e7a4      	b.n	80025ae <UART_SetConfig+0xda>
 8002664:	4a3e      	ldr	r2, [pc, #248]	; (8002760 <UART_SetConfig+0x28c>)
 8002666:	4295      	cmp	r5, r2
 8002668:	d1a3      	bne.n	80025b2 <UART_SetConfig+0xde>
 800266a:	f502 32de 	add.w	r2, r2, #113664	; 0x1bc00
 800266e:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 8002672:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8002676:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800267a:	d04e      	beq.n	800271a <UART_SetConfig+0x246>
 800267c:	f67f af7c 	bls.w	8002578 <UART_SetConfig+0xa4>
 8002680:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002684:	d03d      	beq.n	8002702 <UART_SetConfig+0x22e>
 8002686:	f5b2 4f40 	cmp.w	r2, #49152	; 0xc000
 800268a:	e790      	b.n	80025ae <UART_SetConfig+0xda>
        ret = HAL_ERROR;
 800268c:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 800268e:	2300      	movs	r3, #0
 8002690:	e781      	b.n	8002596 <UART_SetConfig+0xc2>
    switch (clocksource)
 8002692:	2a08      	cmp	r2, #8
 8002694:	d890      	bhi.n	80025b8 <UART_SetConfig+0xe4>
 8002696:	a301      	add	r3, pc, #4	; (adr r3, 800269c <UART_SetConfig+0x1c8>)
 8002698:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800269c:	080026c1 	.word	0x080026c1
 80026a0:	080026d7 	.word	0x080026d7
 80026a4:	080026dd 	.word	0x080026dd
 80026a8:	080025b9 	.word	0x080025b9
 80026ac:	080026f3 	.word	0x080026f3
 80026b0:	080025b9 	.word	0x080025b9
 80026b4:	080025b9 	.word	0x080025b9
 80026b8:	080025b9 	.word	0x080025b9
 80026bc:	080026f9 	.word	0x080026f9
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80026c0:	f7fe feba 	bl	8001438 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80026c4:	6863      	ldr	r3, [r4, #4]
 80026c6:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80026ca:	fbb0 f0f3 	udiv	r0, r0, r3
 80026ce:	b280      	uxth	r0, r0
 80026d0:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 80026d2:	2000      	movs	r0, #0
      break;
 80026d4:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80026d6:	f7fe febf 	bl	8001458 <HAL_RCC_GetPCLK2Freq>
 80026da:	e7f3      	b.n	80026c4 <UART_SetConfig+0x1f0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80026dc:	6862      	ldr	r2, [r4, #4]
 80026de:	0853      	lsrs	r3, r2, #1
 80026e0:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80026e4:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80026e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	60eb      	str	r3, [r5, #12]
 80026f0:	e7ef      	b.n	80026d2 <UART_SetConfig+0x1fe>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80026f2:	f7fe fde1 	bl	80012b8 <HAL_RCC_GetSysClockFreq>
 80026f6:	e7e5      	b.n	80026c4 <UART_SetConfig+0x1f0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80026f8:	6862      	ldr	r2, [r4, #4]
 80026fa:	0853      	lsrs	r3, r2, #1
 80026fc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002700:	e7f2      	b.n	80026e8 <UART_SetConfig+0x214>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002702:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002706:	d1e9      	bne.n	80026dc <UART_SetConfig+0x208>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002708:	6860      	ldr	r0, [r4, #4]
 800270a:	0843      	lsrs	r3, r0, #1
 800270c:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8002710:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002714:	fbb3 f3f0 	udiv	r3, r3, r0
 8002718:	e73b      	b.n	8002592 <UART_SetConfig+0xbe>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800271a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800271e:	d1e8      	bne.n	80026f2 <UART_SetConfig+0x21e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002720:	f7fe fdca 	bl	80012b8 <HAL_RCC_GetSysClockFreq>
 8002724:	e72f      	b.n	8002586 <UART_SetConfig+0xb2>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002726:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800272a:	d1e5      	bne.n	80026f8 <UART_SetConfig+0x224>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800272c:	6860      	ldr	r0, [r4, #4]
 800272e:	0843      	lsrs	r3, r0, #1
 8002730:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002734:	e7ee      	b.n	8002714 <UART_SetConfig+0x240>
 8002736:	bf00      	nop
 8002738:	efff69f3 	.word	0xefff69f3
 800273c:	40011000 	.word	0x40011000
 8002740:	08006ee0 	.word	0x08006ee0
 8002744:	40004400 	.word	0x40004400
 8002748:	08006ee4 	.word	0x08006ee4
 800274c:	40004800 	.word	0x40004800
 8002750:	40004c00 	.word	0x40004c00
 8002754:	40005000 	.word	0x40005000
 8002758:	40011400 	.word	0x40011400
 800275c:	40007800 	.word	0x40007800
 8002760:	40007c00 	.word	0x40007c00

08002764 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002764:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002766:	07da      	lsls	r2, r3, #31
{
 8002768:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800276a:	d506      	bpl.n	800277a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800276c:	6801      	ldr	r1, [r0, #0]
 800276e:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002770:	684a      	ldr	r2, [r1, #4]
 8002772:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002776:	4322      	orrs	r2, r4
 8002778:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800277a:	079c      	lsls	r4, r3, #30
 800277c:	d506      	bpl.n	800278c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800277e:	6801      	ldr	r1, [r0, #0]
 8002780:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002782:	684a      	ldr	r2, [r1, #4]
 8002784:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002788:	4322      	orrs	r2, r4
 800278a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800278c:	0759      	lsls	r1, r3, #29
 800278e:	d506      	bpl.n	800279e <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002790:	6801      	ldr	r1, [r0, #0]
 8002792:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002794:	684a      	ldr	r2, [r1, #4]
 8002796:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800279a:	4322      	orrs	r2, r4
 800279c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800279e:	071a      	lsls	r2, r3, #28
 80027a0:	d506      	bpl.n	80027b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80027a2:	6801      	ldr	r1, [r0, #0]
 80027a4:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80027a6:	684a      	ldr	r2, [r1, #4]
 80027a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027ac:	4322      	orrs	r2, r4
 80027ae:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80027b0:	06dc      	lsls	r4, r3, #27
 80027b2:	d506      	bpl.n	80027c2 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80027b4:	6801      	ldr	r1, [r0, #0]
 80027b6:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80027b8:	688a      	ldr	r2, [r1, #8]
 80027ba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80027be:	4322      	orrs	r2, r4
 80027c0:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80027c2:	0699      	lsls	r1, r3, #26
 80027c4:	d506      	bpl.n	80027d4 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80027c6:	6801      	ldr	r1, [r0, #0]
 80027c8:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80027ca:	688a      	ldr	r2, [r1, #8]
 80027cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80027d0:	4322      	orrs	r2, r4
 80027d2:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80027d4:	065a      	lsls	r2, r3, #25
 80027d6:	d510      	bpl.n	80027fa <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80027d8:	6801      	ldr	r1, [r0, #0]
 80027da:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80027dc:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80027de:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80027e2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80027e6:	ea42 0204 	orr.w	r2, r2, r4
 80027ea:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80027ec:	d105      	bne.n	80027fa <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80027ee:	684a      	ldr	r2, [r1, #4]
 80027f0:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80027f2:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80027f6:	4322      	orrs	r2, r4
 80027f8:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80027fa:	061b      	lsls	r3, r3, #24
 80027fc:	d506      	bpl.n	800280c <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80027fe:	6802      	ldr	r2, [r0, #0]
 8002800:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002802:	6853      	ldr	r3, [r2, #4]
 8002804:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8002808:	430b      	orrs	r3, r1
 800280a:	6053      	str	r3, [r2, #4]
 800280c:	bd10      	pop	{r4, pc}

0800280e <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart: uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800280e:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002810:	2500      	movs	r5, #0
{
 8002812:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002814:	66c5      	str	r5, [r0, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002816:	f7fd fd3d 	bl	8000294 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800281a:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 800281c:	4603      	mov	r3, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800281e:	6812      	ldr	r2, [r2, #0]
 8002820:	0712      	lsls	r2, r2, #28
 8002822:	d409      	bmi.n	8002838 <UART_CheckIdleState+0x2a>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 8002824:	2320      	movs	r3, #32
  huart->RxState= HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002826:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8002828:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 800282c:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState= HAL_UART_STATE_READY;
 8002830:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

  return HAL_OK;
}
 8002834:	b003      	add	sp, #12
 8002836:	bd30      	pop	{r4, r5, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002838:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 800283c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002840:	4620      	mov	r0, r4
 8002842:	9200      	str	r2, [sp, #0]
 8002844:	462a      	mov	r2, r5
 8002846:	f7ff fd6d 	bl	8002324 <UART_WaitOnFlagUntilTimeout>
 800284a:	2800      	cmp	r0, #0
 800284c:	d0ea      	beq.n	8002824 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 800284e:	2003      	movs	r0, #3
 8002850:	e7f0      	b.n	8002834 <UART_CheckIdleState+0x26>

08002852 <HAL_UART_Init>:
{
 8002852:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002854:	4604      	mov	r4, r0
 8002856:	b360      	cbz	r0, 80028b2 <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002858:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 800285c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002860:	b91b      	cbnz	r3, 800286a <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002862:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8002866:	f003 fc4d 	bl	8006104 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800286a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800286c:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800286e:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8002870:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8002874:	6813      	ldr	r3, [r2, #0]
 8002876:	f023 0301 	bic.w	r3, r3, #1
 800287a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800287c:	f7ff fe2a 	bl	80024d4 <UART_SetConfig>
 8002880:	2801      	cmp	r0, #1
 8002882:	d016      	beq.n	80028b2 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002884:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002886:	b113      	cbz	r3, 800288e <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8002888:	4620      	mov	r0, r4
 800288a:	f7ff ff6b 	bl	8002764 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800288e:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8002890:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002892:	685a      	ldr	r2, [r3, #4]
 8002894:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002898:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80028a0:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	f042 0201 	orr.w	r2, r2, #1
}
 80028a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 80028ac:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80028ae:	f7ff bfae 	b.w	800280e <UART_CheckIdleState>
}
 80028b2:	2001      	movs	r0, #1
 80028b4:	bd10      	pop	{r4, pc}
	...

080028b8 <DFPlayer_init>:
#include "DFPlayer_Mini_mp3.h"

uint8_t cmd[8];

void DFPlayer_init(UART_HandleTypeDef *handler){
	huart_DFPlayer = handler;
 80028b8:	4b01      	ldr	r3, [pc, #4]	; (80028c0 <DFPlayer_init+0x8>)
 80028ba:	6018      	str	r0, [r3, #0]
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	200000f4 	.word	0x200000f4

080028c4 <DFPlayer_setvolume>:
}

void DFPlayer_setvolume(uint8_t volume){
	uint8_t cmd[8];
	cmd[0]= 0x7E;
 80028c4:	237e      	movs	r3, #126	; 0x7e
void DFPlayer_setvolume(uint8_t volume){
 80028c6:	b507      	push	{r0, r1, r2, lr}
	cmd[0]= 0x7E;
 80028c8:	f88d 3000 	strb.w	r3, [sp]
	cmd[1]= 0xFF;
 80028cc:	23ff      	movs	r3, #255	; 0xff
	cmd[2]=	0x06;
	cmd[3]=	0x06;
	cmd[4]=	0x00;
	cmd[5]=	0x00;
	cmd[6]=	volume;
 80028ce:	f88d 0006 	strb.w	r0, [sp, #6]
	cmd[7]=	0xEF;
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 80028d2:	2208      	movs	r2, #8
	cmd[1]= 0xFF;
 80028d4:	f88d 3001 	strb.w	r3, [sp, #1]
	cmd[2]=	0x06;
 80028d8:	2306      	movs	r3, #6
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 80028da:	480a      	ldr	r0, [pc, #40]	; (8002904 <DFPlayer_setvolume+0x40>)
 80028dc:	4669      	mov	r1, sp
	cmd[2]=	0x06;
 80028de:	f88d 3002 	strb.w	r3, [sp, #2]
	cmd[3]=	0x06;
 80028e2:	f88d 3003 	strb.w	r3, [sp, #3]
	cmd[4]=	0x00;
 80028e6:	2300      	movs	r3, #0
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 80028e8:	6800      	ldr	r0, [r0, #0]
	cmd[4]=	0x00;
 80028ea:	f88d 3004 	strb.w	r3, [sp, #4]
	cmd[5]=	0x00;
 80028ee:	f88d 3005 	strb.w	r3, [sp, #5]
	cmd[7]=	0xEF;
 80028f2:	23ef      	movs	r3, #239	; 0xef
 80028f4:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 80028f8:	230f      	movs	r3, #15
 80028fa:	f7ff fd44 	bl	8002386 <HAL_UART_Transmit>
}
 80028fe:	b003      	add	sp, #12
 8002900:	f85d fb04 	ldr.w	pc, [sp], #4
 8002904:	200000f4 	.word	0x200000f4

08002908 <DFPlayer_playmp3>:
void DFPlayer_playmp3(uint8_t playnumber){
 8002908:	b507      	push	{r0, r1, r2, lr}
	uint8_t cmd[8];
	cmd[0]= 0x7E;
 800290a:	237e      	movs	r3, #126	; 0x7e
	cmd[1]= 0xFF;
	cmd[2]=	0x06;
	cmd[3]=	0x0F;
	cmd[4]=	0x00;
 800290c:	2200      	movs	r2, #0
	cmd[5]=	1;
	cmd[6]=	playnumber;
 800290e:	f88d 0006 	strb.w	r0, [sp, #6]
	cmd[7]=	0xEF;
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8002912:	4669      	mov	r1, sp
	cmd[0]= 0x7E;
 8002914:	f88d 3000 	strb.w	r3, [sp]
	cmd[1]= 0xFF;
 8002918:	23ff      	movs	r3, #255	; 0xff
	cmd[4]=	0x00;
 800291a:	f88d 2004 	strb.w	r2, [sp, #4]
	cmd[5]=	1;
 800291e:	2201      	movs	r2, #1
	cmd[1]= 0xFF;
 8002920:	f88d 3001 	strb.w	r3, [sp, #1]
	cmd[2]=	0x06;
 8002924:	2306      	movs	r3, #6
	cmd[5]=	1;
 8002926:	f88d 2005 	strb.w	r2, [sp, #5]
	cmd[7]=	0xEF;
 800292a:	22ef      	movs	r2, #239	; 0xef
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 800292c:	4807      	ldr	r0, [pc, #28]	; (800294c <DFPlayer_playmp3+0x44>)
	cmd[2]=	0x06;
 800292e:	f88d 3002 	strb.w	r3, [sp, #2]
	cmd[3]=	0x0F;
 8002932:	230f      	movs	r3, #15
	cmd[7]=	0xEF;
 8002934:	f88d 2007 	strb.w	r2, [sp, #7]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8002938:	2208      	movs	r2, #8
 800293a:	6800      	ldr	r0, [r0, #0]
	cmd[3]=	0x0F;
 800293c:	f88d 3003 	strb.w	r3, [sp, #3]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8002940:	f7ff fd21 	bl	8002386 <HAL_UART_Transmit>
}
 8002944:	b003      	add	sp, #12
 8002946:	f85d fb04 	ldr.w	pc, [sp], #4
 800294a:	bf00      	nop
 800294c:	200000f4 	.word	0x200000f4

08002950 <DFPlayer_stopmp3>:
void DFPlayer_stopmp3(){
	uint8_t cmd[8];
	cmd[0]= 0x7E;
 8002950:	237e      	movs	r3, #126	; 0x7e
void DFPlayer_stopmp3(){
 8002952:	b507      	push	{r0, r1, r2, lr}
	cmd[0]= 0x7E;
 8002954:	f88d 3000 	strb.w	r3, [sp]
	cmd[1]= 0xFF;
 8002958:	23ff      	movs	r3, #255	; 0xff
	cmd[3]=	0x0E;
	cmd[4]=	0x00;
	cmd[5]=	0x00;
	cmd[6]=	0x00;
	cmd[7]=	0xEF;
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 800295a:	480e      	ldr	r0, [pc, #56]	; (8002994 <DFPlayer_stopmp3+0x44>)
 800295c:	2208      	movs	r2, #8
	cmd[1]= 0xFF;
 800295e:	f88d 3001 	strb.w	r3, [sp, #1]
	cmd[2]=	0x06;
 8002962:	2306      	movs	r3, #6
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8002964:	4669      	mov	r1, sp
 8002966:	6800      	ldr	r0, [r0, #0]
	cmd[2]=	0x06;
 8002968:	f88d 3002 	strb.w	r3, [sp, #2]
	cmd[3]=	0x0E;
 800296c:	230e      	movs	r3, #14
 800296e:	f88d 3003 	strb.w	r3, [sp, #3]
	cmd[4]=	0x00;
 8002972:	2300      	movs	r3, #0
 8002974:	f88d 3004 	strb.w	r3, [sp, #4]
	cmd[5]=	0x00;
 8002978:	f88d 3005 	strb.w	r3, [sp, #5]
	cmd[6]=	0x00;
 800297c:	f88d 3006 	strb.w	r3, [sp, #6]
	cmd[7]=	0xEF;
 8002980:	23ef      	movs	r3, #239	; 0xef
 8002982:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8002986:	230f      	movs	r3, #15
 8002988:	f7ff fcfd 	bl	8002386 <HAL_UART_Transmit>
}
 800298c:	b003      	add	sp, #12
 800298e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002992:	bf00      	nop
 8002994:	200000f4 	.word	0x200000f4

08002998 <light>:
 *  Created on: 2017/11/05
 *      Author: okada_tech
 */
#include "actuator.h"

void light(int R,int B,int G){
 8002998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	  sConfigOC.Pulse = B;
 800299a:	4d12      	ldr	r5, [pc, #72]	; (80029e4 <light+0x4c>)
void light(int R,int B,int G){
 800299c:	4606      	mov	r6, r0
	  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 800299e:	4c12      	ldr	r4, [pc, #72]	; (80029e8 <light+0x50>)
void light(int R,int B,int G){
 80029a0:	4617      	mov	r7, r2
	  sConfigOC.Pulse = B;
 80029a2:	6069      	str	r1, [r5, #4]
	  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 80029a4:	2200      	movs	r2, #0
 80029a6:	4629      	mov	r1, r5
 80029a8:	4620      	mov	r0, r4
 80029aa:	f7ff fbe3 	bl	8002174 <HAL_TIM_PWM_ConfigChannel>
	  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80029ae:	2100      	movs	r1, #0
 80029b0:	4620      	mov	r0, r4
 80029b2:	f7ff fad1 	bl	8001f58 <HAL_TIM_PWM_Start>
	  sConfigOC.Pulse = G;
	  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 80029b6:	2204      	movs	r2, #4
 80029b8:	4629      	mov	r1, r5
 80029ba:	4620      	mov	r0, r4
	  sConfigOC.Pulse = G;
 80029bc:	606f      	str	r7, [r5, #4]
	  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 80029be:	f7ff fbd9 	bl	8002174 <HAL_TIM_PWM_ConfigChannel>
	  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80029c2:	2104      	movs	r1, #4
 80029c4:	4620      	mov	r0, r4
 80029c6:	f7ff fac7 	bl	8001f58 <HAL_TIM_PWM_Start>
	  sConfigOC.Pulse = R;
	  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 80029ca:	4629      	mov	r1, r5
 80029cc:	4620      	mov	r0, r4
 80029ce:	2208      	movs	r2, #8
	  sConfigOC.Pulse = R;
 80029d0:	606e      	str	r6, [r5, #4]
	  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 80029d2:	f7ff fbcf 	bl	8002174 <HAL_TIM_PWM_ConfigChannel>
	  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80029d6:	4620      	mov	r0, r4
 80029d8:	2108      	movs	r1, #8
}
 80029da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80029de:	f7ff babb 	b.w	8001f58 <HAL_TIM_PWM_Start>
 80029e2:	bf00      	nop
 80029e4:	20000184 	.word	0x20000184
 80029e8:	2000031c 	.word	0x2000031c

080029ec <motor1>:

void motor1(int m1b,int m1a){
	if(m1a==1000 && m1b==1000){
 80029ec:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
void motor1(int m1b,int m1a){
 80029f0:	b570      	push	{r4, r5, r6, lr}
 80029f2:	4606      	mov	r6, r0
 80029f4:	460c      	mov	r4, r1
 80029f6:	4d29      	ldr	r5, [pc, #164]	; (8002a9c <motor1+0xb0>)
	if(m1a==1000 && m1b==1000){
 80029f8:	d114      	bne.n	8002a24 <motor1+0x38>
 80029fa:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80029fe:	d114      	bne.n	8002a2a <motor1+0x3e>
		HAL_GPIO_WritePin(GPIOF,GPIO_PIN_9,1);
 8002a00:	2201      	movs	r2, #1
 8002a02:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a06:	4826      	ldr	r0, [pc, #152]	; (8002aa0 <motor1+0xb4>)
 8002a08:	f7fd ff56 	bl	80008b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF,GPIO_PIN_10,1);
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a12:	4823      	ldr	r0, [pc, #140]	; (8002aa0 <motor1+0xb4>)
 8002a14:	f7fd ff50 	bl	80008b8 <HAL_GPIO_WritePin>
		sConfigOC.Pulse = 1000;
 8002a18:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a1c:	606b      	str	r3, [r5, #4]
	}
	else{
		HAL_GPIO_WritePin(GPIOF,GPIO_PIN_9,0);
		HAL_GPIO_WritePin(GPIOF,GPIO_PIN_10,1);
		sConfigOC.Pulse = m1b;
		HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 8002a1e:	2204      	movs	r2, #4
 8002a20:	491e      	ldr	r1, [pc, #120]	; (8002a9c <motor1+0xb0>)
 8002a22:	e023      	b.n	8002a6c <motor1+0x80>
	else if(m1a==0 && m1b==0){
 8002a24:	b989      	cbnz	r1, 8002a4a <motor1+0x5e>
 8002a26:	2800      	cmp	r0, #0
 8002a28:	d0ea      	beq.n	8002a00 <motor1+0x14>
	else if(m1a>m1b){
 8002a2a:	42b4      	cmp	r4, r6
 8002a2c:	dd27      	ble.n	8002a7e <motor1+0x92>
		HAL_GPIO_WritePin(GPIOF,GPIO_PIN_9,1);
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a34:	481a      	ldr	r0, [pc, #104]	; (8002aa0 <motor1+0xb4>)
 8002a36:	f7fd ff3f 	bl	80008b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF,GPIO_PIN_10,0);
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a40:	4817      	ldr	r0, [pc, #92]	; (8002aa0 <motor1+0xb4>)
 8002a42:	f7fd ff39 	bl	80008b8 <HAL_GPIO_WritePin>
		sConfigOC.Pulse = m1a;
 8002a46:	606c      	str	r4, [r5, #4]
 8002a48:	e7e9      	b.n	8002a1e <motor1+0x32>
	else if(m1a==m1b){
 8002a4a:	4281      	cmp	r1, r0
 8002a4c:	d1ed      	bne.n	8002a2a <motor1+0x3e>
		HAL_GPIO_WritePin(GPIOF,GPIO_PIN_9,1);
 8002a4e:	2201      	movs	r2, #1
 8002a50:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a54:	4812      	ldr	r0, [pc, #72]	; (8002aa0 <motor1+0xb4>)
 8002a56:	f7fd ff2f 	bl	80008b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF,GPIO_PIN_10,1);
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a60:	480f      	ldr	r0, [pc, #60]	; (8002aa0 <motor1+0xb4>)
 8002a62:	f7fd ff29 	bl	80008b8 <HAL_GPIO_WritePin>
		HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 8002a66:	2204      	movs	r2, #4
 8002a68:	4629      	mov	r1, r5
		sConfigOC.Pulse = m1a;
 8002a6a:	606c      	str	r4, [r5, #4]
		HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 8002a6c:	480d      	ldr	r0, [pc, #52]	; (8002aa4 <motor1+0xb8>)
 8002a6e:	f7ff fb81 	bl	8002174 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002a72:	2104      	movs	r1, #4
 8002a74:	480b      	ldr	r0, [pc, #44]	; (8002aa4 <motor1+0xb8>)
	}
}
 8002a76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002a7a:	f7ff ba6d 	b.w	8001f58 <HAL_TIM_PWM_Start>
		HAL_GPIO_WritePin(GPIOF,GPIO_PIN_9,0);
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a84:	4806      	ldr	r0, [pc, #24]	; (8002aa0 <motor1+0xb4>)
 8002a86:	f7fd ff17 	bl	80008b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOF,GPIO_PIN_10,1);
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a90:	4803      	ldr	r0, [pc, #12]	; (8002aa0 <motor1+0xb4>)
 8002a92:	f7fd ff11 	bl	80008b8 <HAL_GPIO_WritePin>
		sConfigOC.Pulse = m1b;
 8002a96:	606e      	str	r6, [r5, #4]
 8002a98:	e7c1      	b.n	8002a1e <motor1+0x32>
 8002a9a:	bf00      	nop
 8002a9c:	20000184 	.word	0x20000184
 8002aa0:	40021400 	.word	0x40021400
 8002aa4:	200003dc 	.word	0x200003dc

08002aa8 <motor2>:

void motor2(int m2b,int m2a){

	if(m2a==1000 && m2b==1000){
 8002aa8:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
void motor2(int m2b,int m2a){
 8002aac:	b570      	push	{r4, r5, r6, lr}
 8002aae:	4606      	mov	r6, r0
 8002ab0:	460c      	mov	r4, r1
 8002ab2:	4d25      	ldr	r5, [pc, #148]	; (8002b48 <motor2+0xa0>)
	if(m2a==1000 && m2b==1000){
 8002ab4:	d112      	bne.n	8002adc <motor2+0x34>
 8002ab6:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002aba:	d112      	bne.n	8002ae2 <motor2+0x3a>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,1);
 8002abc:	2201      	movs	r2, #1
 8002abe:	4823      	ldr	r0, [pc, #140]	; (8002b4c <motor2+0xa4>)
 8002ac0:	4611      	mov	r1, r2
 8002ac2:	f7fd fef9 	bl	80008b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,1);
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	2102      	movs	r1, #2
 8002aca:	4820      	ldr	r0, [pc, #128]	; (8002b4c <motor2+0xa4>)
 8002acc:	f7fd fef4 	bl	80008b8 <HAL_GPIO_WritePin>
		sConfigOC.Pulse = 1000;
 8002ad0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ad4:	606b      	str	r3, [r5, #4]
	}
	else{
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,0);
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,1);
		sConfigOC.Pulse = m2b;
		HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3);
 8002ad6:	2208      	movs	r2, #8
 8002ad8:	491b      	ldr	r1, [pc, #108]	; (8002b48 <motor2+0xa0>)
 8002ada:	e01f      	b.n	8002b1c <motor2+0x74>
	else if(m2a==0 && m2b==0){
 8002adc:	b979      	cbnz	r1, 8002afe <motor2+0x56>
 8002ade:	2800      	cmp	r0, #0
 8002ae0:	d0ec      	beq.n	8002abc <motor2+0x14>
	else if(m2a>m2b){
 8002ae2:	42b4      	cmp	r4, r6
 8002ae4:	dd23      	ble.n	8002b2e <motor2+0x86>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,1);
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	4818      	ldr	r0, [pc, #96]	; (8002b4c <motor2+0xa4>)
 8002aea:	4611      	mov	r1, r2
 8002aec:	f7fd fee4 	bl	80008b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,0);
 8002af0:	2200      	movs	r2, #0
 8002af2:	2102      	movs	r1, #2
 8002af4:	4815      	ldr	r0, [pc, #84]	; (8002b4c <motor2+0xa4>)
 8002af6:	f7fd fedf 	bl	80008b8 <HAL_GPIO_WritePin>
		sConfigOC.Pulse = m2a;
 8002afa:	606c      	str	r4, [r5, #4]
 8002afc:	e7eb      	b.n	8002ad6 <motor2+0x2e>
	else if(m2a==m2b){
 8002afe:	4281      	cmp	r1, r0
 8002b00:	d1ef      	bne.n	8002ae2 <motor2+0x3a>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,1);
 8002b02:	2201      	movs	r2, #1
 8002b04:	4811      	ldr	r0, [pc, #68]	; (8002b4c <motor2+0xa4>)
 8002b06:	4611      	mov	r1, r2
 8002b08:	f7fd fed6 	bl	80008b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,1);
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	2102      	movs	r1, #2
 8002b10:	480e      	ldr	r0, [pc, #56]	; (8002b4c <motor2+0xa4>)
 8002b12:	f7fd fed1 	bl	80008b8 <HAL_GPIO_WritePin>
		HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3);
 8002b16:	2208      	movs	r2, #8
 8002b18:	4629      	mov	r1, r5
		sConfigOC.Pulse = m2a;
 8002b1a:	606c      	str	r4, [r5, #4]
		HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3);
 8002b1c:	480c      	ldr	r0, [pc, #48]	; (8002b50 <motor2+0xa8>)
 8002b1e:	f7ff fb29 	bl	8002174 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8002b22:	2108      	movs	r1, #8
 8002b24:	480a      	ldr	r0, [pc, #40]	; (8002b50 <motor2+0xa8>)
	}
}
 8002b26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8002b2a:	f7ff ba15 	b.w	8001f58 <HAL_TIM_PWM_Start>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,0);
 8002b2e:	2200      	movs	r2, #0
 8002b30:	2101      	movs	r1, #1
 8002b32:	4806      	ldr	r0, [pc, #24]	; (8002b4c <motor2+0xa4>)
 8002b34:	f7fd fec0 	bl	80008b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,1);
 8002b38:	2201      	movs	r2, #1
 8002b3a:	2102      	movs	r1, #2
 8002b3c:	4803      	ldr	r0, [pc, #12]	; (8002b4c <motor2+0xa4>)
 8002b3e:	f7fd febb 	bl	80008b8 <HAL_GPIO_WritePin>
		sConfigOC.Pulse = m2b;
 8002b42:	606e      	str	r6, [r5, #4]
 8002b44:	e7c7      	b.n	8002ad6 <motor2+0x2e>
 8002b46:	bf00      	nop
 8002b48:	20000184 	.word	0x20000184
 8002b4c:	40020800 	.word	0x40020800
 8002b50:	200003dc 	.word	0x200003dc

08002b54 <motor3>:

void motor3(int m3b,int m3a){
	if(m3a==1000 && m3b==1000){
 8002b54:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
void motor3(int m3b,int m3a){
 8002b58:	b570      	push	{r4, r5, r6, lr}
 8002b5a:	4606      	mov	r6, r0
 8002b5c:	460c      	mov	r4, r1
 8002b5e:	4d25      	ldr	r5, [pc, #148]	; (8002bf4 <motor3+0xa0>)
	if(m3a==1000 && m3b==1000){
 8002b60:	d112      	bne.n	8002b88 <motor3+0x34>
 8002b62:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002b66:	d112      	bne.n	8002b8e <motor3+0x3a>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,1);
 8002b68:	2201      	movs	r2, #1
 8002b6a:	2104      	movs	r1, #4
 8002b6c:	4822      	ldr	r0, [pc, #136]	; (8002bf8 <motor3+0xa4>)
 8002b6e:	f7fd fea3 	bl	80008b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,1);
 8002b72:	2201      	movs	r2, #1
 8002b74:	2108      	movs	r1, #8
 8002b76:	4820      	ldr	r0, [pc, #128]	; (8002bf8 <motor3+0xa4>)
 8002b78:	f7fd fe9e 	bl	80008b8 <HAL_GPIO_WritePin>
		sConfigOC.Pulse = m3a;
 8002b7c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b80:	606b      	str	r3, [r5, #4]
	}
	else{
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,0);
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,1);
		sConfigOC.Pulse = m3b;
		HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4);
 8002b82:	220c      	movs	r2, #12
 8002b84:	491b      	ldr	r1, [pc, #108]	; (8002bf4 <motor3+0xa0>)
 8002b86:	e01f      	b.n	8002bc8 <motor3+0x74>
	else if(m3a==0 && m3b==0){
 8002b88:	b979      	cbnz	r1, 8002baa <motor3+0x56>
 8002b8a:	2800      	cmp	r0, #0
 8002b8c:	d0ec      	beq.n	8002b68 <motor3+0x14>
	else if(m3a>m3b){
 8002b8e:	42b4      	cmp	r4, r6
 8002b90:	dd23      	ble.n	8002bda <motor3+0x86>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,1);
 8002b92:	2201      	movs	r2, #1
 8002b94:	2104      	movs	r1, #4
 8002b96:	4818      	ldr	r0, [pc, #96]	; (8002bf8 <motor3+0xa4>)
 8002b98:	f7fd fe8e 	bl	80008b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,0);
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	2108      	movs	r1, #8
 8002ba0:	4815      	ldr	r0, [pc, #84]	; (8002bf8 <motor3+0xa4>)
 8002ba2:	f7fd fe89 	bl	80008b8 <HAL_GPIO_WritePin>
		sConfigOC.Pulse = m3a;
 8002ba6:	606c      	str	r4, [r5, #4]
 8002ba8:	e7eb      	b.n	8002b82 <motor3+0x2e>
	else if(m3a==m3b){
 8002baa:	4281      	cmp	r1, r0
 8002bac:	d1ef      	bne.n	8002b8e <motor3+0x3a>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,1);
 8002bae:	2201      	movs	r2, #1
 8002bb0:	2104      	movs	r1, #4
 8002bb2:	4811      	ldr	r0, [pc, #68]	; (8002bf8 <motor3+0xa4>)
 8002bb4:	f7fd fe80 	bl	80008b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,1);
 8002bb8:	2201      	movs	r2, #1
 8002bba:	2108      	movs	r1, #8
 8002bbc:	480e      	ldr	r0, [pc, #56]	; (8002bf8 <motor3+0xa4>)
 8002bbe:	f7fd fe7b 	bl	80008b8 <HAL_GPIO_WritePin>
		HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4);
 8002bc2:	220c      	movs	r2, #12
 8002bc4:	4629      	mov	r1, r5
		sConfigOC.Pulse = m3a;
 8002bc6:	606c      	str	r4, [r5, #4]
		HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4);
 8002bc8:	480c      	ldr	r0, [pc, #48]	; (8002bfc <motor3+0xa8>)
 8002bca:	f7ff fad3 	bl	8002174 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002bce:	210c      	movs	r1, #12
 8002bd0:	480a      	ldr	r0, [pc, #40]	; (8002bfc <motor3+0xa8>)
	}}
 8002bd2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002bd6:	f7ff b9bf 	b.w	8001f58 <HAL_TIM_PWM_Start>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,0);
 8002bda:	2200      	movs	r2, #0
 8002bdc:	2104      	movs	r1, #4
 8002bde:	4806      	ldr	r0, [pc, #24]	; (8002bf8 <motor3+0xa4>)
 8002be0:	f7fd fe6a 	bl	80008b8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,1);
 8002be4:	2201      	movs	r2, #1
 8002be6:	2108      	movs	r1, #8
 8002be8:	4803      	ldr	r0, [pc, #12]	; (8002bf8 <motor3+0xa4>)
 8002bea:	f7fd fe65 	bl	80008b8 <HAL_GPIO_WritePin>
		sConfigOC.Pulse = m3b;
 8002bee:	606e      	str	r6, [r5, #4]
 8002bf0:	e7c7      	b.n	8002b82 <motor3+0x2e>
 8002bf2:	bf00      	nop
 8002bf4:	20000184 	.word	0x20000184
 8002bf8:	40020800 	.word	0x40020800
 8002bfc:	200003dc 	.word	0x200003dc

08002c00 <motor4>:



void motor4(int m4a,int m4b){
if(m4a==1000 && m4b==1000){
 8002c00:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
void motor4(int m4a,int m4b){
 8002c04:	b570      	push	{r4, r5, r6, lr}
 8002c06:	4604      	mov	r4, r0
 8002c08:	460e      	mov	r6, r1
 8002c0a:	4d27      	ldr	r5, [pc, #156]	; (8002ca8 <motor4+0xa8>)
if(m4a==1000 && m4b==1000){
 8002c0c:	d113      	bne.n	8002c36 <motor4+0x36>
 8002c0e:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 8002c12:	d113      	bne.n	8002c3c <motor4+0x3c>
	HAL_GPIO_WritePin(GPIOF,GPIO_PIN_7,1);
 8002c14:	2201      	movs	r2, #1
 8002c16:	2180      	movs	r1, #128	; 0x80
 8002c18:	4824      	ldr	r0, [pc, #144]	; (8002cac <motor4+0xac>)
 8002c1a:	f7fd fe4d 	bl	80008b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF,GPIO_PIN_8,1);
 8002c1e:	2201      	movs	r2, #1
 8002c20:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c24:	4821      	ldr	r0, [pc, #132]	; (8002cac <motor4+0xac>)
 8002c26:	f7fd fe47 	bl	80008b8 <HAL_GPIO_WritePin>
	sConfigOC.Pulse = 1000;
 8002c2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c2e:	606b      	str	r3, [r5, #4]
}
else{
	HAL_GPIO_WritePin(GPIOF,GPIO_PIN_7,0);
	HAL_GPIO_WritePin(GPIOF,GPIO_PIN_8,1);
	sConfigOC.Pulse = m4b;
	HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);
 8002c30:	2200      	movs	r2, #0
 8002c32:	491d      	ldr	r1, [pc, #116]	; (8002ca8 <motor4+0xa8>)
 8002c34:	e021      	b.n	8002c7a <motor4+0x7a>
else if(m4a==0 && m4b==0){
 8002c36:	b980      	cbnz	r0, 8002c5a <motor4+0x5a>
 8002c38:	2900      	cmp	r1, #0
 8002c3a:	d0eb      	beq.n	8002c14 <motor4+0x14>
else if(m4a>m4b){
 8002c3c:	42b4      	cmp	r4, r6
 8002c3e:	dd25      	ble.n	8002c8c <motor4+0x8c>
	HAL_GPIO_WritePin(GPIOF,GPIO_PIN_7,1);
 8002c40:	2201      	movs	r2, #1
 8002c42:	2180      	movs	r1, #128	; 0x80
 8002c44:	4819      	ldr	r0, [pc, #100]	; (8002cac <motor4+0xac>)
 8002c46:	f7fd fe37 	bl	80008b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF,GPIO_PIN_8,0);
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c50:	4816      	ldr	r0, [pc, #88]	; (8002cac <motor4+0xac>)
 8002c52:	f7fd fe31 	bl	80008b8 <HAL_GPIO_WritePin>
	sConfigOC.Pulse = m4a;
 8002c56:	606c      	str	r4, [r5, #4]
 8002c58:	e7ea      	b.n	8002c30 <motor4+0x30>
else if(m4a==m4b){
 8002c5a:	4288      	cmp	r0, r1
 8002c5c:	d1ee      	bne.n	8002c3c <motor4+0x3c>
	HAL_GPIO_WritePin(GPIOF,GPIO_PIN_7,1);
 8002c5e:	2201      	movs	r2, #1
 8002c60:	2180      	movs	r1, #128	; 0x80
 8002c62:	4812      	ldr	r0, [pc, #72]	; (8002cac <motor4+0xac>)
 8002c64:	f7fd fe28 	bl	80008b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF,GPIO_PIN_8,1);
 8002c68:	2201      	movs	r2, #1
 8002c6a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c6e:	480f      	ldr	r0, [pc, #60]	; (8002cac <motor4+0xac>)
 8002c70:	f7fd fe22 	bl	80008b8 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);
 8002c74:	2200      	movs	r2, #0
 8002c76:	4629      	mov	r1, r5
	sConfigOC.Pulse = m4a;
 8002c78:	606c      	str	r4, [r5, #4]
	HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);
 8002c7a:	480d      	ldr	r0, [pc, #52]	; (8002cb0 <motor4+0xb0>)
 8002c7c:	f7ff fa7a 	bl	8002174 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002c80:	2100      	movs	r1, #0
 8002c82:	480b      	ldr	r0, [pc, #44]	; (8002cb0 <motor4+0xb0>)
}
}
 8002c84:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002c88:	f7ff b966 	b.w	8001f58 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOF,GPIO_PIN_7,0);
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	2180      	movs	r1, #128	; 0x80
 8002c90:	4806      	ldr	r0, [pc, #24]	; (8002cac <motor4+0xac>)
 8002c92:	f7fd fe11 	bl	80008b8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF,GPIO_PIN_8,1);
 8002c96:	2201      	movs	r2, #1
 8002c98:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c9c:	4803      	ldr	r0, [pc, #12]	; (8002cac <motor4+0xac>)
 8002c9e:	f7fd fe0b 	bl	80008b8 <HAL_GPIO_WritePin>
	sConfigOC.Pulse = m4b;
 8002ca2:	606e      	str	r6, [r5, #4]
 8002ca4:	e7c4      	b.n	8002c30 <motor4+0x30>
 8002ca6:	bf00      	nop
 8002ca8:	20000184 	.word	0x20000184
 8002cac:	40021400 	.word	0x40021400
 8002cb0:	200003dc 	.word	0x200003dc

08002cb4 <beep>:
void beep(uint8_t time,uint16_t on_time,uint16_t off_time){
 8002cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cb8:	4606      	mov	r6, r0
 8002cba:	460f      	mov	r7, r1
 8002cbc:	4690      	mov	r8, r2
	for(uint8_t fortime=0;fortime<time;fortime++){
 8002cbe:	2400      	movs	r4, #0
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8002cc0:	4d0c      	ldr	r5, [pc, #48]	; (8002cf4 <beep+0x40>)
	for(uint8_t fortime=0;fortime<time;fortime++){
 8002cc2:	42b4      	cmp	r4, r6
 8002cc4:	d101      	bne.n	8002cca <beep+0x16>
		HAL_Delay(on_time);
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
		HAL_Delay(off_time);
	}
}
 8002cc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8002cca:	2201      	movs	r2, #1
 8002ccc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002cd0:	4628      	mov	r0, r5
 8002cd2:	3401      	adds	r4, #1
 8002cd4:	f7fd fdf0 	bl	80008b8 <HAL_GPIO_WritePin>
		HAL_Delay(on_time);
 8002cd8:	4638      	mov	r0, r7
 8002cda:	f7fd fae1 	bl	80002a0 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ce4:	4628      	mov	r0, r5
 8002ce6:	f7fd fde7 	bl	80008b8 <HAL_GPIO_WritePin>
		HAL_Delay(off_time);
 8002cea:	4640      	mov	r0, r8
 8002cec:	f7fd fad8 	bl	80002a0 <HAL_Delay>
 8002cf0:	e7e7      	b.n	8002cc2 <beep+0xe>
 8002cf2:	bf00      	nop
 8002cf4:	40020400 	.word	0x40020400

08002cf8 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002cf8:	4b12      	ldr	r3, [pc, #72]	; (8002d44 <MX_DMA_Init+0x4c>)
{
 8002cfa:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002cfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 4, 0);
 8002cfe:	2104      	movs	r1, #4
 8002d00:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d02:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002d06:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 4, 0);
 8002d08:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d10:	9301      	str	r3, [sp, #4]
 8002d12:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 4, 0);
 8002d14:	f7fd fae4 	bl	80002e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002d18:	200c      	movs	r0, #12
 8002d1a:	f7fd fb19 	bl	8000350 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 3, 0);
 8002d1e:	2200      	movs	r2, #0
 8002d20:	2103      	movs	r1, #3
 8002d22:	200d      	movs	r0, #13
 8002d24:	f7fd fadc 	bl	80002e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002d28:	200d      	movs	r0, #13
 8002d2a:	f7fd fb11 	bl	8000350 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 8002d2e:	2200      	movs	r2, #0
 8002d30:	2102      	movs	r1, #2
 8002d32:	2010      	movs	r0, #16
 8002d34:	f7fd fad4 	bl	80002e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002d38:	2010      	movs	r0, #16
 8002d3a:	f7fd fb09 	bl	8000350 <HAL_NVIC_EnableIRQ>

}
 8002d3e:	b003      	add	sp, #12
 8002d40:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d44:	40023800 	.word	0x40023800

08002d48 <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d48:	4b65      	ldr	r3, [pc, #404]	; (8002ee0 <MX_GPIO_Init+0x198>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOG_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 8002d4a:	f248 010f 	movw	r1, #32783	; 0x800f
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d50:	f042 0210 	orr.w	r2, r2, #16
{
 8002d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d58:	631a      	str	r2, [r3, #48]	; 0x30
{
 8002d5a:	b08e      	sub	sp, #56	; 0x38
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /*Configure GPIO pins : PE2 PE3 PE4 PE5 
                           PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d5e:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 8002d60:	f8df 818c 	ldr.w	r8, [pc, #396]	; 8002ef0 <MX_GPIO_Init+0x1a8>

  /*Configure GPIO pins : PC15 PC0 PC1 PC2 
                           PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
                          |GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d64:	2501      	movs	r5, #1
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d66:	f002 0210 	and.w	r2, r2, #16
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8002d6a:	f8df a188 	ldr.w	sl, [pc, #392]	; 8002ef4 <MX_GPIO_Init+0x1ac>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_9, GPIO_PIN_RESET);
 8002d6e:	4e5d      	ldr	r6, [pc, #372]	; (8002ee4 <MX_GPIO_Init+0x19c>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 8002d70:	4640      	mov	r0, r8
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d72:	9201      	str	r2, [sp, #4]
 8002d74:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);
 8002d78:	4f5b      	ldr	r7, [pc, #364]	; (8002ee8 <MX_GPIO_Init+0x1a0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d7a:	f042 0204 	orr.w	r2, r2, #4
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 8002d7e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8002ef8 <MX_GPIO_Init+0x1b0>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d82:	631a      	str	r2, [r3, #48]	; 0x30
 8002d84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d86:	f002 0204 	and.w	r2, r2, #4
 8002d8a:	9202      	str	r2, [sp, #8]
 8002d8c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d90:	f042 0220 	orr.w	r2, r2, #32
 8002d94:	631a      	str	r2, [r3, #48]	; 0x30
 8002d96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d98:	f002 0220 	and.w	r2, r2, #32
 8002d9c:	9203      	str	r2, [sp, #12]
 8002d9e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002da0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002da2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002da6:	631a      	str	r2, [r3, #48]	; 0x30
 8002da8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002daa:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002dae:	9204      	str	r2, [sp, #16]
 8002db0:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002db2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002db4:	f042 0201 	orr.w	r2, r2, #1
 8002db8:	631a      	str	r2, [r3, #48]	; 0x30
 8002dba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dbc:	f002 0201 	and.w	r2, r2, #1
 8002dc0:	9205      	str	r2, [sp, #20]
 8002dc2:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dc6:	f042 0202 	orr.w	r2, r2, #2
 8002dca:	631a      	str	r2, [r3, #48]	; 0x30
 8002dcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dce:	f002 0202 	and.w	r2, r2, #2
 8002dd2:	9206      	str	r2, [sp, #24]
 8002dd4:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002dd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dd8:	f042 0208 	orr.w	r2, r2, #8
 8002ddc:	631a      	str	r2, [r3, #48]	; 0x30
 8002dde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002de0:	f002 0208 	and.w	r2, r2, #8
 8002de4:	9207      	str	r2, [sp, #28]
 8002de6:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002de8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002dee:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 8002df0:	2200      	movs	r2, #0
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002df8:	9308      	str	r3, [sp, #32]
 8002dfa:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 8002dfc:	f7fd fd5c 	bl	80008b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8002e00:	4650      	mov	r0, sl
 8002e02:	2200      	movs	r2, #0
 8002e04:	f44f 61f0 	mov.w	r1, #1920	; 0x780
 8002e08:	f7fd fd56 	bl	80008b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_9, GPIO_PIN_RESET);
 8002e0c:	4630      	mov	r0, r6
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f240 2111 	movw	r1, #529	; 0x211
 8002e14:	f7fd fd50 	bl	80008b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);
 8002e18:	4638      	mov	r0, r7
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e20:	f7fd fd4a 	bl	80008b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 8002e24:	2200      	movs	r2, #0
 8002e26:	4648      	mov	r0, r9
 8002e28:	f44f 4128 	mov.w	r1, #43008	; 0xa800
 8002e2c:	f7fd fd44 	bl	80008b8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8002e30:	237c      	movs	r3, #124	; 0x7c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e32:	a909      	add	r1, sp, #36	; 0x24
 8002e34:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8002e36:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e38:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e3a:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e3c:	f7fd fc4c 	bl	80006d8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8002e40:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e44:	a909      	add	r1, sp, #36	; 0x24
 8002e46:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e48:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8002e4a:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e4c:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e4e:	f7fd fc43 	bl	80006d8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 8002e52:	f248 030f 	movw	r3, #32783	; 0x800f
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e56:	a909      	add	r1, sp, #36	; 0x24
 8002e58:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e5a:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 8002e5c:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /*Configure GPIO pin : PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002e5e:	f44f 4800 	mov.w	r8, #32768	; 0x8000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e62:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e64:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e66:	f7fd fc37 	bl	80006d8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002e6a:	f44f 63f0 	mov.w	r3, #1920	; 0x780
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002e6e:	a909      	add	r1, sp, #36	; 0x24
 8002e70:	4650      	mov	r0, sl
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e72:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002e74:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e76:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e78:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002e7a:	f7fd fc2d 	bl	80006d8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_9;
 8002e7e:	f240 2311 	movw	r3, #529	; 0x211
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e82:	a909      	add	r1, sp, #36	; 0x24
 8002e84:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e86:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_9;
 8002e88:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8a:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e8c:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e8e:	f7fd fc23 	bl	80006d8 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e92:	a909      	add	r1, sp, #36	; 0x24
 8002e94:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002e96:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e9a:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e9c:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e9e:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ea0:	f7fd fc1a 	bl	80006d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002ea4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ea8:	a909      	add	r1, sp, #36	; 0x24
 8002eaa:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002eac:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002eae:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb0:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eb2:	f7fd fc11 	bl	80006d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002eb6:	a909      	add	r1, sp, #36	; 0x24
 8002eb8:	480c      	ldr	r0, [pc, #48]	; (8002eec <MX_GPIO_Init+0x1a4>)
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002eba:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ebe:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec0:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ec2:	f7fd fc09 	bl	80006d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_15;
 8002ec6:	f44f 4328 	mov.w	r3, #43008	; 0xa800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002eca:	a909      	add	r1, sp, #36	; 0x24
 8002ecc:	4648      	mov	r0, r9
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ece:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_15;
 8002ed0:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed2:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ed4:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002ed6:	f7fd fbff 	bl	80006d8 <HAL_GPIO_Init>

}
 8002eda:	b00e      	add	sp, #56	; 0x38
 8002edc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ee0:	40023800 	.word	0x40023800
 8002ee4:	40020400 	.word	0x40020400
 8002ee8:	40021000 	.word	0x40021000
 8002eec:	40020c00 	.word	0x40020c00
 8002ef0:	40020800 	.word	0x40020800
 8002ef4:	40021400 	.word	0x40021400
 8002ef8:	40021800 	.word	0x40021800

08002efc <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002efc:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8002efe:	4817      	ldr	r0, [pc, #92]	; (8002f5c <MX_I2C1_Init+0x60>)
  hi2c1.Init.Timing = 0x40D32A31;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f00:	2201      	movs	r2, #1
  hi2c1.Instance = I2C1;
 8002f02:	4b17      	ldr	r3, [pc, #92]	; (8002f60 <MX_I2C1_Init+0x64>)
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f04:	60c2      	str	r2, [r0, #12]
  hi2c1.Instance = I2C1;
 8002f06:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x40D32A31;
 8002f08:	f503 0352 	add.w	r3, r3, #13762560	; 0xd20000
 8002f0c:	f503 4356 	add.w	r3, r3, #54784	; 0xd600
 8002f10:	3331      	adds	r3, #49	; 0x31
 8002f12:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002f14:	2300      	movs	r3, #0
 8002f16:	6083      	str	r3, [r0, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f18:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002f1a:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002f1c:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f1e:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f20:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002f22:	f7fd fddc 	bl	8000ade <HAL_I2C_Init>
 8002f26:	b118      	cbz	r0, 8002f30 <MX_I2C1_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002f28:	2144      	movs	r1, #68	; 0x44
 8002f2a:	480e      	ldr	r0, [pc, #56]	; (8002f64 <MX_I2C1_Init+0x68>)
 8002f2c:	f001 fa80 	bl	8004430 <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002f30:	2100      	movs	r1, #0
 8002f32:	480a      	ldr	r0, [pc, #40]	; (8002f5c <MX_I2C1_Init+0x60>)
 8002f34:	f7fd ff7b 	bl	8000e2e <HAL_I2CEx_ConfigAnalogFilter>
 8002f38:	b118      	cbz	r0, 8002f42 <MX_I2C1_Init+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002f3a:	214b      	movs	r1, #75	; 0x4b
 8002f3c:	4809      	ldr	r0, [pc, #36]	; (8002f64 <MX_I2C1_Init+0x68>)
 8002f3e:	f001 fa77 	bl	8004430 <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002f42:	2100      	movs	r1, #0
 8002f44:	4805      	ldr	r0, [pc, #20]	; (8002f5c <MX_I2C1_Init+0x60>)
 8002f46:	f7fd ff98 	bl	8000e7a <HAL_I2CEx_ConfigDigitalFilter>
 8002f4a:	b128      	cbz	r0, 8002f58 <MX_I2C1_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002f4c:	2152      	movs	r1, #82	; 0x52
 8002f4e:	4805      	ldr	r0, [pc, #20]	; (8002f64 <MX_I2C1_Init+0x68>)
  }

}
 8002f50:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8002f54:	f001 ba6c 	b.w	8004430 <_Error_Handler>
 8002f58:	bd08      	pop	{r3, pc}
 8002f5a:	bf00      	nop
 8002f5c:	2000024c 	.word	0x2000024c
 8002f60:	40005400 	.word	0x40005400
 8002f64:	08006ef1 	.word	0x08006ef1

08002f68 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8002f68:	b508      	push	{r3, lr}

  hi2c2.Instance = I2C2;
 8002f6a:	4817      	ldr	r0, [pc, #92]	; (8002fc8 <MX_I2C2_Init+0x60>)
  hi2c2.Init.Timing = 0x40D32A31;
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f6c:	2201      	movs	r2, #1
  hi2c2.Instance = I2C2;
 8002f6e:	4b17      	ldr	r3, [pc, #92]	; (8002fcc <MX_I2C2_Init+0x64>)
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f70:	60c2      	str	r2, [r0, #12]
  hi2c2.Instance = I2C2;
 8002f72:	6003      	str	r3, [r0, #0]
  hi2c2.Init.Timing = 0x40D32A31;
 8002f74:	f503 0352 	add.w	r3, r3, #13762560	; 0xd20000
 8002f78:	f503 4352 	add.w	r3, r3, #53760	; 0xd200
 8002f7c:	3331      	adds	r3, #49	; 0x31
 8002f7e:	6043      	str	r3, [r0, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002f80:	2300      	movs	r3, #0
 8002f82:	6083      	str	r3, [r0, #8]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f84:	6103      	str	r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002f86:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002f88:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f8a:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f8c:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002f8e:	f7fd fda6 	bl	8000ade <HAL_I2C_Init>
 8002f92:	b118      	cbz	r0, 8002f9c <MX_I2C2_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002f94:	2165      	movs	r1, #101	; 0x65
 8002f96:	480e      	ldr	r0, [pc, #56]	; (8002fd0 <MX_I2C2_Init+0x68>)
 8002f98:	f001 fa4a 	bl	8004430 <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	480a      	ldr	r0, [pc, #40]	; (8002fc8 <MX_I2C2_Init+0x60>)
 8002fa0:	f7fd ff45 	bl	8000e2e <HAL_I2CEx_ConfigAnalogFilter>
 8002fa4:	b118      	cbz	r0, 8002fae <MX_I2C2_Init+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002fa6:	216c      	movs	r1, #108	; 0x6c
 8002fa8:	4809      	ldr	r0, [pc, #36]	; (8002fd0 <MX_I2C2_Init+0x68>)
 8002faa:	f001 fa41 	bl	8004430 <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002fae:	2100      	movs	r1, #0
 8002fb0:	4805      	ldr	r0, [pc, #20]	; (8002fc8 <MX_I2C2_Init+0x60>)
 8002fb2:	f7fd ff62 	bl	8000e7a <HAL_I2CEx_ConfigDigitalFilter>
 8002fb6:	b128      	cbz	r0, 8002fc4 <MX_I2C2_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002fb8:	2173      	movs	r1, #115	; 0x73
 8002fba:	4805      	ldr	r0, [pc, #20]	; (8002fd0 <MX_I2C2_Init+0x68>)
  }

}
 8002fbc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8002fc0:	f001 ba36 	b.w	8004430 <_Error_Handler>
 8002fc4:	bd08      	pop	{r3, pc}
 8002fc6:	bf00      	nop
 8002fc8:	20000298 	.word	0x20000298
 8002fcc:	40005800 	.word	0x40005800
 8002fd0:	08006ef1 	.word	0x08006ef1

08002fd4 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8002fd4:	b508      	push	{r3, lr}

  hi2c3.Instance = I2C3;
 8002fd6:	4817      	ldr	r0, [pc, #92]	; (8003034 <MX_I2C3_Init+0x60>)
  hi2c3.Init.Timing = 0x40D32A31;
  hi2c3.Init.OwnAddress1 = 0;
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002fd8:	2201      	movs	r2, #1
  hi2c3.Instance = I2C3;
 8002fda:	4b17      	ldr	r3, [pc, #92]	; (8003038 <MX_I2C3_Init+0x64>)
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002fdc:	60c2      	str	r2, [r0, #12]
  hi2c3.Instance = I2C3;
 8002fde:	6003      	str	r3, [r0, #0]
  hi2c3.Init.Timing = 0x40D32A31;
 8002fe0:	f503 0352 	add.w	r3, r3, #13762560	; 0xd20000
 8002fe4:	f503 434e 	add.w	r3, r3, #52736	; 0xce00
 8002fe8:	3331      	adds	r3, #49	; 0x31
 8002fea:	6043      	str	r3, [r0, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8002fec:	2300      	movs	r3, #0
 8002fee:	6083      	str	r3, [r0, #8]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ff0:	6103      	str	r3, [r0, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8002ff2:	6143      	str	r3, [r0, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ff4:	6183      	str	r3, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ff6:	61c3      	str	r3, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ff8:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002ffa:	f7fd fd70 	bl	8000ade <HAL_I2C_Init>
 8002ffe:	b118      	cbz	r0, 8003008 <MX_I2C3_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003000:	2186      	movs	r1, #134	; 0x86
 8003002:	480e      	ldr	r0, [pc, #56]	; (800303c <MX_I2C3_Init+0x68>)
 8003004:	f001 fa14 	bl	8004430 <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003008:	2100      	movs	r1, #0
 800300a:	480a      	ldr	r0, [pc, #40]	; (8003034 <MX_I2C3_Init+0x60>)
 800300c:	f7fd ff0f 	bl	8000e2e <HAL_I2CEx_ConfigAnalogFilter>
 8003010:	b118      	cbz	r0, 800301a <MX_I2C3_Init+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003012:	218d      	movs	r1, #141	; 0x8d
 8003014:	4809      	ldr	r0, [pc, #36]	; (800303c <MX_I2C3_Init+0x68>)
 8003016:	f001 fa0b 	bl	8004430 <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800301a:	2100      	movs	r1, #0
 800301c:	4805      	ldr	r0, [pc, #20]	; (8003034 <MX_I2C3_Init+0x60>)
 800301e:	f7fd ff2c 	bl	8000e7a <HAL_I2CEx_ConfigDigitalFilter>
 8003022:	b128      	cbz	r0, 8003030 <MX_I2C3_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003024:	2194      	movs	r1, #148	; 0x94
 8003026:	4805      	ldr	r0, [pc, #20]	; (800303c <MX_I2C3_Init+0x68>)
  }

}
 8003028:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 800302c:	f001 ba00 	b.w	8004430 <_Error_Handler>
 8003030:	bd08      	pop	{r3, pc}
 8003032:	bf00      	nop
 8003034:	20000200 	.word	0x20000200
 8003038:	40005c00 	.word	0x40005c00
 800303c:	08006ef1 	.word	0x08006ef1

08003040 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 8003040:	6803      	ldr	r3, [r0, #0]
 8003042:	4a31      	ldr	r2, [pc, #196]	; (8003108 <HAL_I2C_MspInit+0xc8>)
 8003044:	4293      	cmp	r3, r2
{
 8003046:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003048:	b089      	sub	sp, #36	; 0x24
  if(i2cHandle->Instance==I2C1)
 800304a:	d119      	bne.n	8003080 <HAL_I2C_MspInit+0x40>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800304c:	23c0      	movs	r3, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800304e:	a903      	add	r1, sp, #12
 8003050:	482e      	ldr	r0, [pc, #184]	; (800310c <HAL_I2C_MspInit+0xcc>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003052:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003054:	2312      	movs	r3, #18
 8003056:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003058:	2301      	movs	r3, #1
 800305a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800305c:	2303      	movs	r3, #3
 800305e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003060:	2304      	movs	r3, #4
 8003062:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003064:	f7fd fb38 	bl	80006d8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003068:	4b29      	ldr	r3, [pc, #164]	; (8003110 <HAL_I2C_MspInit+0xd0>)
 800306a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800306c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003070:	641a      	str	r2, [r3, #64]	; 0x40
 8003072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003074:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003078:	9300      	str	r3, [sp, #0]
 800307a:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800307c:	b009      	add	sp, #36	; 0x24
 800307e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(i2cHandle->Instance==I2C2)
 8003080:	4a24      	ldr	r2, [pc, #144]	; (8003114 <HAL_I2C_MspInit+0xd4>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d117      	bne.n	80030b6 <HAL_I2C_MspInit+0x76>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003086:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003088:	2212      	movs	r2, #18
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800308a:	a903      	add	r1, sp, #12
 800308c:	4822      	ldr	r0, [pc, #136]	; (8003118 <HAL_I2C_MspInit+0xd8>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800308e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003090:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003092:	2201      	movs	r2, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003094:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003096:	2304      	movs	r3, #4
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003098:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800309a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800309c:	f7fd fb1c 	bl	80006d8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80030a0:	4b1b      	ldr	r3, [pc, #108]	; (8003110 <HAL_I2C_MspInit+0xd0>)
 80030a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030a4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80030a8:	641a      	str	r2, [r3, #64]	; 0x40
 80030aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030b0:	9301      	str	r3, [sp, #4]
 80030b2:	9b01      	ldr	r3, [sp, #4]
 80030b4:	e7e2      	b.n	800307c <HAL_I2C_MspInit+0x3c>
  else if(i2cHandle->Instance==I2C3)
 80030b6:	4a19      	ldr	r2, [pc, #100]	; (800311c <HAL_I2C_MspInit+0xdc>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d1df      	bne.n	800307c <HAL_I2C_MspInit+0x3c>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80030bc:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80030c0:	2712      	movs	r7, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030c2:	2601      	movs	r6, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030c4:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80030c6:	2404      	movs	r4, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030c8:	a903      	add	r1, sp, #12
 80030ca:	4815      	ldr	r0, [pc, #84]	; (8003120 <HAL_I2C_MspInit+0xe0>)
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80030cc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80030ce:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030d0:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030d2:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80030d4:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030d6:	f7fd faff 	bl	80006d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80030da:	f44f 7380 	mov.w	r3, #256	; 0x100
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030de:	a903      	add	r1, sp, #12
 80030e0:	4810      	ldr	r0, [pc, #64]	; (8003124 <HAL_I2C_MspInit+0xe4>)
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80030e2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80030e4:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030e6:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030e8:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80030ea:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030ec:	f7fd faf4 	bl	80006d8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80030f0:	4b07      	ldr	r3, [pc, #28]	; (8003110 <HAL_I2C_MspInit+0xd0>)
 80030f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030f4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80030f8:	641a      	str	r2, [r3, #64]	; 0x40
 80030fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003100:	9302      	str	r3, [sp, #8]
 8003102:	9b02      	ldr	r3, [sp, #8]
}
 8003104:	e7ba      	b.n	800307c <HAL_I2C_MspInit+0x3c>
 8003106:	bf00      	nop
 8003108:	40005400 	.word	0x40005400
 800310c:	40020400 	.word	0x40020400
 8003110:	40023800 	.word	0x40023800
 8003114:	40005800 	.word	0x40005800
 8003118:	40021400 	.word	0x40021400
 800311c:	40005c00 	.word	0x40005c00
 8003120:	40020800 	.word	0x40020800
 8003124:	40020000 	.word	0x40020000

08003128 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8003128:	b508      	push	{r3, lr}

  hiwdg.Instance = IWDG;
 800312a:	4809      	ldr	r0, [pc, #36]	; (8003150 <MX_IWDG_Init+0x28>)
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 800312c:	2303      	movs	r3, #3
 800312e:	4a09      	ldr	r2, [pc, #36]	; (8003154 <MX_IWDG_Init+0x2c>)
 8003130:	e880 000c 	stmia.w	r0, {r2, r3}
  hiwdg.Init.Window = 4095;
 8003134:	f640 73ff 	movw	r3, #4095	; 0xfff
 8003138:	60c3      	str	r3, [r0, #12]
  hiwdg.Init.Reload = 4095;
 800313a:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800313c:	f7fd fec2 	bl	8000ec4 <HAL_IWDG_Init>
 8003140:	b128      	cbz	r0, 800314e <MX_IWDG_Init+0x26>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003142:	213b      	movs	r1, #59	; 0x3b
 8003144:	4804      	ldr	r0, [pc, #16]	; (8003158 <MX_IWDG_Init+0x30>)
  }

}
 8003146:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 800314a:	f001 b971 	b.w	8004430 <_Error_Handler>
 800314e:	bd08      	pop	{r3, pc}
 8003150:	200002e4 	.word	0x200002e4
 8003154:	40003000 	.word	0x40003000
 8003158:	08006efe 	.word	0x08006efe

0800315c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 0 */
uint8_t counttime;
uint8_t modetemp=1;
uint32_t lineflugf[6]={0},lineflugb[6]={0},lineflugr[6]={0},lineflugl[6]={0};
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800315c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		 if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)){
 8003160:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003164:	4884      	ldr	r0, [pc, #528]	; (8003378 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003166:	f7fd fba1 	bl	80008ac <HAL_GPIO_ReadPin>
 800316a:	f8df 822c 	ldr.w	r8, [pc, #556]	; 8003398 <HAL_TIM_PeriodElapsedCallback+0x23c>
 800316e:	4c83      	ldr	r4, [pc, #524]	; (800337c <HAL_TIM_PeriodElapsedCallback+0x220>)
 8003170:	2800      	cmp	r0, #0
 8003172:	f000 80f0 	beq.w	8003356 <HAL_TIM_PeriodElapsedCallback+0x1fa>
			 //while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)){
			 	motor1(1000,0);
 8003176:	2100      	movs	r1, #0
 8003178:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800317c:	f7ff fc36 	bl	80029ec <motor1>
				motor2(1000,0);
 8003180:	2100      	movs	r1, #0
 8003182:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003186:	f7ff fc8f 	bl	8002aa8 <motor2>
				motor3(1000,0);
 800318a:	2100      	movs	r1, #0
 800318c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003190:	f7ff fce0 	bl	8002b54 <motor3>
				motor4(1000,0);
 8003194:	2100      	movs	r1, #0
 8003196:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800319a:	f7ff fd31 	bl	8002c00 <motor4>
			  delayUs(6);
 800319e:	2006      	movs	r0, #6
 80031a0:	f001 f966 	bl	8004470 <delayUs>
			  HAL_IWDG_Refresh(&hiwdg);
 80031a4:	4876      	ldr	r0, [pc, #472]	; (8003380 <HAL_TIM_PeriodElapsedCallback+0x224>)
 80031a6:	f7fd feb4 	bl	8000f12 <HAL_IWDG_Refresh>
			  lineflugf[counttime]=1;
 80031aa:	7823      	ldrb	r3, [r4, #0]
 80031ac:	2201      	movs	r2, #1
 80031ae:	f848 2023 	str.w	r2, [r8, r3, lsl #2]
			 //}
		 }
		 else{lineflugf[counttime]=0;}
		  if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)){
 80031b2:	2140      	movs	r1, #64	; 0x40
 80031b4:	4873      	ldr	r0, [pc, #460]	; (8003384 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80031b6:	f7fd fb79 	bl	80008ac <HAL_GPIO_ReadPin>
 80031ba:	4f73      	ldr	r7, [pc, #460]	; (8003388 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80031bc:	2800      	cmp	r0, #0
 80031be:	f000 80ce 	beq.w	800335e <HAL_TIM_PeriodElapsedCallback+0x202>
			 // while(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)){
				motor1(0,1000);
 80031c2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80031c6:	2000      	movs	r0, #0
 80031c8:	f7ff fc10 	bl	80029ec <motor1>
				motor2(1000,0);
 80031cc:	2100      	movs	r1, #0
 80031ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80031d2:	f7ff fc69 	bl	8002aa8 <motor2>
				motor3(0,1000);
 80031d6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80031da:	2000      	movs	r0, #0
 80031dc:	f7ff fcba 	bl	8002b54 <motor3>
				motor4(1000,0);
 80031e0:	2100      	movs	r1, #0
 80031e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80031e6:	f7ff fd0b 	bl	8002c00 <motor4>
			  delayUs(6);
 80031ea:	2006      	movs	r0, #6
 80031ec:	f001 f940 	bl	8004470 <delayUs>
			  HAL_IWDG_Refresh(&hiwdg);
 80031f0:	4863      	ldr	r0, [pc, #396]	; (8003380 <HAL_TIM_PeriodElapsedCallback+0x224>)
 80031f2:	f7fd fe8e 	bl	8000f12 <HAL_IWDG_Refresh>
			  lineflugr[counttime]=1;
 80031f6:	7823      	ldrb	r3, [r4, #0]
 80031f8:	2201      	movs	r2, #1
 80031fa:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
			 //}
		  }
			 else{lineflugr[counttime]=0;}
		  if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_5)){
 80031fe:	2120      	movs	r1, #32
 8003200:	4860      	ldr	r0, [pc, #384]	; (8003384 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8003202:	f7fd fb53 	bl	80008ac <HAL_GPIO_ReadPin>
 8003206:	4e61      	ldr	r6, [pc, #388]	; (800338c <HAL_TIM_PeriodElapsedCallback+0x230>)
 8003208:	2800      	cmp	r0, #0
 800320a:	f000 80ac 	beq.w	8003366 <HAL_TIM_PeriodElapsedCallback+0x20a>
			  //while(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_5)){
				motor1(1000,0);
 800320e:	2100      	movs	r1, #0
 8003210:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003214:	f7ff fbea 	bl	80029ec <motor1>
				motor2(0,1000);
 8003218:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800321c:	2000      	movs	r0, #0
 800321e:	f7ff fc43 	bl	8002aa8 <motor2>
				motor3(1000,0);
 8003222:	2100      	movs	r1, #0
 8003224:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003228:	f7ff fc94 	bl	8002b54 <motor3>
				motor4(0,1000);
 800322c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003230:	2000      	movs	r0, #0
 8003232:	f7ff fce5 	bl	8002c00 <motor4>
				  delayUs(6);
 8003236:	2006      	movs	r0, #6
 8003238:	f001 f91a 	bl	8004470 <delayUs>
				  HAL_IWDG_Refresh(&hiwdg);
 800323c:	4850      	ldr	r0, [pc, #320]	; (8003380 <HAL_TIM_PeriodElapsedCallback+0x224>)
 800323e:	f7fd fe68 	bl	8000f12 <HAL_IWDG_Refresh>
				  lineflugl[counttime]=1;
 8003242:	7823      	ldrb	r3, [r4, #0]
 8003244:	2201      	movs	r2, #1
 8003246:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
			//  }
			  }
			 else{lineflugl[counttime]=0;}
		  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)){
 800324a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800324e:	484a      	ldr	r0, [pc, #296]	; (8003378 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003250:	f7fd fb2c 	bl	80008ac <HAL_GPIO_ReadPin>
 8003254:	4d4e      	ldr	r5, [pc, #312]	; (8003390 <HAL_TIM_PeriodElapsedCallback+0x234>)
 8003256:	2800      	cmp	r0, #0
 8003258:	f000 8089 	beq.w	800336e <HAL_TIM_PeriodElapsedCallback+0x212>
			 //while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)){
				motor1(0,1000);
 800325c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003260:	2000      	movs	r0, #0
 8003262:	f7ff fbc3 	bl	80029ec <motor1>
				motor2(0,1000);
 8003266:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800326a:	2000      	movs	r0, #0
 800326c:	f7ff fc1c 	bl	8002aa8 <motor2>
				motor3(0,1000);
 8003270:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003274:	2000      	movs	r0, #0
 8003276:	f7ff fc6d 	bl	8002b54 <motor3>
				motor4(0,1000);
 800327a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800327e:	2000      	movs	r0, #0
 8003280:	f7ff fcbe 	bl	8002c00 <motor4>
			  delayUs(6);
 8003284:	2006      	movs	r0, #6
 8003286:	f001 f8f3 	bl	8004470 <delayUs>
			  HAL_IWDG_Refresh(&hiwdg);
 800328a:	483d      	ldr	r0, [pc, #244]	; (8003380 <HAL_TIM_PeriodElapsedCallback+0x224>)
 800328c:	f7fd fe41 	bl	8000f12 <HAL_IWDG_Refresh>
			  lineflugb[counttime]=1;
 8003290:	7823      	ldrb	r3, [r4, #0]
 8003292:	2201      	movs	r2, #1
 8003294:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
			 //}
		  }
			 else{lineflugb[counttime]=0;}
		  if(lineflugf[0]+lineflugf[1]+lineflugf[2]+lineflugf[3]+lineflugf[4]+lineflugf[5]>=4){
 8003298:	e898 000c 	ldmia.w	r8, {r2, r3}
 800329c:	4413      	add	r3, r2
 800329e:	f8d8 2008 	ldr.w	r2, [r8, #8]
 80032a2:	4413      	add	r3, r2
 80032a4:	f8d8 200c 	ldr.w	r2, [r8, #12]
 80032a8:	4413      	add	r3, r2
 80032aa:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80032ae:	4413      	add	r3, r2
 80032b0:	f8d8 2014 	ldr.w	r2, [r8, #20]
 80032b4:	4413      	add	r3, r2
 80032b6:	2b03      	cmp	r3, #3
			  linetemp=linetemp|0b00000001;
 80032b8:	bf81      	itttt	hi
 80032ba:	4a36      	ldrhi	r2, [pc, #216]	; (8003394 <HAL_TIM_PeriodElapsedCallback+0x238>)
 80032bc:	7813      	ldrbhi	r3, [r2, #0]
 80032be:	f043 0301 	orrhi.w	r3, r3, #1
 80032c2:	7013      	strbhi	r3, [r2, #0]
		 }
		  if(lineflugr[0]+lineflugr[1]+lineflugr[2]+lineflugr[3]+lineflugr[4]+lineflugr[5]>=4){
 80032c4:	e897 000c 	ldmia.w	r7, {r2, r3}
 80032c8:	4413      	add	r3, r2
 80032ca:	68ba      	ldr	r2, [r7, #8]
 80032cc:	4413      	add	r3, r2
 80032ce:	68fa      	ldr	r2, [r7, #12]
 80032d0:	4413      	add	r3, r2
 80032d2:	693a      	ldr	r2, [r7, #16]
 80032d4:	4413      	add	r3, r2
 80032d6:	697a      	ldr	r2, [r7, #20]
 80032d8:	4413      	add	r3, r2
 80032da:	2b03      	cmp	r3, #3
 80032dc:	d909      	bls.n	80032f2 <HAL_TIM_PeriodElapsedCallback+0x196>
			  linetemp=linetemp|0b00000010;
 80032de:	4a2d      	ldr	r2, [pc, #180]	; (8003394 <HAL_TIM_PeriodElapsedCallback+0x238>)
 80032e0:	7813      	ldrb	r3, [r2, #0]
 80032e2:	f043 0302 	orr.w	r3, r3, #2
 80032e6:	7013      	strb	r3, [r2, #0]

				 TIM2->CNT=29965;
 80032e8:	f247 520d 	movw	r2, #29965	; 0x750d
 80032ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80032f0:	625a      	str	r2, [r3, #36]	; 0x24
		  }
		  if(lineflugl[0]+lineflugl[1]+lineflugl[2]+lineflugl[3]+lineflugl[4]+lineflugl[5]>=4){
 80032f2:	e896 000c 	ldmia.w	r6, {r2, r3}
 80032f6:	4413      	add	r3, r2
 80032f8:	68b2      	ldr	r2, [r6, #8]
 80032fa:	4413      	add	r3, r2
 80032fc:	68f2      	ldr	r2, [r6, #12]
 80032fe:	4413      	add	r3, r2
 8003300:	6932      	ldr	r2, [r6, #16]
 8003302:	4413      	add	r3, r2
 8003304:	6972      	ldr	r2, [r6, #20]
 8003306:	4413      	add	r3, r2
 8003308:	2b03      	cmp	r3, #3
 800330a:	d909      	bls.n	8003320 <HAL_TIM_PeriodElapsedCallback+0x1c4>
				  linetemp=linetemp|0b00000100;
 800330c:	4a21      	ldr	r2, [pc, #132]	; (8003394 <HAL_TIM_PeriodElapsedCallback+0x238>)
 800330e:	7813      	ldrb	r3, [r2, #0]
 8003310:	f043 0304 	orr.w	r3, r3, #4
 8003314:	7013      	strb	r3, [r2, #0]
				  TIM2->CNT=30035;
 8003316:	f247 5253 	movw	r2, #30035	; 0x7553
 800331a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800331e:	625a      	str	r2, [r3, #36]	; 0x24
			  }
		  if(lineflugb[0]+lineflugb[1]+lineflugb[2]+lineflugb[3]+lineflugb[4]+lineflugb[5]>=4){
 8003320:	e895 000c 	ldmia.w	r5, {r2, r3}
 8003324:	4413      	add	r3, r2
 8003326:	68aa      	ldr	r2, [r5, #8]
 8003328:	4413      	add	r3, r2
 800332a:	68ea      	ldr	r2, [r5, #12]
 800332c:	4413      	add	r3, r2
 800332e:	692a      	ldr	r2, [r5, #16]
 8003330:	4413      	add	r3, r2
 8003332:	696a      	ldr	r2, [r5, #20]
 8003334:	4413      	add	r3, r2
 8003336:	2b03      	cmp	r3, #3
			  linetemp=linetemp|0b00001000;
 8003338:	bf81      	itttt	hi
 800333a:	4a16      	ldrhi	r2, [pc, #88]	; (8003394 <HAL_TIM_PeriodElapsedCallback+0x238>)
 800333c:	7813      	ldrbhi	r3, [r2, #0]
 800333e:	f043 0308 	orrhi.w	r3, r3, #8
 8003342:	7013      	strbhi	r3, [r2, #0]
		  }
		  counttime++;
 8003344:	7823      	ldrb	r3, [r4, #0]
 8003346:	3301      	adds	r3, #1
 8003348:	b2db      	uxtb	r3, r3
		  if(counttime>5){
 800334a:	2b05      	cmp	r3, #5
			  counttime=0;
 800334c:	bf88      	it	hi
 800334e:	2300      	movhi	r3, #0
 8003350:	7023      	strb	r3, [r4, #0]
 8003352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		 else{lineflugf[counttime]=0;}
 8003356:	7823      	ldrb	r3, [r4, #0]
 8003358:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
 800335c:	e729      	b.n	80031b2 <HAL_TIM_PeriodElapsedCallback+0x56>
			 else{lineflugr[counttime]=0;}
 800335e:	7823      	ldrb	r3, [r4, #0]
 8003360:	f847 0023 	str.w	r0, [r7, r3, lsl #2]
 8003364:	e74b      	b.n	80031fe <HAL_TIM_PeriodElapsedCallback+0xa2>
			 else{lineflugl[counttime]=0;}
 8003366:	7823      	ldrb	r3, [r4, #0]
 8003368:	f846 0023 	str.w	r0, [r6, r3, lsl #2]
 800336c:	e76d      	b.n	800324a <HAL_TIM_PeriodElapsedCallback+0xee>
			 else{lineflugb[counttime]=0;}
 800336e:	7823      	ldrb	r3, [r4, #0]
 8003370:	f845 0023 	str.w	r0, [r5, r3, lsl #2]
 8003374:	e790      	b.n	8003298 <HAL_TIM_PeriodElapsedCallback+0x13c>
 8003376:	bf00      	nop
 8003378:	40020800 	.word	0x40020800
 800337c:	20000318 	.word	0x20000318
 8003380:	200002e4 	.word	0x200002e4
 8003384:	40021000 	.word	0x40021000
 8003388:	200000d4 	.word	0x200000d4
 800338c:	200000bc 	.word	0x200000bc
 8003390:	2000008c 	.word	0x2000008c
 8003394:	200001fa 	.word	0x200001fa
 8003398:	200000a4 	.word	0x200000a4

0800339c <HAL_UART_RxCpltCallback>:
		  }
}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800339c:	b508      	push	{r3, lr}
	  openMV_data_get();
 800339e:	f002 f8ab 	bl	80054f8 <openMV_data_get>
	  Ultrasonic_get();
 80033a2:	f002 fa0b 	bl	80057bc <Ultrasonic_get>
	  IR_get();
 80033a6:	f002 fa41 	bl	800582c <IR_get>
	  Line_Reset(balldata[1],IRdata[1],mode);
 80033aa:	4b06      	ldr	r3, [pc, #24]	; (80033c4 <HAL_UART_RxCpltCallback+0x28>)
 80033ac:	781a      	ldrb	r2, [r3, #0]
 80033ae:	4b06      	ldr	r3, [pc, #24]	; (80033c8 <HAL_UART_RxCpltCallback+0x2c>)
 80033b0:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 80033b4:	4b05      	ldr	r3, [pc, #20]	; (80033cc <HAL_UART_RxCpltCallback+0x30>)
 80033b6:	f9b3 0002 	ldrsh.w	r0, [r3, #2]
}
 80033ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	  Line_Reset(balldata[1],IRdata[1],mode);
 80033be:	f002 ba61 	b.w	8005884 <Line_Reset>
 80033c2:	bf00      	nop
 80033c4:	2000016d 	.word	0x2000016d
 80033c8:	200001f4 	.word	0x200001f4
 80033cc:	200001a6 	.word	0x200001a6

080033d0 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 80033d0:	4b32      	ldr	r3, [pc, #200]	; (800349c <SystemClock_Config+0xcc>)
 80033d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033d4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
{
 80033d8:	b530      	push	{r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 80033da:	641a      	str	r2, [r3, #64]	; 0x40
{
 80033dc:	b0b9      	sub	sp, #228	; 0xe4
  __HAL_RCC_PWR_CLK_ENABLE();
 80033de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80033e0:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 4;
 80033e2:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLN = 216;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80033e4:	a807      	add	r0, sp, #28
  __HAL_RCC_PWR_CLK_ENABLE();
 80033e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ea:	9300      	str	r3, [sp, #0]
 80033ec:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80033ee:	4b2c      	ldr	r3, [pc, #176]	; (80034a0 <SystemClock_Config+0xd0>)
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80033f6:	601a      	str	r2, [r3, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80033fa:	940d      	str	r4, [sp, #52]	; 0x34
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80033fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003400:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003402:	9411      	str	r4, [sp, #68]	; 0x44
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003404:	9301      	str	r3, [sp, #4]
 8003406:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8003408:	2309      	movs	r3, #9
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800340a:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800340c:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800340e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003412:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003414:	2301      	movs	r3, #1
 8003416:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003418:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800341c:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 216;
 800341e:	23d8      	movs	r3, #216	; 0xd8
 8003420:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003422:	f7fd fdb5 	bl	8000f90 <HAL_RCC_OscConfig>
 8003426:	b100      	cbz	r0, 800342a <SystemClock_Config+0x5a>
 8003428:	e7fe      	b.n	8003428 <SystemClock_Config+0x58>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800342a:	f7fd fd79 	bl	8000f20 <HAL_PWREx_EnableOverDrive>
 800342e:	b100      	cbz	r0, 8003432 <SystemClock_Config+0x62>
 8003430:	e7fe      	b.n	8003430 <SystemClock_Config+0x60>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003432:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003434:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8003436:	2107      	movs	r1, #7
 8003438:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800343a:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800343c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003440:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003442:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003444:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003448:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800344a:	f7fd ff5f 	bl	800130c <HAL_RCC_ClockConfig>
 800344e:	b100      	cbz	r0, 8003452 <SystemClock_Config+0x82>
 8003450:	e7fe      	b.n	8003450 <SystemClock_Config+0x80>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8003452:	4b14      	ldr	r3, [pc, #80]	; (80034a4 <SystemClock_Config+0xd4>)
                              |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USART6
                              |RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_UART8
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2
                              |RCC_PERIPHCLK_I2C3;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003454:	9025      	str	r0, [sp, #148]	; 0x94
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003456:	9026      	str	r0, [sp, #152]	; 0x98
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003458:	9027      	str	r0, [sp, #156]	; 0x9c
  PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800345a:	9028      	str	r0, [sp, #160]	; 0xa0
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 800345c:	902a      	str	r0, [sp, #168]	; 0xa8
  PeriphClkInitStruct.Uart8ClockSelection = RCC_UART8CLKSOURCE_PCLK1;
 800345e:	902c      	str	r0, [sp, #176]	; 0xb0
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003460:	902d      	str	r0, [sp, #180]	; 0xb4
  PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003462:	902e      	str	r0, [sp, #184]	; 0xb8
  PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8003464:	902f      	str	r0, [sp, #188]	; 0xbc
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003466:	a814      	add	r0, sp, #80	; 0x50
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8003468:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800346a:	f7fe f805 	bl	8001478 <HAL_RCCEx_PeriphCLKConfig>
 800346e:	4604      	mov	r4, r0
 8003470:	b100      	cbz	r0, 8003474 <SystemClock_Config+0xa4>
 8003472:	e7fe      	b.n	8003472 <SystemClock_Config+0xa2>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003474:	f7fd ffda 	bl	800142c <HAL_RCC_GetHCLKFreq>
 8003478:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800347c:	fbb0 f0f3 	udiv	r0, r0, r3
 8003480:	f7fc ff72 	bl	8000368 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003484:	4628      	mov	r0, r5
 8003486:	f7fc ff85 	bl	8000394 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800348a:	4622      	mov	r2, r4
 800348c:	4621      	mov	r1, r4
 800348e:	f04f 30ff 	mov.w	r0, #4294967295
 8003492:	f7fc ff25 	bl	80002e0 <HAL_NVIC_SetPriority>
}
 8003496:	b039      	add	sp, #228	; 0xe4
 8003498:	bd30      	pop	{r4, r5, pc}
 800349a:	bf00      	nop
 800349c:	40023800 	.word	0x40023800
 80034a0:	40007000 	.word	0x40007000
 80034a4:	0001ebc0 	.word	0x0001ebc0

080034a8 <kick>:

void orange_ball_normal_field_use_marker(){

}

void kick(){
 80034a8:	b510      	push	{r4, lr}
	if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_4)==1){
 80034aa:	2110      	movs	r1, #16
 80034ac:	4815      	ldr	r0, [pc, #84]	; (8003504 <kick+0x5c>)
 80034ae:	f7fd f9fd 	bl	80008ac <HAL_GPIO_ReadPin>
 80034b2:	2801      	cmp	r0, #1
 80034b4:	4604      	mov	r4, r0
 80034b6:	d11c      	bne.n	80034f2 <kick+0x4a>
	motor_move(125,0,1000);
 80034b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80034bc:	2100      	movs	r1, #0
 80034be:	207d      	movs	r0, #125	; 0x7d
 80034c0:	f001 f89a 	bl	80045f8 <motor_move>
	HAL_Delay(5);
 80034c4:	2005      	movs	r0, #5
 80034c6:	f7fc feeb 	bl	80002a0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_15,1);
 80034ca:	4622      	mov	r2, r4
 80034cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80034d0:	480c      	ldr	r0, [pc, #48]	; (8003504 <kick+0x5c>)
 80034d2:	f7fd f9f1 	bl	80008b8 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 80034d6:	2028      	movs	r0, #40	; 0x28
 80034d8:	f7fc fee2 	bl	80002a0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_15,0);
 80034dc:	4809      	ldr	r0, [pc, #36]	; (8003504 <kick+0x5c>)
 80034de:	2200      	movs	r2, #0
 80034e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80034e4:	f7fd f9e8 	bl	80008b8 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 80034e8:	2005      	movs	r0, #5
	}
	else{
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_15,0);
	}
}
 80034ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_Delay(5);
 80034ee:	f7fc bed7 	b.w	80002a0 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_15,0);
 80034f2:	2200      	movs	r2, #0
 80034f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80034f8:	4802      	ldr	r0, [pc, #8]	; (8003504 <kick+0x5c>)
}
 80034fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_15,0);
 80034fe:	f7fd b9db 	b.w	80008b8 <HAL_GPIO_WritePin>
 8003502:	bf00      	nop
 8003504:	40021000 	.word	0x40021000

08003508 <GOLE>:

void GOLE(int ball_digree,int distance){
 8003508:	b510      	push	{r4, lr}
 800350a:	4604      	mov	r4, r0
	getplace();
 800350c:	f002 f900 	bl	8005710 <getplace>
	if(place[0]==1){
 8003510:	4a27      	ldr	r2, [pc, #156]	; (80035b0 <GOLE+0xa8>)
 8003512:	7813      	ldrb	r3, [r2, #0]
 8003514:	2b01      	cmp	r3, #1
 8003516:	d103      	bne.n	8003520 <GOLE+0x18>
		   }
	   else{
		      if(Ultasonic[0]<13 && Ultasonic[1]<13){
		    	 switch (place[0]) {
					case 2:
						motor_move(125,40,900);
 8003518:	f44f 7261 	mov.w	r2, #900	; 0x384
 800351c:	2128      	movs	r1, #40	; 0x28
 800351e:	e005      	b.n	800352c <GOLE+0x24>
	else if(place[0]==5){
 8003520:	2b05      	cmp	r3, #5
 8003522:	d108      	bne.n	8003536 <GOLE+0x2e>
		motor_move(125,320,900);
 8003524:	f44f 7261 	mov.w	r2, #900	; 0x384
 8003528:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800352c:	207d      	movs	r0, #125	; 0x7d
							break;
					}
		      }
	    }
	    }
}
 800352e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		motor_move(125,320,900);
 8003532:	f001 b861 	b.w	80045f8 <motor_move>
	    if(place[1]<=2){
 8003536:	7851      	ldrb	r1, [r2, #1]
 8003538:	4a1e      	ldr	r2, [pc, #120]	; (80035b4 <GOLE+0xac>)
 800353a:	2902      	cmp	r1, #2
 800353c:	d80e      	bhi.n	800355c <GOLE+0x54>
	      if(Ultasonic[0]<13 && Ultasonic[1]<13){
 800353e:	8811      	ldrh	r1, [r2, #0]
 8003540:	8852      	ldrh	r2, [r2, #2]
 8003542:	290c      	cmp	r1, #12
 8003544:	d804      	bhi.n	8003550 <GOLE+0x48>
 8003546:	2a0c      	cmp	r2, #12
 8003548:	d8ec      	bhi.n	8003524 <GOLE+0x1c>
		    	 switch (place[0]) {
 800354a:	2b02      	cmp	r3, #2
 800354c:	d1ea      	bne.n	8003524 <GOLE+0x1c>
 800354e:	e7e3      	b.n	8003518 <GOLE+0x10>
	      else if(Ultasonic[1]<13){motor_move(125,40,900);}
 8003550:	2a0c      	cmp	r2, #12
 8003552:	d9e1      	bls.n	8003518 <GOLE+0x10>
 8003554:	b2a4      	uxth	r4, r4
							kick();motor_move(125,ball_digree,900);kick();
 8003556:	f7ff ffa7 	bl	80034a8 <kick>
 800355a:	e025      	b.n	80035a8 <GOLE+0xa0>
	    else if(place[1]==5){
 800355c:	2905      	cmp	r1, #5
		      if(Ultasonic[0]<13 && Ultasonic[1]<13){
 800355e:	8811      	ldrh	r1, [r2, #0]
	    else if(place[1]==5){
 8003560:	d117      	bne.n	8003592 <GOLE+0x8a>
		      if(Ultasonic[0]<13 && Ultasonic[1]<13){
 8003562:	290c      	cmp	r1, #12
 8003564:	8852      	ldrh	r2, [r2, #2]
 8003566:	d80e      	bhi.n	8003586 <GOLE+0x7e>
 8003568:	2a0c      	cmp	r2, #12
 800356a:	d801      	bhi.n	8003570 <GOLE+0x68>
		    	 switch (place[0]) {
 800356c:	2b02      	cmp	r3, #2
 800356e:	d00c      	beq.n	800358a <GOLE+0x82>
		      else if(Ultasonic[0]<13){motor_move(125,320,900);kick();}
 8003570:	f44f 7261 	mov.w	r2, #900	; 0x384
 8003574:	f44f 71a0 	mov.w	r1, #320	; 0x140
							motor_move(125,ball_digree,900);kick();
 8003578:	207d      	movs	r0, #125	; 0x7d
 800357a:	f001 f83d 	bl	80045f8 <motor_move>
}
 800357e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
							motor_move(125,ball_digree,900);kick();
 8003582:	f7ff bf91 	b.w	80034a8 <kick>
		      else if(Ultasonic[1]<13){motor_move(125,40,900);kick();}
 8003586:	2a0c      	cmp	r2, #12
 8003588:	d809      	bhi.n	800359e <GOLE+0x96>
 800358a:	f44f 7261 	mov.w	r2, #900	; 0x384
 800358e:	2128      	movs	r1, #40	; 0x28
 8003590:	e7f2      	b.n	8003578 <GOLE+0x70>
		      if(Ultasonic[0]<13 && Ultasonic[1]<13){
 8003592:	290c      	cmp	r1, #12
 8003594:	8852      	ldrh	r2, [r2, #2]
 8003596:	d8f6      	bhi.n	8003586 <GOLE+0x7e>
 8003598:	2a0c      	cmp	r2, #12
 800359a:	d8e9      	bhi.n	8003570 <GOLE+0x68>
 800359c:	e7d5      	b.n	800354a <GOLE+0x42>
			    	 switch (place[0]) {
 800359e:	2b02      	cmp	r3, #2
 80035a0:	b2a4      	uxth	r4, r4
 80035a2:	d0d8      	beq.n	8003556 <GOLE+0x4e>
 80035a4:	2b04      	cmp	r3, #4
 80035a6:	d0d6      	beq.n	8003556 <GOLE+0x4e>
							motor_move(125,ball_digree,900);kick();
 80035a8:	f44f 7261 	mov.w	r2, #900	; 0x384
 80035ac:	4621      	mov	r1, r4
 80035ae:	e7e3      	b.n	8003578 <GOLE+0x70>
 80035b0:	200001e2 	.word	0x200001e2
 80035b4:	2000014c 	.word	0x2000014c

080035b8 <ball_near>:

void ball_near(int ball_digree,int distance){
 80035b8:	b538      	push	{r3, r4, r5, lr}
	int digree_cal,digree_cal_2;
	int cal_temp;
  if(Ultasonic[3]<=13){
 80035ba:	4b67      	ldr	r3, [pc, #412]	; (8003758 <ball_near+0x1a0>)
void ball_near(int ball_digree,int distance){
 80035bc:	4605      	mov	r5, r0
  if(Ultasonic[3]<=13){
 80035be:	88db      	ldrh	r3, [r3, #6]
 80035c0:	2b0d      	cmp	r3, #13
void ball_near(int ball_digree,int distance){
 80035c2:	ed2d 8b08 	vpush	{d8-d11}
  if(Ultasonic[3]<=13){
 80035c6:	d81a      	bhi.n	80035fe <ball_near+0x46>
    if(ball_digree>90 && ball_digree<=180){motor_move(125,90,900);}
 80035c8:	f1a0 035b 	sub.w	r3, r0, #91	; 0x5b
 80035cc:	2b59      	cmp	r3, #89	; 0x59
 80035ce:	d809      	bhi.n	80035e4 <ball_near+0x2c>
 80035d0:	f44f 7261 	mov.w	r2, #900	; 0x384
 80035d4:	215a      	movs	r1, #90	; 0x5a
      digree_cal_2=180;
      }
    }
    if(digree_cal<14){motor_move(125,ball_digree,1000);}
    else if(digree_cal>350){motor_move(125,ball_digree,1000);}
    else{motor_move(125,digree_cal_2,900);}
 80035d6:	207d      	movs	r0, #125	; 0x7d
 }
 }
  }
 80035d8:	ecbd 8b08 	vpop	{d8-d11}
 80035dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    else{motor_move(125,digree_cal_2,900);}
 80035e0:	f001 b80a 	b.w	80045f8 <motor_move>
    else if(ball_digree>180 && ball_digree<270){motor_move(125,270,900);}
 80035e4:	f1a0 03b5 	sub.w	r3, r0, #181	; 0xb5
 80035e8:	2b58      	cmp	r3, #88	; 0x58
 80035ea:	d804      	bhi.n	80035f6 <ball_near+0x3e>
 80035ec:	f44f 7261 	mov.w	r2, #900	; 0x384
 80035f0:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80035f4:	e7ef      	b.n	80035d6 <ball_near+0x1e>
    else{motor_move(125,ball_digree,900);}
 80035f6:	f44f 7261 	mov.w	r2, #900	; 0x384
    if(digree_cal<14){motor_move(125,ball_digree,1000);}
 80035fa:	b2a9      	uxth	r1, r5
 80035fc:	e7eb      	b.n	80035d6 <ball_near+0x1e>
  else if(place[1]==1){
 80035fe:	4b57      	ldr	r3, [pc, #348]	; (800375c <ball_near+0x1a4>)
 8003600:	785a      	ldrb	r2, [r3, #1]
 8003602:	2a01      	cmp	r2, #1
 8003604:	d0f7      	beq.n	80035f6 <ball_near+0x3e>
  if(ball_digree>=172 && ball_digree<=180){
 8003606:	f1a0 02ac 	sub.w	r2, r0, #172	; 0xac
 800360a:	2a08      	cmp	r2, #8
 800360c:	d816      	bhi.n	800363c <ball_near+0x84>
	  if(place[0]==1){
 800360e:	781b      	ldrb	r3, [r3, #0]
    motor_move(125,90,900);
 8003610:	f44f 7261 	mov.w	r2, #900	; 0x384
	  if(place[0]==1){
 8003614:	2b01      	cmp	r3, #1
 8003616:	d10a      	bne.n	800362e <ball_near+0x76>
    motor_move(125,90,900);
 8003618:	215a      	movs	r1, #90	; 0x5a
		    motor_move(125,270,900);
 800361a:	207d      	movs	r0, #125	; 0x7d
 800361c:	f000 ffec 	bl	80045f8 <motor_move>
		    HAL_Delay(50);
 8003620:	2032      	movs	r0, #50	; 0x32
  }
 8003622:	ecbd 8b08 	vpop	{d8-d11}
 8003626:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	    HAL_Delay(10);
 800362a:	f7fc be39 	b.w	80002a0 <HAL_Delay>
		    motor_move(125,270,900);
 800362e:	f44f 7187 	mov.w	r1, #270	; 0x10e
      motor_move(125,90,900);
 8003632:	207d      	movs	r0, #125	; 0x7d
 8003634:	f000 ffe0 	bl	80045f8 <motor_move>
	    HAL_Delay(10);
 8003638:	200a      	movs	r0, #10
 800363a:	e7f2      	b.n	8003622 <ball_near+0x6a>
    else if(ball_digree>=180 && ball_digree<=188){
 800363c:	f1a0 02b4 	sub.w	r2, r0, #180	; 0xb4
 8003640:	2a08      	cmp	r2, #8
 8003642:	d809      	bhi.n	8003658 <ball_near+0xa0>
    	if(place[0]==5){
 8003644:	781b      	ldrb	r3, [r3, #0]
		    motor_move(125,270,900);
 8003646:	f44f 7261 	mov.w	r2, #900	; 0x384
    	if(place[0]==5){
 800364a:	2b05      	cmp	r3, #5
 800364c:	d102      	bne.n	8003654 <ball_near+0x9c>
		    motor_move(125,270,900);
 800364e:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8003652:	e7e2      	b.n	800361a <ball_near+0x62>
      motor_move(125,90,900);
 8003654:	215a      	movs	r1, #90	; 0x5a
 8003656:	e7ec      	b.n	8003632 <ball_near+0x7a>
  if(ball_digree>180){
 8003658:	28b4      	cmp	r0, #180	; 0xb4
 800365a:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800365e:	dd3d      	ble.n	80036dc <ball_near+0x124>
	  cal_temp=360-ball_digree;
 8003660:	f5c0 73b4 	rsb	r3, r0, #360	; 0x168
   digree_cal=abs(cal_temp)*(float)(log(abs(cal_temp+1))/2);
 8003664:	2b00      	cmp	r3, #0
 8003666:	bfb8      	it	lt
 8003668:	425b      	neglt	r3, r3
 800366a:	ee00 3a10 	vmov	s0, r3
 800366e:	f5c0 73b4 	rsb	r3, r0, #360	; 0x168
 8003672:	3301      	adds	r3, #1
 8003674:	eeb8 aac0 	vcvt.f32.s32	s20, s0
 8003678:	2b00      	cmp	r3, #0
 800367a:	bfb8      	it	lt
 800367c:	425b      	neglt	r3, r3
 800367e:	ee07 3a90 	vmov	s15, r3
 8003682:	eeb8 9be7 	vcvt.f64.s32	d9, s15
 8003686:	eeb0 0b49 	vmov.f64	d0, d9
 800368a:	f003 f881 	bl	8006790 <log>
 800368e:	ee20 0b08 	vmul.f64	d0, d0, d8
 8003692:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8003696:	ee20 0a0a 	vmul.f32	s0, s0, s20
 800369a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
    digree_cal_2=abs(cal_temp)*(float)(log(abs(cal_temp+1))*0.45);
 800369e:	eeb0 0b49 	vmov.f64	d0, d9
   digree_cal=abs(cal_temp)*(float)(log(abs(cal_temp+1))/2);
 80036a2:	ee17 4a90 	vmov	r4, s15
    if(digree_cal>=180){
 80036a6:	2cb3      	cmp	r4, #179	; 0xb3
    digree_cal=360-digree_cal;
 80036a8:	bfd4      	ite	le
 80036aa:	f5c4 74b4 	rsble	r4, r4, #360	; 0x168
      digree_cal=180;
 80036ae:	24b4      	movgt	r4, #180	; 0xb4
    digree_cal_2=abs(cal_temp)*(float)(log(abs(cal_temp+1))*0.45);
 80036b0:	f003 f86e 	bl	8006790 <log>
 80036b4:	ed9f 7b26 	vldr	d7, [pc, #152]	; 8003750 <ball_near+0x198>
 80036b8:	ee20 0b07 	vmul.f64	d0, d0, d7
 80036bc:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80036c0:	ee20 0a0a 	vmul.f32	s0, s0, s20
 80036c4:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80036c8:	ee17 3a90 	vmov	r3, s15
    if(digree_cal_2>=180){
 80036cc:	2bb3      	cmp	r3, #179	; 0xb3
 80036ce:	dc3a      	bgt.n	8003746 <ball_near+0x18e>
    digree_cal_2=360-digree_cal_2;
 80036d0:	f5c3 73b4 	rsb	r3, r3, #360	; 0x168
    else if(digree_cal>350){motor_move(125,ball_digree,1000);}
 80036d4:	f5b4 7faf 	cmp.w	r4, #350	; 0x15e
 80036d8:	dc1f      	bgt.n	800371a <ball_near+0x162>
 80036da:	e030      	b.n	800373e <ball_near+0x186>
    digree_cal=cal_temp*(float)(log(cal_temp+1)/2);
 80036dc:	1c43      	adds	r3, r0, #1
 80036de:	ee07 0a90 	vmov	s15, r0
 80036e2:	ee0a 3a10 	vmov	s20, r3
 80036e6:	eeb8 bae7 	vcvt.f32.s32	s22, s15
 80036ea:	eeb8 abca 	vcvt.f64.s32	d10, s20
 80036ee:	eeb0 0b4a 	vmov.f64	d0, d10
 80036f2:	f003 f84d 	bl	8006790 <log>
 80036f6:	eeb0 9b40 	vmov.f64	d9, d0
    digree_cal_2=cal_temp*(float)(log(cal_temp+1)*0.45);
 80036fa:	eeb0 0b4a 	vmov.f64	d0, d10
 80036fe:	f003 f847 	bl	8006790 <log>
    digree_cal=cal_temp*(float)(log(cal_temp+1)/2);
 8003702:	ee29 8b08 	vmul.f64	d8, d9, d8
 8003706:	eeb7 8bc8 	vcvt.f32.f64	s16, d8
 800370a:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800370e:	eebd 8ac8 	vcvt.s32.f32	s16, s16
    if(digree_cal<14){motor_move(125,ball_digree,1000);}
 8003712:	ee18 3a10 	vmov	r3, s16
 8003716:	2b0d      	cmp	r3, #13
 8003718:	dc02      	bgt.n	8003720 <ball_near+0x168>
 800371a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800371e:	e76c      	b.n	80035fa <ball_near+0x42>
    digree_cal_2=cal_temp*(float)(log(cal_temp+1)*0.45);
 8003720:	ed9f 7b0b 	vldr	d7, [pc, #44]	; 8003750 <ball_near+0x198>
 8003724:	ee20 0b07 	vmul.f64	d0, d0, d7
 8003728:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800372c:	ee20 0a0b 	vmul.f32	s0, s0, s22
 8003730:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8003734:	ee17 3a90 	vmov	r3, s15
 8003738:	2bb4      	cmp	r3, #180	; 0xb4
 800373a:	bfa8      	it	ge
 800373c:	23b4      	movge	r3, #180	; 0xb4
    else{motor_move(125,digree_cal_2,900);}
 800373e:	f44f 7261 	mov.w	r2, #900	; 0x384
 8003742:	b299      	uxth	r1, r3
 8003744:	e747      	b.n	80035d6 <ball_near+0x1e>
      digree_cal_2=180;
 8003746:	23b4      	movs	r3, #180	; 0xb4
 8003748:	e7c4      	b.n	80036d4 <ball_near+0x11c>
 800374a:	bf00      	nop
 800374c:	f3af 8000 	nop.w
 8003750:	cccccccd 	.word	0xcccccccd
 8003754:	3fdccccc 	.word	0x3fdccccc
 8003758:	2000014c 	.word	0x2000014c
 800375c:	200001e2 	.word	0x200001e2

08003760 <ball_middle>:
void ball_middle(int ball_digree,int distance){
 8003760:	b538      	push	{r3, r4, r5, lr}
	int digree_cal,digree_cal_2;
		int cal_temp;
	  if(Ultasonic[3]<=13){
 8003762:	4b67      	ldr	r3, [pc, #412]	; (8003900 <ball_middle+0x1a0>)
void ball_middle(int ball_digree,int distance){
 8003764:	4604      	mov	r4, r0
	  if(Ultasonic[3]<=13){
 8003766:	88db      	ldrh	r3, [r3, #6]
 8003768:	2b0d      	cmp	r3, #13
void ball_middle(int ball_digree,int distance){
 800376a:	ed2d 8b08 	vpush	{d8-d11}
	  if(Ultasonic[3]<=13){
 800376e:	d816      	bhi.n	800379e <ball_middle+0x3e>
	    if(ball_digree>90 && ball_digree<=180){motor_move(125,90,900);}
 8003770:	f1a0 035b 	sub.w	r3, r0, #91	; 0x5b
 8003774:	2b59      	cmp	r3, #89	; 0x59
 8003776:	d809      	bhi.n	800378c <ball_middle+0x2c>
 8003778:	f44f 7261 	mov.w	r2, #900	; 0x384
 800377c:	215a      	movs	r1, #90	; 0x5a
	      digree_cal_2=180;
	      }
	    }
	    if(digree_cal<14){motor_move(125,ball_digree,1000);}
	    else if(digree_cal>350){motor_move(125,ball_digree,1000);}
	    else{motor_move(125,digree_cal_2,950);}
 800377e:	207d      	movs	r0, #125	; 0x7d
	 }
	  }
  }
 8003780:	ecbd 8b08 	vpop	{d8-d11}
 8003784:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	    else{motor_move(125,digree_cal_2,950);}
 8003788:	f000 bf36 	b.w	80045f8 <motor_move>
	    else if(ball_digree>180 && ball_digree<270){motor_move(125,270,900);}
 800378c:	f1a0 03b5 	sub.w	r3, r0, #181	; 0xb5
 8003790:	f44f 7261 	mov.w	r2, #900	; 0x384
 8003794:	2b58      	cmp	r3, #88	; 0x58
 8003796:	d808      	bhi.n	80037aa <ball_middle+0x4a>
 8003798:	f44f 7187 	mov.w	r1, #270	; 0x10e
 800379c:	e7ef      	b.n	800377e <ball_middle+0x1e>
	  else if(place[1]==1){
 800379e:	4b59      	ldr	r3, [pc, #356]	; (8003904 <ball_middle+0x1a4>)
 80037a0:	785a      	ldrb	r2, [r3, #1]
 80037a2:	2a01      	cmp	r2, #1
 80037a4:	d103      	bne.n	80037ae <ball_middle+0x4e>
		  motor_move(125,ball_digree,950);
 80037a6:	f240 32b6 	movw	r2, #950	; 0x3b6
	    if(digree_cal<14){motor_move(125,ball_digree,1000);}
 80037aa:	b2a1      	uxth	r1, r4
 80037ac:	e7e7      	b.n	800377e <ball_middle+0x1e>
	  if(ball_digree>175 && ball_digree<=180){
 80037ae:	f1a0 02b0 	sub.w	r2, r0, #176	; 0xb0
 80037b2:	2a04      	cmp	r2, #4
 80037b4:	d816      	bhi.n	80037e4 <ball_middle+0x84>
		  if(place[0]==1){
 80037b6:	781b      	ldrb	r3, [r3, #0]
	    motor_move(125,90,900);
 80037b8:	f44f 7261 	mov.w	r2, #900	; 0x384
		  if(place[0]==1){
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d10a      	bne.n	80037d6 <ball_middle+0x76>
	    motor_move(125,90,900);
 80037c0:	215a      	movs	r1, #90	; 0x5a
			    motor_move(125,270,900);
 80037c2:	207d      	movs	r0, #125	; 0x7d
 80037c4:	f000 ff18 	bl	80045f8 <motor_move>
			    HAL_Delay(50);
 80037c8:	2032      	movs	r0, #50	; 0x32
  }
 80037ca:	ecbd 8b08 	vpop	{d8-d11}
 80037ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		    HAL_Delay(10);
 80037d2:	f7fc bd65 	b.w	80002a0 <HAL_Delay>
			    motor_move(125,270,900);
 80037d6:	f44f 7187 	mov.w	r1, #270	; 0x10e
	      motor_move(125,90,900);
 80037da:	207d      	movs	r0, #125	; 0x7d
 80037dc:	f000 ff0c 	bl	80045f8 <motor_move>
		    HAL_Delay(10);
 80037e0:	200a      	movs	r0, #10
 80037e2:	e7f2      	b.n	80037ca <ball_middle+0x6a>
	    else if(ball_digree>180 && ball_digree<185){
 80037e4:	f1a0 02b5 	sub.w	r2, r0, #181	; 0xb5
 80037e8:	2a03      	cmp	r2, #3
 80037ea:	d809      	bhi.n	8003800 <ball_middle+0xa0>
	    	if(place[0]==5){
 80037ec:	781b      	ldrb	r3, [r3, #0]
			    motor_move(125,270,900);
 80037ee:	f44f 7261 	mov.w	r2, #900	; 0x384
	    	if(place[0]==5){
 80037f2:	2b05      	cmp	r3, #5
 80037f4:	d102      	bne.n	80037fc <ball_middle+0x9c>
			    motor_move(125,270,900);
 80037f6:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80037fa:	e7e2      	b.n	80037c2 <ball_middle+0x62>
	      motor_move(125,90,900);
 80037fc:	215a      	movs	r1, #90	; 0x5a
 80037fe:	e7ec      	b.n	80037da <ball_middle+0x7a>
	  if(ball_digree>180){
 8003800:	28b4      	cmp	r0, #180	; 0xb4
 8003802:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8003806:	dd3d      	ble.n	8003884 <ball_middle+0x124>
		  cal_temp=360-ball_digree;
 8003808:	f5c0 73b4 	rsb	r3, r0, #360	; 0x168
	   digree_cal=abs(cal_temp)*(float)(log(abs(cal_temp+1))/2);
 800380c:	2b00      	cmp	r3, #0
 800380e:	bfb8      	it	lt
 8003810:	425b      	neglt	r3, r3
 8003812:	ee00 3a10 	vmov	s0, r3
 8003816:	f5c0 73b4 	rsb	r3, r0, #360	; 0x168
 800381a:	3301      	adds	r3, #1
 800381c:	eeb8 aac0 	vcvt.f32.s32	s20, s0
 8003820:	2b00      	cmp	r3, #0
 8003822:	bfb8      	it	lt
 8003824:	425b      	neglt	r3, r3
 8003826:	ee07 3a90 	vmov	s15, r3
 800382a:	eeb8 9be7 	vcvt.f64.s32	d9, s15
 800382e:	eeb0 0b49 	vmov.f64	d0, d9
 8003832:	f002 ffad 	bl	8006790 <log>
 8003836:	ee20 0b08 	vmul.f64	d0, d0, d8
 800383a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800383e:	ee20 0a0a 	vmul.f32	s0, s0, s20
 8003842:	eefd 7ac0 	vcvt.s32.f32	s15, s0
	    digree_cal_2=abs(cal_temp)*(float)(log(abs(cal_temp+1))*0.4);
 8003846:	eeb0 0b49 	vmov.f64	d0, d9
	   digree_cal=abs(cal_temp)*(float)(log(abs(cal_temp+1))/2);
 800384a:	ee17 5a90 	vmov	r5, s15
	    if(digree_cal>=180){
 800384e:	2db3      	cmp	r5, #179	; 0xb3
	    digree_cal=360-digree_cal;
 8003850:	bfd4      	ite	le
 8003852:	f5c5 75b4 	rsble	r5, r5, #360	; 0x168
	      digree_cal=180;
 8003856:	25b4      	movgt	r5, #180	; 0xb4
	    digree_cal_2=abs(cal_temp)*(float)(log(abs(cal_temp+1))*0.4);
 8003858:	f002 ff9a 	bl	8006790 <log>
 800385c:	ed9f 7b26 	vldr	d7, [pc, #152]	; 80038f8 <ball_middle+0x198>
 8003860:	ee20 0b07 	vmul.f64	d0, d0, d7
 8003864:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8003868:	ee20 0a0a 	vmul.f32	s0, s0, s20
 800386c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8003870:	ee17 3a90 	vmov	r3, s15
	    if(digree_cal_2>=180){
 8003874:	2bb3      	cmp	r3, #179	; 0xb3
 8003876:	dc3a      	bgt.n	80038ee <ball_middle+0x18e>
	    digree_cal_2=360-digree_cal_2;
 8003878:	f5c3 73b4 	rsb	r3, r3, #360	; 0x168
	    else if(digree_cal>350){motor_move(125,ball_digree,1000);}
 800387c:	f5b5 7faf 	cmp.w	r5, #350	; 0x15e
 8003880:	dc1f      	bgt.n	80038c2 <ball_middle+0x162>
 8003882:	e030      	b.n	80038e6 <ball_middle+0x186>
	    digree_cal=cal_temp*(float)(log(cal_temp+1)/2);
 8003884:	1c43      	adds	r3, r0, #1
 8003886:	ee07 0a90 	vmov	s15, r0
 800388a:	ee0a 3a10 	vmov	s20, r3
 800388e:	eeb8 bae7 	vcvt.f32.s32	s22, s15
 8003892:	eeb8 abca 	vcvt.f64.s32	d10, s20
 8003896:	eeb0 0b4a 	vmov.f64	d0, d10
 800389a:	f002 ff79 	bl	8006790 <log>
 800389e:	eeb0 9b40 	vmov.f64	d9, d0
	    digree_cal_2=cal_temp*(float)(log(cal_temp+1)*0.4);
 80038a2:	eeb0 0b4a 	vmov.f64	d0, d10
 80038a6:	f002 ff73 	bl	8006790 <log>
	    digree_cal=cal_temp*(float)(log(cal_temp+1)/2);
 80038aa:	ee29 8b08 	vmul.f64	d8, d9, d8
 80038ae:	eeb7 8bc8 	vcvt.f32.f64	s16, d8
 80038b2:	ee28 8a0b 	vmul.f32	s16, s16, s22
 80038b6:	eebd 8ac8 	vcvt.s32.f32	s16, s16
	    if(digree_cal<14){motor_move(125,ball_digree,1000);}
 80038ba:	ee18 3a10 	vmov	r3, s16
 80038be:	2b0d      	cmp	r3, #13
 80038c0:	dc02      	bgt.n	80038c8 <ball_middle+0x168>
 80038c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80038c6:	e770      	b.n	80037aa <ball_middle+0x4a>
	    digree_cal_2=cal_temp*(float)(log(cal_temp+1)*0.4);
 80038c8:	ed9f 7b0b 	vldr	d7, [pc, #44]	; 80038f8 <ball_middle+0x198>
 80038cc:	ee20 0b07 	vmul.f64	d0, d0, d7
 80038d0:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80038d4:	ee20 0a0b 	vmul.f32	s0, s0, s22
 80038d8:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80038dc:	ee17 3a90 	vmov	r3, s15
 80038e0:	2bb4      	cmp	r3, #180	; 0xb4
 80038e2:	bfa8      	it	ge
 80038e4:	23b4      	movge	r3, #180	; 0xb4
	    else{motor_move(125,digree_cal_2,950);}
 80038e6:	f240 32b6 	movw	r2, #950	; 0x3b6
 80038ea:	b299      	uxth	r1, r3
 80038ec:	e747      	b.n	800377e <ball_middle+0x1e>
	      digree_cal_2=180;
 80038ee:	23b4      	movs	r3, #180	; 0xb4
 80038f0:	e7c4      	b.n	800387c <ball_middle+0x11c>
 80038f2:	bf00      	nop
 80038f4:	f3af 8000 	nop.w
 80038f8:	9999999a 	.word	0x9999999a
 80038fc:	3fd99999 	.word	0x3fd99999
 8003900:	2000014c 	.word	0x2000014c
 8003904:	200001e2 	.word	0x200001e2

08003908 <ball_far>:
void ball_far(int ball_digree,int distance){
 8003908:	b538      	push	{r3, r4, r5, lr}
	int digree_cal,digree_cal_2;
		int cal_temp;
	if(Ultasonic[3]<=13){
 800390a:	4b65      	ldr	r3, [pc, #404]	; (8003aa0 <ball_far+0x198>)
void ball_far(int ball_digree,int distance){
 800390c:	4605      	mov	r5, r0
	if(Ultasonic[3]<=13){
 800390e:	88db      	ldrh	r3, [r3, #6]
 8003910:	2b0d      	cmp	r3, #13
void ball_far(int ball_digree,int distance){
 8003912:	ed2d 8b08 	vpush	{d8-d11}
	if(Ultasonic[3]<=13){
 8003916:	d816      	bhi.n	8003946 <ball_far+0x3e>
	    if(ball_digree>90 && ball_digree<=180){motor_move(125,90,900);}
 8003918:	f1a0 035b 	sub.w	r3, r0, #91	; 0x5b
 800391c:	2b59      	cmp	r3, #89	; 0x59
 800391e:	d809      	bhi.n	8003934 <ball_far+0x2c>
 8003920:	f44f 7261 	mov.w	r2, #900	; 0x384
 8003924:	215a      	movs	r1, #90	; 0x5a
	      digree_cal_2=180;
	      }
	    }
	    if(digree_cal<14){motor_move(125,ball_digree,1000);}
	    else if(digree_cal>350){motor_move(125,ball_digree,1000);}
	    else{motor_move(125,digree_cal_2,1000);}
 8003926:	207d      	movs	r0, #125	; 0x7d
	 }
	 }
}
 8003928:	ecbd 8b08 	vpop	{d8-d11}
 800392c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	    else{motor_move(125,digree_cal_2,1000);}
 8003930:	f000 be62 	b.w	80045f8 <motor_move>
	    else if(ball_digree>180 && ball_digree<270){motor_move(125,270,900);}
 8003934:	f1a0 03b5 	sub.w	r3, r0, #181	; 0xb5
 8003938:	f44f 7261 	mov.w	r2, #900	; 0x384
 800393c:	2b58      	cmp	r3, #88	; 0x58
 800393e:	d808      	bhi.n	8003952 <ball_far+0x4a>
 8003940:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8003944:	e7ef      	b.n	8003926 <ball_far+0x1e>
	  else if(place[1]==1){
 8003946:	4b57      	ldr	r3, [pc, #348]	; (8003aa4 <ball_far+0x19c>)
 8003948:	785a      	ldrb	r2, [r3, #1]
 800394a:	2a01      	cmp	r2, #1
 800394c:	d103      	bne.n	8003956 <ball_far+0x4e>
		  motor_move(125,ball_digree,1000);
 800394e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003952:	b2a9      	uxth	r1, r5
 8003954:	e7e7      	b.n	8003926 <ball_far+0x1e>
	  if(ball_digree>175 && ball_digree<=180){
 8003956:	f1a0 02b0 	sub.w	r2, r0, #176	; 0xb0
 800395a:	2a04      	cmp	r2, #4
 800395c:	d816      	bhi.n	800398c <ball_far+0x84>
		  if(place[0]==1){
 800395e:	781b      	ldrb	r3, [r3, #0]
	    motor_move(125,90,900);
 8003960:	f44f 7261 	mov.w	r2, #900	; 0x384
		  if(place[0]==1){
 8003964:	2b01      	cmp	r3, #1
 8003966:	d10a      	bne.n	800397e <ball_far+0x76>
	    motor_move(125,90,900);
 8003968:	215a      	movs	r1, #90	; 0x5a
			    motor_move(125,270,900);
 800396a:	207d      	movs	r0, #125	; 0x7d
 800396c:	f000 fe44 	bl	80045f8 <motor_move>
			    HAL_Delay(50);
 8003970:	2032      	movs	r0, #50	; 0x32
}
 8003972:	ecbd 8b08 	vpop	{d8-d11}
 8003976:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		    HAL_Delay(10);
 800397a:	f7fc bc91 	b.w	80002a0 <HAL_Delay>
			    motor_move(125,270,900);
 800397e:	f44f 7187 	mov.w	r1, #270	; 0x10e
	      motor_move(125,90,900);
 8003982:	207d      	movs	r0, #125	; 0x7d
 8003984:	f000 fe38 	bl	80045f8 <motor_move>
		    HAL_Delay(10);
 8003988:	200a      	movs	r0, #10
 800398a:	e7f2      	b.n	8003972 <ball_far+0x6a>
	    else if(ball_digree>180 && ball_digree<185){
 800398c:	f1a0 02b5 	sub.w	r2, r0, #181	; 0xb5
 8003990:	2a03      	cmp	r2, #3
 8003992:	d809      	bhi.n	80039a8 <ball_far+0xa0>
	    	if(place[0]==5){
 8003994:	781b      	ldrb	r3, [r3, #0]
			    motor_move(125,270,900);
 8003996:	f44f 7261 	mov.w	r2, #900	; 0x384
	    	if(place[0]==5){
 800399a:	2b05      	cmp	r3, #5
 800399c:	d102      	bne.n	80039a4 <ball_far+0x9c>
			    motor_move(125,270,900);
 800399e:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80039a2:	e7e2      	b.n	800396a <ball_far+0x62>
	      motor_move(125,90,900);
 80039a4:	215a      	movs	r1, #90	; 0x5a
 80039a6:	e7ec      	b.n	8003982 <ball_far+0x7a>
	  if(ball_digree>180){
 80039a8:	28b4      	cmp	r0, #180	; 0xb4
 80039aa:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 80039ae:	dd3d      	ble.n	8003a2c <ball_far+0x124>
		  cal_temp=360-ball_digree;
 80039b0:	f5c0 73b4 	rsb	r3, r0, #360	; 0x168
	   digree_cal=abs(cal_temp)*(float)(log(abs(cal_temp+1))/2);
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	bfb8      	it	lt
 80039b8:	425b      	neglt	r3, r3
 80039ba:	ee00 3a10 	vmov	s0, r3
 80039be:	f5c0 73b4 	rsb	r3, r0, #360	; 0x168
 80039c2:	3301      	adds	r3, #1
 80039c4:	eeb8 aac0 	vcvt.f32.s32	s20, s0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	bfb8      	it	lt
 80039cc:	425b      	neglt	r3, r3
 80039ce:	ee07 3a90 	vmov	s15, r3
 80039d2:	eeb8 9be7 	vcvt.f64.s32	d9, s15
 80039d6:	eeb0 0b49 	vmov.f64	d0, d9
 80039da:	f002 fed9 	bl	8006790 <log>
 80039de:	ee20 0b08 	vmul.f64	d0, d0, d8
 80039e2:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80039e6:	ee20 0a0a 	vmul.f32	s0, s0, s20
 80039ea:	eefd 7ac0 	vcvt.s32.f32	s15, s0
	    digree_cal_2=abs(cal_temp)*(float)(log(abs(cal_temp+1))*0.35);
 80039ee:	eeb0 0b49 	vmov.f64	d0, d9
	   digree_cal=abs(cal_temp)*(float)(log(abs(cal_temp+1))/2);
 80039f2:	ee17 4a90 	vmov	r4, s15
	    if(digree_cal>=180){
 80039f6:	2cb3      	cmp	r4, #179	; 0xb3
	    digree_cal=360-digree_cal;
 80039f8:	bfd4      	ite	le
 80039fa:	f5c4 74b4 	rsble	r4, r4, #360	; 0x168
	      digree_cal=180;
 80039fe:	24b4      	movgt	r4, #180	; 0xb4
	    digree_cal_2=abs(cal_temp)*(float)(log(abs(cal_temp+1))*0.35);
 8003a00:	f002 fec6 	bl	8006790 <log>
 8003a04:	ed9f 7b24 	vldr	d7, [pc, #144]	; 8003a98 <ball_far+0x190>
 8003a08:	ee20 0b07 	vmul.f64	d0, d0, d7
 8003a0c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8003a10:	ee20 0a0a 	vmul.f32	s0, s0, s20
 8003a14:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8003a18:	ee17 3a90 	vmov	r3, s15
	    if(digree_cal_2>=180){
 8003a1c:	2bb3      	cmp	r3, #179	; 0xb3
 8003a1e:	dc38      	bgt.n	8003a92 <ball_far+0x18a>
	    digree_cal_2=360-digree_cal_2;
 8003a20:	f5c3 73b4 	rsb	r3, r3, #360	; 0x168
	    else if(digree_cal>350){motor_move(125,ball_digree,1000);}
 8003a24:	f5b4 7faf 	cmp.w	r4, #350	; 0x15e
 8003a28:	dc91      	bgt.n	800394e <ball_far+0x46>
 8003a2a:	e02e      	b.n	8003a8a <ball_far+0x182>
	    digree_cal=cal_temp*(float)(log(cal_temp+1)/2);
 8003a2c:	1c43      	adds	r3, r0, #1
 8003a2e:	ee07 0a90 	vmov	s15, r0
 8003a32:	ee0a 3a10 	vmov	s20, r3
 8003a36:	eeb8 bae7 	vcvt.f32.s32	s22, s15
 8003a3a:	eeb8 abca 	vcvt.f64.s32	d10, s20
 8003a3e:	eeb0 0b4a 	vmov.f64	d0, d10
 8003a42:	f002 fea5 	bl	8006790 <log>
 8003a46:	eeb0 9b40 	vmov.f64	d9, d0
	    digree_cal_2=cal_temp*(float)(log(cal_temp+1)*0.35);
 8003a4a:	eeb0 0b4a 	vmov.f64	d0, d10
 8003a4e:	f002 fe9f 	bl	8006790 <log>
	    digree_cal=cal_temp*(float)(log(cal_temp+1)/2);
 8003a52:	ee29 8b08 	vmul.f64	d8, d9, d8
 8003a56:	eeb7 8bc8 	vcvt.f32.f64	s16, d8
 8003a5a:	ee28 8a0b 	vmul.f32	s16, s16, s22
 8003a5e:	eebd 8ac8 	vcvt.s32.f32	s16, s16
	    if(digree_cal<14){motor_move(125,ball_digree,1000);}
 8003a62:	ee18 3a10 	vmov	r3, s16
 8003a66:	2b0d      	cmp	r3, #13
 8003a68:	f77f af71 	ble.w	800394e <ball_far+0x46>
	    digree_cal_2=cal_temp*(float)(log(cal_temp+1)*0.35);
 8003a6c:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8003a98 <ball_far+0x190>
 8003a70:	ee20 0b07 	vmul.f64	d0, d0, d7
 8003a74:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8003a78:	ee20 0a0b 	vmul.f32	s0, s0, s22
 8003a7c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8003a80:	ee17 3a90 	vmov	r3, s15
 8003a84:	2bb4      	cmp	r3, #180	; 0xb4
 8003a86:	bfa8      	it	ge
 8003a88:	23b4      	movge	r3, #180	; 0xb4
	    else{motor_move(125,digree_cal_2,1000);}
 8003a8a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003a8e:	b299      	uxth	r1, r3
 8003a90:	e749      	b.n	8003926 <ball_far+0x1e>
	      digree_cal_2=180;
 8003a92:	23b4      	movs	r3, #180	; 0xb4
 8003a94:	e7c6      	b.n	8003a24 <ball_far+0x11c>
 8003a96:	bf00      	nop
 8003a98:	66666666 	.word	0x66666666
 8003a9c:	3fd66666 	.word	0x3fd66666
 8003aa0:	2000014c 	.word	0x2000014c
 8003aa4:	200001e2 	.word	0x200001e2

08003aa8 <returnHorme>:

void returnHorme(){
 8003aa8:	b508      	push	{r3, lr}
	getplace();
 8003aaa:	f001 fe31 	bl	8005710 <getplace>
	if(place[0]==3 || place[0]==2 || place[0]==4){
 8003aae:	4a1b      	ldr	r2, [pc, #108]	; (8003b1c <returnHorme+0x74>)
 8003ab0:	7813      	ldrb	r3, [r2, #0]
 8003ab2:	1e99      	subs	r1, r3, #2
 8003ab4:	2902      	cmp	r1, #2
 8003ab6:	d820      	bhi.n	8003afa <returnHorme+0x52>
		if(place[1]<=2){
 8003ab8:	7853      	ldrb	r3, [r2, #1]
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	d815      	bhi.n	8003aea <returnHorme+0x42>
			motor1(1000,1000);
 8003abe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003ac2:	4608      	mov	r0, r1
 8003ac4:	f7fe ff92 	bl	80029ec <motor1>
			motor2(1000,1000);
 8003ac8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003acc:	4608      	mov	r0, r1
 8003ace:	f7fe ffeb 	bl	8002aa8 <motor2>
			motor3(1000,1000);
 8003ad2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003ad6:	4608      	mov	r0, r1
 8003ad8:	f7ff f83c 	bl	8002b54 <motor3>
			motor4(1000,1000);
 8003adc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
		motor2(1000,1000);
		motor3(1000,1000);
		motor4(1000,1000);
	}
	}
}
 8003ae0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			motor4(1000,1000);
 8003ae4:	4608      	mov	r0, r1
 8003ae6:	f7ff b88b 	b.w	8002c00 <motor4>
			motor_move(125,180,800);
 8003aea:	f44f 7248 	mov.w	r2, #800	; 0x320
 8003aee:	21b4      	movs	r1, #180	; 0xb4
	else if(place[0]==5){motor_move(125,270,800);}
 8003af0:	207d      	movs	r0, #125	; 0x7d
}
 8003af2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	else if(place[0]==5){motor_move(125,270,800);}
 8003af6:	f000 bd7f 	b.w	80045f8 <motor_move>
	if(place[0]==1){motor_move(125,90,800);}
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d103      	bne.n	8003b06 <returnHorme+0x5e>
 8003afe:	f44f 7248 	mov.w	r2, #800	; 0x320
 8003b02:	215a      	movs	r1, #90	; 0x5a
 8003b04:	e7f4      	b.n	8003af0 <returnHorme+0x48>
	else if(place[0]==5){motor_move(125,270,800);}
 8003b06:	2b05      	cmp	r3, #5
 8003b08:	d104      	bne.n	8003b14 <returnHorme+0x6c>
 8003b0a:	f44f 7248 	mov.w	r2, #800	; 0x320
 8003b0e:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8003b12:	e7ed      	b.n	8003af0 <returnHorme+0x48>
	else if(place[0]==6){
 8003b14:	2b06      	cmp	r3, #6
 8003b16:	d0d2      	beq.n	8003abe <returnHorme+0x16>
}
 8003b18:	bd08      	pop	{r3, pc}
 8003b1a:	bf00      	nop
 8003b1c:	200001e2 	.word	0x200001e2

08003b20 <IR_ball_normal_field>:
void IR_ball_normal_field(){
 8003b20:	b510      	push	{r4, lr}
	 if(IR[0]==0){
 8003b22:	4c15      	ldr	r4, [pc, #84]	; (8003b78 <IR_ball_normal_field+0x58>)
 8003b24:	8821      	ldrh	r1, [r4, #0]
 8003b26:	b919      	cbnz	r1, 8003b30 <IR_ball_normal_field+0x10>
}
 8003b28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			 returnHorme();
 8003b2c:	f7ff bfbc 	b.w	8003aa8 <returnHorme>
	 else if(IR[0]>400){
 8003b30:	f5b1 7fc8 	cmp.w	r1, #400	; 0x190
 8003b34:	8860      	ldrh	r0, [r4, #2]
 8003b36:	d913      	bls.n	8003b60 <IR_ball_normal_field+0x40>
		 if(IR[1]<60 || IR[1]>300){
 8003b38:	f1a0 033c 	sub.w	r3, r0, #60	; 0x3c
 8003b3c:	2bf0      	cmp	r3, #240	; 0xf0
 8003b3e:	d90b      	bls.n	8003b58 <IR_ball_normal_field+0x38>
		    if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_3)==1){
 8003b40:	2108      	movs	r1, #8
 8003b42:	480e      	ldr	r0, [pc, #56]	; (8003b7c <IR_ball_normal_field+0x5c>)
 8003b44:	f7fc feb2 	bl	80008ac <HAL_GPIO_ReadPin>
 8003b48:	2801      	cmp	r0, #1
 8003b4a:	8821      	ldrh	r1, [r4, #0]
 8003b4c:	8860      	ldrh	r0, [r4, #2]
 8003b4e:	d103      	bne.n	8003b58 <IR_ball_normal_field+0x38>
}
 8003b50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		    	GOLE(IR[1],IR[0]);
 8003b54:	f7ff bcd8 	b.w	8003508 <GOLE>
}
 8003b58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				 ball_near(IR[1],IR[0]);
 8003b5c:	f7ff bd2c 	b.w	80035b8 <ball_near>
		    else if(IR[0]>300){
 8003b60:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
 8003b64:	d903      	bls.n	8003b6e <IR_ball_normal_field+0x4e>
}
 8003b66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				 ball_middle(IR[1],IR[0]);
 8003b6a:	f7ff bdf9 	b.w	8003760 <ball_middle>
}
 8003b6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				 ball_far(IR[1],IR[0]);
 8003b72:	f7ff bec9 	b.w	8003908 <ball_far>
 8003b76:	bf00      	nop
 8003b78:	200001fc 	.word	0x200001fc
 8003b7c:	40021000 	.word	0x40021000

08003b80 <dataprintf>:

void dataprintf(){
 8003b80:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}

	if(mofumofu2>=500){
 8003b84:	4c45      	ldr	r4, [pc, #276]	; (8003c9c <dataprintf+0x11c>)
 8003b86:	8823      	ldrh	r3, [r4, #0]
 8003b88:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003b8c:	f0c0 8082 	bcc.w	8003c94 <dataprintf+0x114>
	  if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_12)==0){
 8003b90:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b94:	4842      	ldr	r0, [pc, #264]	; (8003ca0 <dataprintf+0x120>)
 8003b96:	f7fc fe89 	bl	80008ac <HAL_GPIO_ReadPin>
 8003b9a:	4605      	mov	r5, r0
 8003b9c:	2800      	cmp	r0, #0
 8003b9e:	d176      	bne.n	8003c8e <dataprintf+0x10e>
		  getplace();
 8003ba0:	f001 fdb6 	bl	8005710 <getplace>
	  xprintf(" JY901=%d",JY901_yaw_get(HOUI_def));
 8003ba4:	4b3f      	ldr	r3, [pc, #252]	; (8003ca4 <dataprintf+0x124>)
	  //xprintf(" HMC6352=%d",HMC6352_yaw_get(0));
	   xprintf(" IR[0]=%d",IR[0]);
 8003ba6:	4e40      	ldr	r6, [pc, #256]	; (8003ca8 <dataprintf+0x128>)
	  xprintf(" JY901=%d",JY901_yaw_get(HOUI_def));
 8003ba8:	8818      	ldrh	r0, [r3, #0]
 8003baa:	f001 fc83 	bl	80054b4 <JY901_yaw_get>
 8003bae:	4601      	mov	r1, r0
 8003bb0:	483e      	ldr	r0, [pc, #248]	; (8003cac <dataprintf+0x12c>)
 8003bb2:	f002 fcd9 	bl	8006568 <xprintf>
	   xprintf(" IR[0]=%d",IR[0]);
 8003bb6:	8831      	ldrh	r1, [r6, #0]
 8003bb8:	483d      	ldr	r0, [pc, #244]	; (8003cb0 <dataprintf+0x130>)
 8003bba:	f002 fcd5 	bl	8006568 <xprintf>
	   xprintf(" IR[1]=%d",IR[1]);
 8003bbe:	8871      	ldrh	r1, [r6, #2]
 8003bc0:	483c      	ldr	r0, [pc, #240]	; (8003cb4 <dataprintf+0x134>)
 8003bc2:	f002 fcd1 	bl	8006568 <xprintf>
	  xprintf(" TM2=%d",TIM2->CNT);/*
 8003bc6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003bca:	483b      	ldr	r0, [pc, #236]	; (8003cb8 <dataprintf+0x138>)
 8003bcc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003bce:	f002 fccb 	bl	8006568 <xprintf>
	  xprintf(" SW=%d",HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15));*/
	  xprintf(" b1=%d",HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_4));
 8003bd2:	2110      	movs	r1, #16
 8003bd4:	4839      	ldr	r0, [pc, #228]	; (8003cbc <dataprintf+0x13c>)
 8003bd6:	f7fc fe69 	bl	80008ac <HAL_GPIO_ReadPin>
 8003bda:	4601      	mov	r1, r0
 8003bdc:	4838      	ldr	r0, [pc, #224]	; (8003cc0 <dataprintf+0x140>)
 8003bde:	f002 fcc3 	bl	8006568 <xprintf>
	  xprintf(" b2=%d",HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_3));
 8003be2:	2108      	movs	r1, #8
 8003be4:	4835      	ldr	r0, [pc, #212]	; (8003cbc <dataprintf+0x13c>)
 8003be6:	f7fc fe61 	bl	80008ac <HAL_GPIO_ReadPin>
 8003bea:	4601      	mov	r1, r0
 8003bec:	4835      	ldr	r0, [pc, #212]	; (8003cc4 <dataprintf+0x144>)
 8003bee:	f002 fcbb 	bl	8006568 <xprintf>
	  xprintf(" Line=%d",linetemp);
 8003bf2:	4b35      	ldr	r3, [pc, #212]	; (8003cc8 <dataprintf+0x148>)
 8003bf4:	4835      	ldr	r0, [pc, #212]	; (8003ccc <dataprintf+0x14c>)
 8003bf6:	7819      	ldrb	r1, [r3, #0]
 8003bf8:	f002 fcb6 	bl	8006568 <xprintf>
	  xprintf(" LRFB=%d%d%d%d",HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_5),HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)
 8003bfc:	2120      	movs	r1, #32
 8003bfe:	482f      	ldr	r0, [pc, #188]	; (8003cbc <dataprintf+0x13c>)
 8003c00:	f7fc fe54 	bl	80008ac <HAL_GPIO_ReadPin>
 8003c04:	2140      	movs	r1, #64	; 0x40
 8003c06:	4606      	mov	r6, r0
 8003c08:	482c      	ldr	r0, [pc, #176]	; (8003cbc <dataprintf+0x13c>)
 8003c0a:	f7fc fe4f 	bl	80008ac <HAL_GPIO_ReadPin>
			  ,HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13),HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14));
 8003c0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	  xprintf(" LRFB=%d%d%d%d",HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_5),HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)
 8003c12:	4607      	mov	r7, r0
			  ,HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13),HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14));
 8003c14:	482e      	ldr	r0, [pc, #184]	; (8003cd0 <dataprintf+0x150>)
 8003c16:	f7fc fe49 	bl	80008ac <HAL_GPIO_ReadPin>
 8003c1a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003c1e:	4680      	mov	r8, r0
 8003c20:	482b      	ldr	r0, [pc, #172]	; (8003cd0 <dataprintf+0x150>)
 8003c22:	f7fc fe43 	bl	80008ac <HAL_GPIO_ReadPin>
	  xprintf(" LRFB=%d%d%d%d",HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_5),HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)
 8003c26:	4631      	mov	r1, r6
	  xprintf(" P0=%d",place[0]);
 8003c28:	4e2a      	ldr	r6, [pc, #168]	; (8003cd4 <dataprintf+0x154>)
	  xprintf(" LRFB=%d%d%d%d",HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_5),HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)
 8003c2a:	463a      	mov	r2, r7
 8003c2c:	4643      	mov	r3, r8
 8003c2e:	9000      	str	r0, [sp, #0]
 8003c30:	4829      	ldr	r0, [pc, #164]	; (8003cd8 <dataprintf+0x158>)
 8003c32:	f002 fc99 	bl	8006568 <xprintf>
	  xprintf(" P0=%d",place[0]);
 8003c36:	7831      	ldrb	r1, [r6, #0]
 8003c38:	4828      	ldr	r0, [pc, #160]	; (8003cdc <dataprintf+0x15c>)
 8003c3a:	f002 fc95 	bl	8006568 <xprintf>
	  xprintf(" P1=%d",place[1]);
 8003c3e:	7871      	ldrb	r1, [r6, #1]
 8003c40:	4827      	ldr	r0, [pc, #156]	; (8003ce0 <dataprintf+0x160>)
 8003c42:	f002 fc91 	bl	8006568 <xprintf>
	  //xprintf(" T0=%d",Ultasonic[0]);
	  //xprintf(" T1=%d",Ultasonic[1]);
	  //xprintf(" T2=%d",Ultasonic[2]);
	  xprintf(" T3=%d",Ultasonic[3]);
 8003c46:	4b27      	ldr	r3, [pc, #156]	; (8003ce4 <dataprintf+0x164>)
 8003c48:	4827      	ldr	r0, [pc, #156]	; (8003ce8 <dataprintf+0x168>)
 8003c4a:	88d9      	ldrh	r1, [r3, #6]
 8003c4c:	f002 fc8c 	bl	8006568 <xprintf>
	  //xprintf(" T4=%d",Ultasonic[4]);
	  xprintf(" TLa=%d",TLa);
 8003c50:	4b26      	ldr	r3, [pc, #152]	; (8003cec <dataprintf+0x16c>)
 8003c52:	4827      	ldr	r0, [pc, #156]	; (8003cf0 <dataprintf+0x170>)
 8003c54:	8819      	ldrh	r1, [r3, #0]
 8003c56:	f002 fc87 	bl	8006568 <xprintf>
	  xprintf(" TRa=%d",TRa);
 8003c5a:	4b26      	ldr	r3, [pc, #152]	; (8003cf4 <dataprintf+0x174>)
 8003c5c:	4826      	ldr	r0, [pc, #152]	; (8003cf8 <dataprintf+0x178>)
 8003c5e:	8819      	ldrh	r1, [r3, #0]
 8003c60:	f002 fc82 	bl	8006568 <xprintf>
	  //xprintf(" TR+TL=%d",Ultasonic[2]+Ultasonic[4]);
	  xprintf(" n=%d",openMVdata[0]);
 8003c64:	4b25      	ldr	r3, [pc, #148]	; (8003cfc <dataprintf+0x17c>)
	  //xprintf(" ball_x=%d",openMVdata[1]);
	  //xprintf(" ball_y=%d",openMVdata[2]);
	  //xprintf(" ball_r=%d",balldata[0]);*/
	  xprintf(" R=%d",balldata[2]);
 8003c66:	4e26      	ldr	r6, [pc, #152]	; (8003d00 <dataprintf+0x180>)
	  xprintf(" n=%d",openMVdata[0]);
 8003c68:	f9b3 1000 	ldrsh.w	r1, [r3]
 8003c6c:	4825      	ldr	r0, [pc, #148]	; (8003d04 <dataprintf+0x184>)
 8003c6e:	f002 fc7b 	bl	8006568 <xprintf>
	  xprintf(" R=%d",balldata[2]);
 8003c72:	f9b6 1004 	ldrsh.w	r1, [r6, #4]
 8003c76:	4824      	ldr	r0, [pc, #144]	; (8003d08 <dataprintf+0x188>)
 8003c78:	f002 fc76 	bl	8006568 <xprintf>
	  xprintf(" ball_dig=%d",balldata[1]);
 8003c7c:	f9b6 1002 	ldrsh.w	r1, [r6, #2]
 8003c80:	4822      	ldr	r0, [pc, #136]	; (8003d0c <dataprintf+0x18c>)
 8003c82:	f002 fc71 	bl	8006568 <xprintf>
	  //xprintf(" mark_y=%d",openMVdata[5]);
	  /*xprintf(" ball_r=%d",balldata[0]);*/
	  //xprintf(" R_mark=%d",markerdata[2]);
	  //xprintf(" marker_dig=%d",markerdata[1]);

	  xprintf("\r\n");
 8003c86:	4822      	ldr	r0, [pc, #136]	; (8003d10 <dataprintf+0x190>)
 8003c88:	f002 fc6e 	bl	8006568 <xprintf>
	  mofumofu2=0;
 8003c8c:	8025      	strh	r5, [r4, #0]
	  }
	}
	else{
		mofumofu2++;
	}
}
 8003c8e:	b002      	add	sp, #8
 8003c90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		mofumofu2++;
 8003c94:	3301      	adds	r3, #1
 8003c96:	8023      	strh	r3, [r4, #0]
}
 8003c98:	e7f9      	b.n	8003c8e <dataprintf+0x10e>
 8003c9a:	bf00      	nop
 8003c9c:	200001f8 	.word	0x200001f8
 8003ca0:	40020400 	.word	0x40020400
 8003ca4:	2000010c 	.word	0x2000010c
 8003ca8:	200001fc 	.word	0x200001fc
 8003cac:	08006f0c 	.word	0x08006f0c
 8003cb0:	08006f16 	.word	0x08006f16
 8003cb4:	08006f20 	.word	0x08006f20
 8003cb8:	08006f2a 	.word	0x08006f2a
 8003cbc:	40021000 	.word	0x40021000
 8003cc0:	08006f32 	.word	0x08006f32
 8003cc4:	08006f39 	.word	0x08006f39
 8003cc8:	200001fa 	.word	0x200001fa
 8003ccc:	08006f40 	.word	0x08006f40
 8003cd0:	40020800 	.word	0x40020800
 8003cd4:	200001e2 	.word	0x200001e2
 8003cd8:	08006f49 	.word	0x08006f49
 8003cdc:	08006f58 	.word	0x08006f58
 8003ce0:	08006f5f 	.word	0x08006f5f
 8003ce4:	2000014c 	.word	0x2000014c
 8003ce8:	08006f66 	.word	0x08006f66
 8003cec:	200001e0 	.word	0x200001e0
 8003cf0:	08006f6d 	.word	0x08006f6d
 8003cf4:	2000010e 	.word	0x2000010e
 8003cf8:	08006f75 	.word	0x08006f75
 8003cfc:	20000100 	.word	0x20000100
 8003d00:	200001a6 	.word	0x200001a6
 8003d04:	08006f7d 	.word	0x08006f7d
 8003d08:	08006f83 	.word	0x08006f83
 8003d0c:	08006f89 	.word	0x08006f89
 8003d10:	08007a34 	.word	0x08007a34

08003d14 <orange_ball_normal_field>:
	 if(openMVdata[0]==0){
 8003d14:	4b1b      	ldr	r3, [pc, #108]	; (8003d84 <orange_ball_normal_field+0x70>)
 8003d16:	f9b3 3000 	ldrsh.w	r3, [r3]
void orange_ball_normal_field(){
 8003d1a:	b510      	push	{r4, lr}
	 if(openMVdata[0]==0){
 8003d1c:	b92b      	cbnz	r3, 8003d2a <orange_ball_normal_field+0x16>
		 returnHorme();
 8003d1e:	f7ff fec3 	bl	8003aa8 <returnHorme>
}
 8003d22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	 dataprintf();
 8003d26:	f7ff bf2b 	b.w	8003b80 <dataprintf>
	 else if(openMVdata[0]>5){
 8003d2a:	2b05      	cmp	r3, #5
 8003d2c:	dcf7      	bgt.n	8003d1e <orange_ball_normal_field+0xa>
	  else if(balldata[2]<200){
 8003d2e:	4b16      	ldr	r3, [pc, #88]	; (8003d88 <orange_ball_normal_field+0x74>)
 8003d30:	f9b3 1004 	ldrsh.w	r1, [r3, #4]
 8003d34:	461c      	mov	r4, r3
 8003d36:	29c7      	cmp	r1, #199	; 0xc7
 8003d38:	dc16      	bgt.n	8003d68 <orange_ball_normal_field+0x54>
	    if(balldata[2]<60 || balldata[1]>300){
 8003d3a:	293b      	cmp	r1, #59	; 0x3b
 8003d3c:	dd04      	ble.n	8003d48 <orange_ball_normal_field+0x34>
 8003d3e:	f9b3 0002 	ldrsh.w	r0, [r3, #2]
 8003d42:	f5b0 7f96 	cmp.w	r0, #300	; 0x12c
 8003d46:	dd0c      	ble.n	8003d62 <orange_ball_normal_field+0x4e>
	    if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_3)==1){
 8003d48:	2108      	movs	r1, #8
 8003d4a:	4810      	ldr	r0, [pc, #64]	; (8003d8c <orange_ball_normal_field+0x78>)
 8003d4c:	f7fc fdae 	bl	80008ac <HAL_GPIO_ReadPin>
 8003d50:	2801      	cmp	r0, #1
	    	GOLE(balldata[1],balldata[2]);
 8003d52:	f9b4 1004 	ldrsh.w	r1, [r4, #4]
 8003d56:	f9b4 0002 	ldrsh.w	r0, [r4, #2]
	    if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_3)==1){
 8003d5a:	d102      	bne.n	8003d62 <orange_ball_normal_field+0x4e>
	    	GOLE(balldata[1],balldata[2]);
 8003d5c:	f7ff fbd4 	bl	8003508 <GOLE>
 8003d60:	e7df      	b.n	8003d22 <orange_ball_normal_field+0xe>
			 ball_near(balldata[1],balldata[2]);
 8003d62:	f7ff fc29 	bl	80035b8 <ball_near>
 8003d66:	e7dc      	b.n	8003d22 <orange_ball_normal_field+0xe>
	    else if(balldata[0]<350){
 8003d68:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003d6c:	f9b3 0002 	ldrsh.w	r0, [r3, #2]
 8003d70:	f5b2 7faf 	cmp.w	r2, #350	; 0x15e
 8003d74:	da02      	bge.n	8003d7c <orange_ball_normal_field+0x68>
			 ball_middle(balldata[1],balldata[2]);
 8003d76:	f7ff fcf3 	bl	8003760 <ball_middle>
 8003d7a:	e7d2      	b.n	8003d22 <orange_ball_normal_field+0xe>
			 ball_far(balldata[1],balldata[2]);
 8003d7c:	f7ff fdc4 	bl	8003908 <ball_far>
 8003d80:	e7cf      	b.n	8003d22 <orange_ball_normal_field+0xe>
 8003d82:	bf00      	nop
 8003d84:	20000100 	.word	0x20000100
 8003d88:	200001a6 	.word	0x200001a6
 8003d8c:	40021000 	.word	0x40021000

08003d90 <main>:
{
 8003d90:	b580      	push	{r7, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003d92:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003d96:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8003d9a:	4bb6      	ldr	r3, [pc, #728]	; (8004074 <main+0x2e4>)
 8003d9c:	2100      	movs	r1, #0
 8003d9e:	f8c3 1250 	str.w	r1, [r3, #592]	; 0x250
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8003da2:	695a      	ldr	r2, [r3, #20]
 8003da4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003da8:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8003daa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003dae:	f3bf 8f6f 	isb	sy
    SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
 8003db2:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8003db6:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8003dba:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003dbe:	f643 76e0 	movw	r6, #16352	; 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8003dc2:	f3c2 04c9 	ubfx	r4, r2, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8003dc6:	f3c2 324e 	ubfx	r2, r2, #13, #15
 8003dca:	07a5      	lsls	r5, r4, #30
 8003dcc:	0152      	lsls	r2, r2, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003dce:	ea02 0e06 	and.w	lr, r2, r6
 8003dd2:	4628      	mov	r0, r5
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8003dd4:	4621      	mov	r1, r4
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003dd6:	ea4e 0700 	orr.w	r7, lr, r0
      } while (ways--);
 8003dda:	3901      	subs	r1, #1
 8003ddc:	f100 4040 	add.w	r0, r0, #3221225472	; 0xc0000000
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8003de0:	f8c3 7260 	str.w	r7, [r3, #608]	; 0x260
      } while (ways--);
 8003de4:	1c4f      	adds	r7, r1, #1
 8003de6:	d1f6      	bne.n	8003dd6 <main+0x46>
 8003de8:	3a20      	subs	r2, #32
    } while(sets--);
 8003dea:	f112 0f20 	cmn.w	r2, #32
 8003dee:	d1ee      	bne.n	8003dce <main+0x3e>
 8003df0:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8003df4:	695a      	ldr	r2, [r3, #20]
 8003df6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003dfa:	615a      	str	r2, [r3, #20]
 8003dfc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003e00:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8003e04:	f7fc fa2c 	bl	8000260 <HAL_Init>
  SystemClock_Config();
 8003e08:	f7ff fae2 	bl	80033d0 <SystemClock_Config>
  MX_GPIO_Init();
 8003e0c:	f7fe ff9c 	bl	8002d48 <MX_GPIO_Init>
  MX_DMA_Init();
 8003e10:	f7fe ff72 	bl	8002cf8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8003e14:	f002 f8ee 	bl	8005ff4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8003e18:	f002 f90e 	bl	8006038 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8003e1c:	f002 f92e 	bl	800607c <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8003e20:	f7ff f86c 	bl	8002efc <MX_I2C1_Init>
  MX_I2C2_Init();
 8003e24:	f7ff f8a0 	bl	8002f68 <MX_I2C2_Init>
  MX_USART6_UART_Init();
 8003e28:	f002 f94a 	bl	80060c0 <MX_USART6_UART_Init>
  MX_I2C3_Init();
 8003e2c:	f7ff f8d2 	bl	8002fd4 <MX_I2C3_Init>
  MX_TIM6_Init();
 8003e30:	f001 feea 	bl	8005c08 <MX_TIM6_Init>
  MX_TIM2_Init();
 8003e34:	f001 fe7a 	bl	8005b2c <MX_TIM2_Init>
  MX_TIM3_Init();
 8003e38:	f001 feae 	bl	8005b98 <MX_TIM3_Init>
  MX_TIM1_Init();
 8003e3c:	f001 ffbc 	bl	8005db8 <MX_TIM1_Init>
  MX_UART8_Init();
 8003e40:	f002 f8b6 	bl	8005fb0 <MX_UART8_Init>
  MX_TIM4_Init();
 8003e44:	f002 f840 	bl	8005ec8 <MX_TIM4_Init>
  MX_UART4_Init();
 8003e48:	f002 f890 	bl	8005f6c <MX_UART4_Init>
  init_xpritf(&huart1);
 8003e4c:	488a      	ldr	r0, [pc, #552]	; (8004078 <main+0x2e8>)
 8003e4e:	f002 fa7b 	bl	8006348 <init_xpritf>
  xdev_out(uart_putc);
 8003e52:	4a8a      	ldr	r2, [pc, #552]	; (800407c <main+0x2ec>)
 8003e54:	4b8a      	ldr	r3, [pc, #552]	; (8004080 <main+0x2f0>)
  JY901_init(&hi2c1);
 8003e56:	488b      	ldr	r0, [pc, #556]	; (8004084 <main+0x2f4>)
  xdev_out(uart_putc);
 8003e58:	601a      	str	r2, [r3, #0]
  JY901_init(&hi2c1);
 8003e5a:	f001 fa8b 	bl	8005374 <JY901_init>
  HMC6352_init(&hi2c1);
 8003e5e:	4889      	ldr	r0, [pc, #548]	; (8004084 <main+0x2f4>)
 8003e60:	f001 fa6c 	bl	800533c <HMC6352_init>
  if(HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003e64:	4988      	ldr	r1, [pc, #544]	; (8004088 <main+0x2f8>)
 8003e66:	4889      	ldr	r0, [pc, #548]	; (800408c <main+0x2fc>)
 8003e68:	f7fd ff62 	bl	8001d30 <HAL_TIM_Encoder_Init>
 8003e6c:	b100      	cbz	r0, 8003e70 <main+0xe0>
 8003e6e:	e7fe      	b.n	8003e6e <main+0xde>
     HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8003e70:	213c      	movs	r1, #60	; 0x3c
 8003e72:	4886      	ldr	r0, [pc, #536]	; (800408c <main+0x2fc>)
 8003e74:	f7fd fdcf 	bl	8001a16 <HAL_TIM_Encoder_Start>
     TIM3->CNT=7;
 8003e78:	2207      	movs	r2, #7
 8003e7a:	4b85      	ldr	r3, [pc, #532]	; (8004090 <main+0x300>)
     if(HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003e7c:	4982      	ldr	r1, [pc, #520]	; (8004088 <main+0x2f8>)
     TIM3->CNT=7;
 8003e7e:	625a      	str	r2, [r3, #36]	; 0x24
     if(HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003e80:	4884      	ldr	r0, [pc, #528]	; (8004094 <main+0x304>)
 8003e82:	f7fd ff55 	bl	8001d30 <HAL_TIM_Encoder_Init>
 8003e86:	b100      	cbz	r0, 8003e8a <main+0xfa>
 8003e88:	e7fe      	b.n	8003e88 <main+0xf8>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8003e8a:	213c      	movs	r1, #60	; 0x3c
 8003e8c:	4881      	ldr	r0, [pc, #516]	; (8004094 <main+0x304>)
 8003e8e:	f7fd fdc2 	bl	8001a16 <HAL_TIM_Encoder_Start>
  TIM2->CNT=30000;
 8003e92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003e96:	f247 5230 	movw	r2, #30000	; 0x7530
  HAL_UART_Receive_DMA(&huart2, (uint8_t *)Rxbuf_opneMV,11);
 8003e9a:	497f      	ldr	r1, [pc, #508]	; (8004098 <main+0x308>)
 8003e9c:	487f      	ldr	r0, [pc, #508]	; (800409c <main+0x30c>)
  TIM2->CNT=30000;
 8003e9e:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_UART_Receive_DMA(&huart2, (uint8_t *)Rxbuf_opneMV,11);
 8003ea0:	220b      	movs	r2, #11
 8003ea2:	f7fe f9fb 	bl	800229c <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA(&huart3, (uint8_t *)Rxbuf_Ultrasonic,11);
 8003ea6:	220b      	movs	r2, #11
 8003ea8:	497d      	ldr	r1, [pc, #500]	; (80040a0 <main+0x310>)
 8003eaa:	487e      	ldr	r0, [pc, #504]	; (80040a4 <main+0x314>)
 8003eac:	f7fe f9f6 	bl	800229c <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA(&huart4, (uint8_t *)Rxbuf_IR,5);
 8003eb0:	2205      	movs	r2, #5
 8003eb2:	497d      	ldr	r1, [pc, #500]	; (80040a8 <main+0x318>)
 8003eb4:	487d      	ldr	r0, [pc, #500]	; (80040ac <main+0x31c>)
 8003eb6:	f7fe f9f1 	bl	800229c <HAL_UART_Receive_DMA>
  if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_12)==1){
 8003eba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ebe:	487c      	ldr	r0, [pc, #496]	; (80040b0 <main+0x320>)
 8003ec0:	f7fc fcf4 	bl	80008ac <HAL_GPIO_ReadPin>
 8003ec4:	2801      	cmp	r0, #1
 8003ec6:	d154      	bne.n	8003f72 <main+0x1e2>
  beep(3,50,50);
 8003ec8:	2232      	movs	r2, #50	; 0x32
 8003eca:	2003      	movs	r0, #3
 8003ecc:	4611      	mov	r1, r2
 8003ece:	f7fe fef1 	bl	8002cb4 <beep>
  MX_IWDG_Init();
 8003ed2:	f7ff f929 	bl	8003128 <MX_IWDG_Init>
  DFPlayer_init(&huart8);
 8003ed6:	4877      	ldr	r0, [pc, #476]	; (80040b4 <main+0x324>)
 8003ed8:	f7fe fcee 	bl	80028b8 <DFPlayer_init>
  HAL_Delay(500);
 8003edc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003ee0:	f7fc f9de 	bl	80002a0 <HAL_Delay>
  HAL_IWDG_Refresh(&hiwdg);
 8003ee4:	4874      	ldr	r0, [pc, #464]	; (80040b8 <main+0x328>)
 8003ee6:	f7fd f814 	bl	8000f12 <HAL_IWDG_Refresh>
  DFPlayer_setvolume(0x10);
 8003eea:	2010      	movs	r0, #16
 8003eec:	f7fe fcea 	bl	80028c4 <DFPlayer_setvolume>
  HAL_Delay(200);
 8003ef0:	20c8      	movs	r0, #200	; 0xc8
 8003ef2:	f7fc f9d5 	bl	80002a0 <HAL_Delay>
  DFPlayer_playmp3(3);
 8003ef6:	2003      	movs	r0, #3
 8003ef8:	f7fe fd06 	bl	8002908 <DFPlayer_playmp3>
  HAL_IWDG_Refresh(&hiwdg);
 8003efc:	486e      	ldr	r0, [pc, #440]	; (80040b8 <main+0x328>)
 8003efe:	f7fd f808 	bl	8000f12 <HAL_IWDG_Refresh>
		mode=7-(TIM3->CNT);
 8003f02:	4f6e      	ldr	r7, [pc, #440]	; (80040bc <main+0x32c>)
  HOUI_def=JY901_def_set();
 8003f04:	f001 fab8 	bl	8005478 <JY901_def_set>
  linetemp=0;
 8003f08:	2200      	movs	r2, #0
 8003f0a:	4b6d      	ldr	r3, [pc, #436]	; (80040c0 <main+0x330>)
 8003f0c:	46b8      	mov	r8, r7
  HOUI_def=JY901_def_set();
 8003f0e:	4e6d      	ldr	r6, [pc, #436]	; (80040c4 <main+0x334>)
  linetemp=0;
 8003f10:	701a      	strb	r2, [r3, #0]
  place[0]=3;
 8003f12:	2203      	movs	r2, #3
 8003f14:	4b6c      	ldr	r3, [pc, #432]	; (80040c8 <main+0x338>)
	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8003f16:	4c66      	ldr	r4, [pc, #408]	; (80040b0 <main+0x320>)
  HOUI_def=JY901_def_set();
 8003f18:	8030      	strh	r0, [r6, #0]
  place[0]=3;
 8003f1a:	701a      	strb	r2, [r3, #0]
  place[1]=3;
 8003f1c:	705a      	strb	r2, [r3, #1]
	  HAL_IWDG_Refresh(&hiwdg);
 8003f1e:	4866      	ldr	r0, [pc, #408]	; (80040b8 <main+0x328>)
 8003f20:	f7fc fff7 	bl	8000f12 <HAL_IWDG_Refresh>
	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8003f24:	2101      	movs	r1, #1
 8003f26:	4620      	mov	r0, r4
	  if(mode!=modetemp){
 8003f28:	4d68      	ldr	r5, [pc, #416]	; (80040cc <main+0x33c>)
	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8003f2a:	f7fc fcca 	bl	80008c2 <HAL_GPIO_TogglePin>
		dataprintf();
 8003f2e:	f7ff fe27 	bl	8003b80 <dataprintf>
		delayUs(100);
 8003f32:	2064      	movs	r0, #100	; 0x64
 8003f34:	f000 fa9c 	bl	8004470 <delayUs>
		mode=7-(TIM3->CNT);
 8003f38:	4b55      	ldr	r3, [pc, #340]	; (8004090 <main+0x300>)
	  if(mode!=modetemp){
 8003f3a:	782a      	ldrb	r2, [r5, #0]
		mode=7-(TIM3->CNT);
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f3e:	f1c3 0307 	rsb	r3, r3, #7
 8003f42:	b2db      	uxtb	r3, r3
	  if(mode!=modetemp){
 8003f44:	429a      	cmp	r2, r3
		mode=7-(TIM3->CNT);
 8003f46:	703b      	strb	r3, [r7, #0]
	  if(mode!=modetemp){
 8003f48:	d004      	beq.n	8003f54 <main+0x1c4>
		  beep(1,5,5);
 8003f4a:	2205      	movs	r2, #5
 8003f4c:	2001      	movs	r0, #1
 8003f4e:	4611      	mov	r1, r2
 8003f50:	f7fe feb0 	bl	8002cb4 <beep>
		modetemp=mode;
 8003f54:	f898 3000 	ldrb.w	r3, [r8]
 8003f58:	702b      	strb	r3, [r5, #0]
		switch (mode) {
 8003f5a:	2b07      	cmp	r3, #7
 8003f5c:	d8df      	bhi.n	8003f1e <main+0x18e>
 8003f5e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003f62:	000e      	.short	0x000e
 8003f64:	00bb0050 	.word	0x00bb0050
 8003f68:	015d010d 	.word	0x015d010d
 8003f6c:	01fb01b2 	.word	0x01fb01b2
 8003f70:	023b      	.short	0x023b
	  beep(10,30,30);
 8003f72:	221e      	movs	r2, #30
 8003f74:	200a      	movs	r0, #10
 8003f76:	4611      	mov	r1, r2
 8003f78:	f7fe fe9c 	bl	8002cb4 <beep>
 8003f7c:	e7ab      	b.n	8003ed6 <main+0x146>
				motor_move(0,0,0);
 8003f7e:	2200      	movs	r2, #0
 8003f80:	4611      	mov	r1, r2
 8003f82:	4610      	mov	r0, r2
 8003f84:	f000 fb38 	bl	80045f8 <motor_move>
				light(1000,0,1000);
 8003f88:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003f8c:	2100      	movs	r1, #0
 8003f8e:	4610      	mov	r0, r2
 8003f90:	f7fe fd02 	bl	8002998 <light>
				if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15)==1){
 8003f94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f98:	484d      	ldr	r0, [pc, #308]	; (80040d0 <main+0x340>)
 8003f9a:	f7fc fc87 	bl	80008ac <HAL_GPIO_ReadPin>
 8003f9e:	2801      	cmp	r0, #1
 8003fa0:	4605      	mov	r5, r0
 8003fa2:	d1bc      	bne.n	8003f1e <main+0x18e>
					motor_move(0,0,0);
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	4611      	mov	r1, r2
 8003fa8:	4610      	mov	r0, r2
 8003faa:	f000 fb25 	bl	80045f8 <motor_move>
					DFPlayer_playmp3(11);
 8003fae:	200b      	movs	r0, #11
 8003fb0:	f7fe fcaa 	bl	8002908 <DFPlayer_playmp3>
					HOUI_calibration(2000,1);
 8003fb4:	4629      	mov	r1, r5
 8003fb6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003fba:	f001 f9e1 	bl	8005380 <HOUI_calibration>
					motor_move(200,0,200);
 8003fbe:	22c8      	movs	r2, #200	; 0xc8
 8003fc0:	2100      	movs	r1, #0
 8003fc2:	4610      	mov	r0, r2
 8003fc4:	f000 fb18 	bl	80045f8 <motor_move>
					HOUI_calibration(24900,2);
 8003fc8:	2102      	movs	r1, #2
 8003fca:	f246 1044 	movw	r0, #24900	; 0x6144
 8003fce:	f001 f9d7 	bl	8005380 <HOUI_calibration>
					HOUI_calibration(100,3);
 8003fd2:	2103      	movs	r1, #3
 8003fd4:	2064      	movs	r0, #100	; 0x64
 8003fd6:	f001 f9d3 	bl	8005380 <HOUI_calibration>
					motor_move(0,0,0);
 8003fda:	2200      	movs	r2, #0
 8003fdc:	4611      	mov	r1, r2
 8003fde:	4610      	mov	r0, r2
 8003fe0:	f000 fb0a 	bl	80045f8 <motor_move>
					HOUI_calibration(100,4);
 8003fe4:	2104      	movs	r1, #4
 8003fe6:	2064      	movs	r0, #100	; 0x64
 8003fe8:	f001 f9ca 	bl	8005380 <HOUI_calibration>
					DFPlayer_stopmp3();
 8003fec:	f7fe fcb0 	bl	8002950 <DFPlayer_stopmp3>
					beep(2,100,100);
 8003ff0:	2264      	movs	r2, #100	; 0x64
 8003ff2:	2002      	movs	r0, #2
 8003ff4:	4611      	mov	r1, r2
 8003ff6:	f7fe fe5d 	bl	8002cb4 <beep>
						HAL_IWDG_Refresh(&hiwdg);
 8003ffa:	482f      	ldr	r0, [pc, #188]	; (80040b8 <main+0x328>)
 8003ffc:	f7fc ff89 	bl	8000f12 <HAL_IWDG_Refresh>
 8004000:	e78d      	b.n	8003f1e <main+0x18e>
				motor_move(0,0,0);
 8004002:	2200      	movs	r2, #0
 8004004:	4611      	mov	r1, r2
 8004006:	4610      	mov	r0, r2
 8004008:	f000 faf6 	bl	80045f8 <motor_move>
				light(1000,0,0);
 800400c:	2200      	movs	r2, #0
 800400e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004012:	4611      	mov	r1, r2
 8004014:	f7fe fcc0 	bl	8002998 <light>
				if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15)==1){
 8004018:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800401c:	482c      	ldr	r0, [pc, #176]	; (80040d0 <main+0x340>)
 800401e:	f7fc fc45 	bl	80008ac <HAL_GPIO_ReadPin>
 8004022:	2801      	cmp	r0, #1
 8004024:	4605      	mov	r5, r0
 8004026:	f47f af7a 	bne.w	8003f1e <main+0x18e>
					DFPlayer_playmp3(4);
 800402a:	2004      	movs	r0, #4
 800402c:	f7fe fc6c 	bl	8002908 <DFPlayer_playmp3>
					HAL_Delay(500);
 8004030:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004034:	f7fc f934 	bl	80002a0 <HAL_Delay>
					HAL_IWDG_Refresh(&hiwdg);
 8004038:	481f      	ldr	r0, [pc, #124]	; (80040b8 <main+0x328>)
 800403a:	f7fc ff6a 	bl	8000f12 <HAL_IWDG_Refresh>
					beep(1,10,100);
 800403e:	2264      	movs	r2, #100	; 0x64
 8004040:	210a      	movs	r1, #10
 8004042:	4628      	mov	r0, r5
 8004044:	f7fe fe36 	bl	8002cb4 <beep>
					HAL_GPIO_WritePin(GPIOE,GPIO_PIN_15,1);
 8004048:	462a      	mov	r2, r5
 800404a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800404e:	4821      	ldr	r0, [pc, #132]	; (80040d4 <main+0x344>)
 8004050:	f7fc fc32 	bl	80008b8 <HAL_GPIO_WritePin>
					HAL_Delay(40);
 8004054:	2028      	movs	r0, #40	; 0x28
 8004056:	f7fc f923 	bl	80002a0 <HAL_Delay>
					HAL_GPIO_WritePin(GPIOE,GPIO_PIN_15,0);
 800405a:	2200      	movs	r2, #0
 800405c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004060:	481c      	ldr	r0, [pc, #112]	; (80040d4 <main+0x344>)
 8004062:	f7fc fc29 	bl	80008b8 <HAL_GPIO_WritePin>
					HAL_Delay(30);
 8004066:	201e      	movs	r0, #30
 8004068:	f7fc f91a 	bl	80002a0 <HAL_Delay>
				     TIM3->CNT=6;
 800406c:	2206      	movs	r2, #6
 800406e:	4b08      	ldr	r3, [pc, #32]	; (8004090 <main+0x300>)
					  TIM2->CNT=30000;
 8004070:	625a      	str	r2, [r3, #36]	; 0x24
 8004072:	e754      	b.n	8003f1e <main+0x18e>
 8004074:	e000ed00 	.word	0xe000ed00
 8004078:	200005ec 	.word	0x200005ec
 800407c:	08006355 	.word	0x08006355
 8004080:	20000820 	.word	0x20000820
 8004084:	2000024c 	.word	0x2000024c
 8004088:	200002f4 	.word	0x200002f4
 800408c:	2000035c 	.word	0x2000035c
 8004090:	40000400 	.word	0x40000400
 8004094:	2000041c 	.word	0x2000041c
 8004098:	20000120 	.word	0x20000120
 800409c:	200007ac 	.word	0x200007ac
 80040a0:	2000016e 	.word	0x2000016e
 80040a4:	2000057c 	.word	0x2000057c
 80040a8:	20000168 	.word	0x20000168
 80040ac:	2000073c 	.word	0x2000073c
 80040b0:	40020400 	.word	0x40020400
 80040b4:	2000065c 	.word	0x2000065c
 80040b8:	200002e4 	.word	0x200002e4
 80040bc:	2000016d 	.word	0x2000016d
 80040c0:	200001fa 	.word	0x200001fa
 80040c4:	2000010c 	.word	0x2000010c
 80040c8:	200001e2 	.word	0x200001e2
 80040cc:	20000000 	.word	0x20000000
 80040d0:	40020c00 	.word	0x40020c00
 80040d4:	40021000 	.word	0x40021000
				light(0,1000,1000);
 80040d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80040dc:	2000      	movs	r0, #0
 80040de:	4611      	mov	r1, r2
 80040e0:	f7fe fc5a 	bl	8002998 <light>
				motor_move(0,0,0);
 80040e4:	2200      	movs	r2, #0
 80040e6:	4611      	mov	r1, r2
 80040e8:	4610      	mov	r0, r2
 80040ea:	f000 fa85 	bl	80045f8 <motor_move>
				if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15)==1){
 80040ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80040f2:	48cb      	ldr	r0, [pc, #812]	; (8004420 <main+0x690>)
 80040f4:	f7fc fbda 	bl	80008ac <HAL_GPIO_ReadPin>
 80040f8:	2801      	cmp	r0, #1
 80040fa:	f47f af10 	bne.w	8003f1e <main+0x18e>
					HAL_TIM_Base_Start_IT(&htim6);
 80040fe:	48c9      	ldr	r0, [pc, #804]	; (8004424 <main+0x694>)
 8004100:	f7fd fc68 	bl	80019d4 <HAL_TIM_Base_Start_IT>
					light(1000,1000,1000);
 8004104:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
						HAL_IWDG_Refresh(&hiwdg);
 8004108:	f8df 931c 	ldr.w	r9, [pc, #796]	; 8004428 <main+0x698>
					light(1000,1000,1000);
 800410c:	4610      	mov	r0, r2
 800410e:	4611      	mov	r1, r2
 8004110:	f7fe fc42 	bl	8002998 <light>
					DFPlayer_playmp3(6);
 8004114:	2006      	movs	r0, #6
 8004116:	f7fe fbf7 	bl	8002908 <DFPlayer_playmp3>
					while(make_end_flug()){
 800411a:	f001 fc5b 	bl	80059d4 <make_end_flug>
 800411e:	4605      	mov	r5, r0
 8004120:	b9f0      	cbnz	r0, 8004160 <main+0x3d0>
					HAL_TIM_Base_Stop_IT(&htim6);
 8004122:	48c0      	ldr	r0, [pc, #768]	; (8004424 <main+0x694>)
 8004124:	f7fd fc61 	bl	80019ea <HAL_TIM_Base_Stop_IT>
					motor_move(0,0,0);
 8004128:	462a      	mov	r2, r5
 800412a:	4629      	mov	r1, r5
 800412c:	4628      	mov	r0, r5
 800412e:	f000 fa63 	bl	80045f8 <motor_move>
					light(0,1000,1000);
 8004132:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004136:	4628      	mov	r0, r5
 8004138:	4611      	mov	r1, r2
 800413a:	f7fe fc2d 	bl	8002998 <light>
					DFPlayer_playmp3(5);
 800413e:	2005      	movs	r0, #5
 8004140:	f7fe fbe2 	bl	8002908 <DFPlayer_playmp3>
					HAL_Delay(1500);
 8004144:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8004148:	f7fc f8aa 	bl	80002a0 <HAL_Delay>
					DFPlayer_stopmp3();
 800414c:	f7fe fc00 	bl	8002950 <DFPlayer_stopmp3>
					HAL_IWDG_Refresh(&hiwdg);
 8004150:	48b5      	ldr	r0, [pc, #724]	; (8004428 <main+0x698>)
 8004152:	f7fc fede 	bl	8000f12 <HAL_IWDG_Refresh>
					  TIM2->CNT=30000;
 8004156:	f247 5230 	movw	r2, #30000	; 0x7530
 800415a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800415e:	e787      	b.n	8004070 <main+0x2e0>
					    HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8004160:	2101      	movs	r1, #1
 8004162:	4620      	mov	r0, r4
 8004164:	f7fc fbad 	bl	80008c2 <HAL_GPIO_TogglePin>
						HAL_IWDG_Refresh(&hiwdg);
 8004168:	4648      	mov	r0, r9
 800416a:	f7fc fed2 	bl	8000f12 <HAL_IWDG_Refresh>
						HOUI_Correction();
 800416e:	f001 f83f 	bl	80051f0 <HOUI_Correction>
						orange_ball_normal_field();
 8004172:	f7ff fdcf 	bl	8003d14 <orange_ball_normal_field>
						dataprintf();
 8004176:	f7ff fd03 	bl	8003b80 <dataprintf>
 800417a:	e7ce      	b.n	800411a <main+0x38a>
				light(1000,1000,0);
 800417c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004180:	2200      	movs	r2, #0
 8004182:	4608      	mov	r0, r1
 8004184:	f7fe fc08 	bl	8002998 <light>
				motor_move(0,0,0);
 8004188:	2200      	movs	r2, #0
 800418a:	4611      	mov	r1, r2
 800418c:	4610      	mov	r0, r2
 800418e:	f000 fa33 	bl	80045f8 <motor_move>
				if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15)==1){
 8004192:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004196:	48a2      	ldr	r0, [pc, #648]	; (8004420 <main+0x690>)
 8004198:	f7fc fb88 	bl	80008ac <HAL_GPIO_ReadPin>
 800419c:	2801      	cmp	r0, #1
 800419e:	f47f aebe 	bne.w	8003f1e <main+0x18e>
					light(1000,1000,1000);
 80041a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80041a6:	4611      	mov	r1, r2
 80041a8:	4610      	mov	r0, r2
 80041aa:	f7fe fbf5 	bl	8002998 <light>
					  HAL_TIM_Base_Start_IT(&htim6);
 80041ae:	489d      	ldr	r0, [pc, #628]	; (8004424 <main+0x694>)
 80041b0:	f7fd fc10 	bl	80019d4 <HAL_TIM_Base_Start_IT>
					if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15)==1){
 80041b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80041b8:	4899      	ldr	r0, [pc, #612]	; (8004420 <main+0x690>)
 80041ba:	f7fc fb77 	bl	80008ac <HAL_GPIO_ReadPin>
 80041be:	2801      	cmp	r0, #1
 80041c0:	f47f aead 	bne.w	8003f1e <main+0x18e>
						light(1000,1000,1000);
 80041c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
							HAL_IWDG_Refresh(&hiwdg);
 80041c8:	f8df 925c 	ldr.w	r9, [pc, #604]	; 8004428 <main+0x698>
						light(1000,1000,1000);
 80041cc:	4610      	mov	r0, r2
 80041ce:	4611      	mov	r1, r2
 80041d0:	f7fe fbe2 	bl	8002998 <light>
						DFPlayer_playmp3(6);
 80041d4:	2006      	movs	r0, #6
 80041d6:	f7fe fb97 	bl	8002908 <DFPlayer_playmp3>
						while(make_end_flug()){
 80041da:	f001 fbfb 	bl	80059d4 <make_end_flug>
 80041de:	4605      	mov	r5, r0
 80041e0:	b970      	cbnz	r0, 8004200 <main+0x470>
						HAL_TIM_Base_Stop_IT(&htim6);
 80041e2:	4890      	ldr	r0, [pc, #576]	; (8004424 <main+0x694>)
 80041e4:	f7fd fc01 	bl	80019ea <HAL_TIM_Base_Stop_IT>
						light(1000,1000,0);
 80041e8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80041ec:	462a      	mov	r2, r5
 80041ee:	4608      	mov	r0, r1
 80041f0:	f7fe fbd2 	bl	8002998 <light>
						motor_move(0,0,0);
 80041f4:	462a      	mov	r2, r5
 80041f6:	4629      	mov	r1, r5
 80041f8:	4628      	mov	r0, r5
 80041fa:	f000 f9fd 	bl	80045f8 <motor_move>
 80041fe:	e79e      	b.n	800413e <main+0x3ae>
							HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8004200:	2101      	movs	r1, #1
 8004202:	4620      	mov	r0, r4
 8004204:	f7fc fb5d 	bl	80008c2 <HAL_GPIO_TogglePin>
							HAL_IWDG_Refresh(&hiwdg);
 8004208:	4648      	mov	r0, r9
 800420a:	f7fc fe82 	bl	8000f12 <HAL_IWDG_Refresh>
							HOUI_Correction();
 800420e:	f000 ffef 	bl	80051f0 <HOUI_Correction>
							IR_ball_normal_field();
 8004212:	f7ff fc85 	bl	8003b20 <IR_ball_normal_field>
							dataprintf();
 8004216:	f7ff fcb3 	bl	8003b80 <dataprintf>
 800421a:	e7de      	b.n	80041da <main+0x44a>
				light(0,1000,0);
 800421c:	2200      	movs	r2, #0
 800421e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004222:	4610      	mov	r0, r2
 8004224:	f7fe fbb8 	bl	8002998 <light>
				motor_move(0,0,0);
 8004228:	2200      	movs	r2, #0
 800422a:	4611      	mov	r1, r2
 800422c:	4610      	mov	r0, r2
 800422e:	f000 f9e3 	bl	80045f8 <motor_move>
				if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15)==1){
 8004232:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004236:	487a      	ldr	r0, [pc, #488]	; (8004420 <main+0x690>)
 8004238:	f7fc fb38 	bl	80008ac <HAL_GPIO_ReadPin>
 800423c:	2801      	cmp	r0, #1
 800423e:	f47f ae6e 	bne.w	8003f1e <main+0x18e>
					light(1000,1000,1000);
 8004242:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004246:	4611      	mov	r1, r2
 8004248:	4610      	mov	r0, r2
 800424a:	f7fe fba5 	bl	8002998 <light>
					  HAL_TIM_Base_Start_IT(&htim6);
 800424e:	4875      	ldr	r0, [pc, #468]	; (8004424 <main+0x694>)
 8004250:	f7fd fbc0 	bl	80019d4 <HAL_TIM_Base_Start_IT>
					if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15)==1){
 8004254:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004258:	4871      	ldr	r0, [pc, #452]	; (8004420 <main+0x690>)
 800425a:	f7fc fb27 	bl	80008ac <HAL_GPIO_ReadPin>
 800425e:	2801      	cmp	r0, #1
 8004260:	f47f ae5d 	bne.w	8003f1e <main+0x18e>
						light(1000,1000,1000);
 8004264:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
							HAL_IWDG_Refresh(&hiwdg);
 8004268:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 8004428 <main+0x698>
						light(1000,1000,1000);
 800426c:	4610      	mov	r0, r2
 800426e:	4611      	mov	r1, r2
 8004270:	f7fe fb92 	bl	8002998 <light>
						DFPlayer_playmp3(6);
 8004274:	2006      	movs	r0, #6
 8004276:	f7fe fb47 	bl	8002908 <DFPlayer_playmp3>
						while(make_end_flug()){
 800427a:	f001 fbab 	bl	80059d4 <make_end_flug>
 800427e:	4605      	mov	r5, r0
 8004280:	b9b8      	cbnz	r0, 80042b2 <main+0x522>
						HAL_TIM_Base_Stop_IT(&htim6);
 8004282:	4868      	ldr	r0, [pc, #416]	; (8004424 <main+0x694>)
 8004284:	f7fd fbb1 	bl	80019ea <HAL_TIM_Base_Stop_IT>
						light(0,1000,0);
 8004288:	462a      	mov	r2, r5
 800428a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
						light(0,0,1000);
 800428e:	4628      	mov	r0, r5
						light(0,0,0);
 8004290:	f7fe fb82 	bl	8002998 <light>
						motor_move(0,0,0);
 8004294:	462a      	mov	r2, r5
 8004296:	4629      	mov	r1, r5
 8004298:	4628      	mov	r0, r5
 800429a:	f000 f9ad 	bl	80045f8 <motor_move>
						DFPlayer_playmp3(5);
 800429e:	2005      	movs	r0, #5
 80042a0:	f7fe fb32 	bl	8002908 <DFPlayer_playmp3>
						HAL_Delay(1500);
 80042a4:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80042a8:	f7fb fffa 	bl	80002a0 <HAL_Delay>
						DFPlayer_stopmp3();
 80042ac:	f7fe fb50 	bl	8002950 <DFPlayer_stopmp3>
 80042b0:	e6a3      	b.n	8003ffa <main+0x26a>
							HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 80042b2:	2101      	movs	r1, #1
 80042b4:	4620      	mov	r0, r4
 80042b6:	f7fc fb04 	bl	80008c2 <HAL_GPIO_TogglePin>
							HAL_IWDG_Refresh(&hiwdg);
 80042ba:	4648      	mov	r0, r9
 80042bc:	f7fc fe29 	bl	8000f12 <HAL_IWDG_Refresh>
							HOUI_Correction();
 80042c0:	f000 ff96 	bl	80051f0 <HOUI_Correction>
 80042c4:	e7d9      	b.n	800427a <main+0x4ea>
				light(0,0,1000);
 80042c6:	2100      	movs	r1, #0
 80042c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042cc:	4608      	mov	r0, r1
 80042ce:	f7fe fb63 	bl	8002998 <light>
				motor_move(0,0,0);
 80042d2:	2200      	movs	r2, #0
 80042d4:	4611      	mov	r1, r2
 80042d6:	4610      	mov	r0, r2
 80042d8:	f000 f98e 	bl	80045f8 <motor_move>
				if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15)==1){
 80042dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80042e0:	484f      	ldr	r0, [pc, #316]	; (8004420 <main+0x690>)
 80042e2:	f7fc fae3 	bl	80008ac <HAL_GPIO_ReadPin>
 80042e6:	2801      	cmp	r0, #1
 80042e8:	f47f ae19 	bne.w	8003f1e <main+0x18e>
					light(1000,1000,1000);
 80042ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042f0:	4611      	mov	r1, r2
 80042f2:	4610      	mov	r0, r2
 80042f4:	f7fe fb50 	bl	8002998 <light>
					  HAL_TIM_Base_Start_IT(&htim6);
 80042f8:	484a      	ldr	r0, [pc, #296]	; (8004424 <main+0x694>)
 80042fa:	f7fd fb6b 	bl	80019d4 <HAL_TIM_Base_Start_IT>
					if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15)==1){
 80042fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004302:	4847      	ldr	r0, [pc, #284]	; (8004420 <main+0x690>)
 8004304:	f7fc fad2 	bl	80008ac <HAL_GPIO_ReadPin>
 8004308:	2801      	cmp	r0, #1
 800430a:	f47f ae08 	bne.w	8003f1e <main+0x18e>
						light(1000,1000,1000);
 800430e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
							HAL_IWDG_Refresh(&hiwdg);
 8004312:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8004428 <main+0x698>
						light(1000,1000,1000);
 8004316:	4610      	mov	r0, r2
 8004318:	4611      	mov	r1, r2
 800431a:	f7fe fb3d 	bl	8002998 <light>
						DFPlayer_playmp3(6);
 800431e:	2006      	movs	r0, #6
 8004320:	f7fe faf2 	bl	8002908 <DFPlayer_playmp3>
						while(make_end_flug()){
 8004324:	f001 fb56 	bl	80059d4 <make_end_flug>
 8004328:	4605      	mov	r5, r0
 800432a:	b958      	cbnz	r0, 8004344 <main+0x5b4>
						  TIM2->CNT=30000;
 800432c:	f247 5230 	movw	r2, #30000	; 0x7530
 8004330:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
						HAL_TIM_Base_Stop_IT(&htim6);
 8004334:	483b      	ldr	r0, [pc, #236]	; (8004424 <main+0x694>)
						  TIM2->CNT=30000;
 8004336:	625a      	str	r2, [r3, #36]	; 0x24
						HAL_TIM_Base_Stop_IT(&htim6);
 8004338:	f7fd fb57 	bl	80019ea <HAL_TIM_Base_Stop_IT>
						light(0,0,1000);
 800433c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004340:	4629      	mov	r1, r5
 8004342:	e7a4      	b.n	800428e <main+0x4fe>
							HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8004344:	2101      	movs	r1, #1
 8004346:	4620      	mov	r0, r4
 8004348:	f7fc fabb 	bl	80008c2 <HAL_GPIO_TogglePin>
							HAL_IWDG_Refresh(&hiwdg);
 800434c:	4648      	mov	r0, r9
 800434e:	f7fc fde0 	bl	8000f12 <HAL_IWDG_Refresh>
							HOUI_Correction();
 8004352:	f000 ff4d 	bl	80051f0 <HOUI_Correction>
 8004356:	e7e5      	b.n	8004324 <main+0x594>
				light(0,0,0);
 8004358:	2200      	movs	r2, #0
 800435a:	4611      	mov	r1, r2
 800435c:	4610      	mov	r0, r2
 800435e:	f7fe fb1b 	bl	8002998 <light>
				motor_move(0,0,0);
 8004362:	2200      	movs	r2, #0
 8004364:	4611      	mov	r1, r2
 8004366:	4610      	mov	r0, r2
 8004368:	f000 f946 	bl	80045f8 <motor_move>
				if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15)==1){
 800436c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004370:	482b      	ldr	r0, [pc, #172]	; (8004420 <main+0x690>)
 8004372:	f7fc fa9b 	bl	80008ac <HAL_GPIO_ReadPin>
 8004376:	2801      	cmp	r0, #1
 8004378:	f47f add1 	bne.w	8003f1e <main+0x18e>
					light(1000,1000,1000);
 800437c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004380:	4611      	mov	r1, r2
 8004382:	4610      	mov	r0, r2
 8004384:	f7fe fb08 	bl	8002998 <light>
					if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15)==1){
 8004388:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800438c:	4824      	ldr	r0, [pc, #144]	; (8004420 <main+0x690>)
 800438e:	f7fc fa8d 	bl	80008ac <HAL_GPIO_ReadPin>
 8004392:	2801      	cmp	r0, #1
 8004394:	f47f adc3 	bne.w	8003f1e <main+0x18e>
						light(1000,1000,1000);
 8004398:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
							HAL_IWDG_Refresh(&hiwdg);
 800439c:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8004428 <main+0x698>
						    if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_3)==1){
 80043a0:	f8df a088 	ldr.w	sl, [pc, #136]	; 800442c <main+0x69c>
						light(1000,1000,1000);
 80043a4:	4610      	mov	r0, r2
 80043a6:	4611      	mov	r1, r2
 80043a8:	f7fe faf6 	bl	8002998 <light>
						DFPlayer_playmp3(6);
 80043ac:	2006      	movs	r0, #6
 80043ae:	f7fe faab 	bl	8002908 <DFPlayer_playmp3>
						while(make_end_flug()){
 80043b2:	f001 fb0f 	bl	80059d4 <make_end_flug>
 80043b6:	4605      	mov	r5, r0
 80043b8:	b910      	cbnz	r0, 80043c0 <main+0x630>
						light(0,0,0);
 80043ba:	4602      	mov	r2, r0
 80043bc:	4601      	mov	r1, r0
 80043be:	e767      	b.n	8004290 <main+0x500>
							HAL_IWDG_Refresh(&hiwdg);
 80043c0:	4648      	mov	r0, r9
 80043c2:	f7fc fda6 	bl	8000f12 <HAL_IWDG_Refresh>
						    if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_3)==1){
 80043c6:	2108      	movs	r1, #8
 80043c8:	4650      	mov	r0, sl
 80043ca:	f7fc fa6f 	bl	80008ac <HAL_GPIO_ReadPin>
 80043ce:	2801      	cmp	r0, #1
 80043d0:	d1ef      	bne.n	80043b2 <main+0x622>
							kick();
 80043d2:	f7ff f869 	bl	80034a8 <kick>
 80043d6:	e7ec      	b.n	80043b2 <main+0x622>
				light(1000,1000,1000);
 80043d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80043dc:	4611      	mov	r1, r2
 80043de:	4610      	mov	r0, r2
 80043e0:	f7fe fada 	bl	8002998 <light>
				motor_move(0,0,0);
 80043e4:	2200      	movs	r2, #0
 80043e6:	4611      	mov	r1, r2
 80043e8:	4610      	mov	r0, r2
 80043ea:	f000 f905 	bl	80045f8 <motor_move>
				if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15)==1){
 80043ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80043f2:	480b      	ldr	r0, [pc, #44]	; (8004420 <main+0x690>)
 80043f4:	f7fc fa5a 	bl	80008ac <HAL_GPIO_ReadPin>
 80043f8:	2801      	cmp	r0, #1
 80043fa:	f47f ad90 	bne.w	8003f1e <main+0x18e>
					light(1000,1000,1000);
 80043fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004402:	4610      	mov	r0, r2
 8004404:	4611      	mov	r1, r2
 8004406:	f7fe fac7 	bl	8002998 <light>
					HAL_IWDG_Refresh(&hiwdg);
 800440a:	4807      	ldr	r0, [pc, #28]	; (8004428 <main+0x698>)
 800440c:	f7fc fd81 	bl	8000f12 <HAL_IWDG_Refresh>
					DFPlayer_playmp3(12);
 8004410:	200c      	movs	r0, #12
 8004412:	f7fe fa79 	bl	8002908 <DFPlayer_playmp3>
					HOUI_def=JY901_def_set();
 8004416:	f001 f82f 	bl	8005478 <JY901_def_set>
 800441a:	8030      	strh	r0, [r6, #0]
 800441c:	e57f      	b.n	8003f1e <main+0x18e>
 800441e:	bf00      	nop
 8004420:	40020c00 	.word	0x40020c00
 8004424:	2000039c 	.word	0x2000039c
 8004428:	200002e4 	.word	0x200002e4
 800442c:	40021000 	.word	0x40021000

08004430 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8004430:	e7fe      	b.n	8004430 <_Error_Handler>
	...

08004434 <getUs>:
 */
#include "microsectimer.h"



uint32_t getUs(void) {
 8004434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
uint32_t usTicks = HAL_RCC_GetSysClockFreq() / 1000000;
 8004436:	4c0c      	ldr	r4, [pc, #48]	; (8004468 <getUs+0x34>)
 8004438:	f7fc ff3e 	bl	80012b8 <HAL_RCC_GetSysClockFreq>
register uint32_t ms, cycle_cnt;
do {
ms = HAL_GetTick();
cycle_cnt = SysTick->VAL;
 800443c:	4f0b      	ldr	r7, [pc, #44]	; (800446c <getUs+0x38>)
uint32_t usTicks = HAL_RCC_GetSysClockFreq() / 1000000;
 800443e:	fbb0 f4f4 	udiv	r4, r0, r4
ms = HAL_GetTick();
 8004442:	f7fb ff27 	bl	8000294 <HAL_GetTick>
 8004446:	4605      	mov	r5, r0
cycle_cnt = SysTick->VAL;
 8004448:	68be      	ldr	r6, [r7, #8]
} while (ms != HAL_GetTick());
 800444a:	f7fb ff23 	bl	8000294 <HAL_GetTick>
 800444e:	4285      	cmp	r5, r0
 8004450:	d1f7      	bne.n	8004442 <getUs+0xe>
return (ms * 1000) + (usTicks * 1000 - cycle_cnt) / usTicks;
 8004452:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004456:	fb03 f004 	mul.w	r0, r3, r4
 800445a:	1b80      	subs	r0, r0, r6
 800445c:	fbb0 f0f4 	udiv	r0, r0, r4
}
 8004460:	fb03 0005 	mla	r0, r3, r5, r0
 8004464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004466:	bf00      	nop
 8004468:	000f4240 	.word	0x000f4240
 800446c:	e000e010 	.word	0xe000e010

08004470 <delayUs>:

void delayUs(uint16_t micros) {
 8004470:	b538      	push	{r3, r4, r5, lr}
 8004472:	4604      	mov	r4, r0
uint32_t start = getUs();
 8004474:	f7ff ffde 	bl	8004434 <getUs>
 8004478:	4605      	mov	r5, r0
while (getUs()-start < (uint32_t) micros) {
 800447a:	f7ff ffdb 	bl	8004434 <getUs>
 800447e:	1b40      	subs	r0, r0, r5
 8004480:	42a0      	cmp	r0, r4
 8004482:	d300      	bcc.n	8004486 <delayUs+0x16>
	asm("nop");
}
}
 8004484:	bd38      	pop	{r3, r4, r5, pc}
	asm("nop");
 8004486:	bf00      	nop
 8004488:	e7f7      	b.n	800447a <delayUs+0xa>
	...

0800448c <myAtan>:
	float index;
	int index_int;
	float index_dec;


	if (x<0) return -myAtan(-x);
 800448c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
{
 8004490:	b508      	push	{r3, lr}
	if (x<0) return -myAtan(-x);
 8004492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004496:	d506      	bpl.n	80044a6 <myAtan+0x1a>
 8004498:	eeb1 0a40 	vneg.f32	s0, s0
 800449c:	f7ff fff6 	bl	800448c <myAtan>
 80044a0:	eeb1 0a40 	vneg.f32	s0, s0
 80044a4:	bd08      	pop	{r3, pc}
	if (x == 0.0)   return 0.0;
 80044a6:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80044aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044ae:	d038      	beq.n	8004522 <myAtan+0x96>
 80044b0:	4a1d      	ldr	r2, [pc, #116]	; (8004528 <myAtan+0x9c>)
 80044b2:	2301      	movs	r3, #1
	for (i = 1; i<=BLOCK_NUM_ATAN; i++)
	{
		if (x <= atan_table_delimit_val[i])
 80044b4:	ecf2 7a01 	vldmia	r2!, {s15}
 80044b8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80044bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044c0:	d829      	bhi.n	8004516 <myAtan+0x8a>
		{
			index = DEBIDE_ONE_BLOCK_ATAN * (i - 1) + ((x - atan_table_delimit_val[i - 1]) / atan_table_width[i - 1]);
 80044c2:	3b01      	subs	r3, #1
 80044c4:	4919      	ldr	r1, [pc, #100]	; (800452c <myAtan+0xa0>)
 80044c6:	4a1a      	ldr	r2, [pc, #104]	; (8004530 <myAtan+0xa4>)
 80044c8:	0098      	lsls	r0, r3, #2
 80044ca:	4401      	add	r1, r0
 80044cc:	4402      	add	r2, r0
 80044ce:	edd1 7a00 	vldr	s15, [r1]
 80044d2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80044d6:	edd2 7a00 	vldr	s15, [r2]
 80044da:	2218      	movs	r2, #24
 80044dc:	ee80 7a27 	vdiv.f32	s14, s0, s15
 80044e0:	4353      	muls	r3, r2
 80044e2:	ee07 3a90 	vmov	s15, r3
			index_int = (int)index;
			index_dec = index - (float)index_int;
			return atan_table[index_int] + index_dec * ((atan_table[index_int + 1] - atan_table[index_int]));
 80044e6:	4b13      	ldr	r3, [pc, #76]	; (8004534 <myAtan+0xa8>)
			index = DEBIDE_ONE_BLOCK_ATAN * (i - 1) + ((x - atan_table_delimit_val[i - 1]) / atan_table_width[i - 1]);
 80044e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80044ec:	ee77 7a27 	vadd.f32	s15, s14, s15
			index_int = (int)index;
 80044f0:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80044f4:	ee17 2a10 	vmov	r2, s14
			index_dec = index - (float)index_int;
 80044f8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
			return atan_table[index_int] + index_dec * ((atan_table[index_int + 1] - atan_table[index_int]));
 80044fc:	eb03 0182 	add.w	r1, r3, r2, lsl #2
			index_dec = index - (float)index_int;
 8004500:	ee77 7ac7 	vsub.f32	s15, s15, s14
			return atan_table[index_int] + index_dec * ((atan_table[index_int + 1] - atan_table[index_int]));
 8004504:	ed91 0a00 	vldr	s0, [r1]
 8004508:	ed91 7a01 	vldr	s14, [r1, #4]
 800450c:	ee37 7a40 	vsub.f32	s14, s14, s0
 8004510:	eea7 0a87 	vfma.f32	s0, s15, s14
 8004514:	bd08      	pop	{r3, pc}
	for (i = 1; i<=BLOCK_NUM_ATAN; i++)
 8004516:	3301      	adds	r3, #1
 8004518:	2b1b      	cmp	r3, #27
 800451a:	d1cb      	bne.n	80044b4 <myAtan+0x28>
		}
	}
	return atan_table[TABLE_SIXE_ATAN-1];
 800451c:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8004538 <myAtan+0xac>
 8004520:	bd08      	pop	{r3, pc}
	if (x == 0.0)   return 0.0;
 8004522:	ed9f 0a06 	vldr	s0, [pc, #24]	; 800453c <myAtan+0xb0>

}
 8004526:	bd08      	pop	{r3, pc}
 8004528:	08007960 	.word	0x08007960
 800452c:	0800795c 	.word	0x0800795c
 8004530:	080079c8 	.word	0x080079c8
 8004534:	08006f98 	.word	0x08006f98
 8004538:	3fc90a23 	.word	0x3fc90a23
 800453c:	00000000 	.word	0x00000000

08004540 <myAtan2>:

float myAtan2(float y, float x)
{
	if (x >  0.0) return myAtan(y / x);
 8004540:	eef5 0ac0 	vcmpe.f32	s1, #0.0
{
 8004544:	b508      	push	{r3, lr}
	if (x >  0.0) return myAtan(y / x);
 8004546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800454a:	dd05      	ble.n	8004558 <myAtan2+0x18>
 800454c:	ee80 0a20 	vdiv.f32	s0, s0, s1
	if (y <  0.0 &&  x <  0.0) return myAtan(y / x) - 3.14159265f;
	if (y >  0.0 &&  x == 0.0) return 3.14159265f / 2.0;
	if (y <  0.0 &&  x == 0.0) return -3.14159265f / 2.0;
	if (y == 0.0 &&  x == 0.0) return 0.0;  //`.
	return 0.0;
}
 8004550:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	if (x >  0.0) return myAtan(y / x);
 8004554:	f7ff bf9a 	b.w	800448c <myAtan>
	if (y >= 0.0 &&  x <  0.0) return myAtan(y / x) + 3.14159265f;
 8004558:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800455c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004560:	db0d      	blt.n	800457e <myAtan2+0x3e>
 8004562:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 8004566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800456a:	d508      	bpl.n	800457e <myAtan2+0x3e>
 800456c:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8004570:	f7ff ff8c 	bl	800448c <myAtan>
 8004574:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80045e8 <myAtan2+0xa8>
 8004578:	ee30 0a27 	vadd.f32	s0, s0, s15
 800457c:	bd08      	pop	{r3, pc}
	if (y <  0.0 &&  x <  0.0) return myAtan(y / x) - 3.14159265f;
 800457e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8004582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004586:	d50d      	bpl.n	80045a4 <myAtan2+0x64>
 8004588:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 800458c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004590:	d518      	bpl.n	80045c4 <myAtan2+0x84>
 8004592:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8004596:	f7ff ff79 	bl	800448c <myAtan>
 800459a:	eddf 7a13 	vldr	s15, [pc, #76]	; 80045e8 <myAtan2+0xa8>
 800459e:	ee30 0a67 	vsub.f32	s0, s0, s15
 80045a2:	bd08      	pop	{r3, pc}
	if (y >  0.0 &&  x == 0.0) return 3.14159265f / 2.0;
 80045a4:	dd0b      	ble.n	80045be <myAtan2+0x7e>
	return 0.0;
 80045a6:	eef5 0a40 	vcmp.f32	s1, #0.0
 80045aa:	eddf 7a10 	vldr	s15, [pc, #64]	; 80045ec <myAtan2+0xac>
 80045ae:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80045f0 <myAtan2+0xb0>
 80045b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045b6:	bf18      	it	ne
 80045b8:	eeb0 0a67 	vmovne.f32	s0, s15
 80045bc:	bd08      	pop	{r3, pc}
 80045be:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 80045ec <myAtan2+0xac>
 80045c2:	bd08      	pop	{r3, pc}
	if (y >  0.0 &&  x == 0.0) return 3.14159265f / 2.0;
 80045c4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80045c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045cc:	dceb      	bgt.n	80045a6 <myAtan2+0x66>
	if (y <  0.0 &&  x == 0.0) return -3.14159265f / 2.0;
 80045ce:	eef5 0a40 	vcmp.f32	s1, #0.0
 80045d2:	eddf 7a08 	vldr	s15, [pc, #32]	; 80045f4 <myAtan2+0xb4>
 80045d6:	ed9f 0a05 	vldr	s0, [pc, #20]	; 80045ec <myAtan2+0xac>
 80045da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045de:	bf08      	it	eq
 80045e0:	eeb0 0a67 	vmoveq.f32	s0, s15
 80045e4:	bd08      	pop	{r3, pc}
 80045e6:	bf00      	nop
 80045e8:	40490fdb 	.word	0x40490fdb
 80045ec:	00000000 	.word	0x00000000
 80045f0:	3fc90fdb 	.word	0x3fc90fdb
 80045f4:	bfc90fdb 	.word	0xbfc90fdb

080045f8 <motor_move>:
 */


#include "omni_wheel.h"

void motor_move(uint8_t comand,uint16_t digree,uint16_t power){
 80045f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
				 150;]
				 200;E]
				 125;360x@C
				  */
	power=power;
		  switch(comand){
 80045fc:	2882      	cmp	r0, #130	; 0x82
void motor_move(uint8_t comand,uint16_t digree,uint16_t power){
 80045fe:	460c      	mov	r4, r1
 8004600:	ed2d 8b06 	vpush	{d8-d10}
 8004604:	b083      	sub	sp, #12
 8004606:	9201      	str	r2, [sp, #4]
		  switch(comand){
 8004608:	f000 8418 	beq.w	8004e3c <motor_move+0x844>
 800460c:	d80f      	bhi.n	800462e <motor_move+0x36>
 800460e:	287d      	cmp	r0, #125	; 0x7d
 8004610:	d020      	beq.n	8004654 <motor_move+0x5c>
				motor3(0,power);
				motor4(0,power);
		  break;

		  default:
				motor1(0,0);
 8004612:	2100      	movs	r1, #0
 8004614:	4608      	mov	r0, r1
 8004616:	f7fe f9e9 	bl	80029ec <motor1>
			    motor2(0,0);
 800461a:	2100      	movs	r1, #0
 800461c:	4608      	mov	r0, r1
 800461e:	f7fe fa43 	bl	8002aa8 <motor2>
			    motor3(0,0);
 8004622:	2100      	movs	r1, #0
 8004624:	4608      	mov	r0, r1
 8004626:	f7fe fa95 	bl	8002b54 <motor3>
			    motor4(0,0);
 800462a:	2100      	movs	r1, #0
 800462c:	e07e      	b.n	800472c <motor_move+0x134>
		  switch(comand){
 800462e:	2896      	cmp	r0, #150	; 0x96
 8004630:	f000 85b6 	beq.w	80051a0 <motor_move+0xba8>
 8004634:	28c8      	cmp	r0, #200	; 0xc8
 8004636:	d1ec      	bne.n	8004612 <motor_move+0x1a>
				motor1(power,0);
 8004638:	2100      	movs	r1, #0
 800463a:	9801      	ldr	r0, [sp, #4]
 800463c:	f7fe f9d6 	bl	80029ec <motor1>
				motor2(power,0);
 8004640:	2100      	movs	r1, #0
 8004642:	9801      	ldr	r0, [sp, #4]
 8004644:	f7fe fa30 	bl	8002aa8 <motor2>
				motor3(0,power);
 8004648:	9901      	ldr	r1, [sp, #4]
 800464a:	2000      	movs	r0, #0
 800464c:	f7fe fa82 	bl	8002b54 <motor3>
				motor4(0,power);
 8004650:	9901      	ldr	r1, [sp, #4]
 8004652:	e06b      	b.n	800472c <motor_move+0x134>
			  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)|| HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)
 8004654:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004658:	48cf      	ldr	r0, [pc, #828]	; (8004998 <motor_move+0x3a0>)
 800465a:	f7fc f927 	bl	80008ac <HAL_GPIO_ReadPin>
 800465e:	2800      	cmp	r0, #0
 8004660:	d06c      	beq.n	800473c <motor_move+0x144>
					  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)){
 8004662:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004666:	48cc      	ldr	r0, [pc, #816]	; (8004998 <motor_move+0x3a0>)
 8004668:	f7fc f920 	bl	80008ac <HAL_GPIO_ReadPin>
 800466c:	b198      	cbz	r0, 8004696 <motor_move+0x9e>
						motor1(1000,0);
 800466e:	2100      	movs	r1, #0
 8004670:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004674:	f7fe f9ba 	bl	80029ec <motor1>
						motor2(1000,0);
 8004678:	2100      	movs	r1, #0
 800467a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800467e:	f7fe fa13 	bl	8002aa8 <motor2>
						motor3(1000,0);
 8004682:	2100      	movs	r1, #0
 8004684:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004688:	f7fe fa64 	bl	8002b54 <motor3>
						motor4(1000,0);
 800468c:	2100      	movs	r1, #0
 800468e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004692:	f7fe fab5 	bl	8002c00 <motor4>
				  if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)){
 8004696:	2140      	movs	r1, #64	; 0x40
 8004698:	48c0      	ldr	r0, [pc, #768]	; (800499c <motor_move+0x3a4>)
 800469a:	f7fc f907 	bl	80008ac <HAL_GPIO_ReadPin>
 800469e:	b198      	cbz	r0, 80046c8 <motor_move+0xd0>
						motor1(0,1000);
 80046a0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80046a4:	2000      	movs	r0, #0
 80046a6:	f7fe f9a1 	bl	80029ec <motor1>
						motor2(1000,0);
 80046aa:	2100      	movs	r1, #0
 80046ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80046b0:	f7fe f9fa 	bl	8002aa8 <motor2>
						motor3(0,1000);
 80046b4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80046b8:	2000      	movs	r0, #0
 80046ba:	f7fe fa4b 	bl	8002b54 <motor3>
						motor4(1000,0);
 80046be:	2100      	movs	r1, #0
 80046c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80046c4:	f7fe fa9c 	bl	8002c00 <motor4>
				  if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_5)){
 80046c8:	2120      	movs	r1, #32
 80046ca:	48b4      	ldr	r0, [pc, #720]	; (800499c <motor_move+0x3a4>)
 80046cc:	f7fc f8ee 	bl	80008ac <HAL_GPIO_ReadPin>
 80046d0:	b198      	cbz	r0, 80046fa <motor_move+0x102>
						motor1(1000,0);
 80046d2:	2100      	movs	r1, #0
 80046d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80046d8:	f7fe f988 	bl	80029ec <motor1>
						motor2(0,1000);
 80046dc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80046e0:	2000      	movs	r0, #0
 80046e2:	f7fe f9e1 	bl	8002aa8 <motor2>
						motor3(1000,0);
 80046e6:	2100      	movs	r1, #0
 80046e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80046ec:	f7fe fa32 	bl	8002b54 <motor3>
						motor4(0,1000);
 80046f0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80046f4:	2000      	movs	r0, #0
 80046f6:	f7fe fa83 	bl	8002c00 <motor4>
				  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)){
 80046fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80046fe:	48a6      	ldr	r0, [pc, #664]	; (8004998 <motor_move+0x3a0>)
 8004700:	f7fc f8d4 	bl	80008ac <HAL_GPIO_ReadPin>
 8004704:	2800      	cmp	r0, #0
 8004706:	f000 8087 	beq.w	8004818 <motor_move+0x220>
						motor1(0,1000);
 800470a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800470e:	2000      	movs	r0, #0
 8004710:	f7fe f96c 	bl	80029ec <motor1>
						motor2(0,1000);
 8004714:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004718:	2000      	movs	r0, #0
 800471a:	f7fe f9c5 	bl	8002aa8 <motor2>
						motor3(0,1000);
 800471e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004722:	2000      	movs	r0, #0
 8004724:	f7fe fa16 	bl	8002b54 <motor3>
						motor4(0,1000);
 8004728:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800472c:	2000      	movs	r0, #0
		  break;
		  }
	}
 800472e:	b003      	add	sp, #12
 8004730:	ecbd 8b06 	vpop	{d8-d10}
 8004734:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
						motor4(0,1000);
 8004738:	f7fe ba62 	b.w	8002c00 <motor4>
			  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)|| HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)
 800473c:	2140      	movs	r1, #64	; 0x40
 800473e:	4897      	ldr	r0, [pc, #604]	; (800499c <motor_move+0x3a4>)
 8004740:	f7fc f8b4 	bl	80008ac <HAL_GPIO_ReadPin>
 8004744:	2800      	cmp	r0, #0
 8004746:	d18c      	bne.n	8004662 <motor_move+0x6a>
				||HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_5)|| HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)){
 8004748:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800474c:	2120      	movs	r1, #32
 800474e:	f500 3004 	add.w	r0, r0, #135168	; 0x21000
 8004752:	f7fc f8ab 	bl	80008ac <HAL_GPIO_ReadPin>
 8004756:	2800      	cmp	r0, #0
 8004758:	d183      	bne.n	8004662 <motor_move+0x6a>
 800475a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800475e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004762:	f500 3002 	add.w	r0, r0, #133120	; 0x20800
 8004766:	f7fc f8a1 	bl	80008ac <HAL_GPIO_ReadPin>
 800476a:	2800      	cmp	r0, #0
 800476c:	f47f af79 	bne.w	8004662 <motor_move+0x6a>
					if(digree>=0 && digree<=360){
 8004770:	f5b4 7fb4 	cmp.w	r4, #360	; 0x168
 8004774:	f63f af4d 	bhi.w	8004612 <motor_move+0x1a>
						if(linetemp!=0){
 8004778:	4d89      	ldr	r5, [pc, #548]	; (80049a0 <motor_move+0x3a8>)
 800477a:	782b      	ldrb	r3, [r5, #0]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d050      	beq.n	8004822 <motor_move+0x22a>
						if((linetemp&0b00000001)==1){
 8004780:	07db      	lsls	r3, r3, #31
 8004782:	d514      	bpl.n	80047ae <motor_move+0x1b6>
							if(digree<35 || digree>325){
 8004784:	f1a4 0323 	sub.w	r3, r4, #35	; 0x23
 8004788:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 800478c:	d90f      	bls.n	80047ae <motor_move+0x1b6>
								motor1(0,0);
 800478e:	2100      	movs	r1, #0
 8004790:	4608      	mov	r0, r1
 8004792:	f7fe f92b 	bl	80029ec <motor1>
								motor2(0,0);
 8004796:	2100      	movs	r1, #0
 8004798:	4608      	mov	r0, r1
 800479a:	f7fe f985 	bl	8002aa8 <motor2>
								motor3(0,0);
 800479e:	2100      	movs	r1, #0
 80047a0:	4608      	mov	r0, r1
 80047a2:	f7fe f9d7 	bl	8002b54 <motor3>
								motor4(0,0);
 80047a6:	2100      	movs	r1, #0
 80047a8:	4608      	mov	r0, r1
 80047aa:	f7fe fa29 	bl	8002c00 <motor4>
						if(((linetemp&0b00000010)>>1)==1){
 80047ae:	782b      	ldrb	r3, [r5, #0]
 80047b0:	079f      	lsls	r7, r3, #30
 80047b2:	d513      	bpl.n	80047dc <motor_move+0x1e4>
							if(digree>55 && digree<125){
 80047b4:	f1a4 0338 	sub.w	r3, r4, #56	; 0x38
 80047b8:	2b44      	cmp	r3, #68	; 0x44
 80047ba:	d80f      	bhi.n	80047dc <motor_move+0x1e4>
								motor1(0,0);
 80047bc:	2100      	movs	r1, #0
 80047be:	4608      	mov	r0, r1
 80047c0:	f7fe f914 	bl	80029ec <motor1>
								motor2(0,0);
 80047c4:	2100      	movs	r1, #0
 80047c6:	4608      	mov	r0, r1
 80047c8:	f7fe f96e 	bl	8002aa8 <motor2>
								motor3(0,0);
 80047cc:	2100      	movs	r1, #0
 80047ce:	4608      	mov	r0, r1
 80047d0:	f7fe f9c0 	bl	8002b54 <motor3>
								motor4(0,0);
 80047d4:	2100      	movs	r1, #0
 80047d6:	4608      	mov	r0, r1
 80047d8:	f7fe fa12 	bl	8002c00 <motor4>
						if(((linetemp&0b00000100)>>2)==1){
 80047dc:	782b      	ldrb	r3, [r5, #0]
 80047de:	075e      	lsls	r6, r3, #29
 80047e0:	d513      	bpl.n	800480a <motor_move+0x212>
							if(digree>235 && digree<305){
 80047e2:	f1a4 03ec 	sub.w	r3, r4, #236	; 0xec
 80047e6:	2b44      	cmp	r3, #68	; 0x44
 80047e8:	d80f      	bhi.n	800480a <motor_move+0x212>
								motor1(0,0);
 80047ea:	2100      	movs	r1, #0
 80047ec:	4608      	mov	r0, r1
 80047ee:	f7fe f8fd 	bl	80029ec <motor1>
								motor2(0,0);
 80047f2:	2100      	movs	r1, #0
 80047f4:	4608      	mov	r0, r1
 80047f6:	f7fe f957 	bl	8002aa8 <motor2>
								motor3(0,0);
 80047fa:	2100      	movs	r1, #0
 80047fc:	4608      	mov	r0, r1
 80047fe:	f7fe f9a9 	bl	8002b54 <motor3>
								motor4(0,0);
 8004802:	2100      	movs	r1, #0
 8004804:	4608      	mov	r0, r1
 8004806:	f7fe f9fb 	bl	8002c00 <motor4>
						if(((linetemp&0b00001000)>>3)==1){
 800480a:	782b      	ldrb	r3, [r5, #0]
 800480c:	071d      	lsls	r5, r3, #28
 800480e:	d503      	bpl.n	8004818 <motor_move+0x220>
							if(digree>145 && digree<215){
 8004810:	3c92      	subs	r4, #146	; 0x92
 8004812:	2c44      	cmp	r4, #68	; 0x44
 8004814:	f67f aefd 	bls.w	8004612 <motor_move+0x1a>
	}
 8004818:	b003      	add	sp, #12
 800481a:	ecbd 8b06 	vpop	{d8-d10}
 800481e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004822:	eddd 7a01 	vldr	s15, [sp, #4]
					if(digree>=0 && digree<=45){
 8004826:	2c2d      	cmp	r4, #45	; 0x2d
 8004828:	4f5e      	ldr	r7, [pc, #376]	; (80049a4 <motor_move+0x3ac>)
 800482a:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800482e:	4e5e      	ldr	r6, [pc, #376]	; (80049a8 <motor_move+0x3b0>)
 8004830:	4d5e      	ldr	r5, [pc, #376]	; (80049ac <motor_move+0x3b4>)
 8004832:	eef8 8a67 	vcvt.f32.u32	s17, s15
 8004836:	f8df a17c 	ldr.w	sl, [pc, #380]	; 80049b4 <motor_move+0x3bc>
 800483a:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80049b8 <motor_move+0x3c0>
 800483e:	f8df 817c 	ldr.w	r8, [pc, #380]	; 80049bc <motor_move+0x3c4>
 8004842:	ed9f ab51 	vldr	d10, [pc, #324]	; 8004988 <motor_move+0x390>
 8004846:	ed9f 9b52 	vldr	d9, [pc, #328]	; 8004990 <motor_move+0x398>
 800484a:	f200 80b9 	bhi.w	80049c0 <motor_move+0x3c8>
						power1=(float)arm_sin_f32((45-digree)*M_PI/180)*power;
 800484e:	f1c4 032d 	rsb	r3, r4, #45	; 0x2d
 8004852:	ee07 3a10 	vmov	s14, r3
 8004856:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800485a:	ee27 7b0a 	vmul.f64	d7, d7, d10
 800485e:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004862:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004866:	f001 feb7 	bl	80065d8 <arm_sin_f32>
						power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 800486a:	f1c4 0387 	rsb	r3, r4, #135	; 0x87
						power1=(float)arm_sin_f32((45-digree)*M_PI/180)*power;
 800486e:	ee20 0a08 	vmul.f32	s0, s0, s16
						power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004872:	ee07 3a10 	vmov	s14, r3
 8004876:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
						power1=(float)arm_sin_f32((45-digree)*M_PI/180)*power;
 800487a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
						power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 800487e:	ee27 7b0a 	vmul.f64	d7, d7, d10
						power1=(float)arm_sin_f32((45-digree)*M_PI/180)*power;
 8004882:	ed87 0a00 	vstr	s0, [r7]
						power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004886:	ee87 0b09 	vdiv.f64	d0, d7, d9
 800488a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800488e:	f001 fea3 	bl	80065d8 <arm_sin_f32>
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*-1*power;
 8004892:	f1c4 03e1 	rsb	r3, r4, #225	; 0xe1
						power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004896:	ee28 0a00 	vmul.f32	s0, s16, s0
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 800489a:	f5c4 749d 	rsb	r4, r4, #314	; 0x13a
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*-1*power;
 800489e:	ee07 3a10 	vmov	s14, r3
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 80048a2:	3401      	adds	r4, #1
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*-1*power;
 80048a4:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
						power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 80048a8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*-1*power;
 80048ac:	ee27 7b0a 	vmul.f64	d7, d7, d10
						power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 80048b0:	ed86 0a00 	vstr	s0, [r6]
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*-1*power;
 80048b4:	ee87 0b09 	vdiv.f64	d0, d7, d9
 80048b8:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80048bc:	f001 fe8c 	bl	80065d8 <arm_sin_f32>
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 80048c0:	ee07 4a90 	vmov	s15, r4
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*-1*power;
 80048c4:	ee20 0a48 	vnmul.f32	s0, s0, s16
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 80048c8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*-1*power;
 80048cc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 80048d0:	ee27 ab0a 	vmul.f64	d10, d7, d10
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*-1*power;
 80048d4:	ed85 0a00 	vstr	s0, [r5]
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 80048d8:	ee8a 0b09 	vdiv.f64	d0, d10, d9
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 80048dc:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80048e0:	f001 fe7a 	bl	80065d8 <arm_sin_f32>
 80048e4:	ee20 0a48 	vnmul.f32	s0, s0, s16
 80048e8:	683b      	ldr	r3, [r7, #0]
					power4=(float)arm_sin_f32((digree-315)*M_PI/180)*power;
 80048ea:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80048ee:	6832      	ldr	r2, [r6, #0]
					motor1(0,power1);
 80048f0:	2000      	movs	r0, #0
					power4=power4*((float)power/y);
 80048f2:	4c2f      	ldr	r4, [pc, #188]	; (80049b0 <motor_move+0x3b8>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	bfb8      	it	lt
 80048f8:	4613      	movlt	r3, r2
 80048fa:	682a      	ldr	r2, [r5, #0]
 80048fc:	4293      	cmp	r3, r2
					temp1=max(power1,power2);
 80048fe:	f8ca 3000 	str.w	r3, [sl]
 8004902:	bfb8      	it	lt
 8004904:	4613      	movlt	r3, r2
 8004906:	ee10 2a10 	vmov	r2, s0
					power4=power4*((float)power/y);
 800490a:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 800490e:	4293      	cmp	r3, r2
					temp2=max(power3,temp1);
 8004910:	f8c9 3000 	str.w	r3, [r9]
 8004914:	bfb8      	it	lt
 8004916:	4613      	movlt	r3, r2
					power1=power1*((float)power/y);
 8004918:	ee07 3a90 	vmov	s15, r3
					y=max(power4,temp2);
 800491c:	f8c8 3000 	str.w	r3, [r8]
					power1=power1*((float)power/y);
 8004920:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004924:	ee88 8aa7 	vdiv.f32	s16, s17, s15
 8004928:	edd7 7a00 	vldr	s15, [r7]
 800492c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004930:	ee67 7a88 	vmul.f32	s15, s15, s16
					power4=power4*((float)power/y);
 8004934:	ee20 0a08 	vmul.f32	s0, s0, s16
					power1=power1*((float)power/y);
 8004938:	eefd 7ae7 	vcvt.s32.f32	s15, s15
					power4=power4*((float)power/y);
 800493c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power1=power1*((float)power/y);
 8004940:	ee17 1a90 	vmov	r1, s15
 8004944:	edc7 7a00 	vstr	s15, [r7]
					power2=power2*((float)power/y);
 8004948:	edd6 7a00 	vldr	s15, [r6]
					power4=power4*((float)power/y);
 800494c:	ed84 0a00 	vstr	s0, [r4]
					power2=power2*((float)power/y);
 8004950:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004954:	ee67 7a88 	vmul.f32	s15, s15, s16
 8004958:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800495c:	edc6 7a00 	vstr	s15, [r6]
					power3=power3*((float)power/y);
 8004960:	edd5 7a00 	vldr	s15, [r5]
 8004964:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004968:	ee67 7a88 	vmul.f32	s15, s15, s16
 800496c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004970:	edc5 7a00 	vstr	s15, [r5]
					motor1(0,power1);
 8004974:	f7fe f83a 	bl	80029ec <motor1>
					motor2(0,power2);
 8004978:	6831      	ldr	r1, [r6, #0]
 800497a:	2000      	movs	r0, #0
 800497c:	f7fe f894 	bl	8002aa8 <motor2>
					motor3(0,power3);
 8004980:	6829      	ldr	r1, [r5, #0]
 8004982:	2000      	movs	r0, #0
 8004984:	e0bc      	b.n	8004b00 <motor_move+0x508>
 8004986:	bf00      	nop
 8004988:	54442d18 	.word	0x54442d18
 800498c:	400921fb 	.word	0x400921fb
 8004990:	00000000 	.word	0x00000000
 8004994:	40668000 	.word	0x40668000
 8004998:	40020800 	.word	0x40020800
 800499c:	40021000 	.word	0x40021000
 80049a0:	200001fa 	.word	0x200001fa
 80049a4:	200001ec 	.word	0x200001ec
 80049a8:	200001a0 	.word	0x200001a0
 80049ac:	20000148 	.word	0x20000148
 80049b0:	200001d8 	.word	0x200001d8
 80049b4:	20000164 	.word	0x20000164
 80049b8:	2000011c 	.word	0x2000011c
 80049bc:	200001dc 	.word	0x200001dc
					else if(digree>45 && digree<=90){
 80049c0:	f1a4 032e 	sub.w	r3, r4, #46	; 0x2e
 80049c4:	2b2c      	cmp	r3, #44	; 0x2c
 80049c6:	f1a4 032d 	sub.w	r3, r4, #45	; 0x2d
 80049ca:	ee07 3a10 	vmov	s14, r3
 80049ce:	f200 809b 	bhi.w	8004b08 <motor_move+0x510>
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*power;
 80049d2:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 80049d6:	ee27 7b0a 	vmul.f64	d7, d7, d10
 80049da:	ee87 0b09 	vdiv.f64	d0, d7, d9
 80049de:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80049e2:	f001 fdf9 	bl	80065d8 <arm_sin_f32>
						power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 80049e6:	f1c4 0387 	rsb	r3, r4, #135	; 0x87
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*power;
 80049ea:	ee20 0a08 	vmul.f32	s0, s0, s16
						power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 80049ee:	ee07 3a10 	vmov	s14, r3
 80049f2:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*power;
 80049f6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
						power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 80049fa:	ee27 7b0a 	vmul.f64	d7, d7, d10
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*power;
 80049fe:	ed87 0a00 	vstr	s0, [r7]
						power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004a02:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004a06:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004a0a:	f001 fde5 	bl	80065d8 <arm_sin_f32>
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004a0e:	f1c4 03e1 	rsb	r3, r4, #225	; 0xe1
						power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004a12:	ee28 0a00 	vmul.f32	s0, s16, s0
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004a16:	f5c4 749d 	rsb	r4, r4, #314	; 0x13a
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004a1a:	ee07 3a10 	vmov	s14, r3
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004a1e:	3401      	adds	r4, #1
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004a20:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
						power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004a24:	eebd 0ac0 	vcvt.s32.f32	s0, s0
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004a28:	ee27 7b0a 	vmul.f64	d7, d7, d10
						power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004a2c:	ed86 0a00 	vstr	s0, [r6]
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004a30:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004a34:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004a38:	f001 fdce 	bl	80065d8 <arm_sin_f32>
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004a3c:	ee07 4a90 	vmov	s15, r4
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004a40:	ee28 0a00 	vmul.f32	s0, s16, s0
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004a44:	eeb8 7be7 	vcvt.f64.s32	d7, s15
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004a48:	eebd 0ac0 	vcvt.s32.f32	s0, s0
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004a4c:	ee27 ab0a 	vmul.f64	d10, d7, d10
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004a50:	ed85 0a00 	vstr	s0, [r5]
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004a54:	ee8a 0b09 	vdiv.f64	d0, d10, d9
						power4=power4*((float)power/y);
 8004a58:	4ccf      	ldr	r4, [pc, #828]	; (8004d98 <motor_move+0x7a0>)
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004a5a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004a5e:	f001 fdbb 	bl	80065d8 <arm_sin_f32>
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	6832      	ldr	r2, [r6, #0]
 8004a66:	ee20 0a48 	vnmul.f32	s0, s0, s16
						motor1(power1,0);
 8004a6a:	2100      	movs	r1, #0
 8004a6c:	4293      	cmp	r3, r2
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004a6e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8004a72:	bfb8      	it	lt
 8004a74:	4613      	movlt	r3, r2
 8004a76:	682a      	ldr	r2, [r5, #0]
 8004a78:	4293      	cmp	r3, r2
						temp1=max(power1,power2);
 8004a7a:	f8ca 3000 	str.w	r3, [sl]
 8004a7e:	bfb8      	it	lt
 8004a80:	4613      	movlt	r3, r2
 8004a82:	ee10 2a10 	vmov	r2, s0
						power4=power4*((float)power/y);
 8004a86:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8004a8a:	4293      	cmp	r3, r2
						temp2=max(power3,temp1);
 8004a8c:	f8c9 3000 	str.w	r3, [r9]
 8004a90:	bfb8      	it	lt
 8004a92:	4613      	movlt	r3, r2
						power1=power1*((float)power/y);
 8004a94:	ee07 3a90 	vmov	s15, r3
						y=max(power4,temp2);
 8004a98:	f8c8 3000 	str.w	r3, [r8]
						power1=power1*((float)power/y);
 8004a9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004aa0:	ee88 8aa7 	vdiv.f32	s16, s17, s15
 8004aa4:	edd7 7a00 	vldr	s15, [r7]
 8004aa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004aac:	ee67 7a88 	vmul.f32	s15, s15, s16
						power4=power4*((float)power/y);
 8004ab0:	ee20 0a08 	vmul.f32	s0, s0, s16
						power1=power1*((float)power/y);
 8004ab4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
						power4=power4*((float)power/y);
 8004ab8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
						power1=power1*((float)power/y);
 8004abc:	ee17 0a90 	vmov	r0, s15
 8004ac0:	edc7 7a00 	vstr	s15, [r7]
						power2=power2*((float)power/y);
 8004ac4:	edd6 7a00 	vldr	s15, [r6]
						power4=power4*((float)power/y);
 8004ac8:	ed84 0a00 	vstr	s0, [r4]
						power2=power2*((float)power/y);
 8004acc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ad0:	ee67 7a88 	vmul.f32	s15, s15, s16
 8004ad4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004ad8:	edc6 7a00 	vstr	s15, [r6]
						power3=power3*((float)power/y);
 8004adc:	edd5 7a00 	vldr	s15, [r5]
 8004ae0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ae4:	ee67 7a88 	vmul.f32	s15, s15, s16
 8004ae8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004aec:	edc5 7a00 	vstr	s15, [r5]
						motor1(power1,0);
 8004af0:	f7fd ff7c 	bl	80029ec <motor1>
						motor2(0,power2);
 8004af4:	6831      	ldr	r1, [r6, #0]
 8004af6:	2000      	movs	r0, #0
 8004af8:	f7fd ffd6 	bl	8002aa8 <motor2>
						motor3(power3,0);
 8004afc:	2100      	movs	r1, #0
 8004afe:	6828      	ldr	r0, [r5, #0]
					motor3(0,power3);
 8004b00:	f7fe f828 	bl	8002b54 <motor3>
					motor4(0,power4);
 8004b04:	6821      	ldr	r1, [r4, #0]
 8004b06:	e611      	b.n	800472c <motor_move+0x134>
					else if(digree>90 && digree<=135){
 8004b08:	f1a4 035b 	sub.w	r3, r4, #91	; 0x5b
 8004b0c:	2b2c      	cmp	r3, #44	; 0x2c
 8004b0e:	f67f af60 	bls.w	80049d2 <motor_move+0x3da>
					else if(digree>135 && digree<=180){
 8004b12:	f1a4 0388 	sub.w	r3, r4, #136	; 0x88
 8004b16:	2b2c      	cmp	r3, #44	; 0x2c
 8004b18:	f200 809c 	bhi.w	8004c54 <motor_move+0x65c>
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*power;
 8004b1c:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8004b20:	ee27 7b0a 	vmul.f64	d7, d7, d10
 8004b24:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004b28:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004b2c:	f001 fd54 	bl	80065d8 <arm_sin_f32>
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8004b30:	f1a4 0387 	sub.w	r3, r4, #135	; 0x87
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*power;
 8004b34:	ee20 0a08 	vmul.f32	s0, s0, s16
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8004b38:	ee07 3a10 	vmov	s14, r3
 8004b3c:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*power;
 8004b40:	eebd 0ac0 	vcvt.s32.f32	s0, s0
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8004b44:	ee27 7b0a 	vmul.f64	d7, d7, d10
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*power;
 8004b48:	ed87 0a00 	vstr	s0, [r7]
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8004b4c:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004b50:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004b54:	f001 fd40 	bl	80065d8 <arm_sin_f32>
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004b58:	f1c4 03e1 	rsb	r3, r4, #225	; 0xe1
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8004b5c:	ee28 0a00 	vmul.f32	s0, s16, s0
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8004b60:	f5c4 749d 	rsb	r4, r4, #314	; 0x13a
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004b64:	ee07 3a10 	vmov	s14, r3
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8004b68:	3401      	adds	r4, #1
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004b6a:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8004b6e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004b72:	ee27 7b0a 	vmul.f64	d7, d7, d10
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8004b76:	ed86 0a00 	vstr	s0, [r6]
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004b7a:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004b7e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004b82:	f001 fd29 	bl	80065d8 <arm_sin_f32>
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8004b86:	ee07 4a90 	vmov	s15, r4
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004b8a:	ee28 0a00 	vmul.f32	s0, s16, s0
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8004b8e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004b92:	eebd 0ac0 	vcvt.s32.f32	s0, s0
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8004b96:	ee27 ab0a 	vmul.f64	d10, d7, d10
						power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004b9a:	ed85 0a00 	vstr	s0, [r5]
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8004b9e:	ee8a 0b09 	vdiv.f64	d0, d10, d9
					power4=power4*((float)power/y);
 8004ba2:	4c7d      	ldr	r4, [pc, #500]	; (8004d98 <motor_move+0x7a0>)
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8004ba4:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004ba8:	f001 fd16 	bl	80065d8 <arm_sin_f32>
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	6832      	ldr	r2, [r6, #0]
 8004bb0:	ee28 0a00 	vmul.f32	s0, s16, s0
					motor1(power1,0);
 8004bb4:	2100      	movs	r1, #0
 8004bb6:	4293      	cmp	r3, r2
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8004bb8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8004bbc:	bfb8      	it	lt
 8004bbe:	4613      	movlt	r3, r2
 8004bc0:	682a      	ldr	r2, [r5, #0]
 8004bc2:	4293      	cmp	r3, r2
					temp1=max(power1,power2);
 8004bc4:	f8ca 3000 	str.w	r3, [sl]
 8004bc8:	bfb8      	it	lt
 8004bca:	4613      	movlt	r3, r2
 8004bcc:	ee10 2a10 	vmov	r2, s0
					power4=power4*((float)power/y);
 8004bd0:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8004bd4:	4293      	cmp	r3, r2
					temp2=max(power3,temp1);
 8004bd6:	f8c9 3000 	str.w	r3, [r9]
 8004bda:	bfb8      	it	lt
 8004bdc:	4613      	movlt	r3, r2
					power1=power1*((float)power/y);
 8004bde:	ee07 3a90 	vmov	s15, r3
					y=max(power4,temp2);
 8004be2:	f8c8 3000 	str.w	r3, [r8]
					power1=power1*((float)power/y);
 8004be6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bea:	ee88 8aa7 	vdiv.f32	s16, s17, s15
 8004bee:	edd7 7a00 	vldr	s15, [r7]
 8004bf2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bf6:	ee67 7a88 	vmul.f32	s15, s15, s16
					power4=power4*((float)power/y);
 8004bfa:	ee20 0a08 	vmul.f32	s0, s0, s16
					power1=power1*((float)power/y);
 8004bfe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
					power4=power4*((float)power/y);
 8004c02:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power1=power1*((float)power/y);
 8004c06:	ee17 0a90 	vmov	r0, s15
 8004c0a:	edc7 7a00 	vstr	s15, [r7]
					power2=power2*((float)power/y);
 8004c0e:	edd6 7a00 	vldr	s15, [r6]
					power4=power4*((float)power/y);
 8004c12:	ed84 0a00 	vstr	s0, [r4]
					power2=power2*((float)power/y);
 8004c16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c1a:	ee67 7a88 	vmul.f32	s15, s15, s16
 8004c1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c22:	edc6 7a00 	vstr	s15, [r6]
					power3=power3*((float)power/y);
 8004c26:	edd5 7a00 	vldr	s15, [r5]
 8004c2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c2e:	ee67 7a88 	vmul.f32	s15, s15, s16
 8004c32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c36:	edc5 7a00 	vstr	s15, [r5]
					motor1(power1,0);
 8004c3a:	f7fd fed7 	bl	80029ec <motor1>
					motor2(power2,0);
 8004c3e:	2100      	movs	r1, #0
 8004c40:	6830      	ldr	r0, [r6, #0]
 8004c42:	f7fd ff31 	bl	8002aa8 <motor2>
					motor3(power3,0);
 8004c46:	2100      	movs	r1, #0
 8004c48:	6828      	ldr	r0, [r5, #0]
					motor3(0,power3);
 8004c4a:	f7fd ff83 	bl	8002b54 <motor3>
					motor4(power4,0);
 8004c4e:	2100      	movs	r1, #0
 8004c50:	6820      	ldr	r0, [r4, #0]
 8004c52:	e56c      	b.n	800472e <motor_move+0x136>
					else if(digree>180 && digree<=225){
 8004c54:	f1a4 03b5 	sub.w	r3, r4, #181	; 0xb5
 8004c58:	2b2c      	cmp	r3, #44	; 0x2c
 8004c5a:	f67f af5f 	bls.w	8004b1c <motor_move+0x524>
					else if(digree>225 && digree<=270){
 8004c5e:	f1a4 03e2 	sub.w	r3, r4, #226	; 0xe2
 8004c62:	2b2c      	cmp	r3, #44	; 0x2c
 8004c64:	f200 809a 	bhi.w	8004d9c <motor_move+0x7a4>
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8004c68:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8004c6c:	ee27 7b0a 	vmul.f64	d7, d7, d10
 8004c70:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004c74:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8004c78:	f001 fcae 	bl	80065d8 <arm_sin_f32>
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8004c7c:	f1a4 0387 	sub.w	r3, r4, #135	; 0x87
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8004c80:	ee20 0a48 	vnmul.f32	s0, s0, s16
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8004c84:	ee07 3a10 	vmov	s14, r3
 8004c88:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8004c8c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8004c90:	ee27 7b0a 	vmul.f64	d7, d7, d10
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8004c94:	ed87 0a00 	vstr	s0, [r7]
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8004c98:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004c9c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004ca0:	f001 fc9a 	bl	80065d8 <arm_sin_f32>
						power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8004ca4:	f1a4 03e1 	sub.w	r3, r4, #225	; 0xe1
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8004ca8:	ee28 0a00 	vmul.f32	s0, s16, s0
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8004cac:	f5c4 749d 	rsb	r4, r4, #314	; 0x13a
						power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8004cb0:	ee07 3a10 	vmov	s14, r3
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8004cb4:	3401      	adds	r4, #1
						power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8004cb6:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8004cba:	eebd 0ac0 	vcvt.s32.f32	s0, s0
						power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8004cbe:	ee27 7b0a 	vmul.f64	d7, d7, d10
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8004cc2:	ed86 0a00 	vstr	s0, [r6]
						power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8004cc6:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004cca:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004cce:	f001 fc83 	bl	80065d8 <arm_sin_f32>
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8004cd2:	ee07 4a90 	vmov	s15, r4
						power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8004cd6:	ee28 0a00 	vmul.f32	s0, s16, s0
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8004cda:	eeb8 7be7 	vcvt.f64.s32	d7, s15
						power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8004cde:	eebd 0ac0 	vcvt.s32.f32	s0, s0
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8004ce2:	ee27 ab0a 	vmul.f64	d10, d7, d10
						power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8004ce6:	ed85 0a00 	vstr	s0, [r5]
						power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8004cea:	ee8a 0b09 	vdiv.f64	d0, d10, d9
					power4=power4*((float)power/y);
 8004cee:	4c2a      	ldr	r4, [pc, #168]	; (8004d98 <motor_move+0x7a0>)
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8004cf0:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004cf4:	f001 fc70 	bl	80065d8 <arm_sin_f32>
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	6832      	ldr	r2, [r6, #0]
 8004cfc:	ee28 0a00 	vmul.f32	s0, s16, s0
					motor1(0,power1);
 8004d00:	2000      	movs	r0, #0
 8004d02:	4293      	cmp	r3, r2
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8004d04:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8004d08:	bfb8      	it	lt
 8004d0a:	4613      	movlt	r3, r2
 8004d0c:	682a      	ldr	r2, [r5, #0]
 8004d0e:	4293      	cmp	r3, r2
					temp1=max(power1,power2);
 8004d10:	f8ca 3000 	str.w	r3, [sl]
 8004d14:	bfb8      	it	lt
 8004d16:	4613      	movlt	r3, r2
 8004d18:	ee10 2a10 	vmov	r2, s0
					power4=power4*((float)power/y);
 8004d1c:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8004d20:	4293      	cmp	r3, r2
					temp2=max(power3,temp1);
 8004d22:	f8c9 3000 	str.w	r3, [r9]
 8004d26:	bfb8      	it	lt
 8004d28:	4613      	movlt	r3, r2
					power1=power1*((float)power/y);
 8004d2a:	ee07 3a90 	vmov	s15, r3
					y=max(power4,temp2);
 8004d2e:	f8c8 3000 	str.w	r3, [r8]
					power1=power1*((float)power/y);
 8004d32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d36:	ee88 8aa7 	vdiv.f32	s16, s17, s15
 8004d3a:	edd7 7a00 	vldr	s15, [r7]
 8004d3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d42:	ee67 7a88 	vmul.f32	s15, s15, s16
					power4=power4*((float)power/y);
 8004d46:	ee20 0a08 	vmul.f32	s0, s0, s16
					power1=power1*((float)power/y);
 8004d4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
					power4=power4*((float)power/y);
 8004d4e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power1=power1*((float)power/y);
 8004d52:	ee17 1a90 	vmov	r1, s15
 8004d56:	edc7 7a00 	vstr	s15, [r7]
					power2=power2*((float)power/y);
 8004d5a:	edd6 7a00 	vldr	s15, [r6]
					power4=power4*((float)power/y);
 8004d5e:	ed84 0a00 	vstr	s0, [r4]
					power2=power2*((float)power/y);
 8004d62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d66:	ee67 7a88 	vmul.f32	s15, s15, s16
 8004d6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004d6e:	edc6 7a00 	vstr	s15, [r6]
					power3=power3*((float)power/y);
 8004d72:	edd5 7a00 	vldr	s15, [r5]
 8004d76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d7a:	ee67 7a88 	vmul.f32	s15, s15, s16
 8004d7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004d82:	edc5 7a00 	vstr	s15, [r5]
					motor1(0,power1);
 8004d86:	f7fd fe31 	bl	80029ec <motor1>
					motor2(power2,0);
 8004d8a:	2100      	movs	r1, #0
 8004d8c:	6830      	ldr	r0, [r6, #0]
 8004d8e:	f7fd fe8b 	bl	8002aa8 <motor2>
					motor3(0,power3);
 8004d92:	6829      	ldr	r1, [r5, #0]
 8004d94:	2000      	movs	r0, #0
 8004d96:	e758      	b.n	8004c4a <motor_move+0x652>
 8004d98:	200001d8 	.word	0x200001d8
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8004d9c:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
					else if(digree>270 && digree<=315){
 8004da0:	f46f 7087 	mvn.w	r0, #270	; 0x10e
 8004da4:	1823      	adds	r3, r4, r0
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8004da6:	ee27 7b0a 	vmul.f64	d7, d7, d10
					else if(digree>270 && digree<=315){
 8004daa:	2b2c      	cmp	r3, #44	; 0x2c
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8004dac:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004db0:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
					else if(digree>270 && digree<=315){
 8004db4:	f67f af60 	bls.w	8004c78 <motor_move+0x680>
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8004db8:	f001 fc0e 	bl	80065d8 <arm_sin_f32>
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*-1*power;
 8004dbc:	f1a4 0387 	sub.w	r3, r4, #135	; 0x87
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8004dc0:	ee20 0a48 	vnmul.f32	s0, s0, s16
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*-1*power;
 8004dc4:	ee07 3a10 	vmov	s14, r3
 8004dc8:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8004dcc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*-1*power;
 8004dd0:	ee27 7b0a 	vmul.f64	d7, d7, d10
						power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8004dd4:	ed87 0a00 	vstr	s0, [r7]
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*-1*power;
 8004dd8:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004ddc:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004de0:	f001 fbfa 	bl	80065d8 <arm_sin_f32>
						power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8004de4:	f1a4 03e1 	sub.w	r3, r4, #225	; 0xe1
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*-1*power;
 8004de8:	ee20 0a48 	vnmul.f32	s0, s0, s16
						power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8004dec:	ee07 3a10 	vmov	s14, r3
 8004df0:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*-1*power;
 8004df4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
						power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8004df8:	ee27 7b0a 	vmul.f64	d7, d7, d10
						power2=(float)arm_sin_f32((digree-135)*M_PI/180)*-1*power;
 8004dfc:	ed86 0a00 	vstr	s0, [r6]
						power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8004e00:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004e04:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004e08:	f001 fbe6 	bl	80065d8 <arm_sin_f32>
						power4=(float)arm_sin_f32((digree-315)*M_PI/180)*power;
 8004e0c:	f46f 719d 	mvn.w	r1, #314	; 0x13a
						power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8004e10:	ee28 0a00 	vmul.f32	s0, s16, s0
						power4=(float)arm_sin_f32((digree-315)*M_PI/180)*power;
 8004e14:	440c      	add	r4, r1
 8004e16:	ee07 4a90 	vmov	s15, r4
						power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8004e1a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
						power4=(float)arm_sin_f32((digree-315)*M_PI/180)*power;
 8004e1e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
						power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8004e22:	ed85 0a00 	vstr	s0, [r5]
						power4=(float)arm_sin_f32((digree-315)*M_PI/180)*power;
 8004e26:	ee27 ab0a 	vmul.f64	d10, d7, d10
 8004e2a:	ee8a 0b09 	vdiv.f64	d0, d10, d9
					power4=(float)arm_sin_f32((digree-315)*M_PI/180)*power;
 8004e2e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004e32:	f001 fbd1 	bl	80065d8 <arm_sin_f32>
 8004e36:	ee28 0a00 	vmul.f32	s0, s16, s0
 8004e3a:	e555      	b.n	80048e8 <motor_move+0x2f0>
			  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)|| HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)
 8004e3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004e40:	48e3      	ldr	r0, [pc, #908]	; (80051d0 <motor_move+0xbd8>)
 8004e42:	f7fb fd33 	bl	80008ac <HAL_GPIO_ReadPin>
 8004e46:	2800      	cmp	r0, #0
 8004e48:	f47f ac0b 	bne.w	8004662 <motor_move+0x6a>
 8004e4c:	2140      	movs	r1, #64	; 0x40
 8004e4e:	48e1      	ldr	r0, [pc, #900]	; (80051d4 <motor_move+0xbdc>)
 8004e50:	f7fb fd2c 	bl	80008ac <HAL_GPIO_ReadPin>
 8004e54:	2800      	cmp	r0, #0
 8004e56:	f47f ac04 	bne.w	8004662 <motor_move+0x6a>
				||HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_5)|| HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)){
 8004e5a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8004e5e:	2120      	movs	r1, #32
 8004e60:	f500 3004 	add.w	r0, r0, #135168	; 0x21000
 8004e64:	f7fb fd22 	bl	80008ac <HAL_GPIO_ReadPin>
 8004e68:	2800      	cmp	r0, #0
 8004e6a:	f47f abfa 	bne.w	8004662 <motor_move+0x6a>
 8004e6e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8004e72:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004e76:	f500 3002 	add.w	r0, r0, #133120	; 0x20800
 8004e7a:	f7fb fd17 	bl	80008ac <HAL_GPIO_ReadPin>
 8004e7e:	2800      	cmp	r0, #0
 8004e80:	f47f abef 	bne.w	8004662 <motor_move+0x6a>
				if(digree>=0 && digree<=360){
 8004e84:	f5b4 7fb4 	cmp.w	r4, #360	; 0x168
 8004e88:	f63f abc3 	bhi.w	8004612 <motor_move+0x1a>
 8004e8c:	eddd 7a01 	vldr	s15, [sp, #4]
				if(digree>=0 && digree<=45){
 8004e90:	2c2d      	cmp	r4, #45	; 0x2d
 8004e92:	4fd1      	ldr	r7, [pc, #836]	; (80051d8 <motor_move+0xbe0>)
 8004e94:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8004e98:	4ed0      	ldr	r6, [pc, #832]	; (80051dc <motor_move+0xbe4>)
 8004e9a:	4dd1      	ldr	r5, [pc, #836]	; (80051e0 <motor_move+0xbe8>)
 8004e9c:	eef8 8a67 	vcvt.f32.u32	s17, s15
 8004ea0:	f8df a340 	ldr.w	sl, [pc, #832]	; 80051e4 <motor_move+0xbec>
 8004ea4:	f8df 9340 	ldr.w	r9, [pc, #832]	; 80051e8 <motor_move+0xbf0>
 8004ea8:	f8df 8340 	ldr.w	r8, [pc, #832]	; 80051ec <motor_move+0xbf4>
 8004eac:	ed9f abc4 	vldr	d10, [pc, #784]	; 80051c0 <motor_move+0xbc8>
 8004eb0:	ed9f 9bc5 	vldr	d9, [pc, #788]	; 80051c8 <motor_move+0xbd0>
 8004eb4:	d847      	bhi.n	8004f46 <motor_move+0x94e>
					power1=(float)arm_sin_f32((45-digree)*M_PI/180)*power;
 8004eb6:	f1c4 032d 	rsb	r3, r4, #45	; 0x2d
 8004eba:	ee07 3a10 	vmov	s14, r3
 8004ebe:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8004ec2:	ee27 7b0a 	vmul.f64	d7, d7, d10
 8004ec6:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004eca:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004ece:	f001 fb83 	bl	80065d8 <arm_sin_f32>
					power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004ed2:	f1c4 0387 	rsb	r3, r4, #135	; 0x87
					power1=(float)arm_sin_f32((45-digree)*M_PI/180)*power;
 8004ed6:	ee20 0a08 	vmul.f32	s0, s0, s16
					power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004eda:	ee07 3a10 	vmov	s14, r3
 8004ede:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
					power1=(float)arm_sin_f32((45-digree)*M_PI/180)*power;
 8004ee2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004ee6:	ee27 7b0a 	vmul.f64	d7, d7, d10
					power1=(float)arm_sin_f32((45-digree)*M_PI/180)*power;
 8004eea:	ed87 0a00 	vstr	s0, [r7]
					power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004eee:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004ef2:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004ef6:	f001 fb6f 	bl	80065d8 <arm_sin_f32>
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*-1*power;
 8004efa:	f1c4 03e1 	rsb	r3, r4, #225	; 0xe1
					power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004efe:	ee28 0a00 	vmul.f32	s0, s16, s0
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004f02:	f5c4 749d 	rsb	r4, r4, #314	; 0x13a
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*-1*power;
 8004f06:	ee07 3a10 	vmov	s14, r3
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004f0a:	3401      	adds	r4, #1
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*-1*power;
 8004f0c:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
					power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004f10:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*-1*power;
 8004f14:	ee27 7b0a 	vmul.f64	d7, d7, d10
					power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004f18:	ed86 0a00 	vstr	s0, [r6]
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*-1*power;
 8004f1c:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004f20:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004f24:	f001 fb58 	bl	80065d8 <arm_sin_f32>
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004f28:	ee07 4a90 	vmov	s15, r4
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*-1*power;
 8004f2c:	ee20 0a48 	vnmul.f32	s0, s0, s16
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004f30:	eeb8 7be7 	vcvt.f64.s32	d7, s15
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*-1*power;
 8004f34:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004f38:	ee27 7b0a 	vmul.f64	d7, d7, d10
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*-1*power;
 8004f3c:	ed85 0a00 	vstr	s0, [r5]
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004f40:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004f44:	e4ca      	b.n	80048dc <motor_move+0x2e4>
				else if(digree>45 && digree<=90){
 8004f46:	f1a4 032e 	sub.w	r3, r4, #46	; 0x2e
 8004f4a:	2b2c      	cmp	r3, #44	; 0x2c
 8004f4c:	f1a4 032d 	sub.w	r3, r4, #45	; 0x2d
 8004f50:	ee07 3a10 	vmov	s14, r3
 8004f54:	d843      	bhi.n	8004fde <motor_move+0x9e6>
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*power;
 8004f56:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8004f5a:	ee27 7b0a 	vmul.f64	d7, d7, d10
 8004f5e:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004f62:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004f66:	f001 fb37 	bl	80065d8 <arm_sin_f32>
					power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004f6a:	f1c4 0387 	rsb	r3, r4, #135	; 0x87
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*power;
 8004f6e:	ee20 0a08 	vmul.f32	s0, s0, s16
					power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004f72:	ee07 3a10 	vmov	s14, r3
 8004f76:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*power;
 8004f7a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004f7e:	ee27 7b0a 	vmul.f64	d7, d7, d10
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*power;
 8004f82:	ed87 0a00 	vstr	s0, [r7]
					power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004f86:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004f8a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004f8e:	f001 fb23 	bl	80065d8 <arm_sin_f32>
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004f92:	f1c4 03e1 	rsb	r3, r4, #225	; 0xe1
					power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004f96:	ee28 0a00 	vmul.f32	s0, s16, s0
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004f9a:	f5c4 749d 	rsb	r4, r4, #314	; 0x13a
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004f9e:	ee07 3a10 	vmov	s14, r3
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004fa2:	3401      	adds	r4, #1
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004fa4:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
					power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004fa8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004fac:	ee27 7b0a 	vmul.f64	d7, d7, d10
					power2=(float)arm_sin_f32((135-digree)*M_PI/180)*power;
 8004fb0:	ed86 0a00 	vstr	s0, [r6]
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004fb4:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004fb8:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004fbc:	f001 fb0c 	bl	80065d8 <arm_sin_f32>
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004fc0:	ee07 4a90 	vmov	s15, r4
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004fc4:	ee28 0a00 	vmul.f32	s0, s16, s0
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004fc8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004fcc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004fd0:	ee27 7b0a 	vmul.f64	d7, d7, d10
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8004fd4:	ed85 0a00 	vstr	s0, [r5]
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*-1*power;
 8004fd8:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004fdc:	e53c      	b.n	8004a58 <motor_move+0x460>
				else if(digree>90 && digree<=135){
 8004fde:	f1a4 035b 	sub.w	r3, r4, #91	; 0x5b
 8004fe2:	2b2c      	cmp	r3, #44	; 0x2c
 8004fe4:	d9b7      	bls.n	8004f56 <motor_move+0x95e>
				else if(digree>135 && digree<=180){
 8004fe6:	f1a4 0388 	sub.w	r3, r4, #136	; 0x88
 8004fea:	2b2c      	cmp	r3, #44	; 0x2c
 8004fec:	d843      	bhi.n	8005076 <motor_move+0xa7e>
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*power;
 8004fee:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8004ff2:	ee27 7b0a 	vmul.f64	d7, d7, d10
 8004ff6:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8004ffa:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004ffe:	f001 faeb 	bl	80065d8 <arm_sin_f32>
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8005002:	f1a4 0387 	sub.w	r3, r4, #135	; 0x87
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*power;
 8005006:	ee20 0a08 	vmul.f32	s0, s0, s16
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 800500a:	ee07 3a10 	vmov	s14, r3
 800500e:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*power;
 8005012:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8005016:	ee27 7b0a 	vmul.f64	d7, d7, d10
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*power;
 800501a:	ed87 0a00 	vstr	s0, [r7]
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 800501e:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8005022:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8005026:	f001 fad7 	bl	80065d8 <arm_sin_f32>
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 800502a:	f1c4 03e1 	rsb	r3, r4, #225	; 0xe1
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 800502e:	ee28 0a00 	vmul.f32	s0, s16, s0
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8005032:	f5c4 749d 	rsb	r4, r4, #314	; 0x13a
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8005036:	ee07 3a10 	vmov	s14, r3
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 800503a:	3401      	adds	r4, #1
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 800503c:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8005040:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8005044:	ee27 7b0a 	vmul.f64	d7, d7, d10
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 8005048:	ed86 0a00 	vstr	s0, [r6]
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 800504c:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8005050:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8005054:	f001 fac0 	bl	80065d8 <arm_sin_f32>
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8005058:	ee07 4a90 	vmov	s15, r4
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 800505c:	ee28 0a00 	vmul.f32	s0, s16, s0
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8005060:	eeb8 7be7 	vcvt.f64.s32	d7, s15
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 8005064:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8005068:	ee27 7b0a 	vmul.f64	d7, d7, d10
					power3=(float)arm_sin_f32((225-digree)*M_PI/180)*power;
 800506c:	ed85 0a00 	vstr	s0, [r5]
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8005070:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8005074:	e595      	b.n	8004ba2 <motor_move+0x5aa>
				else if(digree>180 && digree<=225){
 8005076:	f1a4 03b5 	sub.w	r3, r4, #181	; 0xb5
 800507a:	2b2c      	cmp	r3, #44	; 0x2c
 800507c:	d9b7      	bls.n	8004fee <motor_move+0x9f6>
				else if(digree>225 && digree<=270){
 800507e:	f1a4 03e2 	sub.w	r3, r4, #226	; 0xe2
 8005082:	2b2c      	cmp	r3, #44	; 0x2c
 8005084:	d843      	bhi.n	800510e <motor_move+0xb16>
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8005086:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800508a:	ee27 7b0a 	vmul.f64	d7, d7, d10
 800508e:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8005092:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8005096:	f001 fa9f 	bl	80065d8 <arm_sin_f32>
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 800509a:	f1a4 0387 	sub.w	r3, r4, #135	; 0x87
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 800509e:	ee20 0a48 	vnmul.f32	s0, s0, s16
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 80050a2:	ee07 3a10 	vmov	s14, r3
 80050a6:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 80050aa:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 80050ae:	ee27 7b0a 	vmul.f64	d7, d7, d10
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 80050b2:	ed87 0a00 	vstr	s0, [r7]
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 80050b6:	ee87 0b09 	vdiv.f64	d0, d7, d9
 80050ba:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80050be:	f001 fa8b 	bl	80065d8 <arm_sin_f32>
					power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 80050c2:	f1a4 03e1 	sub.w	r3, r4, #225	; 0xe1
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 80050c6:	ee28 0a00 	vmul.f32	s0, s16, s0
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 80050ca:	f5c4 749d 	rsb	r4, r4, #314	; 0x13a
					power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 80050ce:	ee07 3a10 	vmov	s14, r3
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 80050d2:	3401      	adds	r4, #1
					power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 80050d4:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 80050d8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 80050dc:	ee27 7b0a 	vmul.f64	d7, d7, d10
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*power;
 80050e0:	ed86 0a00 	vstr	s0, [r6]
					power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 80050e4:	ee87 0b09 	vdiv.f64	d0, d7, d9
 80050e8:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80050ec:	f001 fa74 	bl	80065d8 <arm_sin_f32>
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 80050f0:	ee07 4a90 	vmov	s15, r4
					power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 80050f4:	ee28 0a00 	vmul.f32	s0, s16, s0
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 80050f8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
					power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 80050fc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8005100:	ee27 7b0a 	vmul.f64	d7, d7, d10
					power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8005104:	ed85 0a00 	vstr	s0, [r5]
					power4=(float)arm_sin_f32((315-digree)*M_PI/180)*power;
 8005108:	ee87 0b09 	vdiv.f64	d0, d7, d9
 800510c:	e5ef      	b.n	8004cee <motor_move+0x6f6>
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 800510e:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
				else if(digree>270 && digree<=315){
 8005112:	f46f 7287 	mvn.w	r2, #270	; 0x10e
 8005116:	18a3      	adds	r3, r4, r2
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8005118:	ee27 7b0a 	vmul.f64	d7, d7, d10
				else if(digree>270 && digree<=315){
 800511c:	2b2c      	cmp	r3, #44	; 0x2c
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 800511e:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8005122:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
				else if(digree>270 && digree<=315){
 8005126:	d9b6      	bls.n	8005096 <motor_move+0xa9e>
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8005128:	f001 fa56 	bl	80065d8 <arm_sin_f32>
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*-1*power;
 800512c:	f1a4 0387 	sub.w	r3, r4, #135	; 0x87
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8005130:	ee20 0a48 	vnmul.f32	s0, s0, s16
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*-1*power;
 8005134:	ee07 3a10 	vmov	s14, r3
 8005138:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 800513c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*-1*power;
 8005140:	ee27 7b0a 	vmul.f64	d7, d7, d10
					power1=(float)arm_sin_f32((digree-45)*M_PI/180)*-1*power;
 8005144:	ed87 0a00 	vstr	s0, [r7]
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*-1*power;
 8005148:	ee87 0b09 	vdiv.f64	d0, d7, d9
 800514c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8005150:	f001 fa42 	bl	80065d8 <arm_sin_f32>
					power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8005154:	f1a4 03e1 	sub.w	r3, r4, #225	; 0xe1
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*-1*power;
 8005158:	ee20 0a48 	vnmul.f32	s0, s0, s16
					power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 800515c:	ee07 3a10 	vmov	s14, r3
 8005160:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*-1*power;
 8005164:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8005168:	ee27 7b0a 	vmul.f64	d7, d7, d10
					power2=(float)arm_sin_f32((digree-135)*M_PI/180)*-1*power;
 800516c:	ed86 0a00 	vstr	s0, [r6]
					power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8005170:	ee87 0b09 	vdiv.f64	d0, d7, d9
 8005174:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8005178:	f001 fa2e 	bl	80065d8 <arm_sin_f32>
					power4=(float)arm_sin_f32((digree-315)*M_PI/180)*power;
 800517c:	f46f 739d 	mvn.w	r3, #314	; 0x13a
					power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8005180:	ee28 0a00 	vmul.f32	s0, s16, s0
					power4=(float)arm_sin_f32((digree-315)*M_PI/180)*power;
 8005184:	18e3      	adds	r3, r4, r3
 8005186:	ee07 3a10 	vmov	s14, r3
					power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 800518a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
					power4=(float)arm_sin_f32((digree-315)*M_PI/180)*power;
 800518e:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
					power3=(float)arm_sin_f32((digree-225)*M_PI/180)*power;
 8005192:	ed85 0a00 	vstr	s0, [r5]
					power4=(float)arm_sin_f32((digree-315)*M_PI/180)*power;
 8005196:	ee27 7b0a 	vmul.f64	d7, d7, d10
 800519a:	ee87 0b09 	vdiv.f64	d0, d7, d9
 800519e:	e646      	b.n	8004e2e <motor_move+0x836>
				motor1(0,power);
 80051a0:	9901      	ldr	r1, [sp, #4]
 80051a2:	2000      	movs	r0, #0
 80051a4:	f7fd fc22 	bl	80029ec <motor1>
				motor2(0,power);
 80051a8:	9901      	ldr	r1, [sp, #4]
 80051aa:	2000      	movs	r0, #0
 80051ac:	f7fd fc7c 	bl	8002aa8 <motor2>
				motor3(power,0);
 80051b0:	2100      	movs	r1, #0
 80051b2:	9801      	ldr	r0, [sp, #4]
 80051b4:	f7fd fcce 	bl	8002b54 <motor3>
				motor4(power,0);
 80051b8:	2100      	movs	r1, #0
 80051ba:	9801      	ldr	r0, [sp, #4]
 80051bc:	f7ff bab7 	b.w	800472e <motor_move+0x136>
 80051c0:	54442d18 	.word	0x54442d18
 80051c4:	400921fb 	.word	0x400921fb
 80051c8:	00000000 	.word	0x00000000
 80051cc:	40668000 	.word	0x40668000
 80051d0:	40020800 	.word	0x40020800
 80051d4:	40021000 	.word	0x40021000
 80051d8:	200001ec 	.word	0x200001ec
 80051dc:	200001a0 	.word	0x200001a0
 80051e0:	20000148 	.word	0x20000148
 80051e4:	20000164 	.word	0x20000164
 80051e8:	2000011c 	.word	0x2000011c
 80051ec:	200001dc 	.word	0x200001dc

080051f0 <HOUI_Correction>:

void HOUI_Correction(){
 80051f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	HOUI=JY901_yaw_get(HOUI_def);
 80051f4:	4e4e      	ldr	r6, [pc, #312]	; (8005330 <HOUI_Correction+0x140>)
 80051f6:	4c4f      	ldr	r4, [pc, #316]	; (8005334 <HOUI_Correction+0x144>)
 80051f8:	8830      	ldrh	r0, [r6, #0]
 80051fa:	f000 f95b 	bl	80054b4 <JY901_yaw_get>
 80051fe:	b280      	uxth	r0, r0
 8005200:	8020      	strh	r0, [r4, #0]
if(HOUI>= 5 && HOUI<=355){
 8005202:	3805      	subs	r0, #5
 8005204:	f5b0 7faf 	cmp.w	r0, #350	; 0x15e
 8005208:	d865      	bhi.n	80052d6 <HOUI_Correction+0xe6>
	motor1(1000,1000);
 800520a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800520e:	f44f 7596 	mov.w	r5, #300	; 0x12c
int max(int a,int b){
	if(a>b){return a;}
	else{return b;}
}
long map_m(long x, long in_min, long in_max, long out_min, long out_max) {
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8005212:	f06f 07b2 	mvn.w	r7, #178	; 0xb2
  	  HAL_IWDG_Refresh(&hiwdg);
 8005216:	f8df 8120 	ldr.w	r8, [pc, #288]	; 8005338 <HOUI_Correction+0x148>
	motor1(1000,1000);
 800521a:	4608      	mov	r0, r1
 800521c:	f7fd fbe6 	bl	80029ec <motor1>
	motor2(1000,1000);
 8005220:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005224:	4608      	mov	r0, r1
 8005226:	f7fd fc3f 	bl	8002aa8 <motor2>
	motor3(1000,1000);
 800522a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800522e:	4608      	mov	r0, r1
 8005230:	f7fd fc90 	bl	8002b54 <motor3>
	motor4(1000,1000);
 8005234:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005238:	4608      	mov	r0, r1
 800523a:	f7fd fce1 	bl	8002c00 <motor4>
	while(HOUI>=5 && HOUI<=355){
 800523e:	8823      	ldrh	r3, [r4, #0]
 8005240:	3b05      	subs	r3, #5
 8005242:	b29b      	uxth	r3, r3
 8005244:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 8005248:	d915      	bls.n	8005276 <HOUI_Correction+0x86>
	motor1(1000,1000);
 800524a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800524e:	4608      	mov	r0, r1
 8005250:	f7fd fbcc 	bl	80029ec <motor1>
	motor2(1000,1000);
 8005254:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005258:	4608      	mov	r0, r1
 800525a:	f7fd fc25 	bl	8002aa8 <motor2>
	motor3(1000,1000);
 800525e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005262:	4608      	mov	r0, r1
 8005264:	f7fd fc76 	bl	8002b54 <motor3>
	motor4(1000,1000);
 8005268:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
}
 800526c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	motor4(1000,1000);
 8005270:	4608      	mov	r0, r1
 8005272:	f7fd bcc5 	b.w	8002c00 <motor4>
	HOUI=JY901_yaw_get(HOUI_def);
 8005276:	8830      	ldrh	r0, [r6, #0]
 8005278:	f000 f91c 	bl	80054b4 <JY901_yaw_get>
 800527c:	b283      	uxth	r3, r0
	if(HOUI<180){
 800527e:	2bb3      	cmp	r3, #179	; 0xb3
	HOUI=JY901_yaw_get(HOUI_def);
 8005280:	8023      	strh	r3, [r4, #0]
 8005282:	4618      	mov	r0, r3
	if(HOUI<180){
 8005284:	d829      	bhi.n	80052da <HOUI_Correction+0xea>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8005286:	f04f 09b4 	mov.w	r9, #180	; 0xb4
 800528a:	4368      	muls	r0, r5
 800528c:	fb90 f1f9 	sdiv	r1, r0, r9
	motor1(0,(int)map_m(HOUI,0,180,200,500));
 8005290:	2000      	movs	r0, #0
 8005292:	31c8      	adds	r1, #200	; 0xc8
 8005294:	f7fd fbaa 	bl	80029ec <motor1>
	motor2(0,(int)map_m(HOUI,0,180,200,500));
 8005298:	8821      	ldrh	r1, [r4, #0]
 800529a:	2000      	movs	r0, #0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800529c:	4369      	muls	r1, r5
 800529e:	fb91 f1f9 	sdiv	r1, r1, r9
	motor2(0,(int)map_m(HOUI,0,180,200,500));
 80052a2:	31c8      	adds	r1, #200	; 0xc8
 80052a4:	f7fd fc00 	bl	8002aa8 <motor2>
	motor3((int)map_m(HOUI,0,180,200,500),0);
 80052a8:	8820      	ldrh	r0, [r4, #0]
 80052aa:	2100      	movs	r1, #0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80052ac:	4368      	muls	r0, r5
 80052ae:	fb90 f0f9 	sdiv	r0, r0, r9
	motor3((int)map_m(HOUI,0,180,200,500),0);
 80052b2:	30c8      	adds	r0, #200	; 0xc8
 80052b4:	f7fd fc4e 	bl	8002b54 <motor3>
	motor4((int)map_m(HOUI,0,180,200,500),0);
 80052b8:	8820      	ldrh	r0, [r4, #0]
 80052ba:	2100      	movs	r1, #0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80052bc:	4368      	muls	r0, r5
 80052be:	fb90 f0f9 	sdiv	r0, r0, r9
	motor4((int)map_m(HOUI,0,180,200,500),0);
 80052c2:	30c8      	adds	r0, #200	; 0xc8
		motor4(0,(int)map_m(HOUI,359,180,200,500));
 80052c4:	f7fd fc9c 	bl	8002c00 <motor4>
  	  HAL_IWDG_Refresh(&hiwdg);
 80052c8:	4640      	mov	r0, r8
 80052ca:	f7fb fe22 	bl	8000f12 <HAL_IWDG_Refresh>
  	  if(make_end_flug()==0){return;}
 80052ce:	f000 fb81 	bl	80059d4 <make_end_flug>
 80052d2:	2800      	cmp	r0, #0
 80052d4:	d1b3      	bne.n	800523e <HOUI_Correction+0x4e>
 80052d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80052da:	f46f 73b3 	mvn.w	r3, #358	; 0x166
		motor1((int)map_m(HOUI,359,180,200,500),0);
 80052de:	2100      	movs	r1, #0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80052e0:	4418      	add	r0, r3
 80052e2:	4368      	muls	r0, r5
 80052e4:	fb90 f0f7 	sdiv	r0, r0, r7
		motor1((int)map_m(HOUI,359,180,200,500),0);
 80052e8:	30c8      	adds	r0, #200	; 0xc8
 80052ea:	f7fd fb7f 	bl	80029ec <motor1>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80052ee:	f46f 72b3 	mvn.w	r2, #358	; 0x166
		motor2((int)map_m(HOUI,359,180,200,500),0);
 80052f2:	8820      	ldrh	r0, [r4, #0]
 80052f4:	2100      	movs	r1, #0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80052f6:	4410      	add	r0, r2
 80052f8:	4368      	muls	r0, r5
 80052fa:	fb90 f0f7 	sdiv	r0, r0, r7
		motor2((int)map_m(HOUI,359,180,200,500),0);
 80052fe:	30c8      	adds	r0, #200	; 0xc8
 8005300:	f7fd fbd2 	bl	8002aa8 <motor2>
		motor3(0,(int)map_m(HOUI,359,180,200,500));
 8005304:	8821      	ldrh	r1, [r4, #0]
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8005306:	f46f 70b3 	mvn.w	r0, #358	; 0x166
 800530a:	4401      	add	r1, r0
		motor3(0,(int)map_m(HOUI,359,180,200,500));
 800530c:	2000      	movs	r0, #0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800530e:	4369      	muls	r1, r5
 8005310:	fb91 f1f7 	sdiv	r1, r1, r7
		motor3(0,(int)map_m(HOUI,359,180,200,500));
 8005314:	31c8      	adds	r1, #200	; 0xc8
 8005316:	f7fd fc1d 	bl	8002b54 <motor3>
		motor4(0,(int)map_m(HOUI,359,180,200,500));
 800531a:	8821      	ldrh	r1, [r4, #0]
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800531c:	f46f 7eb3 	mvn.w	lr, #358	; 0x166
		motor4(0,(int)map_m(HOUI,359,180,200,500));
 8005320:	2000      	movs	r0, #0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8005322:	4471      	add	r1, lr
 8005324:	4369      	muls	r1, r5
 8005326:	fb91 f1f7 	sdiv	r1, r1, r7
		motor4(0,(int)map_m(HOUI,359,180,200,500));
 800532a:	31c8      	adds	r1, #200	; 0xc8
 800532c:	e7ca      	b.n	80052c4 <HOUI_Correction+0xd4>
 800532e:	bf00      	nop
 8005330:	2000010c 	.word	0x2000010c
 8005334:	20000180 	.word	0x20000180
 8005338:	200002e4 	.word	0x200002e4

0800533c <HMC6352_init>:



const int  HMC6352_ADDRESS = (0x21<<1);

void HMC6352_init(I2C_HandleTypeDef *handler){
 800533c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HMC6352_I2C = handler;
 800533e:	4b0c      	ldr	r3, [pc, #48]	; (8005370 <HMC6352_init+0x34>)
	uint8_t send_cmd[3];
	send_cmd[0]='G';
	send_cmd[1]=0x74;
	send_cmd[2]=0x72;
	HAL_I2C_Master_Transmit(HMC6352_I2C,HMC6352_ADDRESS ,(uint8_t*)send_cmd,3,0x0f);
 8005340:	aa03      	add	r2, sp, #12
 8005342:	2142      	movs	r1, #66	; 0x42
	HMC6352_I2C = handler;
 8005344:	6018      	str	r0, [r3, #0]
	send_cmd[0]='G';
 8005346:	2347      	movs	r3, #71	; 0x47
 8005348:	f88d 300c 	strb.w	r3, [sp, #12]
	send_cmd[1]=0x74;
 800534c:	2374      	movs	r3, #116	; 0x74
 800534e:	f88d 300d 	strb.w	r3, [sp, #13]
	send_cmd[2]=0x72;
 8005352:	2372      	movs	r3, #114	; 0x72
 8005354:	f88d 300e 	strb.w	r3, [sp, #14]
	HAL_I2C_Master_Transmit(HMC6352_I2C,HMC6352_ADDRESS ,(uint8_t*)send_cmd,3,0x0f);
 8005358:	230f      	movs	r3, #15
 800535a:	9300      	str	r3, [sp, #0]
 800535c:	2303      	movs	r3, #3
 800535e:	f7fb fc0f 	bl	8000b80 <HAL_I2C_Master_Transmit>
	delayUs(70);
 8005362:	2046      	movs	r0, #70	; 0x46
 8005364:	f7ff f884 	bl	8004470 <delayUs>
}
 8005368:	b005      	add	sp, #20
 800536a:	f85d fb04 	ldr.w	pc, [sp], #4
 800536e:	bf00      	nop
 8005370:	20000144 	.word	0x20000144

08005374 <JY901_init>:
	}
}


void JY901_init(I2C_HandleTypeDef *handler){
	 JY901_I2C = handler;
 8005374:	4b01      	ldr	r3, [pc, #4]	; (800537c <JY901_init+0x8>)
 8005376:	6018      	str	r0, [r3, #0]
 8005378:	4770      	bx	lr
 800537a:	bf00      	nop
 800537c:	20000140 	.word	0x20000140

08005380 <HOUI_calibration>:
 * cmd=4  Save
 */
void HOUI_calibration(uint32_t time,uint8_t cmd){
	uint8_t send_cmd[3];
	uint8_t cycletime=0;
	if(time>1000){
 8005380:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
		cycletime=time/1000;
	}
	switch(cmd){
 8005384:	f101 31ff 	add.w	r1, r1, #4294967295
void HOUI_calibration(uint32_t time,uint8_t cmd){
 8005388:	b5f0      	push	{r4, r5, r6, r7, lr}
		cycletime=time/1000;
 800538a:	bf88      	it	hi
 800538c:	f44f 747a 	movhi.w	r4, #1000	; 0x3e8
void HOUI_calibration(uint32_t time,uint8_t cmd){
 8005390:	b085      	sub	sp, #20
 8005392:	4605      	mov	r5, r0
 8005394:	bf94      	ite	ls
 8005396:	2400      	movls	r4, #0
		cycletime=time/1000;
 8005398:	fbb0 f4f4 	udivhi	r4, r0, r4
	switch(cmd){
 800539c:	2903      	cmp	r1, #3
 800539e:	d834      	bhi.n	800540a <HOUI_calibration+0x8a>
 80053a0:	e8df f001 	tbb	[pc, r1]
 80053a4:	5e3e1102 	.word	0x5e3e1102
	case 1:
		send_cmd[0]=0x01;
 80053a8:	2301      	movs	r3, #1
 80053aa:	f88d 300c 	strb.w	r3, [sp, #12]
		send_cmd[1]=0x01;
 80053ae:	f88d 300d 	strb.w	r3, [sp, #13]
		send_cmd[2]=0x00;
 80053b2:	2300      	movs	r3, #0
	break;

	case 4:
		send_cmd[0]=0x00;
		send_cmd[1]=0x00;
		send_cmd[2]=0x00;
 80053b4:	f88d 300e 	strb.w	r3, [sp, #14]
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 80053b8:	230f      	movs	r3, #15
 80053ba:	aa03      	add	r2, sp, #12
 80053bc:	21a0      	movs	r1, #160	; 0xa0
 80053be:	9300      	str	r3, [sp, #0]
 80053c0:	2303      	movs	r3, #3
 80053c2:	482a      	ldr	r0, [pc, #168]	; (800546c <HOUI_calibration+0xec>)
 80053c4:	e045      	b.n	8005452 <HOUI_calibration+0xd2>
		send_cmd[1]=0x02;
 80053c6:	2302      	movs	r3, #2
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 80053c8:	270f      	movs	r7, #15
 80053ca:	4828      	ldr	r0, [pc, #160]	; (800546c <HOUI_calibration+0xec>)
		send_cmd[0]=0x01;
 80053cc:	2601      	movs	r6, #1
		send_cmd[2]=0x00;
 80053ce:	2500      	movs	r5, #0
		send_cmd[1]=0x02;
 80053d0:	f88d 300d 	strb.w	r3, [sp, #13]
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 80053d4:	9700      	str	r7, [sp, #0]
 80053d6:	2303      	movs	r3, #3
 80053d8:	aa03      	add	r2, sp, #12
 80053da:	21a0      	movs	r1, #160	; 0xa0
 80053dc:	6800      	ldr	r0, [r0, #0]
		for(uint8_t i=0;i<cycletime;i++){
 80053de:	b2e4      	uxtb	r4, r4
		send_cmd[0]=0x01;
 80053e0:	f88d 600c 	strb.w	r6, [sp, #12]
		send_cmd[2]=0x00;
 80053e4:	f88d 500e 	strb.w	r5, [sp, #14]
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 80053e8:	f7fb fbca 	bl	8000b80 <HAL_I2C_Master_Transmit>
		send_cmd[0]='C';
 80053ec:	2343      	movs	r3, #67	; 0x43
		HAL_I2C_Master_Transmit(HMC6352_I2C,HMC6352_ADDRESS,(uint8_t*)send_cmd,1,0xF);
 80053ee:	4820      	ldr	r0, [pc, #128]	; (8005470 <HOUI_calibration+0xf0>)
 80053f0:	9700      	str	r7, [sp, #0]
 80053f2:	aa03      	add	r2, sp, #12
		send_cmd[0]='C';
 80053f4:	f88d 300c 	strb.w	r3, [sp, #12]
		HAL_I2C_Master_Transmit(HMC6352_I2C,HMC6352_ADDRESS,(uint8_t*)send_cmd,1,0xF);
 80053f8:	4633      	mov	r3, r6
			HAL_IWDG_Refresh(&hiwdg);
 80053fa:	4e1e      	ldr	r6, [pc, #120]	; (8005474 <HOUI_calibration+0xf4>)
		HAL_I2C_Master_Transmit(HMC6352_I2C,HMC6352_ADDRESS,(uint8_t*)send_cmd,1,0xF);
 80053fc:	2142      	movs	r1, #66	; 0x42
 80053fe:	6800      	ldr	r0, [r0, #0]
 8005400:	f7fb fbbe 	bl	8000b80 <HAL_I2C_Master_Transmit>
		for(uint8_t i=0;i<cycletime;i++){
 8005404:	b2eb      	uxtb	r3, r5
 8005406:	429c      	cmp	r4, r3
 8005408:	d801      	bhi.n	800540e <HOUI_calibration+0x8e>
		HAL_Delay(time);
	break;
	}
}
 800540a:	b005      	add	sp, #20
 800540c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			HAL_Delay(1000);
 800540e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005412:	3501      	adds	r5, #1
 8005414:	f7fa ff44 	bl	80002a0 <HAL_Delay>
			HAL_IWDG_Refresh(&hiwdg);
 8005418:	4630      	mov	r0, r6
 800541a:	f7fb fd7a 	bl	8000f12 <HAL_IWDG_Refresh>
 800541e:	e7f1      	b.n	8005404 <HOUI_calibration+0x84>
		send_cmd[1]=0x00;
 8005420:	2300      	movs	r3, #0
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 8005422:	260f      	movs	r6, #15
 8005424:	4811      	ldr	r0, [pc, #68]	; (800546c <HOUI_calibration+0xec>)
		send_cmd[0]=0x01;
 8005426:	2401      	movs	r4, #1
		send_cmd[1]=0x00;
 8005428:	f88d 300d 	strb.w	r3, [sp, #13]
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 800542c:	aa03      	add	r2, sp, #12
		send_cmd[2]=0x00;
 800542e:	f88d 300e 	strb.w	r3, [sp, #14]
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 8005432:	21a0      	movs	r1, #160	; 0xa0
 8005434:	9600      	str	r6, [sp, #0]
 8005436:	2303      	movs	r3, #3
 8005438:	6800      	ldr	r0, [r0, #0]
		send_cmd[0]=0x01;
 800543a:	f88d 400c 	strb.w	r4, [sp, #12]
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 800543e:	f7fb fb9f 	bl	8000b80 <HAL_I2C_Master_Transmit>
		send_cmd[0]='E';
 8005442:	2345      	movs	r3, #69	; 0x45
		HAL_I2C_Master_Transmit(HMC6352_I2C,HMC6352_ADDRESS,(uint8_t*)send_cmd,1,0xF);
 8005444:	aa03      	add	r2, sp, #12
 8005446:	2142      	movs	r1, #66	; 0x42
 8005448:	4809      	ldr	r0, [pc, #36]	; (8005470 <HOUI_calibration+0xf0>)
		send_cmd[0]='E';
 800544a:	f88d 300c 	strb.w	r3, [sp, #12]
		HAL_I2C_Master_Transmit(HMC6352_I2C,HMC6352_ADDRESS,(uint8_t*)send_cmd,1,0xF);
 800544e:	4623      	mov	r3, r4
 8005450:	9600      	str	r6, [sp, #0]
		HAL_I2C_Master_Transmit(JY901_I2C,JY901_I2C_ADDRESS,(uint8_t*)send_cmd,3,0xF);
 8005452:	6800      	ldr	r0, [r0, #0]
 8005454:	f7fb fb94 	bl	8000b80 <HAL_I2C_Master_Transmit>
		HAL_Delay(time);
 8005458:	4628      	mov	r0, r5
 800545a:	f7fa ff21 	bl	80002a0 <HAL_Delay>
}
 800545e:	e7d4      	b.n	800540a <HOUI_calibration+0x8a>
		send_cmd[0]=0x00;
 8005460:	2300      	movs	r3, #0
 8005462:	f88d 300c 	strb.w	r3, [sp, #12]
		send_cmd[1]=0x00;
 8005466:	f88d 300d 	strb.w	r3, [sp, #13]
 800546a:	e7a3      	b.n	80053b4 <HOUI_calibration+0x34>
 800546c:	20000140 	.word	0x20000140
 8005470:	20000144 	.word	0x20000144
 8005474:	200002e4 	.word	0x200002e4

08005478 <JY901_def_set>:

int JY901_def_set(){
 8005478:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	    uint8_t yaw[2];
	    uint16_t  def;
	    HAL_I2C_Mem_Read(JY901_I2C,JY901_I2C_ADDRESS,0x3F,I2C_MEMADD_SIZE_8BIT,(uint8_t*)yaw,2,0xFF);
 800547a:	23ff      	movs	r3, #255	; 0xff
 800547c:	480c      	ldr	r0, [pc, #48]	; (80054b0 <JY901_def_set+0x38>)
 800547e:	223f      	movs	r2, #63	; 0x3f
 8005480:	21a0      	movs	r1, #160	; 0xa0
 8005482:	9302      	str	r3, [sp, #8]
 8005484:	2302      	movs	r3, #2
 8005486:	9301      	str	r3, [sp, #4]
 8005488:	ab05      	add	r3, sp, #20
 800548a:	9300      	str	r3, [sp, #0]
 800548c:	2301      	movs	r3, #1
 800548e:	6800      	ldr	r0, [r0, #0]
 8005490:	f7fb fc0f 	bl	8000cb2 <HAL_I2C_Mem_Read>
	    uint8_t yawl=yaw[0];
	    uint8_t yawh=yaw[1];
	    def = ((yawh<< 8 ) | yawl ) * 180/ 32768 ;
 8005494:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8005498:	20b4      	movs	r0, #180	; 0xb4
 800549a:	4358      	muls	r0, r3
 800549c:	f3c0 30cf 	ubfx	r0, r0, #15, #16
	    def=(def-359)*(-1);
 80054a0:	f5c0 70b3 	rsb	r0, r0, #358	; 0x166
 80054a4:	3001      	adds	r0, #1
	    if(def<0){
	    	def=360+def;
	    }
	    return def;
}
 80054a6:	b280      	uxth	r0, r0
 80054a8:	b007      	add	sp, #28
 80054aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80054ae:	bf00      	nop
 80054b0:	20000140 	.word	0x20000140

080054b4 <JY901_yaw_get>:

int JY901_yaw_get(uint16_t def){
 80054b4:	b510      	push	{r4, lr}
    uint8_t yaw[2];
    uint16_t digree;
    HAL_I2C_Mem_Read(JY901_I2C,JY901_I2C_ADDRESS,0x3F,I2C_MEMADD_SIZE_8BIT,(uint8_t*)yaw,2,0xFF);
 80054b6:	23ff      	movs	r3, #255	; 0xff
int JY901_yaw_get(uint16_t def){
 80054b8:	b086      	sub	sp, #24
 80054ba:	4604      	mov	r4, r0
    HAL_I2C_Mem_Read(JY901_I2C,JY901_I2C_ADDRESS,0x3F,I2C_MEMADD_SIZE_8BIT,(uint8_t*)yaw,2,0xFF);
 80054bc:	480d      	ldr	r0, [pc, #52]	; (80054f4 <JY901_yaw_get+0x40>)
 80054be:	9302      	str	r3, [sp, #8]
 80054c0:	2302      	movs	r3, #2
 80054c2:	223f      	movs	r2, #63	; 0x3f
 80054c4:	21a0      	movs	r1, #160	; 0xa0
 80054c6:	9301      	str	r3, [sp, #4]
 80054c8:	ab05      	add	r3, sp, #20
 80054ca:	9300      	str	r3, [sp, #0]
 80054cc:	2301      	movs	r3, #1
 80054ce:	6800      	ldr	r0, [r0, #0]
 80054d0:	f7fb fbef 	bl	8000cb2 <HAL_I2C_Mem_Read>
    uint8_t yawl=yaw[0];
    uint8_t yawh=yaw[1];
    int Hx;
    Hx = ((yawh<< 8 ) | yawl ) * 180/ 32768 ;
 80054d4:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 80054d8:	20b4      	movs	r0, #180	; 0xb4
 80054da:	4343      	muls	r3, r0
    Hx=(Hx-359)*(-1);
 80054dc:	f240 1067 	movw	r0, #359	; 0x167
 80054e0:	eba0 30e3 	sub.w	r0, r0, r3, asr #15
    Hx = Hx - def;
     if(Hx<0){
 80054e4:	1b00      	subs	r0, r0, r4
     digree=Hx+360;
 80054e6:	bf48      	it	mi
 80054e8:	f500 70b4 	addmi.w	r0, r0, #360	; 0x168
     }
     else{
     digree=Hx;
 80054ec:	b280      	uxth	r0, r0
     }
     return digree;
}
 80054ee:	b006      	add	sp, #24
 80054f0:	bd10      	pop	{r4, pc}
 80054f2:	bf00      	nop
 80054f4:	20000140 	.word	0x20000140

080054f8 <openMV_data_get>:


void openMV_data_get(){
	int j = 0;
	while (Rxbuf_opneMV[j] != 254 && j < 11) {
 80054f8:	4a7f      	ldr	r2, [pc, #508]	; (80056f8 <openMV_data_get+0x200>)
	int j = 0;
 80054fa:	2300      	movs	r3, #0
void openMV_data_get(){
 80054fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054fe:	4611      	mov	r1, r2
 8005500:	ed2d 8b0a 	vpush	{d8-d12}
 8005504:	b083      	sub	sp, #12
	while (Rxbuf_opneMV[j] != 254 && j < 11) {
 8005506:	5cd0      	ldrb	r0, [r2, r3]
 8005508:	28fe      	cmp	r0, #254	; 0xfe
 800550a:	f040 80e2 	bne.w	80056d2 <openMV_data_get+0x1da>
 800550e:	4a7b      	ldr	r2, [pc, #492]	; (80056fc <openMV_data_get+0x204>)
 8005510:	f103 040a 	add.w	r4, r3, #10
			for (int k = 0; k < 10; k++) {
				if ((j + k) >= 10) {
					data_openMV[k] = Rxbuf_opneMV[k - (10 - j)];
				}
				else {
					data_openMV[k] = Rxbuf_opneMV[j + k + 1];
 8005514:	1ad0      	subs	r0, r2, r3
					data_openMV[k] = Rxbuf_opneMV[k - (10 - j)];
 8005516:	18cd      	adds	r5, r1, r3
				if ((j + k) >= 10) {
 8005518:	2b09      	cmp	r3, #9
					data_openMV[k] = Rxbuf_opneMV[k - (10 - j)];
 800551a:	bfcc      	ite	gt
 800551c:	f815 5c0a 	ldrbgt.w	r5, [r5, #-10]
					data_openMV[k] = Rxbuf_opneMV[j + k + 1];
 8005520:	786d      	ldrble	r5, [r5, #1]
 8005522:	54c5      	strb	r5, [r0, r3]
 8005524:	3301      	adds	r3, #1
			for (int k = 0; k < 10; k++) {
 8005526:	429c      	cmp	r4, r3
 8005528:	d1f5      	bne.n	8005516 <openMV_data_get+0x1e>
				}
			}
	}

	  openMVdata[0]=data_openMV[0];
 800552a:	4c75      	ldr	r4, [pc, #468]	; (8005700 <openMV_data_get+0x208>)
 800552c:	eeb2 ba04 	vmov.f32	s22, #36	; 0x41200000  10.0
 8005530:	7813      	ldrb	r3, [r2, #0]
	  openMVdata[1]=data_openMV[1]+(data_openMV[2]<<8);
	  openMVdata[2]=data_openMV[3]+(data_openMV[4]<<8);
 8005532:	78d1      	ldrb	r1, [r2, #3]
	  openMVdata[0]=data_openMV[0];
 8005534:	8023      	strh	r3, [r4, #0]
 8005536:	f1c1 0173 	rsb	r1, r1, #115	; 0x73
	  openMVdata[1]=data_openMV[1]+(data_openMV[2]<<8);
 800553a:	7853      	ldrb	r3, [r2, #1]
	  openMVdata[2]=data_openMV[3]+(data_openMV[4]<<8);
 800553c:	f892 e004 	ldrb.w	lr, [r2, #4]
	  openMVdata[3]=data_openMV[5];
 8005540:	7950      	ldrb	r0, [r2, #5]
 8005542:	b289      	uxth	r1, r1
 8005544:	f1c3 039a 	rsb	r3, r3, #154	; 0x9a
	  openMVdata[1]=data_openMV[1]+(data_openMV[2]<<8);
 8005548:	f892 c002 	ldrb.w	ip, [r2, #2]
	  openMVdata[4]=data_openMV[6]+(data_openMV[7]<<8);
 800554c:	79d7      	ldrb	r7, [r2, #7]
	  openMVdata[5]=data_openMV[8]+(data_openMV[9]<<8);
 800554e:	7a56      	ldrb	r6, [r2, #9]
 8005550:	b29b      	uxth	r3, r3
	  openMVdata[3]=data_openMV[5];
 8005552:	80e0      	strh	r0, [r4, #6]
	  openMVdata[4]=data_openMV[6]+(data_openMV[7]<<8);
 8005554:	7995      	ldrb	r5, [r2, #6]

	  openMVdata[1]=154-openMVdata[1];
 8005556:	eba3 230c 	sub.w	r3, r3, ip, lsl #8
	  openMVdata[5]=data_openMV[8]+(data_openMV[9]<<8);
 800555a:	7a10      	ldrb	r0, [r2, #8]
	  openMVdata[2]=115-openMVdata[2];
 800555c:	eba1 220e 	sub.w	r2, r1, lr, lsl #8
	  openMVdata[1]=154-openMVdata[1];
 8005560:	b21b      	sxth	r3, r3
 8005562:	f1c5 059b 	rsb	r5, r5, #155	; 0x9b
	  openMVdata[2]=115-openMVdata[2];
 8005566:	b212      	sxth	r2, r2
 8005568:	f1c0 007a 	rsb	r0, r0, #122	; 0x7a
	  openMVdata[1]=154-openMVdata[1];
 800556c:	8063      	strh	r3, [r4, #2]
 800556e:	b2ad      	uxth	r5, r5
	  openMVdata[2]=115-openMVdata[2];
 8005570:	80a2      	strh	r2, [r4, #4]
 8005572:	b280      	uxth	r0, r0
	  openMVdata[4]=155-openMVdata[4];
	  openMVdata[5]=122-openMVdata[5];

	  balldata[0]= sqrt((openMVdata[1]*openMVdata[1])+(openMVdata[2]*openMVdata[2]));
 8005574:	4352      	muls	r2, r2
	  openMVdata[4]=155-openMVdata[4];
 8005576:	eba5 2507 	sub.w	r5, r5, r7, lsl #8
	  openMVdata[5]=122-openMVdata[5];
 800557a:	eba0 2106 	sub.w	r1, r0, r6, lsl #8
 800557e:	4626      	mov	r6, r4
	  balldata[0]= sqrt((openMVdata[1]*openMVdata[1])+(openMVdata[2]*openMVdata[2]));
 8005580:	fb03 2303 	mla	r3, r3, r3, r2
	  openMVdata[5]=122-openMVdata[5];
 8005584:	8161      	strh	r1, [r4, #10]
	  balldata[0]= sqrt((openMVdata[1]*openMVdata[1])+(openMVdata[2]*openMVdata[2]));
 8005586:	ee00 3a10 	vmov	s0, r3
	  openMVdata[4]=155-openMVdata[4];
 800558a:	8125      	strh	r5, [r4, #8]
	  balldata[0]= sqrt((openMVdata[1]*openMVdata[1])+(openMVdata[2]*openMVdata[2]));
 800558c:	4d5d      	ldr	r5, [pc, #372]	; (8005704 <openMV_data_get+0x20c>)
 800558e:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 8005592:	f001 f96d 	bl	8006870 <sqrt>
 8005596:	eefd 7bc0 	vcvt.s32.f64	s15, d0
	  balldata[1]=(float)(myAtan2((float)openMVdata[1],(float)openMVdata[2])/M_PI*180);
 800559a:	ed9f cb4f 	vldr	d12, [pc, #316]	; 80056d8 <openMV_data_get+0x1e0>
	  balldata[0]= sqrt((openMVdata[1]*openMVdata[1])+(openMVdata[2]*openMVdata[2]));
 800559e:	ee17 3a90 	vmov	r3, s15
 80055a2:	802b      	strh	r3, [r5, #0]
	  balldata[1]=(float)(myAtan2((float)openMVdata[1],(float)openMVdata[2])/M_PI*180);
 80055a4:	f9b4 3004 	ldrsh.w	r3, [r4, #4]
 80055a8:	ee00 3a90 	vmov	s1, r3
 80055ac:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 80055b0:	ee00 3a10 	vmov	s0, r3
 80055b4:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 80055b8:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 80055bc:	f7fe ffc0 	bl	8004540 <myAtan2>
 80055c0:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 80055c4:	ed9f ab46 	vldr	d10, [pc, #280]	; 80056e0 <openMV_data_get+0x1e8>
 80055c8:	ee80 6b0c 	vdiv.f64	d6, d0, d12
	  if(balldata[1]<0){
		 balldata[1]= 360+balldata[1];
	  }
	  float32_t Rdata;
	  Rdata=(7.5309*exp(0.0412*balldata[0]));
 80055cc:	ed9f 9b46 	vldr	d9, [pc, #280]	; 80056e8 <openMV_data_get+0x1f0>
 80055d0:	ed9f 8b47 	vldr	d8, [pc, #284]	; 80056f0 <openMV_data_get+0x1f8>
	  balldata[1]=(float)(myAtan2((float)openMVdata[1],(float)openMVdata[2])/M_PI*180);
 80055d4:	ee26 6b0a 	vmul.f64	d6, d6, d10
 80055d8:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
 80055dc:	eefd 7ac6 	vcvt.s32.f32	s15, s12
 80055e0:	edcd 7a01 	vstr	s15, [sp, #4]
 80055e4:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
	  if(balldata[1]<0){
 80055e8:	2b00      	cmp	r3, #0
		 balldata[1]= 360+balldata[1];
 80055ea:	bfb8      	it	lt
 80055ec:	f503 73b4 	addlt.w	r3, r3, #360	; 0x168
 80055f0:	806b      	strh	r3, [r5, #2]
	  Rdata=(7.5309*exp(0.0412*balldata[0]));
 80055f2:	f9b5 3000 	ldrsh.w	r3, [r5]
 80055f6:	ee00 3a10 	vmov	s0, r3
 80055fa:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 80055fe:	ee20 0b09 	vmul.f64	d0, d0, d9
 8005602:	f001 f851 	bl	80066a8 <exp>
	  if(Rdata<10){Rdata=0;}
 8005606:	eddf 7a40 	vldr	s15, [pc, #256]	; 8005708 <openMV_data_get+0x210>
	  balldata[2]=(int)Rdata;

	  markerdata[0]= sqrt((openMVdata[3]*openMVdata[3])+(openMVdata[4]*openMVdata[4]));
 800560a:	f9b4 2008 	ldrsh.w	r2, [r4, #8]
	  Rdata=(7.5309*exp(0.0412*balldata[0]));
 800560e:	ee20 0b08 	vmul.f64	d0, d0, d8
	  markerdata[0]= sqrt((openMVdata[3]*openMVdata[3])+(openMVdata[4]*openMVdata[4]));
 8005612:	4352      	muls	r2, r2
	  Rdata=(7.5309*exp(0.0412*balldata[0]));
 8005614:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
	  if(Rdata<10){Rdata=0;}
 8005618:	eeb4 0a4b 	vcmp.f32	s0, s22
 800561c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005620:	bf48      	it	mi
 8005622:	eeb0 0a67 	vmovmi.f32	s0, s15
	  balldata[2]=(int)Rdata;
 8005626:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800562a:	ee17 3a90 	vmov	r3, s15
 800562e:	80ab      	strh	r3, [r5, #4]
	  markerdata[0]= sqrt((openMVdata[3]*openMVdata[3])+(openMVdata[4]*openMVdata[4]));
 8005630:	f9b4 3006 	ldrsh.w	r3, [r4, #6]
 8005634:	4c35      	ldr	r4, [pc, #212]	; (800570c <openMV_data_get+0x214>)
 8005636:	fb03 2303 	mla	r3, r3, r3, r2
 800563a:	ee00 3a10 	vmov	s0, r3
 800563e:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 8005642:	f001 f915 	bl	8006870 <sqrt>
 8005646:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800564a:	ee17 3a90 	vmov	r3, s15
 800564e:	8023      	strh	r3, [r4, #0]
	  markerdata[1]=(float)(myAtan2((float)openMVdata[3],(float)openMVdata[4])/M_PI*180);
 8005650:	f9b6 3008 	ldrsh.w	r3, [r6, #8]
 8005654:	ee00 3a90 	vmov	s1, r3
 8005658:	f9b6 3006 	ldrsh.w	r3, [r6, #6]
 800565c:	ee00 3a10 	vmov	s0, r3
 8005660:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 8005664:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8005668:	f7fe ff6a 	bl	8004540 <myAtan2>
 800566c:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8005670:	ee80 7b0c 	vdiv.f64	d7, d0, d12
 8005674:	ee27 7b0a 	vmul.f64	d7, d7, d10
 8005678:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 800567c:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8005680:	edcd 7a01 	vstr	s15, [sp, #4]
 8005684:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
	  if(markerdata[1]<0){
 8005688:	2b00      	cmp	r3, #0
		  markerdata[1]= 360+markerdata[1];
 800568a:	bfb8      	it	lt
 800568c:	f503 73b4 	addlt.w	r3, r3, #360	; 0x168
 8005690:	8063      	strh	r3, [r4, #2]
	  }
	  float32_t Rdata_marker;
	  Rdata_marker=(7.5309*exp(0.0412*markerdata[0]));
 8005692:	f9b4 3000 	ldrsh.w	r3, [r4]
 8005696:	ee00 3a10 	vmov	s0, r3
 800569a:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 800569e:	ee20 0b09 	vmul.f64	d0, d0, d9
 80056a2:	f001 f801 	bl	80066a8 <exp>
	  if(Rdata_marker<10){Rdata_marker=0;}
 80056a6:	eddf 7a18 	vldr	s15, [pc, #96]	; 8005708 <openMV_data_get+0x210>
	  Rdata_marker=(7.5309*exp(0.0412*markerdata[0]));
 80056aa:	ee20 0b08 	vmul.f64	d0, d0, d8
 80056ae:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
	  if(Rdata_marker<10){Rdata_marker=0;}
 80056b2:	eeb4 0a4b 	vcmp.f32	s0, s22
 80056b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80056ba:	bf48      	it	mi
 80056bc:	eeb0 0a67 	vmovmi.f32	s0, s15
	  markerdata[2]=(int)Rdata_marker;
 80056c0:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80056c4:	ee17 3a90 	vmov	r3, s15
 80056c8:	80a3      	strh	r3, [r4, #4]
}
 80056ca:	b003      	add	sp, #12
 80056cc:	ecbd 8b0a 	vpop	{d8-d12}
 80056d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
			j++;
 80056d2:	3301      	adds	r3, #1
 80056d4:	e717      	b.n	8005506 <openMV_data_get+0xe>
 80056d6:	bf00      	nop
 80056d8:	54442d18 	.word	0x54442d18
 80056dc:	400921fb 	.word	0x400921fb
 80056e0:	00000000 	.word	0x00000000
 80056e4:	40668000 	.word	0x40668000
 80056e8:	9930be0e 	.word	0x9930be0e
 80056ec:	3fa5182a 	.word	0x3fa5182a
 80056f0:	3fe5c91d 	.word	0x3fe5c91d
 80056f4:	401e1fa4 	.word	0x401e1fa4
 80056f8:	20000120 	.word	0x20000120
 80056fc:	20000156 	.word	0x20000156
 8005700:	20000100 	.word	0x20000100
 8005704:	200001a6 	.word	0x200001a6
 8005708:	00000000 	.word	0x00000000
 800570c:	200001e4 	.word	0x200001e4

08005710 <getplace>:

void getplace(){
 8005710:	b570      	push	{r4, r5, r6, lr}
	if((Ultasonic[2]+Ultasonic[4])>150 && (Ultasonic[2]+Ultasonic[4])<220){
 8005712:	4d26      	ldr	r5, [pc, #152]	; (80057ac <getplace+0x9c>)
 8005714:	4826      	ldr	r0, [pc, #152]	; (80057b0 <getplace+0xa0>)
 8005716:	88ab      	ldrh	r3, [r5, #4]
 8005718:	892a      	ldrh	r2, [r5, #8]
 800571a:	189c      	adds	r4, r3, r2
 800571c:	f1a4 0197 	sub.w	r1, r4, #151	; 0x97
 8005720:	2944      	cmp	r1, #68	; 0x44
 8005722:	d810      	bhi.n	8005746 <getplace+0x36>
		 TLa=Ultasonic[2]*182/(Ultasonic[2]+Ultasonic[4]);
 8005724:	21b6      	movs	r1, #182	; 0xb6
 8005726:	4e23      	ldr	r6, [pc, #140]	; (80057b4 <getplace+0xa4>)
 8005728:	434b      	muls	r3, r1
		 TRa=Ultasonic[4]*182/(Ultasonic[2]+Ultasonic[4]);
 800572a:	434a      	muls	r2, r1
 800572c:	4922      	ldr	r1, [pc, #136]	; (80057b8 <getplace+0xa8>)
		 TLa=Ultasonic[2]*182/(Ultasonic[2]+Ultasonic[4]);
 800572e:	fb93 f3f4 	sdiv	r3, r3, r4
		 TRa=Ultasonic[4]*182/(Ultasonic[2]+Ultasonic[4]);
 8005732:	fb92 f2f4 	sdiv	r2, r2, r4
		 TLa=Ultasonic[2]*182/(Ultasonic[2]+Ultasonic[4]);
 8005736:	b29b      	uxth	r3, r3
		 TRa=Ultasonic[4]*182/(Ultasonic[2]+Ultasonic[4]);
 8005738:	b292      	uxth	r2, r2
		  if(TLa<=65){place[0]=1;}
 800573a:	2b41      	cmp	r3, #65	; 0x41
		 TLa=Ultasonic[2]*182/(Ultasonic[2]+Ultasonic[4]);
 800573c:	8033      	strh	r3, [r6, #0]
		 TRa=Ultasonic[4]*182/(Ultasonic[2]+Ultasonic[4]);
 800573e:	800a      	strh	r2, [r1, #0]
		  if(TLa<=65){place[0]=1;}
 8005740:	d807      	bhi.n	8005752 <getplace+0x42>
 8005742:	2301      	movs	r3, #1
		  else if(TRa<=65){place[0]=5;}
		  else if(TLa>65 && TLa<80){place[0]=2;}
		  else if(TRa>65 && TRa<80){place[0]=4;}
		  else if(TRa<120 && TRa>=80){place[0]=3;}
		  else if(TLa<120 && TLa>=80){place[0]=3;}
		  else{place[0]=6;}
 8005744:	7003      	strb	r3, [r0, #0]
		else if(TIM2->CNT>=29900 && TIM2->CNT<=29930){place[0]=4;}
		else if(TIM2->CNT<=230700 && TIM2->CNT>=30000){place[0]=3;}
		else if(TIM2->CNT>=293000 && TIM2->CNT<=30000){place[0]=3;}
		else{place[0]=6;}
	}*/
	if(Ultasonic[3]>111){place[1]=5;}
 8005746:	88eb      	ldrh	r3, [r5, #6]
 8005748:	2b6f      	cmp	r3, #111	; 0x6f
 800574a:	d91c      	bls.n	8005786 <getplace+0x76>
 800574c:	2305      	movs	r3, #5
	else if(Ultasonic[3]<=111 && Ultasonic[3]>97){place[1]=4;}
	else if(Ultasonic[3]<=97 && Ultasonic[3]>63){place[1]=3;}
	else if(Ultasonic[3]<=63 && Ultasonic[3]>33){place[1]=2;}
	else if(Ultasonic[3]<=33){place[1]=1;}
 800574e:	7043      	strb	r3, [r0, #1]
 8005750:	bd70      	pop	{r4, r5, r6, pc}
		  else if(TRa<=65){place[0]=5;}
 8005752:	2a41      	cmp	r2, #65	; 0x41
 8005754:	d801      	bhi.n	800575a <getplace+0x4a>
 8005756:	2305      	movs	r3, #5
 8005758:	e7f4      	b.n	8005744 <getplace+0x34>
		  else if(TLa>65 && TLa<80){place[0]=2;}
 800575a:	f1a3 0142 	sub.w	r1, r3, #66	; 0x42
 800575e:	290d      	cmp	r1, #13
 8005760:	d801      	bhi.n	8005766 <getplace+0x56>
 8005762:	2302      	movs	r3, #2
 8005764:	e7ee      	b.n	8005744 <getplace+0x34>
		  else if(TRa>65 && TRa<80){place[0]=4;}
 8005766:	f1a2 0142 	sub.w	r1, r2, #66	; 0x42
 800576a:	290d      	cmp	r1, #13
 800576c:	d801      	bhi.n	8005772 <getplace+0x62>
 800576e:	2304      	movs	r3, #4
 8005770:	e7e8      	b.n	8005744 <getplace+0x34>
		  else if(TRa<120 && TRa>=80){place[0]=3;}
 8005772:	3a50      	subs	r2, #80	; 0x50
 8005774:	2a27      	cmp	r2, #39	; 0x27
 8005776:	d801      	bhi.n	800577c <getplace+0x6c>
 8005778:	2303      	movs	r3, #3
 800577a:	e7e3      	b.n	8005744 <getplace+0x34>
		  else if(TLa<120 && TLa>=80){place[0]=3;}
 800577c:	3b50      	subs	r3, #80	; 0x50
 800577e:	2b27      	cmp	r3, #39	; 0x27
 8005780:	d9fa      	bls.n	8005778 <getplace+0x68>
		  else{place[0]=6;}
 8005782:	2306      	movs	r3, #6
 8005784:	e7de      	b.n	8005744 <getplace+0x34>
	else if(Ultasonic[3]<=111 && Ultasonic[3]>97){place[1]=4;}
 8005786:	f1a3 0262 	sub.w	r2, r3, #98	; 0x62
 800578a:	2a0d      	cmp	r2, #13
 800578c:	d801      	bhi.n	8005792 <getplace+0x82>
 800578e:	2304      	movs	r3, #4
 8005790:	e7dd      	b.n	800574e <getplace+0x3e>
	else if(Ultasonic[3]<=97 && Ultasonic[3]>63){place[1]=3;}
 8005792:	f1a3 0240 	sub.w	r2, r3, #64	; 0x40
 8005796:	2a21      	cmp	r2, #33	; 0x21
 8005798:	d801      	bhi.n	800579e <getplace+0x8e>
 800579a:	2303      	movs	r3, #3
 800579c:	e7d7      	b.n	800574e <getplace+0x3e>
	else if(Ultasonic[3]<=63 && Ultasonic[3]>33){place[1]=2;}
 800579e:	3b22      	subs	r3, #34	; 0x22
 80057a0:	2b1d      	cmp	r3, #29
 80057a2:	bf94      	ite	ls
 80057a4:	2302      	movls	r3, #2
	else if(Ultasonic[3]<=33){place[1]=1;}
 80057a6:	2301      	movhi	r3, #1
 80057a8:	e7d1      	b.n	800574e <getplace+0x3e>
 80057aa:	bf00      	nop
 80057ac:	2000014c 	.word	0x2000014c
 80057b0:	200001e2 	.word	0x200001e2
 80057b4:	200001e0 	.word	0x200001e0
 80057b8:	2000010e 	.word	0x2000010e

080057bc <Ultrasonic_get>:
}


void Ultrasonic_get(){
	int j = 0;
		while (Rxbuf_Ultrasonic[j] != 253 && j < 11) {
 80057bc:	4a18      	ldr	r2, [pc, #96]	; (8005820 <Ultrasonic_get+0x64>)
	int j = 0;
 80057be:	2300      	movs	r3, #0
 80057c0:	4611      	mov	r1, r2
void Ultrasonic_get(){
 80057c2:	b530      	push	{r4, r5, lr}
		while (Rxbuf_Ultrasonic[j] != 253 && j < 11) {
 80057c4:	5cd0      	ldrb	r0, [r2, r3]
 80057c6:	28fd      	cmp	r0, #253	; 0xfd
 80057c8:	d128      	bne.n	800581c <Ultrasonic_get+0x60>
 80057ca:	4a16      	ldr	r2, [pc, #88]	; (8005824 <Ultrasonic_get+0x68>)
 80057cc:	f103 040a 	add.w	r4, r3, #10
				for (int k = 0; k < 10; k++) {
					if ((j + k) >= 10) {
						tempdata_ultrasonic[k] = Rxbuf_Ultrasonic[k - (10 - j)];
					}
					else {
						tempdata_ultrasonic[k] = Rxbuf_Ultrasonic[j + k + 1];
 80057d0:	1ad0      	subs	r0, r2, r3
						tempdata_ultrasonic[k] = Rxbuf_Ultrasonic[k - (10 - j)];
 80057d2:	18cd      	adds	r5, r1, r3
					if ((j + k) >= 10) {
 80057d4:	2b09      	cmp	r3, #9
						tempdata_ultrasonic[k] = Rxbuf_Ultrasonic[k - (10 - j)];
 80057d6:	bfcc      	ite	gt
 80057d8:	f815 5c0a 	ldrbgt.w	r5, [r5, #-10]
						tempdata_ultrasonic[k] = Rxbuf_Ultrasonic[j + k + 1];
 80057dc:	786d      	ldrble	r5, [r5, #1]
 80057de:	54c5      	strb	r5, [r0, r3]
 80057e0:	3301      	adds	r3, #1
				for (int k = 0; k < 10; k++) {
 80057e2:	429c      	cmp	r4, r3
 80057e4:	d1f5      	bne.n	80057d2 <Ultrasonic_get+0x16>
					}
				}
		}
		Ultasonic[0]=tempdata_ultrasonic[0]+(tempdata_ultrasonic[1]<<8);
 80057e6:	7850      	ldrb	r0, [r2, #1]
 80057e8:	7811      	ldrb	r1, [r2, #0]
 80057ea:	4b0f      	ldr	r3, [pc, #60]	; (8005828 <Ultrasonic_get+0x6c>)
 80057ec:	eb01 2100 	add.w	r1, r1, r0, lsl #8
		Ultasonic[1]=tempdata_ultrasonic[2]+(tempdata_ultrasonic[3]<<8);
 80057f0:	78d0      	ldrb	r0, [r2, #3]
		Ultasonic[0]=tempdata_ultrasonic[0]+(tempdata_ultrasonic[1]<<8);
 80057f2:	8019      	strh	r1, [r3, #0]
		Ultasonic[1]=tempdata_ultrasonic[2]+(tempdata_ultrasonic[3]<<8);
 80057f4:	7891      	ldrb	r1, [r2, #2]
 80057f6:	eb01 2100 	add.w	r1, r1, r0, lsl #8
		Ultasonic[2]=tempdata_ultrasonic[4]+(tempdata_ultrasonic[5]<<8);
 80057fa:	7950      	ldrb	r0, [r2, #5]
		Ultasonic[1]=tempdata_ultrasonic[2]+(tempdata_ultrasonic[3]<<8);
 80057fc:	8059      	strh	r1, [r3, #2]
		Ultasonic[2]=tempdata_ultrasonic[4]+(tempdata_ultrasonic[5]<<8);
 80057fe:	7911      	ldrb	r1, [r2, #4]
 8005800:	eb01 2100 	add.w	r1, r1, r0, lsl #8
		Ultasonic[3]=tempdata_ultrasonic[6]+(tempdata_ultrasonic[7]<<8);
 8005804:	79d0      	ldrb	r0, [r2, #7]
		Ultasonic[2]=tempdata_ultrasonic[4]+(tempdata_ultrasonic[5]<<8);
 8005806:	8099      	strh	r1, [r3, #4]
		Ultasonic[3]=tempdata_ultrasonic[6]+(tempdata_ultrasonic[7]<<8);
 8005808:	7991      	ldrb	r1, [r2, #6]
 800580a:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800580e:	80d9      	strh	r1, [r3, #6]
		Ultasonic[4]=tempdata_ultrasonic[8]+(tempdata_ultrasonic[9]<<8);
 8005810:	7a51      	ldrb	r1, [r2, #9]
 8005812:	7a12      	ldrb	r2, [r2, #8]
 8005814:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8005818:	811a      	strh	r2, [r3, #8]
 800581a:	bd30      	pop	{r4, r5, pc}
				j++;
 800581c:	3301      	adds	r3, #1
 800581e:	e7d1      	b.n	80057c4 <Ultrasonic_get+0x8>
 8005820:	2000016e 	.word	0x2000016e
 8005824:	20000110 	.word	0x20000110
 8005828:	2000014c 	.word	0x2000014c

0800582c <IR_get>:

}

void IR_get(){
	int j = 0;
 800582c:	2000      	movs	r0, #0
	while (Rxbuf_IR[j] != 254 && j < 5) {
 800582e:	4b12      	ldr	r3, [pc, #72]	; (8005878 <IR_get+0x4c>)
void IR_get(){
 8005830:	b510      	push	{r4, lr}
	while (Rxbuf_IR[j] != 254 && j < 5) {
 8005832:	5c1a      	ldrb	r2, [r3, r0]
 8005834:	2afe      	cmp	r2, #254	; 0xfe
 8005836:	f100 0201 	add.w	r2, r0, #1
 800583a:	d11a      	bne.n	8005872 <IR_get+0x46>
 800583c:	4413      	add	r3, r2
 800583e:	2100      	movs	r1, #0
 8005840:	4a0e      	ldr	r2, [pc, #56]	; (800587c <IR_get+0x50>)
			IRtempdata[0] = 0;
		}
	}
	else {
		for (int k = 0; k < 4; k++) {
			if ((j + k) >= 4) {
 8005842:	1844      	adds	r4, r0, r1
 8005844:	3301      	adds	r3, #1
 8005846:	2c03      	cmp	r4, #3
				IRtempdata[k] = Rxbuf_IR[k - (4 - j)];
 8005848:	bf8c      	ite	hi
 800584a:	f813 4c06 	ldrbhi.w	r4, [r3, #-6]
			}
			else {
				IRtempdata[k] = Rxbuf_IR[j + k + 1];
 800584e:	f813 4c01 	ldrbls.w	r4, [r3, #-1]
 8005852:	5454      	strb	r4, [r2, r1]
		for (int k = 0; k < 4; k++) {
 8005854:	3101      	adds	r1, #1
 8005856:	2904      	cmp	r1, #4
 8005858:	d1f3      	bne.n	8005842 <IR_get+0x16>
			}
		}
	}

	IR[1]=IRtempdata[1]+(IRtempdata[0]<<8);
 800585a:	7810      	ldrb	r0, [r2, #0]
 800585c:	7853      	ldrb	r3, [r2, #1]
 800585e:	4908      	ldr	r1, [pc, #32]	; (8005880 <IR_get+0x54>)
 8005860:	eb03 2300 	add.w	r3, r3, r0, lsl #8
	IR[0]=IRtempdata[3]+(IRtempdata[2]<<8);
 8005864:	7890      	ldrb	r0, [r2, #2]
	IR[1]=IRtempdata[1]+(IRtempdata[0]<<8);
 8005866:	804b      	strh	r3, [r1, #2]
	IR[0]=IRtempdata[3]+(IRtempdata[2]<<8);
 8005868:	78d3      	ldrb	r3, [r2, #3]
 800586a:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 800586e:	800b      	strh	r3, [r1, #0]
 8005870:	bd10      	pop	{r4, pc}
		j++;
 8005872:	4610      	mov	r0, r2
 8005874:	e7dd      	b.n	8005832 <IR_get+0x6>
 8005876:	bf00      	nop
 8005878:	20000168 	.word	0x20000168
 800587c:	20000130 	.word	0x20000130
 8005880:	200001fc 	.word	0x200001fc

08005884 <Line_Reset>:
}



void Line_Reset(int digree_cam,int digree_ir,int cmd){
	switch (cmd) {
 8005884:	3a02      	subs	r2, #2
 8005886:	2a04      	cmp	r2, #4
 8005888:	d85f      	bhi.n	800594a <Line_Reset+0xc6>
 800588a:	e8df f002 	tbb	[pc, r2]
 800588e:	0c03      	.short	0x0c03
 8005890:	5f2f      	.short	0x5f2f
 8005892:	03          	.byte	0x03
 8005893:	00          	.byte	0x00
		case 1:
			//kick test
			break;
		case 2:
			//orange ball normal field
			if(openMVdata[2]==0){
 8005894:	4b4b      	ldr	r3, [pc, #300]	; (80059c4 <Line_Reset+0x140>)
 8005896:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800589a:	2a00      	cmp	r2, #0
 800589c:	d16e      	bne.n	800597c <Line_Reset+0xf8>
				linetemp=0;
 800589e:	2200      	movs	r2, #0
 80058a0:	4b49      	ldr	r3, [pc, #292]	; (80059c8 <Line_Reset+0x144>)
 80058a2:	701a      	strb	r2, [r3, #0]
 80058a4:	4770      	bx	lr
		   }

			break;
		case 3:
			//IR ball normal field
			if(IR[1]<=230 && IR[1]>=130){//back
 80058a6:	4b49      	ldr	r3, [pc, #292]	; (80059cc <Line_Reset+0x148>)
 80058a8:	885b      	ldrh	r3, [r3, #2]
 80058aa:	f1a3 0282 	sub.w	r2, r3, #130	; 0x82
 80058ae:	2a64      	cmp	r2, #100	; 0x64
			}else{linetemp=linetemp&0b00000111;}
 80058b0:	bf81      	itttt	hi
 80058b2:	4945      	ldrhi	r1, [pc, #276]	; (80059c8 <Line_Reset+0x144>)
 80058b4:	780a      	ldrbhi	r2, [r1, #0]
 80058b6:	f002 0207 	andhi.w	r2, r2, #7
 80058ba:	700a      	strbhi	r2, [r1, #0]
			if(IR[1]<=140 && IR[1]>=40){//right
 80058bc:	f1a3 0228 	sub.w	r2, r3, #40	; 0x28
 80058c0:	2a64      	cmp	r2, #100	; 0x64
			}else{linetemp=linetemp&0b00001101;}
 80058c2:	bf81      	itttt	hi
 80058c4:	4940      	ldrhi	r1, [pc, #256]	; (80059c8 <Line_Reset+0x144>)
 80058c6:	780a      	ldrbhi	r2, [r1, #0]
 80058c8:	f002 020d 	andhi.w	r2, r2, #13
 80058cc:	700a      	strbhi	r2, [r1, #0]
			if(IR[1]<=315 && IR[1]>=225){//left
 80058ce:	f1a3 02e1 	sub.w	r2, r3, #225	; 0xe1
 80058d2:	2a5a      	cmp	r2, #90	; 0x5a
			if(IR[1]<=230 && IR[1]>=130){//back
			}else{linetemp=linetemp&0b00000111;}
			if(IR[1]<=140 && IR[1]>=40){//right
			}else{linetemp=linetemp&0b00001101;}
			if(IR[1]<=320 && IR[1]>=220){//left
			}else{linetemp=linetemp&0b0001011;}
 80058d4:	bf88      	it	hi
 80058d6:	493c      	ldrhi	r1, [pc, #240]	; (80059c8 <Line_Reset+0x144>)
			if(IR[1]>=310 || IR[1]<=50){//Front
 80058d8:	f1a3 0333 	sub.w	r3, r3, #51	; 0x33
			}else{linetemp=linetemp&0b0001011;}
 80058dc:	bf82      	ittt	hi
 80058de:	780a      	ldrbhi	r2, [r1, #0]
 80058e0:	f002 020b 	andhi.w	r2, r2, #11
 80058e4:	700a      	strbhi	r2, [r1, #0]
			if(IR[1]>=310 || IR[1]<=50){//Front
 80058e6:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 80058ea:	e028      	b.n	800593e <Line_Reset+0xba>
			if(openMVdata[2]==0){
 80058ec:	4b35      	ldr	r3, [pc, #212]	; (80059c4 <Line_Reset+0x140>)
 80058ee:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80058f2:	2a00      	cmp	r2, #0
 80058f4:	d0d3      	beq.n	800589e <Line_Reset+0x1a>
			else if(openMVdata[0]>5){
 80058f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80058fa:	2b05      	cmp	r3, #5
 80058fc:	dccf      	bgt.n	800589e <Line_Reset+0x1a>
				if(balldata[1]<=225 && balldata[1]>=135){//back
 80058fe:	4b34      	ldr	r3, [pc, #208]	; (80059d0 <Line_Reset+0x14c>)
 8005900:	885b      	ldrh	r3, [r3, #2]
 8005902:	f1a3 0287 	sub.w	r2, r3, #135	; 0x87
 8005906:	2a5a      	cmp	r2, #90	; 0x5a
				}else{linetemp=linetemp&0b00000111;}
 8005908:	bf81      	itttt	hi
 800590a:	492f      	ldrhi	r1, [pc, #188]	; (80059c8 <Line_Reset+0x144>)
 800590c:	780a      	ldrbhi	r2, [r1, #0]
 800590e:	f002 0207 	andhi.w	r2, r2, #7
 8005912:	700a      	strbhi	r2, [r1, #0]
				if(balldata[1]<=135 && balldata[1]>=45){//right
 8005914:	f1a3 022d 	sub.w	r2, r3, #45	; 0x2d
 8005918:	2a5a      	cmp	r2, #90	; 0x5a
				}else{linetemp=linetemp&0b00001101;}
 800591a:	bf81      	itttt	hi
 800591c:	492a      	ldrhi	r1, [pc, #168]	; (80059c8 <Line_Reset+0x144>)
 800591e:	780a      	ldrbhi	r2, [r1, #0]
 8005920:	f002 020d 	andhi.w	r2, r2, #13
 8005924:	700a      	strbhi	r2, [r1, #0]
				if(balldata[1]<=315 && balldata[1]>=225){//left
 8005926:	f1a3 02e1 	sub.w	r2, r3, #225	; 0xe1
				if(balldata[1]>=315 || balldata[1]<=45){//Front
 800592a:	3b2e      	subs	r3, #46	; 0x2e
				if(balldata[1]<=315 && balldata[1]>=225){//left
 800592c:	2a5a      	cmp	r2, #90	; 0x5a
				}else{linetemp=linetemp&0b0001011;}
 800592e:	bf81      	itttt	hi
 8005930:	4925      	ldrhi	r1, [pc, #148]	; (80059c8 <Line_Reset+0x144>)
 8005932:	780a      	ldrbhi	r2, [r1, #0]
 8005934:	f002 020b 	andhi.w	r2, r2, #11
 8005938:	700a      	strbhi	r2, [r1, #0]
				if(balldata[1]>=315 || balldata[1]<=45){//Front
 800593a:	f5b3 7f86 	cmp.w	r3, #268	; 0x10c
				if(balldata[1]<=150 && balldata[1]>=30){//right
				}else{linetemp=linetemp&0b00001101;}
				if(balldata[1]<=330 && balldata[1]>=210){//left
				}else{linetemp=linetemp&0b0001011;}
				if(balldata[1]>=300 || balldata[1]<=60){//Front
				}else{linetemp=linetemp&0b00001110;}
 800593e:	bf9f      	itttt	ls
 8005940:	4a21      	ldrls	r2, [pc, #132]	; (80059c8 <Line_Reset+0x144>)
 8005942:	7813      	ldrbls	r3, [r2, #0]
 8005944:	f003 030e 	andls.w	r3, r3, #14
 8005948:	7013      	strbls	r3, [r2, #0]
 800594a:	4770      	bx	lr
			if(IR[1]<=230 && IR[1]>=130){//back
 800594c:	4b1f      	ldr	r3, [pc, #124]	; (80059cc <Line_Reset+0x148>)
 800594e:	885b      	ldrh	r3, [r3, #2]
 8005950:	f1a3 0282 	sub.w	r2, r3, #130	; 0x82
 8005954:	2a64      	cmp	r2, #100	; 0x64
			}else{linetemp=linetemp&0b00000111;}
 8005956:	bf81      	itttt	hi
 8005958:	491b      	ldrhi	r1, [pc, #108]	; (80059c8 <Line_Reset+0x144>)
 800595a:	780a      	ldrbhi	r2, [r1, #0]
 800595c:	f002 0207 	andhi.w	r2, r2, #7
 8005960:	700a      	strbhi	r2, [r1, #0]
			if(IR[1]<=140 && IR[1]>=40){//right
 8005962:	f1a3 0228 	sub.w	r2, r3, #40	; 0x28
 8005966:	2a64      	cmp	r2, #100	; 0x64
			}else{linetemp=linetemp&0b00001101;}
 8005968:	bf81      	itttt	hi
 800596a:	4917      	ldrhi	r1, [pc, #92]	; (80059c8 <Line_Reset+0x144>)
 800596c:	780a      	ldrbhi	r2, [r1, #0]
 800596e:	f002 020d 	andhi.w	r2, r2, #13
 8005972:	700a      	strbhi	r2, [r1, #0]
			if(IR[1]<=320 && IR[1]>=220){//left
 8005974:	f1a3 02dc 	sub.w	r2, r3, #220	; 0xdc
 8005978:	2a64      	cmp	r2, #100	; 0x64
 800597a:	e7ab      	b.n	80058d4 <Line_Reset+0x50>
			else if(openMVdata[0]>5){
 800597c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005980:	2b05      	cmp	r3, #5
 8005982:	dc8c      	bgt.n	800589e <Line_Reset+0x1a>
				if(balldata[1]<=240 && balldata[1]>=120){//back
 8005984:	4b12      	ldr	r3, [pc, #72]	; (80059d0 <Line_Reset+0x14c>)
 8005986:	885b      	ldrh	r3, [r3, #2]
 8005988:	f1a3 0278 	sub.w	r2, r3, #120	; 0x78
 800598c:	2a78      	cmp	r2, #120	; 0x78
				}else{linetemp=linetemp&0b00000111;}
 800598e:	bf81      	itttt	hi
 8005990:	490d      	ldrhi	r1, [pc, #52]	; (80059c8 <Line_Reset+0x144>)
 8005992:	780a      	ldrbhi	r2, [r1, #0]
 8005994:	f002 0207 	andhi.w	r2, r2, #7
 8005998:	700a      	strbhi	r2, [r1, #0]
				if(balldata[1]<=150 && balldata[1]>=30){//right
 800599a:	f1a3 021e 	sub.w	r2, r3, #30
 800599e:	2a78      	cmp	r2, #120	; 0x78
				}else{linetemp=linetemp&0b00001101;}
 80059a0:	bf81      	itttt	hi
 80059a2:	4909      	ldrhi	r1, [pc, #36]	; (80059c8 <Line_Reset+0x144>)
 80059a4:	780a      	ldrbhi	r2, [r1, #0]
 80059a6:	f002 020d 	andhi.w	r2, r2, #13
 80059aa:	700a      	strbhi	r2, [r1, #0]
				if(balldata[1]<=330 && balldata[1]>=210){//left
 80059ac:	f1a3 02d2 	sub.w	r2, r3, #210	; 0xd2
				if(balldata[1]>=300 || balldata[1]<=60){//Front
 80059b0:	3b3d      	subs	r3, #61	; 0x3d
				if(balldata[1]<=330 && balldata[1]>=210){//left
 80059b2:	2a78      	cmp	r2, #120	; 0x78
				}else{linetemp=linetemp&0b0001011;}
 80059b4:	bf81      	itttt	hi
 80059b6:	4904      	ldrhi	r1, [pc, #16]	; (80059c8 <Line_Reset+0x144>)
 80059b8:	780a      	ldrbhi	r2, [r1, #0]
 80059ba:	f002 020b 	andhi.w	r2, r2, #11
 80059be:	700a      	strbhi	r2, [r1, #0]
				if(balldata[1]>=300 || balldata[1]<=60){//Front
 80059c0:	2bee      	cmp	r3, #238	; 0xee
 80059c2:	e7bc      	b.n	800593e <Line_Reset+0xba>
 80059c4:	20000100 	.word	0x20000100
 80059c8:	200001fa 	.word	0x200001fa
 80059cc:	200001fc 	.word	0x200001fc
 80059d0:	200001a6 	.word	0x200001a6

080059d4 <make_end_flug>:
}


uint8_t make_end_flug(){
	int i=0;
	TIM3->CNT=(7- mode);
 80059d4:	4b12      	ldr	r3, [pc, #72]	; (8005a20 <make_end_flug+0x4c>)
	if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15)==1){
 80059d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
	TIM3->CNT=(7- mode);
 80059da:	4a12      	ldr	r2, [pc, #72]	; (8005a24 <make_end_flug+0x50>)
	if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15)==1){
 80059dc:	4812      	ldr	r0, [pc, #72]	; (8005a28 <make_end_flug+0x54>)
uint8_t make_end_flug(){
 80059de:	b570      	push	{r4, r5, r6, lr}
	TIM3->CNT=(7- mode);
 80059e0:	781b      	ldrb	r3, [r3, #0]
 80059e2:	f1c3 0307 	rsb	r3, r3, #7
 80059e6:	6253      	str	r3, [r2, #36]	; 0x24
	if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15)==1){
 80059e8:	f7fa ff60 	bl	80008ac <HAL_GPIO_ReadPin>
 80059ec:	2801      	cmp	r0, #1
 80059ee:	d109      	bne.n	8005a04 <make_end_flug+0x30>
 80059f0:	2400      	movs	r4, #0
		while(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15)==1){
 80059f2:	4d0d      	ldr	r5, [pc, #52]	; (8005a28 <make_end_flug+0x54>)
			i++;
			if(i>300){
				return 0;
			}
			xprintf("i=%d\r\n",i);
 80059f4:	4e0d      	ldr	r6, [pc, #52]	; (8005a2c <make_end_flug+0x58>)
		while(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_15)==1){
 80059f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80059fa:	4628      	mov	r0, r5
 80059fc:	f7fa ff56 	bl	80008ac <HAL_GPIO_ReadPin>
 8005a00:	2801      	cmp	r0, #1
 8005a02:	d001      	beq.n	8005a08 <make_end_flug+0x34>
		}
	}
	if(i>=1000){return 0;}
	else{return 1;}
 8005a04:	2001      	movs	r0, #1
 8005a06:	bd70      	pop	{r4, r5, r6, pc}
			i++;
 8005a08:	3401      	adds	r4, #1
			if(i>300){
 8005a0a:	f240 132d 	movw	r3, #301	; 0x12d
 8005a0e:	429c      	cmp	r4, r3
 8005a10:	d004      	beq.n	8005a1c <make_end_flug+0x48>
			xprintf("i=%d\r\n",i);
 8005a12:	4621      	mov	r1, r4
 8005a14:	4630      	mov	r0, r6
 8005a16:	f000 fda7 	bl	8006568 <xprintf>
 8005a1a:	e7ec      	b.n	80059f6 <make_end_flug+0x22>
				return 0;
 8005a1c:	2000      	movs	r0, #0
}
 8005a1e:	bd70      	pop	{r4, r5, r6, pc}
 8005a20:	2000016d 	.word	0x2000016d
 8005a24:	40000400 	.word	0x40000400
 8005a28:	40020c00 	.word	0x40020c00
 8005a2c:	08007a30 	.word	0x08007a30

08005a30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005a30:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005a32:	2003      	movs	r0, #3
 8005a34:	f7fa fc42 	bl	80002bc <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f06f 000b 	mvn.w	r0, #11
 8005a3e:	4611      	mov	r1, r2
 8005a40:	f7fa fc4e 	bl	80002e0 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8005a44:	2200      	movs	r2, #0
 8005a46:	f06f 000a 	mvn.w	r0, #10
 8005a4a:	4611      	mov	r1, r2
 8005a4c:	f7fa fc48 	bl	80002e0 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8005a50:	2200      	movs	r2, #0
 8005a52:	f06f 0009 	mvn.w	r0, #9
 8005a56:	4611      	mov	r1, r2
 8005a58:	f7fa fc42 	bl	80002e0 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f06f 0004 	mvn.w	r0, #4
 8005a62:	4611      	mov	r1, r2
 8005a64:	f7fa fc3c 	bl	80002e0 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8005a68:	2200      	movs	r2, #0
 8005a6a:	f06f 0003 	mvn.w	r0, #3
 8005a6e:	4611      	mov	r1, r2
 8005a70:	f7fa fc36 	bl	80002e0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8005a74:	2200      	movs	r2, #0
 8005a76:	f06f 0001 	mvn.w	r0, #1
 8005a7a:	4611      	mov	r1, r2
 8005a7c:	f7fa fc30 	bl	80002e0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005a80:	2200      	movs	r2, #0
 8005a82:	f04f 30ff 	mov.w	r0, #4294967295
 8005a86:	4611      	mov	r1, r2

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005a88:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005a8c:	f7fa bc28 	b.w	80002e0 <HAL_NVIC_SetPriority>

08005a90 <NMI_Handler>:
 8005a90:	4770      	bx	lr

08005a92 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8005a92:	e7fe      	b.n	8005a92 <HardFault_Handler>

08005a94 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8005a94:	e7fe      	b.n	8005a94 <MemManage_Handler>

08005a96 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8005a96:	e7fe      	b.n	8005a96 <BusFault_Handler>

08005a98 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8005a98:	e7fe      	b.n	8005a98 <UsageFault_Handler>

08005a9a <SVC_Handler>:
 8005a9a:	4770      	bx	lr

08005a9c <DebugMon_Handler>:
 8005a9c:	4770      	bx	lr

08005a9e <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8005a9e:	4770      	bx	lr

08005aa0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005aa0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005aa2:	f7fa fbef 	bl	8000284 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005aa6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8005aaa:	f7fa bc80 	b.w	80003ae <HAL_SYSTICK_IRQHandler>
	...

08005ab0 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8005ab0:	4801      	ldr	r0, [pc, #4]	; (8005ab8 <DMA1_Stream1_IRQHandler+0x8>)
 8005ab2:	f7fa bd53 	b.w	800055c <HAL_DMA_IRQHandler>
 8005ab6:	bf00      	nop
 8005ab8:	2000051c 	.word	0x2000051c

08005abc <DMA1_Stream2_IRQHandler>:
void DMA1_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8005abc:	4801      	ldr	r0, [pc, #4]	; (8005ac4 <DMA1_Stream2_IRQHandler+0x8>)
 8005abe:	f7fa bd4d 	b.w	800055c <HAL_DMA_IRQHandler>
 8005ac2:	bf00      	nop
 8005ac4:	2000045c 	.word	0x2000045c

08005ac8 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005ac8:	4801      	ldr	r0, [pc, #4]	; (8005ad0 <DMA1_Stream5_IRQHandler+0x8>)
 8005aca:	f7fa bd47 	b.w	800055c <HAL_DMA_IRQHandler>
 8005ace:	bf00      	nop
 8005ad0:	200004bc 	.word	0x200004bc

08005ad4 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005ad4:	4801      	ldr	r0, [pc, #4]	; (8005adc <TIM6_DAC_IRQHandler+0x8>)
 8005ad6:	f7fb bfc4 	b.w	8001a62 <HAL_TIM_IRQHandler>
 8005ada:	bf00      	nop
 8005adc:	2000039c 	.word	0x2000039c

08005ae0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005ae0:	490f      	ldr	r1, [pc, #60]	; (8005b20 <SystemInit+0x40>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005ae2:	2000      	movs	r0, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005ae4:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8005ae8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005aec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 8005af0:	4b0c      	ldr	r3, [pc, #48]	; (8005b24 <SystemInit+0x44>)
 8005af2:	681a      	ldr	r2, [r3, #0]
 8005af4:	f042 0201 	orr.w	r2, r2, #1
 8005af8:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8005afa:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8005b02:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005b06:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005b08:	4a07      	ldr	r2, [pc, #28]	; (8005b28 <SystemInit+0x48>)
 8005b0a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005b12:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005b14:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005b16:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005b1a:	608b      	str	r3, [r1, #8]
 8005b1c:	4770      	bx	lr
 8005b1e:	bf00      	nop
 8005b20:	e000ed00 	.word	0xe000ed00
 8005b24:	40023800 	.word	0x40023800
 8005b28:	24003010 	.word	0x24003010

08005b2c <MX_TIM2_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005b2c:	b508      	push	{r3, lr}

  htim2.Instance = TIM2;
 8005b2e:	4816      	ldr	r0, [pc, #88]	; (8005b88 <MX_TIM2_Init+0x5c>)
 8005b30:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 0;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 60000;
 8005b34:	f64e 2260 	movw	r2, #60000	; 0xea60
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005b38:	4914      	ldr	r1, [pc, #80]	; (8005b8c <MX_TIM2_Init+0x60>)
  htim2.Instance = TIM2;
 8005b3a:	6003      	str	r3, [r0, #0]
  htim2.Init.Prescaler = 0;
 8005b3c:	2300      	movs	r3, #0
  htim2.Init.Period = 60000;
 8005b3e:	60c2      	str	r2, [r0, #12]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005b40:	2201      	movs	r2, #1
  htim2.Init.Prescaler = 0;
 8005b42:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b44:	6083      	str	r3, [r0, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b46:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b48:	6183      	str	r3, [r0, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005b4a:	608a      	str	r2, [r1, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005b4c:	60cb      	str	r3, [r1, #12]
  sConfig.IC1Filter = 0;
 8005b4e:	610b      	str	r3, [r1, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005b50:	614b      	str	r3, [r1, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005b52:	618a      	str	r2, [r1, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005b54:	61cb      	str	r3, [r1, #28]
  sConfig.IC2Filter = 0;
 8005b56:	620b      	str	r3, [r1, #32]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005b58:	e881 000c 	stmia.w	r1, {r2, r3}
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8005b5c:	f7fc f8e8 	bl	8001d30 <HAL_TIM_Encoder_Init>
 8005b60:	b118      	cbz	r0, 8005b6a <MX_TIM2_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005b62:	219d      	movs	r1, #157	; 0x9d
 8005b64:	480a      	ldr	r0, [pc, #40]	; (8005b90 <MX_TIM2_Init+0x64>)
 8005b66:	f7fe fc63 	bl	8004430 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b6a:	490a      	ldr	r1, [pc, #40]	; (8005b94 <MX_TIM2_Init+0x68>)
 8005b6c:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005b6e:	4806      	ldr	r0, [pc, #24]	; (8005b88 <MX_TIM2_Init+0x5c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b70:	600b      	str	r3, [r1, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b72:	608b      	str	r3, [r1, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005b74:	f7fc fa5a 	bl	800202c <HAL_TIMEx_MasterConfigSynchronization>
 8005b78:	b128      	cbz	r0, 8005b86 <MX_TIM2_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005b7a:	21a4      	movs	r1, #164	; 0xa4
 8005b7c:	4804      	ldr	r0, [pc, #16]	; (8005b90 <MX_TIM2_Init+0x64>)
  }

}
 8005b7e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005b82:	f7fe bc55 	b.w	8004430 <_Error_Handler>
 8005b86:	bd08      	pop	{r3, pc}
 8005b88:	2000041c 	.word	0x2000041c
 8005b8c:	200002f4 	.word	0x200002f4
 8005b90:	08007a4f 	.word	0x08007a4f
 8005b94:	20000134 	.word	0x20000134

08005b98 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{

  htim3.Instance = TIM3;
 8005b98:	4816      	ldr	r0, [pc, #88]	; (8005bf4 <MX_TIM3_Init+0x5c>)
  htim3.Init.Prescaler = 1;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 7;
 8005b9a:	2107      	movs	r1, #7
  htim3.Instance = TIM3;
 8005b9c:	4b16      	ldr	r3, [pc, #88]	; (8005bf8 <MX_TIM3_Init+0x60>)
  htim3.Init.Prescaler = 1;
 8005b9e:	2201      	movs	r2, #1
{
 8005ba0:	b510      	push	{r4, lr}
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 2;
 8005ba2:	2402      	movs	r4, #2
  htim3.Instance = TIM3;
 8005ba4:	6003      	str	r3, [r0, #0]
  htim3.Init.Period = 7;
 8005ba6:	60c1      	str	r1, [r0, #12]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ba8:	2300      	movs	r3, #0
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005baa:	4914      	ldr	r1, [pc, #80]	; (8005bfc <MX_TIM3_Init+0x64>)
  htim3.Init.Prescaler = 1;
 8005bac:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005bae:	6083      	str	r3, [r0, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005bb0:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005bb2:	6183      	str	r3, [r0, #24]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005bb4:	608a      	str	r2, [r1, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005bb6:	60cb      	str	r3, [r1, #12]
  sConfig.IC1Filter = 2;
 8005bb8:	610c      	str	r4, [r1, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005bba:	614b      	str	r3, [r1, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005bbc:	618a      	str	r2, [r1, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005bbe:	61cb      	str	r3, [r1, #28]
  sConfig.IC2Filter = 2;
 8005bc0:	620c      	str	r4, [r1, #32]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005bc2:	e881 000c 	stmia.w	r1, {r2, r3}
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8005bc6:	f7fc f8b3 	bl	8001d30 <HAL_TIM_Encoder_Init>
 8005bca:	b118      	cbz	r0, 8005bd4 <MX_TIM3_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005bcc:	21bd      	movs	r1, #189	; 0xbd
 8005bce:	480c      	ldr	r0, [pc, #48]	; (8005c00 <MX_TIM3_Init+0x68>)
 8005bd0:	f7fe fc2e 	bl	8004430 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005bd4:	490b      	ldr	r1, [pc, #44]	; (8005c04 <MX_TIM3_Init+0x6c>)
 8005bd6:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005bd8:	4806      	ldr	r0, [pc, #24]	; (8005bf4 <MX_TIM3_Init+0x5c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005bda:	600b      	str	r3, [r1, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bdc:	608b      	str	r3, [r1, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005bde:	f7fc fa25 	bl	800202c <HAL_TIMEx_MasterConfigSynchronization>
 8005be2:	b128      	cbz	r0, 8005bf0 <MX_TIM3_Init+0x58>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005be4:	21c4      	movs	r1, #196	; 0xc4
 8005be6:	4806      	ldr	r0, [pc, #24]	; (8005c00 <MX_TIM3_Init+0x68>)
  }

}
 8005be8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005bec:	f7fe bc20 	b.w	8004430 <_Error_Handler>
 8005bf0:	bd10      	pop	{r4, pc}
 8005bf2:	bf00      	nop
 8005bf4:	2000035c 	.word	0x2000035c
 8005bf8:	40000400 	.word	0x40000400
 8005bfc:	200002f4 	.word	0x200002f4
 8005c00:	08007a4f 	.word	0x08007a4f
 8005c04:	20000134 	.word	0x20000134

08005c08 <MX_TIM6_Init>:
  HAL_TIM_MspPostInit(&htim4);

}
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8005c08:	b508      	push	{r3, lr}

  htim6.Instance = TIM6;
 8005c0a:	4810      	ldr	r0, [pc, #64]	; (8005c4c <MX_TIM6_Init+0x44>)
  htim6.Init.Prescaler = 11;
 8005c0c:	230b      	movs	r3, #11
 8005c0e:	4910      	ldr	r1, [pc, #64]	; (8005c50 <MX_TIM6_Init+0x48>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 215;
 8005c10:	22d7      	movs	r2, #215	; 0xd7
  htim6.Init.Prescaler = 11;
 8005c12:	e880 000a 	stmia.w	r0, {r1, r3}
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c16:	2300      	movs	r3, #0
  htim6.Init.Period = 215;
 8005c18:	60c2      	str	r2, [r0, #12]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c1a:	6083      	str	r3, [r0, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005c1c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005c1e:	f7fc f839 	bl	8001c94 <HAL_TIM_Base_Init>
 8005c22:	b118      	cbz	r0, 8005c2c <MX_TIM6_Init+0x24>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005c24:	21ff      	movs	r1, #255	; 0xff
 8005c26:	480b      	ldr	r0, [pc, #44]	; (8005c54 <MX_TIM6_Init+0x4c>)
 8005c28:	f7fe fc02 	bl	8004430 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c2c:	490a      	ldr	r1, [pc, #40]	; (8005c58 <MX_TIM6_Init+0x50>)
 8005c2e:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005c30:	4806      	ldr	r0, [pc, #24]	; (8005c4c <MX_TIM6_Init+0x44>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005c32:	600b      	str	r3, [r1, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c34:	608b      	str	r3, [r1, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005c36:	f7fc f9f9 	bl	800202c <HAL_TIMEx_MasterConfigSynchronization>
 8005c3a:	b130      	cbz	r0, 8005c4a <MX_TIM6_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005c3c:	f44f 7183 	mov.w	r1, #262	; 0x106
 8005c40:	4804      	ldr	r0, [pc, #16]	; (8005c54 <MX_TIM6_Init+0x4c>)
  }

}
 8005c42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005c46:	f7fe bbf3 	b.w	8004430 <_Error_Handler>
 8005c4a:	bd08      	pop	{r3, pc}
 8005c4c:	2000039c 	.word	0x2000039c
 8005c50:	40001000 	.word	0x40001000
 8005c54:	08007a4f 	.word	0x08007a4f
 8005c58:	20000134 	.word	0x20000134

08005c5c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM1)
 8005c5c:	6803      	ldr	r3, [r0, #0]
{
 8005c5e:	b082      	sub	sp, #8
  if(tim_pwmHandle->Instance==TIM1)
 8005c60:	4a0e      	ldr	r2, [pc, #56]	; (8005c9c <HAL_TIM_PWM_MspInit+0x40>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d10b      	bne.n	8005c7e <HAL_TIM_PWM_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005c66:	4b0e      	ldr	r3, [pc, #56]	; (8005ca0 <HAL_TIM_PWM_MspInit+0x44>)
 8005c68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c6a:	f042 0201 	orr.w	r2, r2, #1
 8005c6e:	645a      	str	r2, [r3, #68]	; 0x44
 8005c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c72:	f003 0301 	and.w	r3, r3, #1
 8005c76:	9300      	str	r3, [sp, #0]
 8005c78:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8005c7a:	b002      	add	sp, #8
 8005c7c:	4770      	bx	lr
  else if(tim_pwmHandle->Instance==TIM4)
 8005c7e:	4a09      	ldr	r2, [pc, #36]	; (8005ca4 <HAL_TIM_PWM_MspInit+0x48>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d1fa      	bne.n	8005c7a <HAL_TIM_PWM_MspInit+0x1e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005c84:	4b06      	ldr	r3, [pc, #24]	; (8005ca0 <HAL_TIM_PWM_MspInit+0x44>)
 8005c86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c88:	f042 0204 	orr.w	r2, r2, #4
 8005c8c:	641a      	str	r2, [r3, #64]	; 0x40
 8005c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c90:	f003 0304 	and.w	r3, r3, #4
 8005c94:	9301      	str	r3, [sp, #4]
 8005c96:	9b01      	ldr	r3, [sp, #4]
}
 8005c98:	e7ef      	b.n	8005c7a <HAL_TIM_PWM_MspInit+0x1e>
 8005c9a:	bf00      	nop
 8005c9c:	40010000 	.word	0x40010000
 8005ca0:	40023800 	.word	0x40023800
 8005ca4:	40000800 	.word	0x40000800

08005ca8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(tim_encoderHandle->Instance==TIM2)
 8005ca8:	6803      	ldr	r3, [r0, #0]
 8005caa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8005cae:	b500      	push	{lr}
 8005cb0:	b089      	sub	sp, #36	; 0x24
  if(tim_encoderHandle->Instance==TIM2)
 8005cb2:	d11a      	bne.n	8005cea <HAL_TIM_Encoder_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005cb4:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8005cb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005cba:	f042 0201 	orr.w	r2, r2, #1
 8005cbe:	641a      	str	r2, [r3, #64]	; 0x40
 8005cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc2:	f003 0301 	and.w	r3, r3, #1
 8005cc6:	9301      	str	r3, [sp, #4]
 8005cc8:	9b01      	ldr	r3, [sp, #4]
  
    /**TIM2 GPIO Configuration    
    PA0/WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005cca:	2303      	movs	r3, #3
 8005ccc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cce:	2302      	movs	r3, #2
 8005cd0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005cd6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005cd8:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005cda:	a903      	add	r1, sp, #12
 8005cdc:	480d      	ldr	r0, [pc, #52]	; (8005d14 <HAL_TIM_Encoder_MspInit+0x6c>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005cde:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ce0:	f7fa fcfa 	bl	80006d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8005ce4:	b009      	add	sp, #36	; 0x24
 8005ce6:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_encoderHandle->Instance==TIM3)
 8005cea:	4a0b      	ldr	r2, [pc, #44]	; (8005d18 <HAL_TIM_Encoder_MspInit+0x70>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d1f9      	bne.n	8005ce4 <HAL_TIM_Encoder_MspInit+0x3c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005cf0:	4b0a      	ldr	r3, [pc, #40]	; (8005d1c <HAL_TIM_Encoder_MspInit+0x74>)
 8005cf2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005cf4:	f042 0202 	orr.w	r2, r2, #2
 8005cf8:	641a      	str	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cfa:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cfe:	9205      	str	r2, [sp, #20]
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005d00:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d04:	9206      	str	r2, [sp, #24]
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005d06:	9302      	str	r3, [sp, #8]
 8005d08:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005d0a:	23c0      	movs	r3, #192	; 0xc0
 8005d0c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d0e:	2302      	movs	r3, #2
 8005d10:	9304      	str	r3, [sp, #16]
 8005d12:	e7e2      	b.n	8005cda <HAL_TIM_Encoder_MspInit+0x32>
 8005d14:	40020000 	.word	0x40020000
 8005d18:	40000400 	.word	0x40000400
 8005d1c:	40023800 	.word	0x40023800

08005d20 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005d20:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM6)
 8005d22:	4b0d      	ldr	r3, [pc, #52]	; (8005d58 <HAL_TIM_Base_MspInit+0x38>)
 8005d24:	6802      	ldr	r2, [r0, #0]
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d112      	bne.n	8005d50 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005d2a:	f503 330a 	add.w	r3, r3, #141312	; 0x22800

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8005d2e:	2036      	movs	r0, #54	; 0x36
 8005d30:	2105      	movs	r1, #5
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005d32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d34:	f042 0210 	orr.w	r2, r2, #16
 8005d38:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8005d3a:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d3e:	f003 0310 	and.w	r3, r3, #16
 8005d42:	9301      	str	r3, [sp, #4]
 8005d44:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8005d46:	f7fa facb 	bl	80002e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005d4a:	2036      	movs	r0, #54	; 0x36
 8005d4c:	f7fa fb00 	bl	8000350 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8005d50:	b003      	add	sp, #12
 8005d52:	f85d fb04 	ldr.w	pc, [sp], #4
 8005d56:	bf00      	nop
 8005d58:	40001000 	.word	0x40001000

08005d5c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005d5c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 8005d5e:	6803      	ldr	r3, [r0, #0]
 8005d60:	4a11      	ldr	r2, [pc, #68]	; (8005da8 <HAL_TIM_MspPostInit+0x4c>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d110      	bne.n	8005d88 <HAL_TIM_MspPostInit+0x2c>
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8005d66:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005d6a:	a901      	add	r1, sp, #4
 8005d6c:	480f      	ldr	r0, [pc, #60]	; (8005dac <HAL_TIM_MspPostInit+0x50>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8005d6e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d70:	2302      	movs	r3, #2
 8005d72:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d74:	2300      	movs	r3, #0
 8005d76:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d78:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005d7e:	f7fa fcab 	bl	80006d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8005d82:	b007      	add	sp, #28
 8005d84:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(timHandle->Instance==TIM4)
 8005d88:	4a09      	ldr	r2, [pc, #36]	; (8005db0 <HAL_TIM_MspPostInit+0x54>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d1f9      	bne.n	8005d82 <HAL_TIM_MspPostInit+0x26>
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8005d8e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d92:	2200      	movs	r2, #0
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005d94:	a901      	add	r1, sp, #4
 8005d96:	4807      	ldr	r0, [pc, #28]	; (8005db4 <HAL_TIM_MspPostInit+0x58>)
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8005d98:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d9a:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d9c:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d9e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005da0:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005da2:	9305      	str	r3, [sp, #20]
 8005da4:	e7eb      	b.n	8005d7e <HAL_TIM_MspPostInit+0x22>
 8005da6:	bf00      	nop
 8005da8:	40010000 	.word	0x40010000
 8005dac:	40021000 	.word	0x40021000
 8005db0:	40000800 	.word	0x40000800
 8005db4:	40020c00 	.word	0x40020c00

08005db8 <MX_TIM1_Init>:
  htim1.Instance = TIM1;
 8005db8:	483d      	ldr	r0, [pc, #244]	; (8005eb0 <MX_TIM1_Init+0xf8>)
  htim1.Init.Prescaler = 40;
 8005dba:	2328      	movs	r3, #40	; 0x28
 8005dbc:	4a3d      	ldr	r2, [pc, #244]	; (8005eb4 <MX_TIM1_Init+0xfc>)
{
 8005dbe:	b510      	push	{r4, lr}
  htim1.Init.Prescaler = 40;
 8005dc0:	e880 000c 	stmia.w	r0, {r2, r3}
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005dc4:	2300      	movs	r3, #0
  htim1.Init.Period = 999;
 8005dc6:	f240 32e7 	movw	r2, #999	; 0x3e7
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005dca:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 999;
 8005dcc:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005dce:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8005dd0:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005dd2:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005dd4:	f7fb ff92 	bl	8001cfc <HAL_TIM_PWM_Init>
 8005dd8:	b118      	cbz	r0, 8005de2 <MX_TIM1_Init+0x2a>
    _Error_Handler(__FILE__, __LINE__);
 8005dda:	2149      	movs	r1, #73	; 0x49
 8005ddc:	4836      	ldr	r0, [pc, #216]	; (8005eb8 <MX_TIM1_Init+0x100>)
 8005dde:	f7fe fb27 	bl	8004430 <_Error_Handler>
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8005de2:	4833      	ldr	r0, [pc, #204]	; (8005eb0 <MX_TIM1_Init+0xf8>)
 8005de4:	f7fb ff70 	bl	8001cc8 <HAL_TIM_OC_Init>
 8005de8:	b118      	cbz	r0, 8005df2 <MX_TIM1_Init+0x3a>
    _Error_Handler(__FILE__, __LINE__);
 8005dea:	214e      	movs	r1, #78	; 0x4e
 8005dec:	4832      	ldr	r0, [pc, #200]	; (8005eb8 <MX_TIM1_Init+0x100>)
 8005dee:	f7fe fb1f 	bl	8004430 <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005df2:	4932      	ldr	r1, [pc, #200]	; (8005ebc <MX_TIM1_Init+0x104>)
 8005df4:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005df6:	482e      	ldr	r0, [pc, #184]	; (8005eb0 <MX_TIM1_Init+0xf8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005df8:	600b      	str	r3, [r1, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005dfa:	604b      	str	r3, [r1, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005dfc:	608b      	str	r3, [r1, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005dfe:	f7fc f915 	bl	800202c <HAL_TIMEx_MasterConfigSynchronization>
 8005e02:	b118      	cbz	r0, 8005e0c <MX_TIM1_Init+0x54>
    _Error_Handler(__FILE__, __LINE__);
 8005e04:	2156      	movs	r1, #86	; 0x56
 8005e06:	482c      	ldr	r0, [pc, #176]	; (8005eb8 <MX_TIM1_Init+0x100>)
 8005e08:	f7fe fb12 	bl	8004430 <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005e0c:	4c2c      	ldr	r4, [pc, #176]	; (8005ec0 <MX_TIM1_Init+0x108>)
  sConfigOC.Pulse = 0;
 8005e0e:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005e10:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005e12:	4827      	ldr	r0, [pc, #156]	; (8005eb0 <MX_TIM1_Init+0xf8>)
 8005e14:	4621      	mov	r1, r4
  sConfigOC.Pulse = 0;
 8005e16:	6062      	str	r2, [r4, #4]
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005e18:	6023      	str	r3, [r4, #0]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005e1a:	60a2      	str	r2, [r4, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005e1c:	60e2      	str	r2, [r4, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005e1e:	6122      	str	r2, [r4, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005e20:	6162      	str	r2, [r4, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005e22:	61a2      	str	r2, [r4, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005e24:	f7fc f9a6 	bl	8002174 <HAL_TIM_PWM_ConfigChannel>
 8005e28:	b118      	cbz	r0, 8005e32 <MX_TIM1_Init+0x7a>
    _Error_Handler(__FILE__, __LINE__);
 8005e2a:	2162      	movs	r1, #98	; 0x62
 8005e2c:	4822      	ldr	r0, [pc, #136]	; (8005eb8 <MX_TIM1_Init+0x100>)
 8005e2e:	f7fe faff 	bl	8004430 <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005e32:	2204      	movs	r2, #4
 8005e34:	4922      	ldr	r1, [pc, #136]	; (8005ec0 <MX_TIM1_Init+0x108>)
 8005e36:	481e      	ldr	r0, [pc, #120]	; (8005eb0 <MX_TIM1_Init+0xf8>)
 8005e38:	f7fc f99c 	bl	8002174 <HAL_TIM_PWM_ConfigChannel>
 8005e3c:	b118      	cbz	r0, 8005e46 <MX_TIM1_Init+0x8e>
    _Error_Handler(__FILE__, __LINE__);
 8005e3e:	2167      	movs	r1, #103	; 0x67
 8005e40:	481d      	ldr	r0, [pc, #116]	; (8005eb8 <MX_TIM1_Init+0x100>)
 8005e42:	f7fe faf5 	bl	8004430 <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005e46:	2208      	movs	r2, #8
 8005e48:	491d      	ldr	r1, [pc, #116]	; (8005ec0 <MX_TIM1_Init+0x108>)
 8005e4a:	4819      	ldr	r0, [pc, #100]	; (8005eb0 <MX_TIM1_Init+0xf8>)
 8005e4c:	f7fc f992 	bl	8002174 <HAL_TIM_PWM_ConfigChannel>
 8005e50:	b118      	cbz	r0, 8005e5a <MX_TIM1_Init+0xa2>
    _Error_Handler(__FILE__, __LINE__);
 8005e52:	216c      	movs	r1, #108	; 0x6c
 8005e54:	4818      	ldr	r0, [pc, #96]	; (8005eb8 <MX_TIM1_Init+0x100>)
 8005e56:	f7fe faeb 	bl	8004430 <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8005e5a:	2300      	movs	r3, #0
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005e5c:	220c      	movs	r2, #12
 8005e5e:	4918      	ldr	r1, [pc, #96]	; (8005ec0 <MX_TIM1_Init+0x108>)
 8005e60:	4813      	ldr	r0, [pc, #76]	; (8005eb0 <MX_TIM1_Init+0xf8>)
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8005e62:	6023      	str	r3, [r4, #0]
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005e64:	f7fc f94e 	bl	8002104 <HAL_TIM_OC_ConfigChannel>
 8005e68:	b118      	cbz	r0, 8005e72 <MX_TIM1_Init+0xba>
    _Error_Handler(__FILE__, __LINE__);
 8005e6a:	2172      	movs	r1, #114	; 0x72
 8005e6c:	4812      	ldr	r0, [pc, #72]	; (8005eb8 <MX_TIM1_Init+0x100>)
 8005e6e:	f7fe fadf 	bl	8004430 <_Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005e72:	4914      	ldr	r1, [pc, #80]	; (8005ec4 <MX_TIM1_Init+0x10c>)
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005e74:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005e78:	2300      	movs	r3, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005e7a:	480d      	ldr	r0, [pc, #52]	; (8005eb0 <MX_TIM1_Init+0xf8>)
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005e7c:	614a      	str	r2, [r1, #20]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005e7e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005e82:	600b      	str	r3, [r1, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005e84:	604b      	str	r3, [r1, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005e86:	608b      	str	r3, [r1, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005e88:	60cb      	str	r3, [r1, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005e8a:	610b      	str	r3, [r1, #16]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005e8c:	618b      	str	r3, [r1, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005e8e:	61cb      	str	r3, [r1, #28]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005e90:	620a      	str	r2, [r1, #32]
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005e92:	624b      	str	r3, [r1, #36]	; 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005e94:	628b      	str	r3, [r1, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005e96:	f7fc f8ef 	bl	8002078 <HAL_TIMEx_ConfigBreakDeadTime>
 8005e9a:	b118      	cbz	r0, 8005ea4 <MX_TIM1_Init+0xec>
    _Error_Handler(__FILE__, __LINE__);
 8005e9c:	2182      	movs	r1, #130	; 0x82
 8005e9e:	4806      	ldr	r0, [pc, #24]	; (8005eb8 <MX_TIM1_Init+0x100>)
 8005ea0:	f7fe fac6 	bl	8004430 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8005ea4:	4802      	ldr	r0, [pc, #8]	; (8005eb0 <MX_TIM1_Init+0xf8>)
}
 8005ea6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_TIM_MspPostInit(&htim1);
 8005eaa:	f7ff bf57 	b.w	8005d5c <HAL_TIM_MspPostInit>
 8005eae:	bf00      	nop
 8005eb0:	200003dc 	.word	0x200003dc
 8005eb4:	40010000 	.word	0x40010000
 8005eb8:	08007a4f 	.word	0x08007a4f
 8005ebc:	20000134 	.word	0x20000134
 8005ec0:	20000184 	.word	0x20000184
 8005ec4:	200001ac 	.word	0x200001ac

08005ec8 <MX_TIM4_Init>:
{
 8005ec8:	b508      	push	{r3, lr}
  htim4.Instance = TIM4;
 8005eca:	4823      	ldr	r0, [pc, #140]	; (8005f58 <MX_TIM4_Init+0x90>)
  htim4.Init.Prescaler = 108;
 8005ecc:	236c      	movs	r3, #108	; 0x6c
 8005ece:	4923      	ldr	r1, [pc, #140]	; (8005f5c <MX_TIM4_Init+0x94>)
  htim4.Init.Period = 999;
 8005ed0:	f240 32e7 	movw	r2, #999	; 0x3e7
  htim4.Init.Prescaler = 108;
 8005ed4:	e880 000a 	stmia.w	r0, {r1, r3}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ed8:	2300      	movs	r3, #0
  htim4.Init.Period = 999;
 8005eda:	60c2      	str	r2, [r0, #12]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005edc:	6083      	str	r3, [r0, #8]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005ede:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ee0:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8005ee2:	f7fb ff0b 	bl	8001cfc <HAL_TIM_PWM_Init>
 8005ee6:	b118      	cbz	r0, 8005ef0 <MX_TIM4_Init+0x28>
    _Error_Handler(__FILE__, __LINE__);
 8005ee8:	21d4      	movs	r1, #212	; 0xd4
 8005eea:	481d      	ldr	r0, [pc, #116]	; (8005f60 <MX_TIM4_Init+0x98>)
 8005eec:	f7fe faa0 	bl	8004430 <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ef0:	491c      	ldr	r1, [pc, #112]	; (8005f64 <MX_TIM4_Init+0x9c>)
 8005ef2:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005ef4:	4818      	ldr	r0, [pc, #96]	; (8005f58 <MX_TIM4_Init+0x90>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ef6:	600b      	str	r3, [r1, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ef8:	608b      	str	r3, [r1, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005efa:	f7fc f897 	bl	800202c <HAL_TIMEx_MasterConfigSynchronization>
 8005efe:	b118      	cbz	r0, 8005f08 <MX_TIM4_Init+0x40>
    _Error_Handler(__FILE__, __LINE__);
 8005f00:	21db      	movs	r1, #219	; 0xdb
 8005f02:	4817      	ldr	r0, [pc, #92]	; (8005f60 <MX_TIM4_Init+0x98>)
 8005f04:	f7fe fa94 	bl	8004430 <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005f08:	4917      	ldr	r1, [pc, #92]	; (8005f68 <MX_TIM4_Init+0xa0>)
  sConfigOC.Pulse = 0;
 8005f0a:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005f0c:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005f0e:	4812      	ldr	r0, [pc, #72]	; (8005f58 <MX_TIM4_Init+0x90>)
  sConfigOC.Pulse = 0;
 8005f10:	604a      	str	r2, [r1, #4]
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005f12:	600b      	str	r3, [r1, #0]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005f14:	608a      	str	r2, [r1, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005f16:	610a      	str	r2, [r1, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005f18:	f7fc f92c 	bl	8002174 <HAL_TIM_PWM_ConfigChannel>
 8005f1c:	b118      	cbz	r0, 8005f26 <MX_TIM4_Init+0x5e>
    _Error_Handler(__FILE__, __LINE__);
 8005f1e:	21e4      	movs	r1, #228	; 0xe4
 8005f20:	480f      	ldr	r0, [pc, #60]	; (8005f60 <MX_TIM4_Init+0x98>)
 8005f22:	f7fe fa85 	bl	8004430 <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005f26:	2204      	movs	r2, #4
 8005f28:	490f      	ldr	r1, [pc, #60]	; (8005f68 <MX_TIM4_Init+0xa0>)
 8005f2a:	480b      	ldr	r0, [pc, #44]	; (8005f58 <MX_TIM4_Init+0x90>)
 8005f2c:	f7fc f922 	bl	8002174 <HAL_TIM_PWM_ConfigChannel>
 8005f30:	b118      	cbz	r0, 8005f3a <MX_TIM4_Init+0x72>
    _Error_Handler(__FILE__, __LINE__);
 8005f32:	21e9      	movs	r1, #233	; 0xe9
 8005f34:	480a      	ldr	r0, [pc, #40]	; (8005f60 <MX_TIM4_Init+0x98>)
 8005f36:	f7fe fa7b 	bl	8004430 <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005f3a:	2208      	movs	r2, #8
 8005f3c:	490a      	ldr	r1, [pc, #40]	; (8005f68 <MX_TIM4_Init+0xa0>)
 8005f3e:	4806      	ldr	r0, [pc, #24]	; (8005f58 <MX_TIM4_Init+0x90>)
 8005f40:	f7fc f918 	bl	8002174 <HAL_TIM_PWM_ConfigChannel>
 8005f44:	b118      	cbz	r0, 8005f4e <MX_TIM4_Init+0x86>
    _Error_Handler(__FILE__, __LINE__);
 8005f46:	21ee      	movs	r1, #238	; 0xee
 8005f48:	4805      	ldr	r0, [pc, #20]	; (8005f60 <MX_TIM4_Init+0x98>)
 8005f4a:	f7fe fa71 	bl	8004430 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim4);
 8005f4e:	4802      	ldr	r0, [pc, #8]	; (8005f58 <MX_TIM4_Init+0x90>)
}
 8005f50:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_MspPostInit(&htim4);
 8005f54:	f7ff bf02 	b.w	8005d5c <HAL_TIM_MspPostInit>
 8005f58:	2000031c 	.word	0x2000031c
 8005f5c:	40000800 	.word	0x40000800
 8005f60:	08007a4f 	.word	0x08007a4f
 8005f64:	20000134 	.word	0x20000134
 8005f68:	20000184 	.word	0x20000184

08005f6c <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart2_rx;
DMA_HandleTypeDef hdma_usart3_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8005f6c:	b508      	push	{r3, lr}

  huart4.Instance = UART4;
 8005f6e:	480d      	ldr	r0, [pc, #52]	; (8005fa4 <MX_UART4_Init+0x38>)
  huart4.Init.BaudRate = 115200;
 8005f70:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8005f74:	4b0c      	ldr	r3, [pc, #48]	; (8005fa8 <MX_UART4_Init+0x3c>)
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
  huart4.Init.StopBits = UART_STOPBITS_1;
  huart4.Init.Parity = UART_PARITY_NONE;
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005f76:	220c      	movs	r2, #12
  huart4.Init.BaudRate = 115200;
 8005f78:	e880 4008 	stmia.w	r0, {r3, lr}
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8005f7c:	2300      	movs	r3, #0
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005f7e:	6142      	str	r2, [r0, #20]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8005f80:	6083      	str	r3, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8005f82:	60c3      	str	r3, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8005f84:	6103      	str	r3, [r0, #16]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005f86:	6183      	str	r3, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8005f88:	61c3      	str	r3, [r0, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005f8a:	6203      	str	r3, [r0, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005f8c:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8005f8e:	f7fc fc60 	bl	8002852 <HAL_UART_Init>
 8005f92:	b128      	cbz	r0, 8005fa0 <MX_UART4_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005f94:	214c      	movs	r1, #76	; 0x4c
 8005f96:	4805      	ldr	r0, [pc, #20]	; (8005fac <MX_UART4_Init+0x40>)
  }

}
 8005f98:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005f9c:	f7fe ba48 	b.w	8004430 <_Error_Handler>
 8005fa0:	bd08      	pop	{r3, pc}
 8005fa2:	bf00      	nop
 8005fa4:	2000073c 	.word	0x2000073c
 8005fa8:	40004c00 	.word	0x40004c00
 8005fac:	08007a5c 	.word	0x08007a5c

08005fb0 <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{
 8005fb0:	b508      	push	{r3, lr}

  huart8.Instance = UART8;
 8005fb2:	480d      	ldr	r0, [pc, #52]	; (8005fe8 <MX_UART8_Init+0x38>)
  huart8.Init.BaudRate = 9600;
 8005fb4:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
 8005fb8:	4b0c      	ldr	r3, [pc, #48]	; (8005fec <MX_UART8_Init+0x3c>)
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
  huart8.Init.StopBits = UART_STOPBITS_1;
  huart8.Init.Parity = UART_PARITY_NONE;
  huart8.Init.Mode = UART_MODE_TX_RX;
 8005fba:	220c      	movs	r2, #12
  huart8.Init.BaudRate = 9600;
 8005fbc:	e880 4008 	stmia.w	r0, {r3, lr}
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8005fc0:	2300      	movs	r3, #0
  huart8.Init.Mode = UART_MODE_TX_RX;
 8005fc2:	6142      	str	r2, [r0, #20]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8005fc4:	6083      	str	r3, [r0, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8005fc6:	60c3      	str	r3, [r0, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8005fc8:	6103      	str	r3, [r0, #16]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005fca:	6183      	str	r3, [r0, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8005fcc:	61c3      	str	r3, [r0, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005fce:	6203      	str	r3, [r0, #32]
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005fd0:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8005fd2:	f7fc fc3e 	bl	8002852 <HAL_UART_Init>
 8005fd6:	b128      	cbz	r0, 8005fe4 <MX_UART8_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005fd8:	2160      	movs	r1, #96	; 0x60
 8005fda:	4805      	ldr	r0, [pc, #20]	; (8005ff0 <MX_UART8_Init+0x40>)
  }

}
 8005fdc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005fe0:	f7fe ba26 	b.w	8004430 <_Error_Handler>
 8005fe4:	bd08      	pop	{r3, pc}
 8005fe6:	bf00      	nop
 8005fe8:	2000065c 	.word	0x2000065c
 8005fec:	40007c00 	.word	0x40007c00
 8005ff0:	08007a5c 	.word	0x08007a5c

08005ff4 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005ff4:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8005ff6:	480d      	ldr	r0, [pc, #52]	; (800602c <MX_USART1_UART_Init+0x38>)
  huart1.Init.BaudRate = 115200;
 8005ff8:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8005ffc:	4b0c      	ldr	r3, [pc, #48]	; (8006030 <MX_USART1_UART_Init+0x3c>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005ffe:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 8006000:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006004:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006006:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006008:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800600a:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800600c:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800600e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006010:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006012:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006014:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006016:	f7fc fc1c 	bl	8002852 <HAL_UART_Init>
 800601a:	b128      	cbz	r0, 8006028 <MX_USART1_UART_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 800601c:	2175      	movs	r1, #117	; 0x75
 800601e:	4805      	ldr	r0, [pc, #20]	; (8006034 <MX_USART1_UART_Init+0x40>)
  }

}
 8006020:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8006024:	f7fe ba04 	b.w	8004430 <_Error_Handler>
 8006028:	bd08      	pop	{r3, pc}
 800602a:	bf00      	nop
 800602c:	200005ec 	.word	0x200005ec
 8006030:	40011000 	.word	0x40011000
 8006034:	08007a5c 	.word	0x08007a5c

08006038 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006038:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 800603a:	480d      	ldr	r0, [pc, #52]	; (8006070 <MX_USART2_UART_Init+0x38>)
  huart2.Init.BaudRate = 115200;
 800603c:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8006040:	4b0c      	ldr	r3, [pc, #48]	; (8006074 <MX_USART2_UART_Init+0x3c>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006042:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 115200;
 8006044:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006048:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 800604a:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800604c:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800604e:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006050:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006052:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006054:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006056:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006058:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800605a:	f7fc fbfa 	bl	8002852 <HAL_UART_Init>
 800605e:	b128      	cbz	r0, 800606c <MX_USART2_UART_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006060:	218a      	movs	r1, #138	; 0x8a
 8006062:	4805      	ldr	r0, [pc, #20]	; (8006078 <MX_USART2_UART_Init+0x40>)
  }

}
 8006064:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8006068:	f7fe b9e2 	b.w	8004430 <_Error_Handler>
 800606c:	bd08      	pop	{r3, pc}
 800606e:	bf00      	nop
 8006070:	200007ac 	.word	0x200007ac
 8006074:	40004400 	.word	0x40004400
 8006078:	08007a5c 	.word	0x08007a5c

0800607c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800607c:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 800607e:	480d      	ldr	r0, [pc, #52]	; (80060b4 <MX_USART3_UART_Init+0x38>)
  huart3.Init.BaudRate = 115200;
 8006080:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8006084:	4b0c      	ldr	r3, [pc, #48]	; (80060b8 <MX_USART3_UART_Init+0x3c>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8006086:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 115200;
 8006088:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800608c:	2300      	movs	r3, #0
  huart3.Init.Mode = UART_MODE_TX_RX;
 800608e:	6142      	str	r2, [r0, #20]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8006090:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8006092:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8006094:	6103      	str	r3, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006096:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8006098:	61c3      	str	r3, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800609a:	6203      	str	r3, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800609c:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800609e:	f7fc fbd8 	bl	8002852 <HAL_UART_Init>
 80060a2:	b128      	cbz	r0, 80060b0 <MX_USART3_UART_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 80060a4:	219f      	movs	r1, #159	; 0x9f
 80060a6:	4805      	ldr	r0, [pc, #20]	; (80060bc <MX_USART3_UART_Init+0x40>)
  }

}
 80060a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 80060ac:	f7fe b9c0 	b.w	8004430 <_Error_Handler>
 80060b0:	bd08      	pop	{r3, pc}
 80060b2:	bf00      	nop
 80060b4:	2000057c 	.word	0x2000057c
 80060b8:	40004800 	.word	0x40004800
 80060bc:	08007a5c 	.word	0x08007a5c

080060c0 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80060c0:	b508      	push	{r3, lr}

  huart6.Instance = USART6;
 80060c2:	480d      	ldr	r0, [pc, #52]	; (80060f8 <MX_USART6_UART_Init+0x38>)
  huart6.Init.BaudRate = 9600;
 80060c4:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
 80060c8:	4b0c      	ldr	r3, [pc, #48]	; (80060fc <MX_USART6_UART_Init+0x3c>)
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
  huart6.Init.StopBits = UART_STOPBITS_1;
  huart6.Init.Parity = UART_PARITY_NONE;
  huart6.Init.Mode = UART_MODE_TX_RX;
 80060ca:	220c      	movs	r2, #12
  huart6.Init.BaudRate = 9600;
 80060cc:	e880 4008 	stmia.w	r0, {r3, lr}
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80060d0:	2300      	movs	r3, #0
  huart6.Init.Mode = UART_MODE_TX_RX;
 80060d2:	6142      	str	r2, [r0, #20]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80060d4:	6083      	str	r3, [r0, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80060d6:	60c3      	str	r3, [r0, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80060d8:	6103      	str	r3, [r0, #16]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80060da:	6183      	str	r3, [r0, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80060dc:	61c3      	str	r3, [r0, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80060de:	6203      	str	r3, [r0, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80060e0:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80060e2:	f7fc fbb6 	bl	8002852 <HAL_UART_Init>
 80060e6:	b128      	cbz	r0, 80060f4 <MX_USART6_UART_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 80060e8:	21b4      	movs	r1, #180	; 0xb4
 80060ea:	4805      	ldr	r0, [pc, #20]	; (8006100 <MX_USART6_UART_Init+0x40>)
  }

}
 80060ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 80060f0:	f7fe b99e 	b.w	8004430 <_Error_Handler>
 80060f4:	bd08      	pop	{r3, pc}
 80060f6:	bf00      	nop
 80060f8:	200006cc 	.word	0x200006cc
 80060fc:	40011400 	.word	0x40011400
 8006100:	08007a5c 	.word	0x08007a5c

08006104 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==UART4)
 8006104:	6803      	ldr	r3, [r0, #0]
 8006106:	4a7e      	ldr	r2, [pc, #504]	; (8006300 <HAL_UART_MspInit+0x1fc>)
 8006108:	4293      	cmp	r3, r2
{
 800610a:	b530      	push	{r4, r5, lr}
 800610c:	4605      	mov	r5, r0
 800610e:	b08d      	sub	sp, #52	; 0x34
  if(uartHandle->Instance==UART4)
 8006110:	d137      	bne.n	8006182 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8006112:	4b7c      	ldr	r3, [pc, #496]	; (8006304 <HAL_UART_MspInit+0x200>)
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_UART4;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006114:	a907      	add	r1, sp, #28
 8006116:	487c      	ldr	r0, [pc, #496]	; (8006308 <HAL_UART_MspInit+0x204>)
    __HAL_RCC_UART4_CLK_ENABLE();
 8006118:	6c1a      	ldr	r2, [r3, #64]	; 0x40

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 800611a:	4c7c      	ldr	r4, [pc, #496]	; (800630c <HAL_UART_MspInit+0x208>)
    __HAL_RCC_UART4_CLK_ENABLE();
 800611c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8006120:	641a      	str	r2, [r3, #64]	; 0x40
 8006122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006124:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006128:	9301      	str	r3, [sp, #4]
 800612a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800612c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8006130:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006132:	2302      	movs	r3, #2
 8006134:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006136:	2301      	movs	r3, #1
 8006138:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800613a:	2303      	movs	r3, #3
 800613c:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_UART4;
 800613e:	2306      	movs	r3, #6
 8006140:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006142:	f7fa fac9 	bl	80006d8 <HAL_GPIO_Init>
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8006146:	4b72      	ldr	r3, [pc, #456]	; (8006310 <HAL_UART_MspInit+0x20c>)
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006148:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 800614c:	f04f 6e00 	mov.w	lr, #134217728	; 0x8000000
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8006150:	4620      	mov	r0, r4
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006152:	6122      	str	r2, [r4, #16]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8006154:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8006158:	e884 4008 	stmia.w	r4, {r3, lr}
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800615c:	2300      	movs	r3, #0
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 800615e:	61e2      	str	r2, [r4, #28]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006160:	60a3      	str	r3, [r4, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006162:	60e3      	str	r3, [r4, #12]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006164:	6163      	str	r3, [r4, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006166:	61a3      	str	r3, [r4, #24]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006168:	6223      	str	r3, [r4, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800616a:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800616c:	f7fa f93a 	bl	80003e4 <HAL_DMA_Init>
 8006170:	b118      	cbz	r0, 800617a <HAL_UART_MspInit+0x76>
    {
      _Error_Handler(__FILE__, __LINE__);
 8006172:	21de      	movs	r1, #222	; 0xde
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
    {
      _Error_Handler(__FILE__, __LINE__);
 8006174:	4867      	ldr	r0, [pc, #412]	; (8006314 <HAL_UART_MspInit+0x210>)
 8006176:	f7fe f95b 	bl	8004430 <_Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800617a:	666c      	str	r4, [r5, #100]	; 0x64
 800617c:	63a5      	str	r5, [r4, #56]	; 0x38

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800617e:	b00d      	add	sp, #52	; 0x34
 8006180:	bd30      	pop	{r4, r5, pc}
  else if(uartHandle->Instance==UART8)
 8006182:	4a65      	ldr	r2, [pc, #404]	; (8006318 <HAL_UART_MspInit+0x214>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d117      	bne.n	80061b8 <HAL_UART_MspInit+0xb4>
    __HAL_RCC_UART8_CLK_ENABLE();
 8006188:	4b5e      	ldr	r3, [pc, #376]	; (8006304 <HAL_UART_MspInit+0x200>)
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800618a:	a907      	add	r1, sp, #28
 800618c:	4863      	ldr	r0, [pc, #396]	; (800631c <HAL_UART_MspInit+0x218>)
    __HAL_RCC_UART8_CLK_ENABLE();
 800618e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006190:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006194:	641a      	str	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006196:	2202      	movs	r2, #2
    __HAL_RCC_UART8_CLK_ENABLE();
 8006198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800619a:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800619c:	2201      	movs	r2, #1
    __HAL_RCC_UART8_CLK_ENABLE();
 800619e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80061a2:	9209      	str	r2, [sp, #36]	; 0x24
    __HAL_RCC_UART8_CLK_ENABLE();
 80061a4:	9302      	str	r3, [sp, #8]
 80061a6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80061a8:	2303      	movs	r3, #3
 80061aa:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80061ac:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 80061ae:	2308      	movs	r3, #8
 80061b0:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80061b2:	f7fa fa91 	bl	80006d8 <HAL_GPIO_Init>
}
 80061b6:	e7e2      	b.n	800617e <HAL_UART_MspInit+0x7a>
  else if(uartHandle->Instance==USART1)
 80061b8:	4a59      	ldr	r2, [pc, #356]	; (8006320 <HAL_UART_MspInit+0x21c>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d117      	bne.n	80061ee <HAL_UART_MspInit+0xea>
    __HAL_RCC_USART1_CLK_ENABLE();
 80061be:	4b51      	ldr	r3, [pc, #324]	; (8006304 <HAL_UART_MspInit+0x200>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80061c0:	a907      	add	r1, sp, #28
 80061c2:	4858      	ldr	r0, [pc, #352]	; (8006324 <HAL_UART_MspInit+0x220>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80061c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061c6:	f042 0210 	orr.w	r2, r2, #16
 80061ca:	645a      	str	r2, [r3, #68]	; 0x44
 80061cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061ce:	f003 0310 	and.w	r3, r3, #16
 80061d2:	9303      	str	r3, [sp, #12]
 80061d4:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80061d6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80061da:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061dc:	2302      	movs	r3, #2
 80061de:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80061e0:	2301      	movs	r3, #1
 80061e2:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80061e4:	2303      	movs	r3, #3
 80061e6:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80061e8:	2304      	movs	r3, #4
 80061ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80061ec:	e7e1      	b.n	80061b2 <HAL_UART_MspInit+0xae>
  else if(uartHandle->Instance==USART2)
 80061ee:	4a4e      	ldr	r2, [pc, #312]	; (8006328 <HAL_UART_MspInit+0x224>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d132      	bne.n	800625a <HAL_UART_MspInit+0x156>
    __HAL_RCC_USART2_CLK_ENABLE();
 80061f4:	4b43      	ldr	r3, [pc, #268]	; (8006304 <HAL_UART_MspInit+0x200>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061f6:	a907      	add	r1, sp, #28
 80061f8:	4843      	ldr	r0, [pc, #268]	; (8006308 <HAL_UART_MspInit+0x204>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80061fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80061fc:	4c4b      	ldr	r4, [pc, #300]	; (800632c <HAL_UART_MspInit+0x228>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80061fe:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8006202:	641a      	str	r2, [r3, #64]	; 0x40
 8006204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800620a:	9304      	str	r3, [sp, #16]
 800620c:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800620e:	230c      	movs	r3, #12
 8006210:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006212:	2302      	movs	r3, #2
 8006214:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006216:	2301      	movs	r3, #1
 8006218:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800621a:	2303      	movs	r3, #3
 800621c:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800621e:	2307      	movs	r3, #7
 8006220:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006222:	f7fa fa59 	bl	80006d8 <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8006226:	4a42      	ldr	r2, [pc, #264]	; (8006330 <HAL_UART_MspInit+0x22c>)
 8006228:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800622c:	4620      	mov	r0, r4
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800622e:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006232:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006236:	2300      	movs	r3, #0
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006238:	6122      	str	r2, [r4, #16]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800623a:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800623e:	60a3      	str	r3, [r4, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006240:	60e3      	str	r3, [r4, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006242:	6163      	str	r3, [r4, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006244:	61a3      	str	r3, [r4, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8006246:	61e2      	str	r2, [r4, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006248:	6223      	str	r3, [r4, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800624a:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800624c:	f7fa f8ca 	bl	80003e4 <HAL_DMA_Init>
 8006250:	2800      	cmp	r0, #0
 8006252:	d092      	beq.n	800617a <HAL_UART_MspInit+0x76>
      _Error_Handler(__FILE__, __LINE__);
 8006254:	f44f 719b 	mov.w	r1, #310	; 0x136
 8006258:	e78c      	b.n	8006174 <HAL_UART_MspInit+0x70>
  else if(uartHandle->Instance==USART3)
 800625a:	4a36      	ldr	r2, [pc, #216]	; (8006334 <HAL_UART_MspInit+0x230>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d134      	bne.n	80062ca <HAL_UART_MspInit+0x1c6>
    __HAL_RCC_USART3_CLK_ENABLE();
 8006260:	4b28      	ldr	r3, [pc, #160]	; (8006304 <HAL_UART_MspInit+0x200>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006262:	a907      	add	r1, sp, #28
 8006264:	482f      	ldr	r0, [pc, #188]	; (8006324 <HAL_UART_MspInit+0x220>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8006266:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8006268:	4c33      	ldr	r4, [pc, #204]	; (8006338 <HAL_UART_MspInit+0x234>)
    __HAL_RCC_USART3_CLK_ENABLE();
 800626a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800626e:	641a      	str	r2, [r3, #64]	; 0x40
 8006270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006272:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006276:	9305      	str	r3, [sp, #20]
 8006278:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800627a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800627e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006280:	2302      	movs	r3, #2
 8006282:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006284:	2301      	movs	r3, #1
 8006286:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006288:	2303      	movs	r3, #3
 800628a:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800628c:	2307      	movs	r3, #7
 800628e:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006290:	f7fa fa22 	bl	80006d8 <HAL_GPIO_Init>
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8006294:	4829      	ldr	r0, [pc, #164]	; (800633c <HAL_UART_MspInit+0x238>)
 8006296:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800629a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800629e:	e884 0009 	stmia.w	r4, {r0, r3}
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80062a2:	6122      	str	r2, [r4, #16]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80062a4:	2300      	movs	r3, #0
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80062a6:	f44f 7280 	mov.w	r2, #256	; 0x100
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80062aa:	4620      	mov	r0, r4
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80062ac:	60a3      	str	r3, [r4, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80062ae:	60e3      	str	r3, [r4, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80062b0:	6163      	str	r3, [r4, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80062b2:	61a3      	str	r3, [r4, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80062b4:	61e2      	str	r2, [r4, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80062b6:	6223      	str	r3, [r4, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80062b8:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80062ba:	f7fa f893 	bl	80003e4 <HAL_DMA_Init>
 80062be:	2800      	cmp	r0, #0
 80062c0:	f43f af5b 	beq.w	800617a <HAL_UART_MspInit+0x76>
      _Error_Handler(__FILE__, __LINE__);
 80062c4:	f44f 71b0 	mov.w	r1, #352	; 0x160
 80062c8:	e754      	b.n	8006174 <HAL_UART_MspInit+0x70>
  else if(uartHandle->Instance==USART6)
 80062ca:	4a1d      	ldr	r2, [pc, #116]	; (8006340 <HAL_UART_MspInit+0x23c>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	f47f af56 	bne.w	800617e <HAL_UART_MspInit+0x7a>
    __HAL_RCC_USART6_CLK_ENABLE();
 80062d2:	4b0c      	ldr	r3, [pc, #48]	; (8006304 <HAL_UART_MspInit+0x200>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80062d4:	a907      	add	r1, sp, #28
 80062d6:	481b      	ldr	r0, [pc, #108]	; (8006344 <HAL_UART_MspInit+0x240>)
    __HAL_RCC_USART6_CLK_ENABLE();
 80062d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80062da:	f042 0220 	orr.w	r2, r2, #32
 80062de:	645a      	str	r2, [r3, #68]	; 0x44
 80062e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062e2:	f003 0320 	and.w	r3, r3, #32
 80062e6:	9306      	str	r3, [sp, #24]
 80062e8:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80062ea:	23c0      	movs	r3, #192	; 0xc0
 80062ec:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80062ee:	2302      	movs	r3, #2
 80062f0:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80062f2:	2301      	movs	r3, #1
 80062f4:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80062f6:	2303      	movs	r3, #3
 80062f8:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80062fa:	2308      	movs	r3, #8
 80062fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80062fe:	e758      	b.n	80061b2 <HAL_UART_MspInit+0xae>
 8006300:	40004c00 	.word	0x40004c00
 8006304:	40023800 	.word	0x40023800
 8006308:	40020000 	.word	0x40020000
 800630c:	2000045c 	.word	0x2000045c
 8006310:	40026040 	.word	0x40026040
 8006314:	08007a5c 	.word	0x08007a5c
 8006318:	40007c00 	.word	0x40007c00
 800631c:	40021000 	.word	0x40021000
 8006320:	40011000 	.word	0x40011000
 8006324:	40020400 	.word	0x40020400
 8006328:	40004400 	.word	0x40004400
 800632c:	200004bc 	.word	0x200004bc
 8006330:	40026088 	.word	0x40026088
 8006334:	40004800 	.word	0x40004800
 8006338:	2000051c 	.word	0x2000051c
 800633c:	40026028 	.word	0x40026028
 8006340:	40011400 	.word	0x40011400
 8006344:	40020800 	.word	0x40020800

08006348 <init_xpritf>:
/* Put a character                              */
/*----------------------------------------------*/


void init_xpritf(UART_HandleTypeDef *handler){
	huart_xprintf = handler;
 8006348:	4b01      	ldr	r3, [pc, #4]	; (8006350 <init_xpritf+0x8>)
 800634a:	6018      	str	r0, [r3, #0]
 800634c:	4770      	bx	lr
 800634e:	bf00      	nop
 8006350:	20000160 	.word	0x20000160

08006354 <uart_putc>:
	    HAL_UART_Receive(huart_xprintf, (uint8_t *)buf, sizeof(buf), 0xFFFF);
	    c = buf[0];
	    return c;
	}
void uart_putc(uint8_t c)
	{
 8006354:	b507      	push	{r0, r1, r2, lr}
	 char buf[1];
	 buf[0] = c;
 8006356:	a902      	add	r1, sp, #8
	 HAL_UART_Transmit(huart_xprintf, (uint8_t *)buf, sizeof(buf), 0xFFFF);
 8006358:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800635c:	2201      	movs	r2, #1
	 buf[0] = c;
 800635e:	f801 0d04 	strb.w	r0, [r1, #-4]!
	 HAL_UART_Transmit(huart_xprintf, (uint8_t *)buf, sizeof(buf), 0xFFFF);
 8006362:	4803      	ldr	r0, [pc, #12]	; (8006370 <uart_putc+0x1c>)
 8006364:	6800      	ldr	r0, [r0, #0]
 8006366:	f7fc f80e 	bl	8002386 <HAL_UART_Transmit>
	}
 800636a:	b003      	add	sp, #12
 800636c:	f85d fb04 	ldr.w	pc, [sp], #4
 8006370:	20000160 	.word	0x20000160

08006374 <xputc>:
	    }
	}

void xputc (char c)
{
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */
 8006374:	280a      	cmp	r0, #10
{
 8006376:	b510      	push	{r4, lr}
 8006378:	4604      	mov	r4, r0
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */
 800637a:	d102      	bne.n	8006382 <xputc+0xe>
 800637c:	200d      	movs	r0, #13
 800637e:	f7ff fff9 	bl	8006374 <xputc>

	if (outptr) {
 8006382:	4a07      	ldr	r2, [pc, #28]	; (80063a0 <xputc+0x2c>)
 8006384:	6813      	ldr	r3, [r2, #0]
 8006386:	b11b      	cbz	r3, 8006390 <xputc+0x1c>
		*outptr++ = (unsigned char)c;
 8006388:	1c59      	adds	r1, r3, #1
 800638a:	701c      	strb	r4, [r3, #0]
 800638c:	6011      	str	r1, [r2, #0]
		return;
 800638e:	bd10      	pop	{r4, pc}
	}

	if (xfunc_out) xfunc_out((unsigned char)c);
 8006390:	4b04      	ldr	r3, [pc, #16]	; (80063a4 <xputc+0x30>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	b11b      	cbz	r3, 800639e <xputc+0x2a>
 8006396:	4620      	mov	r0, r4
}
 8006398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (xfunc_out) xfunc_out((unsigned char)c);
 800639c:	4718      	bx	r3
 800639e:	bd10      	pop	{r4, pc}
 80063a0:	200000ec 	.word	0x200000ec
 80063a4:	20000820 	.word	0x20000820

080063a8 <xputs>:
/*----------------------------------------------*/

void xputs (					/* Put a string to the default device */
	const char* str				/* Pointer to the string */
)
{
 80063a8:	b510      	push	{r4, lr}
 80063aa:	1e44      	subs	r4, r0, #1
	while (*str)
 80063ac:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80063b0:	b900      	cbnz	r0, 80063b4 <xputs+0xc>
		xputc(*str++);
}
 80063b2:	bd10      	pop	{r4, pc}
		xputc(*str++);
 80063b4:	f7ff ffde 	bl	8006374 <xputc>
 80063b8:	e7f8      	b.n	80063ac <xputs+0x4>

080063ba <xvprintf>:
static
void xvprintf (
	const char*	fmt,	/* Pointer to the format string */
	va_list arp			/* Pointer to arguments */
)
{
 80063ba:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063be:	4602      	mov	r2, r0
 80063c0:	460d      	mov	r5, r1
	unsigned long v;
	char s[16], c, d, *p;


	for (;;) {
		c = *fmt++;					/* Get a char */
 80063c2:	7810      	ldrb	r0, [r2, #0]
		if (!c) break;				/* End of format? */
 80063c4:	2800      	cmp	r0, #0
 80063c6:	f000 80cc 	beq.w	8006562 <xvprintf+0x1a8>
		if (c != '%') {				/* Pass through it if not a % sequense */
 80063ca:	2825      	cmp	r0, #37	; 0x25
 80063cc:	d004      	beq.n	80063d8 <xvprintf+0x1e>
		c = *fmt++;					/* Get a char */
 80063ce:	1c57      	adds	r7, r2, #1
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
		case 'X' :					/* Hexdecimal */
			r = 16; break;
		default:					/* Unknown type (passthrough) */
			xputc(c); continue;
 80063d0:	f7ff ffd0 	bl	8006374 <xputc>
 80063d4:	462c      	mov	r4, r5
 80063d6:	e052      	b.n	800647e <xvprintf+0xc4>
		c = *fmt++;					/* Get first char of the sequense */
 80063d8:	7853      	ldrb	r3, [r2, #1]
		if (c == '0') {				/* Flag: '0' padded */
 80063da:	2b30      	cmp	r3, #48	; 0x30
 80063dc:	d128      	bne.n	8006430 <xvprintf+0x76>
			f = 1; c = *fmt++;
 80063de:	1cd7      	adds	r7, r2, #3
 80063e0:	7893      	ldrb	r3, [r2, #2]
 80063e2:	2601      	movs	r6, #1
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 80063e4:	f04f 0800 	mov.w	r8, #0
			w = w * 10 + c - '0';
 80063e8:	210a      	movs	r1, #10
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 80063ea:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80063ee:	2a09      	cmp	r2, #9
 80063f0:	d927      	bls.n	8006442 <xvprintf+0x88>
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 80063f2:	f003 02df 	and.w	r2, r3, #223	; 0xdf
 80063f6:	2a4c      	cmp	r2, #76	; 0x4c
			f |= 4; c = *fmt++;
 80063f8:	bf02      	ittt	eq
 80063fa:	783b      	ldrbeq	r3, [r7, #0]
 80063fc:	f046 0604 	orreq.w	r6, r6, #4
 8006400:	3701      	addeq	r7, #1
		if (!c) break;				/* End of format? */
 8006402:	2b00      	cmp	r3, #0
 8006404:	f000 80ad 	beq.w	8006562 <xvprintf+0x1a8>
		if (d >= 'a') d -= 0x20;
 8006408:	2b60      	cmp	r3, #96	; 0x60
 800640a:	bf8a      	itet	hi
 800640c:	f1a3 0220 	subhi.w	r2, r3, #32
 8006410:	461a      	movls	r2, r3
 8006412:	b2d2      	uxtbhi	r2, r2
		switch (d) {				/* Type is... */
 8006414:	2a4f      	cmp	r2, #79	; 0x4f
 8006416:	d035      	beq.n	8006484 <xvprintf+0xca>
 8006418:	d81a      	bhi.n	8006450 <xvprintf+0x96>
 800641a:	2a43      	cmp	r2, #67	; 0x43
 800641c:	f000 808a 	beq.w	8006534 <xvprintf+0x17a>
 8006420:	2a44      	cmp	r2, #68	; 0x44
 8006422:	f000 8090 	beq.w	8006546 <xvprintf+0x18c>
 8006426:	2a42      	cmp	r2, #66	; 0x42
 8006428:	f000 808b 	beq.w	8006542 <xvprintf+0x188>
			xputc(c); continue;
 800642c:	4618      	mov	r0, r3
 800642e:	e7cf      	b.n	80063d0 <xvprintf+0x16>
			if (c == '-') {			/* Flag: left justified */
 8006430:	2b2d      	cmp	r3, #45	; 0x2d
		c = *fmt++;					/* Get first char of the sequense */
 8006432:	bf19      	ittee	ne
 8006434:	1c97      	addne	r7, r2, #2
		f = 0;
 8006436:	2600      	movne	r6, #0
				f = 2; c = *fmt++;
 8006438:	1cd7      	addeq	r7, r2, #3
 800643a:	7893      	ldrbeq	r3, [r2, #2]
 800643c:	bf08      	it	eq
 800643e:	2602      	moveq	r6, #2
 8006440:	e7d0      	b.n	80063e4 <xvprintf+0x2a>
			w = w * 10 + c - '0';
 8006442:	fb01 3808 	mla	r8, r1, r8, r3
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 8006446:	f817 3b01 	ldrb.w	r3, [r7], #1
			w = w * 10 + c - '0';
 800644a:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
 800644e:	e7cc      	b.n	80063ea <xvprintf+0x30>
		switch (d) {				/* Type is... */
 8006450:	2a55      	cmp	r2, #85	; 0x55
 8006452:	d078      	beq.n	8006546 <xvprintf+0x18c>
 8006454:	2a58      	cmp	r2, #88	; 0x58
 8006456:	d072      	beq.n	800653e <xvprintf+0x184>
 8006458:	2a53      	cmp	r2, #83	; 0x53
 800645a:	d1e7      	bne.n	800642c <xvprintf+0x72>
			p = va_arg(arp, char*);
 800645c:	f8d5 9000 	ldr.w	r9, [r5]
 8006460:	1d2c      	adds	r4, r5, #4
			for (j = 0; p[j]; j++) ;
 8006462:	464b      	mov	r3, r9
 8006464:	eba3 0509 	sub.w	r5, r3, r9
 8006468:	f813 2b01 	ldrb.w	r2, [r3], #1
 800646c:	2a00      	cmp	r2, #0
 800646e:	d1f9      	bne.n	8006464 <xvprintf+0xaa>
			while (!(f & 2) && j++ < w) xputc(' ');
 8006470:	07b0      	lsls	r0, r6, #30
 8006472:	d554      	bpl.n	800651e <xvprintf+0x164>
			xputs(p);
 8006474:	4648      	mov	r0, r9
 8006476:	f7ff ff97 	bl	80063a8 <xputs>
			while (j++ < w) xputc(' ');
 800647a:	45a8      	cmp	r8, r5
 800647c:	d855      	bhi.n	800652a <xvprintf+0x170>
			xputc(c); continue;
 800647e:	4625      	mov	r5, r4
 8006480:	463a      	mov	r2, r7
 8006482:	e79e      	b.n	80063c2 <xvprintf+0x8>
			r = 8; break;
 8006484:	2008      	movs	r0, #8
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 8006486:	2a44      	cmp	r2, #68	; 0x44
 8006488:	6829      	ldr	r1, [r5, #0]
 800648a:	f105 0404 	add.w	r4, r5, #4
 800648e:	d104      	bne.n	800649a <xvprintf+0xe0>
		if (d == 'D' && (v & 0x80000000)) {
 8006490:	2900      	cmp	r1, #0
			v = 0 - v;
 8006492:	bfbc      	itt	lt
 8006494:	4249      	neglt	r1, r1
			f |= 8;
 8006496:	f046 0608 	orrlt.w	r6, r6, #8
 800649a:	2b78      	cmp	r3, #120	; 0x78
		}
		i = 0;
 800649c:	f04f 0200 	mov.w	r2, #0
 80064a0:	bf0c      	ite	eq
 80064a2:	f04f 0c27 	moveq.w	ip, #39	; 0x27
 80064a6:	f04f 0c07 	movne.w	ip, #7
		do {
			d = (char)(v % r); v /= r;
 80064aa:	fbb1 fef0 	udiv	lr, r1, r0
 80064ae:	fb00 151e 	mls	r5, r0, lr, r1
 80064b2:	4671      	mov	r1, lr
 80064b4:	b2eb      	uxtb	r3, r5
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 80064b6:	2d09      	cmp	r5, #9
			s[i++] = d + '0';
 80064b8:	f102 0501 	add.w	r5, r2, #1
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 80064bc:	bf84      	itt	hi
 80064be:	4463      	addhi	r3, ip
 80064c0:	b2db      	uxtbhi	r3, r3
			s[i++] = d + '0';
 80064c2:	3330      	adds	r3, #48	; 0x30
 80064c4:	f80d 3002 	strb.w	r3, [sp, r2]
		} while (v && i < sizeof(s));
 80064c8:	f1be 0f00 	cmp.w	lr, #0
 80064cc:	d002      	beq.n	80064d4 <xvprintf+0x11a>
 80064ce:	2d10      	cmp	r5, #16
 80064d0:	d13b      	bne.n	800654a <xvprintf+0x190>
 80064d2:	220f      	movs	r2, #15
		if (f & 8) s[i++] = '-';
 80064d4:	0731      	lsls	r1, r6, #28
 80064d6:	d505      	bpl.n	80064e4 <xvprintf+0x12a>
 80064d8:	ab04      	add	r3, sp, #16
 80064da:	441d      	add	r5, r3
 80064dc:	232d      	movs	r3, #45	; 0x2d
 80064de:	f805 3c10 	strb.w	r3, [r5, #-16]
 80064e2:	1c95      	adds	r5, r2, #2
		j = i; d = (f & 1) ? '0' : ' ';
 80064e4:	f016 0f01 	tst.w	r6, #1
 80064e8:	46a9      	mov	r9, r5
 80064ea:	bf14      	ite	ne
 80064ec:	f04f 0a30 	movne.w	sl, #48	; 0x30
 80064f0:	f04f 0a20 	moveq.w	sl, #32
		while (!(f & 2) && j++ < w) xputc(d);
 80064f4:	07b3      	lsls	r3, r6, #30
 80064f6:	d52e      	bpl.n	8006556 <xvprintf+0x19c>
		do xputc(s[--i]); while(i);
 80064f8:	3d01      	subs	r5, #1
 80064fa:	f81d 0005 	ldrb.w	r0, [sp, r5]
 80064fe:	f7ff ff39 	bl	8006374 <xputc>
 8006502:	2d00      	cmp	r5, #0
 8006504:	d1f8      	bne.n	80064f8 <xvprintf+0x13e>
		while (j++ < w) xputc(' ');
 8006506:	45c8      	cmp	r8, r9
 8006508:	d9b9      	bls.n	800647e <xvprintf+0xc4>
 800650a:	2020      	movs	r0, #32
 800650c:	f109 0901 	add.w	r9, r9, #1
 8006510:	f7ff ff30 	bl	8006374 <xputc>
 8006514:	e7f7      	b.n	8006506 <xvprintf+0x14c>
			while (!(f & 2) && j++ < w) xputc(' ');
 8006516:	4635      	mov	r5, r6
 8006518:	2020      	movs	r0, #32
 800651a:	f7ff ff2b 	bl	8006374 <xputc>
 800651e:	4545      	cmp	r5, r8
 8006520:	f105 0601 	add.w	r6, r5, #1
 8006524:	d3f7      	bcc.n	8006516 <xvprintf+0x15c>
 8006526:	4635      	mov	r5, r6
 8006528:	e7a4      	b.n	8006474 <xvprintf+0xba>
			while (j++ < w) xputc(' ');
 800652a:	2020      	movs	r0, #32
 800652c:	3501      	adds	r5, #1
 800652e:	f7ff ff21 	bl	8006374 <xputc>
 8006532:	e7a2      	b.n	800647a <xvprintf+0xc0>
			xputc((char)va_arg(arp, int)); continue;
 8006534:	7828      	ldrb	r0, [r5, #0]
 8006536:	1d2c      	adds	r4, r5, #4
 8006538:	f7ff ff1c 	bl	8006374 <xputc>
 800653c:	e79f      	b.n	800647e <xvprintf+0xc4>
			r = 16; break;
 800653e:	2010      	movs	r0, #16
 8006540:	e7a1      	b.n	8006486 <xvprintf+0xcc>
			r = 2; break;
 8006542:	2002      	movs	r0, #2
 8006544:	e79f      	b.n	8006486 <xvprintf+0xcc>
			r = 10; break;
 8006546:	200a      	movs	r0, #10
 8006548:	e79d      	b.n	8006486 <xvprintf+0xcc>
 800654a:	462a      	mov	r2, r5
 800654c:	e7ad      	b.n	80064aa <xvprintf+0xf0>
		while (!(f & 2) && j++ < w) xputc(d);
 800654e:	46b1      	mov	r9, r6
 8006550:	4650      	mov	r0, sl
 8006552:	f7ff ff0f 	bl	8006374 <xputc>
 8006556:	45c1      	cmp	r9, r8
 8006558:	f109 0601 	add.w	r6, r9, #1
 800655c:	d3f7      	bcc.n	800654e <xvprintf+0x194>
 800655e:	46b1      	mov	r9, r6
 8006560:	e7ca      	b.n	80064f8 <xvprintf+0x13e>
	}
}
 8006562:	b004      	add	sp, #16
 8006564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006568 <xprintf>:

void xprintf (			/* Put a formatted string to the default device */
	const char*	fmt,	/* Pointer to the format string */
	...					/* Optional arguments */
)
{
 8006568:	b40f      	push	{r0, r1, r2, r3}
 800656a:	b507      	push	{r0, r1, r2, lr}
 800656c:	a904      	add	r1, sp, #16
 800656e:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list arp;


	va_start(arp, fmt);
 8006572:	9101      	str	r1, [sp, #4]
	xvprintf(fmt, arp);
 8006574:	f7ff ff21 	bl	80063ba <xvprintf>
	va_end(arp);
}
 8006578:	b003      	add	sp, #12
 800657a:	f85d eb04 	ldr.w	lr, [sp], #4
 800657e:	b004      	add	sp, #16
 8006580:	4770      	bx	lr
	...

08006584 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006584:	f8df d034 	ldr.w	sp, [pc, #52]	; 80065bc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006588:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800658a:	e003      	b.n	8006594 <LoopCopyDataInit>

0800658c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800658c:	4b0c      	ldr	r3, [pc, #48]	; (80065c0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800658e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006590:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006592:	3104      	adds	r1, #4

08006594 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006594:	480b      	ldr	r0, [pc, #44]	; (80065c4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006596:	4b0c      	ldr	r3, [pc, #48]	; (80065c8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006598:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800659a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800659c:	d3f6      	bcc.n	800658c <CopyDataInit>
  ldr  r2, =_sbss
 800659e:	4a0b      	ldr	r2, [pc, #44]	; (80065cc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80065a0:	e002      	b.n	80065a8 <LoopFillZerobss>

080065a2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80065a2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80065a4:	f842 3b04 	str.w	r3, [r2], #4

080065a8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80065a8:	4b09      	ldr	r3, [pc, #36]	; (80065d0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80065aa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80065ac:	d3f9      	bcc.n	80065a2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80065ae:	f7ff fa97 	bl	8005ae0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80065b2:	f000 f855 	bl	8006660 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80065b6:	f7fd fbeb 	bl	8003d90 <main>
  bx  lr    
 80065ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80065bc:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80065c0:	080082b8 	.word	0x080082b8
  ldr  r0, =_sdata
 80065c4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80065c8:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 80065cc:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 80065d0:	20000824 	.word	0x20000824

080065d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80065d4:	e7fe      	b.n	80065d4 <ADC_IRQHandler>
	...

080065d8 <arm_sin_f32>:
 80065d8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80065dc:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8006654 <arm_sin_f32+0x7c>
 80065e0:	ee20 7a07 	vmul.f32	s14, s0, s14
 80065e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065e8:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80065ec:	d42c      	bmi.n	8006648 <arm_sin_f32+0x70>
 80065ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80065f2:	eddf 6a19 	vldr	s13, [pc, #100]	; 8006658 <arm_sin_f32+0x80>
 80065f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065fa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80065fe:	eef4 7ae6 	vcmpe.f32	s15, s13
 8006602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006606:	db01      	blt.n	800660c <arm_sin_f32+0x34>
 8006608:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800660c:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 8006610:	4a12      	ldr	r2, [pc, #72]	; (800665c <arm_sin_f32+0x84>)
 8006612:	ee17 3a10 	vmov	r3, s14
 8006616:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800661a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800661e:	ee06 3a90 	vmov	s13, r3
 8006622:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8006626:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800662a:	ed91 0a00 	vldr	s0, [r1]
 800662e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006632:	edd1 6a01 	vldr	s13, [r1, #4]
 8006636:	ee37 7a67 	vsub.f32	s14, s14, s15
 800663a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800663e:	ee27 0a00 	vmul.f32	s0, s14, s0
 8006642:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006646:	4770      	bx	lr
 8006648:	ee17 3a90 	vmov	r3, s15
 800664c:	3b01      	subs	r3, #1
 800664e:	ee07 3a90 	vmov	s15, r3
 8006652:	e7cc      	b.n	80065ee <arm_sin_f32+0x16>
 8006654:	3e22f983 	.word	0x3e22f983
 8006658:	44000000 	.word	0x44000000
 800665c:	08007a6c 	.word	0x08007a6c

08006660 <__libc_init_array>:
 8006660:	b570      	push	{r4, r5, r6, lr}
 8006662:	4e0d      	ldr	r6, [pc, #52]	; (8006698 <__libc_init_array+0x38>)
 8006664:	4c0d      	ldr	r4, [pc, #52]	; (800669c <__libc_init_array+0x3c>)
 8006666:	1ba4      	subs	r4, r4, r6
 8006668:	10a4      	asrs	r4, r4, #2
 800666a:	2500      	movs	r5, #0
 800666c:	42a5      	cmp	r5, r4
 800666e:	d109      	bne.n	8006684 <__libc_init_array+0x24>
 8006670:	4e0b      	ldr	r6, [pc, #44]	; (80066a0 <__libc_init_array+0x40>)
 8006672:	4c0c      	ldr	r4, [pc, #48]	; (80066a4 <__libc_init_array+0x44>)
 8006674:	f000 fc22 	bl	8006ebc <_init>
 8006678:	1ba4      	subs	r4, r4, r6
 800667a:	10a4      	asrs	r4, r4, #2
 800667c:	2500      	movs	r5, #0
 800667e:	42a5      	cmp	r5, r4
 8006680:	d105      	bne.n	800668e <__libc_init_array+0x2e>
 8006682:	bd70      	pop	{r4, r5, r6, pc}
 8006684:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006688:	4798      	blx	r3
 800668a:	3501      	adds	r5, #1
 800668c:	e7ee      	b.n	800666c <__libc_init_array+0xc>
 800668e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006692:	4798      	blx	r3
 8006694:	3501      	adds	r5, #1
 8006696:	e7f2      	b.n	800667e <__libc_init_array+0x1e>
 8006698:	080082b0 	.word	0x080082b0
 800669c:	080082b0 	.word	0x080082b0
 80066a0:	080082b0 	.word	0x080082b0
 80066a4:	080082b4 	.word	0x080082b4

080066a8 <exp>:
 80066a8:	b510      	push	{r4, lr}
 80066aa:	ed2d 8b04 	vpush	{d8-d9}
 80066ae:	eeb0 8b40 	vmov.f64	d8, d0
 80066b2:	4c33      	ldr	r4, [pc, #204]	; (8006780 <exp+0xd8>)
 80066b4:	b08a      	sub	sp, #40	; 0x28
 80066b6:	f000 f927 	bl	8006908 <__ieee754_exp>
 80066ba:	f994 3000 	ldrsb.w	r3, [r4]
 80066be:	eeb0 9b40 	vmov.f64	d9, d0
 80066c2:	3301      	adds	r3, #1
 80066c4:	d029      	beq.n	800671a <exp+0x72>
 80066c6:	eeb0 0b48 	vmov.f64	d0, d8
 80066ca:	f000 fbdd 	bl	8006e88 <finite>
 80066ce:	b320      	cbz	r0, 800671a <exp+0x72>
 80066d0:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8006770 <exp+0xc8>
 80066d4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80066d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066dc:	dd2e      	ble.n	800673c <exp+0x94>
 80066de:	2303      	movs	r3, #3
 80066e0:	9300      	str	r3, [sp, #0]
 80066e2:	4b28      	ldr	r3, [pc, #160]	; (8006784 <exp+0xdc>)
 80066e4:	9301      	str	r3, [sp, #4]
 80066e6:	2300      	movs	r3, #0
 80066e8:	9308      	str	r3, [sp, #32]
 80066ea:	f994 3000 	ldrsb.w	r3, [r4]
 80066ee:	ed8d 8b04 	vstr	d8, [sp, #16]
 80066f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80066f6:	b9b3      	cbnz	r3, 8006726 <exp+0x7e>
 80066f8:	4b23      	ldr	r3, [pc, #140]	; (8006788 <exp+0xe0>)
 80066fa:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80066fe:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006702:	4668      	mov	r0, sp
 8006704:	f000 fbc8 	bl	8006e98 <matherr>
 8006708:	b198      	cbz	r0, 8006732 <exp+0x8a>
 800670a:	9b08      	ldr	r3, [sp, #32]
 800670c:	b11b      	cbz	r3, 8006716 <exp+0x6e>
 800670e:	f000 fbcf 	bl	8006eb0 <__errno>
 8006712:	9b08      	ldr	r3, [sp, #32]
 8006714:	6003      	str	r3, [r0, #0]
 8006716:	ed9d 9b06 	vldr	d9, [sp, #24]
 800671a:	eeb0 0b49 	vmov.f64	d0, d9
 800671e:	b00a      	add	sp, #40	; 0x28
 8006720:	ecbd 8b04 	vpop	{d8-d9}
 8006724:	bd10      	pop	{r4, pc}
 8006726:	4919      	ldr	r1, [pc, #100]	; (800678c <exp+0xe4>)
 8006728:	2000      	movs	r0, #0
 800672a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800672e:	2b02      	cmp	r3, #2
 8006730:	d1e7      	bne.n	8006702 <exp+0x5a>
 8006732:	f000 fbbd 	bl	8006eb0 <__errno>
 8006736:	2322      	movs	r3, #34	; 0x22
 8006738:	6003      	str	r3, [r0, #0]
 800673a:	e7e6      	b.n	800670a <exp+0x62>
 800673c:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8006778 <exp+0xd0>
 8006740:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006748:	d5e7      	bpl.n	800671a <exp+0x72>
 800674a:	2304      	movs	r3, #4
 800674c:	9300      	str	r3, [sp, #0]
 800674e:	4b0d      	ldr	r3, [pc, #52]	; (8006784 <exp+0xdc>)
 8006750:	9301      	str	r3, [sp, #4]
 8006752:	2300      	movs	r3, #0
 8006754:	9308      	str	r3, [sp, #32]
 8006756:	2200      	movs	r2, #0
 8006758:	2300      	movs	r3, #0
 800675a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800675e:	ed8d 8b04 	vstr	d8, [sp, #16]
 8006762:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006766:	f994 3000 	ldrsb.w	r3, [r4]
 800676a:	e7e0      	b.n	800672e <exp+0x86>
 800676c:	f3af 8000 	nop.w
 8006770:	fefa39ef 	.word	0xfefa39ef
 8006774:	40862e42 	.word	0x40862e42
 8006778:	d52d3051 	.word	0xd52d3051
 800677c:	c0874910 	.word	0xc0874910
 8006780:	20000008 	.word	0x20000008
 8006784:	08008270 	.word	0x08008270
 8006788:	47efffff 	.word	0x47efffff
 800678c:	7ff00000 	.word	0x7ff00000

08006790 <log>:
 8006790:	b500      	push	{lr}
 8006792:	ed2d 8b02 	vpush	{d8}
 8006796:	eeb0 8b40 	vmov.f64	d8, d0
 800679a:	b08b      	sub	sp, #44	; 0x2c
 800679c:	f000 f9b8 	bl	8006b10 <__ieee754_log>
 80067a0:	4b2d      	ldr	r3, [pc, #180]	; (8006858 <log+0xc8>)
 80067a2:	f993 3000 	ldrsb.w	r3, [r3]
 80067a6:	1c5a      	adds	r2, r3, #1
 80067a8:	d051      	beq.n	800684e <log+0xbe>
 80067aa:	eeb4 8b48 	vcmp.f64	d8, d8
 80067ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067b2:	d64c      	bvs.n	800684e <log+0xbe>
 80067b4:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 80067b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067bc:	dc47      	bgt.n	800684e <log+0xbe>
 80067be:	4a27      	ldr	r2, [pc, #156]	; (800685c <log+0xcc>)
 80067c0:	9201      	str	r2, [sp, #4]
 80067c2:	2200      	movs	r2, #0
 80067c4:	9208      	str	r2, [sp, #32]
 80067c6:	ed8d 8b02 	vstr	d8, [sp, #8]
 80067ca:	ed8d 8b04 	vstr	d8, [sp, #16]
 80067ce:	b993      	cbnz	r3, 80067f6 <log+0x66>
 80067d0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80067d4:	4922      	ldr	r1, [pc, #136]	; (8006860 <log+0xd0>)
 80067d6:	f04f 4060 	mov.w	r0, #3758096384	; 0xe0000000
 80067da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80067e2:	d025      	beq.n	8006830 <log+0xa0>
 80067e4:	2201      	movs	r2, #1
 80067e6:	2b02      	cmp	r3, #2
 80067e8:	9200      	str	r2, [sp, #0]
 80067ea:	d116      	bne.n	800681a <log+0x8a>
 80067ec:	f000 fb60 	bl	8006eb0 <__errno>
 80067f0:	2321      	movs	r3, #33	; 0x21
 80067f2:	6003      	str	r3, [r0, #0]
 80067f4:	e016      	b.n	8006824 <log+0x94>
 80067f6:	491b      	ldr	r1, [pc, #108]	; (8006864 <log+0xd4>)
 80067f8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80067fc:	2000      	movs	r0, #0
 80067fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006802:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006806:	d1ed      	bne.n	80067e4 <log+0x54>
 8006808:	2202      	movs	r2, #2
 800680a:	4293      	cmp	r3, r2
 800680c:	9200      	str	r2, [sp, #0]
 800680e:	d111      	bne.n	8006834 <log+0xa4>
 8006810:	f000 fb4e 	bl	8006eb0 <__errno>
 8006814:	2322      	movs	r3, #34	; 0x22
 8006816:	6003      	str	r3, [r0, #0]
 8006818:	e011      	b.n	800683e <log+0xae>
 800681a:	4668      	mov	r0, sp
 800681c:	f000 fb3c 	bl	8006e98 <matherr>
 8006820:	2800      	cmp	r0, #0
 8006822:	d0e3      	beq.n	80067ec <log+0x5c>
 8006824:	4810      	ldr	r0, [pc, #64]	; (8006868 <log+0xd8>)
 8006826:	f000 fb3b 	bl	8006ea0 <nan>
 800682a:	ed8d 0b06 	vstr	d0, [sp, #24]
 800682e:	e006      	b.n	800683e <log+0xae>
 8006830:	2302      	movs	r3, #2
 8006832:	9300      	str	r3, [sp, #0]
 8006834:	4668      	mov	r0, sp
 8006836:	f000 fb2f 	bl	8006e98 <matherr>
 800683a:	2800      	cmp	r0, #0
 800683c:	d0e8      	beq.n	8006810 <log+0x80>
 800683e:	9b08      	ldr	r3, [sp, #32]
 8006840:	b11b      	cbz	r3, 800684a <log+0xba>
 8006842:	f000 fb35 	bl	8006eb0 <__errno>
 8006846:	9b08      	ldr	r3, [sp, #32]
 8006848:	6003      	str	r3, [r0, #0]
 800684a:	ed9d 0b06 	vldr	d0, [sp, #24]
 800684e:	b00b      	add	sp, #44	; 0x2c
 8006850:	ecbd 8b02 	vpop	{d8}
 8006854:	f85d fb04 	ldr.w	pc, [sp], #4
 8006858:	20000008 	.word	0x20000008
 800685c:	08008274 	.word	0x08008274
 8006860:	c7efffff 	.word	0xc7efffff
 8006864:	fff00000 	.word	0xfff00000
 8006868:	08007a36 	.word	0x08007a36
 800686c:	00000000 	.word	0x00000000

08006870 <sqrt>:
 8006870:	b500      	push	{lr}
 8006872:	ed2d 8b02 	vpush	{d8}
 8006876:	eeb0 8b40 	vmov.f64	d8, d0
 800687a:	b08b      	sub	sp, #44	; 0x2c
 800687c:	f000 fa66 	bl	8006d4c <__ieee754_sqrt>
 8006880:	4b1f      	ldr	r3, [pc, #124]	; (8006900 <sqrt+0x90>)
 8006882:	f993 3000 	ldrsb.w	r3, [r3]
 8006886:	1c5a      	adds	r2, r3, #1
 8006888:	d024      	beq.n	80068d4 <sqrt+0x64>
 800688a:	eeb4 8b48 	vcmp.f64	d8, d8
 800688e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006892:	d61f      	bvs.n	80068d4 <sqrt+0x64>
 8006894:	ed9f 7b18 	vldr	d7, [pc, #96]	; 80068f8 <sqrt+0x88>
 8006898:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800689c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068a0:	d518      	bpl.n	80068d4 <sqrt+0x64>
 80068a2:	2201      	movs	r2, #1
 80068a4:	9200      	str	r2, [sp, #0]
 80068a6:	4a17      	ldr	r2, [pc, #92]	; (8006904 <sqrt+0x94>)
 80068a8:	9201      	str	r2, [sp, #4]
 80068aa:	2200      	movs	r2, #0
 80068ac:	9208      	str	r2, [sp, #32]
 80068ae:	ed8d 8b04 	vstr	d8, [sp, #16]
 80068b2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80068b6:	b993      	cbnz	r3, 80068de <sqrt+0x6e>
 80068b8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80068bc:	4668      	mov	r0, sp
 80068be:	f000 faeb 	bl	8006e98 <matherr>
 80068c2:	b190      	cbz	r0, 80068ea <sqrt+0x7a>
 80068c4:	9b08      	ldr	r3, [sp, #32]
 80068c6:	b11b      	cbz	r3, 80068d0 <sqrt+0x60>
 80068c8:	f000 faf2 	bl	8006eb0 <__errno>
 80068cc:	9b08      	ldr	r3, [sp, #32]
 80068ce:	6003      	str	r3, [r0, #0]
 80068d0:	ed9d 0b06 	vldr	d0, [sp, #24]
 80068d4:	b00b      	add	sp, #44	; 0x2c
 80068d6:	ecbd 8b02 	vpop	{d8}
 80068da:	f85d fb04 	ldr.w	pc, [sp], #4
 80068de:	2b02      	cmp	r3, #2
 80068e0:	ee87 6b07 	vdiv.f64	d6, d7, d7
 80068e4:	ed8d 6b06 	vstr	d6, [sp, #24]
 80068e8:	d1e8      	bne.n	80068bc <sqrt+0x4c>
 80068ea:	f000 fae1 	bl	8006eb0 <__errno>
 80068ee:	2321      	movs	r3, #33	; 0x21
 80068f0:	6003      	str	r3, [r0, #0]
 80068f2:	e7e7      	b.n	80068c4 <sqrt+0x54>
 80068f4:	f3af 8000 	nop.w
	...
 8006900:	20000008 	.word	0x20000008
 8006904:	08008278 	.word	0x08008278

08006908 <__ieee754_exp>:
 8006908:	ee10 1a90 	vmov	r1, s1
 800690c:	4b78      	ldr	r3, [pc, #480]	; (8006af0 <__ieee754_exp+0x1e8>)
 800690e:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8006912:	429a      	cmp	r2, r3
 8006914:	b082      	sub	sp, #8
 8006916:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 800691a:	d962      	bls.n	80069e2 <__ieee754_exp+0xda>
 800691c:	4b75      	ldr	r3, [pc, #468]	; (8006af4 <__ieee754_exp+0x1ec>)
 800691e:	429a      	cmp	r2, r3
 8006920:	d90e      	bls.n	8006940 <__ieee754_exp+0x38>
 8006922:	ee10 3a10 	vmov	r3, s0
 8006926:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800692a:	430b      	orrs	r3, r1
 800692c:	d003      	beq.n	8006936 <__ieee754_exp+0x2e>
 800692e:	ee30 0b00 	vadd.f64	d0, d0, d0
 8006932:	b002      	add	sp, #8
 8006934:	4770      	bx	lr
 8006936:	2800      	cmp	r0, #0
 8006938:	d0fb      	beq.n	8006932 <__ieee754_exp+0x2a>
 800693a:	ed9f 0b53 	vldr	d0, [pc, #332]	; 8006a88 <__ieee754_exp+0x180>
 800693e:	e7f8      	b.n	8006932 <__ieee754_exp+0x2a>
 8006940:	ed9f 7b53 	vldr	d7, [pc, #332]	; 8006a90 <__ieee754_exp+0x188>
 8006944:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8006948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800694c:	dd04      	ble.n	8006958 <__ieee754_exp+0x50>
 800694e:	ed9f 0b52 	vldr	d0, [pc, #328]	; 8006a98 <__ieee754_exp+0x190>
 8006952:	ee20 0b00 	vmul.f64	d0, d0, d0
 8006956:	e7ec      	b.n	8006932 <__ieee754_exp+0x2a>
 8006958:	ed9f 7b51 	vldr	d7, [pc, #324]	; 8006aa0 <__ieee754_exp+0x198>
 800695c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8006960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006964:	d4e9      	bmi.n	800693a <__ieee754_exp+0x32>
 8006966:	4b64      	ldr	r3, [pc, #400]	; (8006af8 <__ieee754_exp+0x1f0>)
 8006968:	429a      	cmp	r2, r3
 800696a:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800696e:	d84c      	bhi.n	8006a0a <__ieee754_exp+0x102>
 8006970:	4b62      	ldr	r3, [pc, #392]	; (8006afc <__ieee754_exp+0x1f4>)
 8006972:	4413      	add	r3, r2
 8006974:	ed93 6b00 	vldr	d6, [r3]
 8006978:	4b61      	ldr	r3, [pc, #388]	; (8006b00 <__ieee754_exp+0x1f8>)
 800697a:	ee30 6b46 	vsub.f64	d6, d0, d6
 800697e:	4413      	add	r3, r2
 8006980:	ed93 7b00 	vldr	d7, [r3]
 8006984:	f1c0 0301 	rsb	r3, r0, #1
 8006988:	1a1b      	subs	r3, r3, r0
 800698a:	ee36 0b47 	vsub.f64	d0, d6, d7
 800698e:	ed9f 4b46 	vldr	d4, [pc, #280]	; 8006aa8 <__ieee754_exp+0x1a0>
 8006992:	ee20 5b00 	vmul.f64	d5, d0, d0
 8006996:	ed9f 3b46 	vldr	d3, [pc, #280]	; 8006ab0 <__ieee754_exp+0x1a8>
 800699a:	eea5 3b04 	vfma.f64	d3, d5, d4
 800699e:	ed9f 4b46 	vldr	d4, [pc, #280]	; 8006ab8 <__ieee754_exp+0x1b0>
 80069a2:	eea5 4b03 	vfma.f64	d4, d5, d3
 80069a6:	ed9f 3b46 	vldr	d3, [pc, #280]	; 8006ac0 <__ieee754_exp+0x1b8>
 80069aa:	eea5 3b04 	vfma.f64	d3, d5, d4
 80069ae:	ed9f 4b46 	vldr	d4, [pc, #280]	; 8006ac8 <__ieee754_exp+0x1c0>
 80069b2:	eea5 4b03 	vfma.f64	d4, d5, d3
 80069b6:	eeb0 3b40 	vmov.f64	d3, d0
 80069ba:	eea5 3b44 	vfms.f64	d3, d5, d4
 80069be:	eeb0 4b00 	vmov.f64	d4, #0	; 0x40000000  2.0
 80069c2:	eeb0 5b43 	vmov.f64	d5, d3
 80069c6:	eeb7 3b00 	vmov.f64	d3, #112	; 0x3f800000  1.0
 80069ca:	ee20 2b05 	vmul.f64	d2, d0, d5
 80069ce:	bbbb      	cbnz	r3, 8006a40 <__ieee754_exp+0x138>
 80069d0:	ee35 5b44 	vsub.f64	d5, d5, d4
 80069d4:	ee82 7b05 	vdiv.f64	d7, d2, d5
 80069d8:	ee37 0b40 	vsub.f64	d0, d7, d0
 80069dc:	ee33 0b40 	vsub.f64	d0, d3, d0
 80069e0:	e7a7      	b.n	8006932 <__ieee754_exp+0x2a>
 80069e2:	4b48      	ldr	r3, [pc, #288]	; (8006b04 <__ieee754_exp+0x1fc>)
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d8be      	bhi.n	8006966 <__ieee754_exp+0x5e>
 80069e8:	4b47      	ldr	r3, [pc, #284]	; (8006b08 <__ieee754_exp+0x200>)
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d826      	bhi.n	8006a3c <__ieee754_exp+0x134>
 80069ee:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 80069f2:	ed9f 5b29 	vldr	d5, [pc, #164]	; 8006a98 <__ieee754_exp+0x190>
 80069f6:	ee30 5b05 	vadd.f64	d5, d0, d5
 80069fa:	eeb4 5bc4 	vcmpe.f64	d5, d4
 80069fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a02:	dd1b      	ble.n	8006a3c <__ieee754_exp+0x134>
 8006a04:	ee30 0b04 	vadd.f64	d0, d0, d4
 8006a08:	e793      	b.n	8006932 <__ieee754_exp+0x2a>
 8006a0a:	4b40      	ldr	r3, [pc, #256]	; (8006b0c <__ieee754_exp+0x204>)
 8006a0c:	4413      	add	r3, r2
 8006a0e:	ed93 7b00 	vldr	d7, [r3]
 8006a12:	ed9f 6b2f 	vldr	d6, [pc, #188]	; 8006ad0 <__ieee754_exp+0x1c8>
 8006a16:	ed9f 5b30 	vldr	d5, [pc, #192]	; 8006ad8 <__ieee754_exp+0x1d0>
 8006a1a:	eea0 7b06 	vfma.f64	d7, d0, d6
 8006a1e:	ed9f 6b30 	vldr	d6, [pc, #192]	; 8006ae0 <__ieee754_exp+0x1d8>
 8006a22:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8006a26:	ee17 3a90 	vmov	r3, s15
 8006a2a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006a2e:	eea7 0b46 	vfms.f64	d0, d7, d6
 8006a32:	ee27 7b05 	vmul.f64	d7, d7, d5
 8006a36:	eeb0 6b40 	vmov.f64	d6, d0
 8006a3a:	e7a6      	b.n	800698a <__ieee754_exp+0x82>
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	e7a6      	b.n	800698e <__ieee754_exp+0x86>
 8006a40:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8006a44:	ee34 5b45 	vsub.f64	d5, d4, d5
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	ee82 4b05 	vdiv.f64	d4, d2, d5
 8006a4e:	ee37 7b44 	vsub.f64	d7, d7, d4
 8006a52:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006a56:	ee33 7b47 	vsub.f64	d7, d3, d7
 8006a5a:	ed8d 7b00 	vstr	d7, [sp]
 8006a5e:	9a01      	ldr	r2, [sp, #4]
 8006a60:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a64:	db04      	blt.n	8006a70 <__ieee754_exp+0x168>
 8006a66:	eb02 5103 	add.w	r1, r2, r3, lsl #20
 8006a6a:	ec41 0b10 	vmov	d0, r0, r1
 8006a6e:	e760      	b.n	8006932 <__ieee754_exp+0x2a>
 8006a70:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8006a74:	eb02 5103 	add.w	r1, r2, r3, lsl #20
 8006a78:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8006ae8 <__ieee754_exp+0x1e0>
 8006a7c:	ec41 0b10 	vmov	d0, r0, r1
 8006a80:	ee20 0b07 	vmul.f64	d0, d0, d7
 8006a84:	e755      	b.n	8006932 <__ieee754_exp+0x2a>
 8006a86:	bf00      	nop
	...
 8006a90:	fefa39ef 	.word	0xfefa39ef
 8006a94:	40862e42 	.word	0x40862e42
 8006a98:	8800759c 	.word	0x8800759c
 8006a9c:	7e37e43c 	.word	0x7e37e43c
 8006aa0:	d52d3051 	.word	0xd52d3051
 8006aa4:	c0874910 	.word	0xc0874910
 8006aa8:	72bea4d0 	.word	0x72bea4d0
 8006aac:	3e663769 	.word	0x3e663769
 8006ab0:	c5d26bf1 	.word	0xc5d26bf1
 8006ab4:	bebbbd41 	.word	0xbebbbd41
 8006ab8:	af25de2c 	.word	0xaf25de2c
 8006abc:	3f11566a 	.word	0x3f11566a
 8006ac0:	16bebd93 	.word	0x16bebd93
 8006ac4:	bf66c16c 	.word	0xbf66c16c
 8006ac8:	5555553e 	.word	0x5555553e
 8006acc:	3fc55555 	.word	0x3fc55555
 8006ad0:	652b82fe 	.word	0x652b82fe
 8006ad4:	3ff71547 	.word	0x3ff71547
 8006ad8:	35793c76 	.word	0x35793c76
 8006adc:	3dea39ef 	.word	0x3dea39ef
 8006ae0:	fee00000 	.word	0xfee00000
 8006ae4:	3fe62e42 	.word	0x3fe62e42
 8006ae8:	00000000 	.word	0x00000000
 8006aec:	01700000 	.word	0x01700000
 8006af0:	40862e41 	.word	0x40862e41
 8006af4:	7fefffff 	.word	0x7fefffff
 8006af8:	3ff0a2b1 	.word	0x3ff0a2b1
 8006afc:	08008290 	.word	0x08008290
 8006b00:	080082a0 	.word	0x080082a0
 8006b04:	3fd62e42 	.word	0x3fd62e42
 8006b08:	3e2fffff 	.word	0x3e2fffff
 8006b0c:	08008280 	.word	0x08008280

08006b10 <__ieee754_log>:
 8006b10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006b12:	ed8d 0b00 	vstr	d0, [sp]
 8006b16:	9a01      	ldr	r2, [sp, #4]
 8006b18:	9b00      	ldr	r3, [sp, #0]
 8006b1a:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8006b1e:	da27      	bge.n	8006b70 <__ieee754_log+0x60>
 8006b20:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8006b24:	430b      	orrs	r3, r1
 8006b26:	d107      	bne.n	8006b38 <__ieee754_log+0x28>
 8006b28:	ed9f 7b6d 	vldr	d7, [pc, #436]	; 8006ce0 <__ieee754_log+0x1d0>
 8006b2c:	ed9f 6b6e 	vldr	d6, [pc, #440]	; 8006ce8 <__ieee754_log+0x1d8>
 8006b30:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8006b34:	b003      	add	sp, #12
 8006b36:	bd30      	pop	{r4, r5, pc}
 8006b38:	2a00      	cmp	r2, #0
 8006b3a:	da06      	bge.n	8006b4a <__ieee754_log+0x3a>
 8006b3c:	ed9d 7b00 	vldr	d7, [sp]
 8006b40:	ee37 6b47 	vsub.f64	d6, d7, d7
 8006b44:	ed9f 7b66 	vldr	d7, [pc, #408]	; 8006ce0 <__ieee754_log+0x1d0>
 8006b48:	e7f2      	b.n	8006b30 <__ieee754_log+0x20>
 8006b4a:	ed9d 6b00 	vldr	d6, [sp]
 8006b4e:	ed9f 7b68 	vldr	d7, [pc, #416]	; 8006cf0 <__ieee754_log+0x1e0>
 8006b52:	ee26 7b07 	vmul.f64	d7, d6, d7
 8006b56:	ed8d 7b00 	vstr	d7, [sp]
 8006b5a:	9a01      	ldr	r2, [sp, #4]
 8006b5c:	f06f 0135 	mvn.w	r1, #53	; 0x35
 8006b60:	4b79      	ldr	r3, [pc, #484]	; (8006d48 <__ieee754_log+0x238>)
 8006b62:	429a      	cmp	r2, r3
 8006b64:	dd06      	ble.n	8006b74 <__ieee754_log+0x64>
 8006b66:	ed9d 7b00 	vldr	d7, [sp]
 8006b6a:	ee37 0b07 	vadd.f64	d0, d7, d7
 8006b6e:	e7e1      	b.n	8006b34 <__ieee754_log+0x24>
 8006b70:	2100      	movs	r1, #0
 8006b72:	e7f5      	b.n	8006b60 <__ieee754_log+0x50>
 8006b74:	1513      	asrs	r3, r2, #20
 8006b76:	f3c2 0013 	ubfx	r0, r2, #0, #20
 8006b7a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006b7e:	4419      	add	r1, r3
 8006b80:	f500 2315 	add.w	r3, r0, #610304	; 0x95000
 8006b84:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8006b88:	f403 1480 	and.w	r4, r3, #1048576	; 0x100000
 8006b8c:	f084 557f 	eor.w	r5, r4, #1069547520	; 0x3fc00000
 8006b90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b94:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8006b98:	f485 1540 	eor.w	r5, r5, #3145728	; 0x300000
 8006b9c:	ea45 0300 	orr.w	r3, r5, r0
 8006ba0:	ec43 2b10 	vmov	d0, r2, r3
 8006ba4:	1c82      	adds	r2, r0, #2
 8006ba6:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8006baa:	2a02      	cmp	r2, #2
 8006bac:	eb01 5414 	add.w	r4, r1, r4, lsr #20
 8006bb0:	ee30 0b47 	vsub.f64	d0, d0, d7
 8006bb4:	dc31      	bgt.n	8006c1a <__ieee754_log+0x10a>
 8006bb6:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8006bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bbe:	d10f      	bne.n	8006be0 <__ieee754_log+0xd0>
 8006bc0:	2c00      	cmp	r4, #0
 8006bc2:	f000 8088 	beq.w	8006cd6 <__ieee754_log+0x1c6>
 8006bc6:	ed9f 0b4c 	vldr	d0, [pc, #304]	; 8006cf8 <__ieee754_log+0x1e8>
 8006bca:	ed9f 6b4d 	vldr	d6, [pc, #308]	; 8006d00 <__ieee754_log+0x1f0>
 8006bce:	ee07 4a90 	vmov	s15, r4
 8006bd2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006bd6:	ee27 0b00 	vmul.f64	d0, d7, d0
 8006bda:	eea7 0b06 	vfma.f64	d0, d7, d6
 8006bde:	e7a9      	b.n	8006b34 <__ieee754_log+0x24>
 8006be0:	ed9f 7b49 	vldr	d7, [pc, #292]	; 8006d08 <__ieee754_log+0x1f8>
 8006be4:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 8006be8:	eea0 6b47 	vfms.f64	d6, d0, d7
 8006bec:	ee20 7b00 	vmul.f64	d7, d0, d0
 8006bf0:	ee26 6b07 	vmul.f64	d6, d6, d7
 8006bf4:	b914      	cbnz	r4, 8006bfc <__ieee754_log+0xec>
 8006bf6:	ee30 0b46 	vsub.f64	d0, d0, d6
 8006bfa:	e79b      	b.n	8006b34 <__ieee754_log+0x24>
 8006bfc:	ed9f 5b3e 	vldr	d5, [pc, #248]	; 8006cf8 <__ieee754_log+0x1e8>
 8006c00:	ee07 4a90 	vmov	s15, r4
 8006c04:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006c08:	eea7 6b45 	vfms.f64	d6, d7, d5
 8006c0c:	ee36 0b40 	vsub.f64	d0, d6, d0
 8006c10:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 8006d00 <__ieee754_log+0x1f0>
 8006c14:	ee97 0b06 	vfnms.f64	d0, d7, d6
 8006c18:	e78c      	b.n	8006b34 <__ieee754_log+0x24>
 8006c1a:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8006c1e:	ee30 7b07 	vadd.f64	d7, d0, d7
 8006c22:	ee80 4b07 	vdiv.f64	d4, d0, d7
 8006c26:	ee07 4a90 	vmov	s15, r4
 8006c2a:	ee24 3b04 	vmul.f64	d3, d4, d4
 8006c2e:	ed9f 2b38 	vldr	d2, [pc, #224]	; 8006d10 <__ieee754_log+0x200>
 8006c32:	ee23 5b03 	vmul.f64	d5, d3, d3
 8006c36:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8006c3a:	ed9f 7b37 	vldr	d7, [pc, #220]	; 8006d18 <__ieee754_log+0x208>
 8006c3e:	eea5 7b02 	vfma.f64	d7, d5, d2
 8006c42:	ed9f 2b37 	vldr	d2, [pc, #220]	; 8006d20 <__ieee754_log+0x210>
 8006c46:	eea5 2b07 	vfma.f64	d2, d5, d7
 8006c4a:	ed9f 7b37 	vldr	d7, [pc, #220]	; 8006d28 <__ieee754_log+0x218>
 8006c4e:	eea5 7b02 	vfma.f64	d7, d5, d2
 8006c52:	ed9f 2b37 	vldr	d2, [pc, #220]	; 8006d30 <__ieee754_log+0x220>
 8006c56:	ee27 7b03 	vmul.f64	d7, d7, d3
 8006c5a:	ed9f 3b37 	vldr	d3, [pc, #220]	; 8006d38 <__ieee754_log+0x228>
 8006c5e:	f5a0 21c2 	sub.w	r1, r0, #397312	; 0x61000
 8006c62:	f5c0 22d7 	rsb	r2, r0, #440320	; 0x6b800
 8006c66:	eea5 2b03 	vfma.f64	d2, d5, d3
 8006c6a:	f2a1 417a 	subw	r1, r1, #1146	; 0x47a
 8006c6e:	ed9f 3b34 	vldr	d3, [pc, #208]	; 8006d40 <__ieee754_log+0x230>
 8006c72:	3251      	adds	r2, #81	; 0x51
 8006c74:	430a      	orrs	r2, r1
 8006c76:	2a00      	cmp	r2, #0
 8006c78:	eea5 3b02 	vfma.f64	d3, d5, d2
 8006c7c:	eea5 7b03 	vfma.f64	d7, d5, d3
 8006c80:	dd1c      	ble.n	8006cbc <__ieee754_log+0x1ac>
 8006c82:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8006c86:	ee20 5b05 	vmul.f64	d5, d0, d5
 8006c8a:	ee25 5b00 	vmul.f64	d5, d5, d0
 8006c8e:	ee37 7b05 	vadd.f64	d7, d7, d5
 8006c92:	b924      	cbnz	r4, 8006c9e <__ieee754_log+0x18e>
 8006c94:	eea4 5b47 	vfms.f64	d5, d4, d7
 8006c98:	ee30 0b45 	vsub.f64	d0, d0, d5
 8006c9c:	e74a      	b.n	8006b34 <__ieee754_log+0x24>
 8006c9e:	ed9f 3b16 	vldr	d3, [pc, #88]	; 8006cf8 <__ieee754_log+0x1e8>
 8006ca2:	ee26 3b03 	vmul.f64	d3, d6, d3
 8006ca6:	eea4 3b07 	vfma.f64	d3, d4, d7
 8006caa:	ee35 5b43 	vsub.f64	d5, d5, d3
 8006cae:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8006d00 <__ieee754_log+0x1f0>
 8006cb2:	ee35 0b40 	vsub.f64	d0, d5, d0
 8006cb6:	ee96 0b07 	vfnms.f64	d0, d6, d7
 8006cba:	e73b      	b.n	8006b34 <__ieee754_log+0x24>
 8006cbc:	ee30 7b47 	vsub.f64	d7, d0, d7
 8006cc0:	b914      	cbnz	r4, 8006cc8 <__ieee754_log+0x1b8>
 8006cc2:	eea4 0b47 	vfms.f64	d0, d4, d7
 8006cc6:	e735      	b.n	8006b34 <__ieee754_log+0x24>
 8006cc8:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8006cf8 <__ieee754_log+0x1e8>
 8006ccc:	ee25 5b46 	vnmul.f64	d5, d5, d6
 8006cd0:	eea4 5b07 	vfma.f64	d5, d4, d7
 8006cd4:	e7eb      	b.n	8006cae <__ieee754_log+0x19e>
 8006cd6:	ed9f 0b02 	vldr	d0, [pc, #8]	; 8006ce0 <__ieee754_log+0x1d0>
 8006cda:	e72b      	b.n	8006b34 <__ieee754_log+0x24>
 8006cdc:	f3af 8000 	nop.w
	...
 8006cec:	c3500000 	.word	0xc3500000
 8006cf0:	00000000 	.word	0x00000000
 8006cf4:	43500000 	.word	0x43500000
 8006cf8:	35793c76 	.word	0x35793c76
 8006cfc:	3dea39ef 	.word	0x3dea39ef
 8006d00:	fee00000 	.word	0xfee00000
 8006d04:	3fe62e42 	.word	0x3fe62e42
 8006d08:	55555555 	.word	0x55555555
 8006d0c:	3fd55555 	.word	0x3fd55555
 8006d10:	df3e5244 	.word	0xdf3e5244
 8006d14:	3fc2f112 	.word	0x3fc2f112
 8006d18:	96cb03de 	.word	0x96cb03de
 8006d1c:	3fc74664 	.word	0x3fc74664
 8006d20:	94229359 	.word	0x94229359
 8006d24:	3fd24924 	.word	0x3fd24924
 8006d28:	55555593 	.word	0x55555593
 8006d2c:	3fe55555 	.word	0x3fe55555
 8006d30:	1d8e78af 	.word	0x1d8e78af
 8006d34:	3fcc71c5 	.word	0x3fcc71c5
 8006d38:	d078c69f 	.word	0xd078c69f
 8006d3c:	3fc39a09 	.word	0x3fc39a09
 8006d40:	9997fa04 	.word	0x9997fa04
 8006d44:	3fd99999 	.word	0x3fd99999
 8006d48:	7fefffff 	.word	0x7fefffff

08006d4c <__ieee754_sqrt>:
 8006d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d50:	ee10 3a90 	vmov	r3, s1
 8006d54:	4c4b      	ldr	r4, [pc, #300]	; (8006e84 <__ieee754_sqrt+0x138>)
 8006d56:	439c      	bics	r4, r3
 8006d58:	ee10 0a10 	vmov	r0, s0
 8006d5c:	ee10 2a90 	vmov	r2, s1
 8006d60:	ee10 1a10 	vmov	r1, s0
 8006d64:	d103      	bne.n	8006d6e <__ieee754_sqrt+0x22>
 8006d66:	eea0 0b00 	vfma.f64	d0, d0, d0
 8006d6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	dc0a      	bgt.n	8006d88 <__ieee754_sqrt+0x3c>
 8006d72:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8006d76:	4320      	orrs	r0, r4
 8006d78:	d079      	beq.n	8006e6e <__ieee754_sqrt+0x122>
 8006d7a:	b12b      	cbz	r3, 8006d88 <__ieee754_sqrt+0x3c>
 8006d7c:	ee30 7b40 	vsub.f64	d7, d0, d0
 8006d80:	ee87 0b07 	vdiv.f64	d0, d7, d7
 8006d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d88:	151b      	asrs	r3, r3, #20
 8006d8a:	d10c      	bne.n	8006da6 <__ieee754_sqrt+0x5a>
 8006d8c:	2a00      	cmp	r2, #0
 8006d8e:	d070      	beq.n	8006e72 <__ieee754_sqrt+0x126>
 8006d90:	2000      	movs	r0, #0
 8006d92:	02d5      	lsls	r5, r2, #11
 8006d94:	d571      	bpl.n	8006e7a <__ieee754_sqrt+0x12e>
 8006d96:	1e44      	subs	r4, r0, #1
 8006d98:	1b1b      	subs	r3, r3, r4
 8006d9a:	f1c0 0420 	rsb	r4, r0, #32
 8006d9e:	fa21 f404 	lsr.w	r4, r1, r4
 8006da2:	4322      	orrs	r2, r4
 8006da4:	4081      	lsls	r1, r0
 8006da6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006daa:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8006dae:	07dc      	lsls	r4, r3, #31
 8006db0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006db4:	bf42      	ittt	mi
 8006db6:	0052      	lslmi	r2, r2, #1
 8006db8:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8006dbc:	0049      	lslmi	r1, r1, #1
 8006dbe:	105c      	asrs	r4, r3, #1
 8006dc0:	2500      	movs	r5, #0
 8006dc2:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8006dc6:	441a      	add	r2, r3
 8006dc8:	0049      	lsls	r1, r1, #1
 8006dca:	2316      	movs	r3, #22
 8006dcc:	4628      	mov	r0, r5
 8006dce:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8006dd2:	1987      	adds	r7, r0, r6
 8006dd4:	4297      	cmp	r7, r2
 8006dd6:	bfde      	ittt	le
 8006dd8:	1bd2      	suble	r2, r2, r7
 8006dda:	19b8      	addle	r0, r7, r6
 8006ddc:	19ad      	addle	r5, r5, r6
 8006dde:	0052      	lsls	r2, r2, #1
 8006de0:	3b01      	subs	r3, #1
 8006de2:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8006de6:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006dea:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006dee:	d1f0      	bne.n	8006dd2 <__ieee754_sqrt+0x86>
 8006df0:	f04f 0e20 	mov.w	lr, #32
 8006df4:	469c      	mov	ip, r3
 8006df6:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8006dfa:	4282      	cmp	r2, r0
 8006dfc:	eb06 070c 	add.w	r7, r6, ip
 8006e00:	dc02      	bgt.n	8006e08 <__ieee754_sqrt+0xbc>
 8006e02:	d112      	bne.n	8006e2a <__ieee754_sqrt+0xde>
 8006e04:	428f      	cmp	r7, r1
 8006e06:	d810      	bhi.n	8006e2a <__ieee754_sqrt+0xde>
 8006e08:	2f00      	cmp	r7, #0
 8006e0a:	eb07 0c06 	add.w	ip, r7, r6
 8006e0e:	da37      	bge.n	8006e80 <__ieee754_sqrt+0x134>
 8006e10:	f1bc 0f00 	cmp.w	ip, #0
 8006e14:	db34      	blt.n	8006e80 <__ieee754_sqrt+0x134>
 8006e16:	f100 0801 	add.w	r8, r0, #1
 8006e1a:	1a12      	subs	r2, r2, r0
 8006e1c:	428f      	cmp	r7, r1
 8006e1e:	bf88      	it	hi
 8006e20:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8006e24:	1bc9      	subs	r1, r1, r7
 8006e26:	4433      	add	r3, r6
 8006e28:	4640      	mov	r0, r8
 8006e2a:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8006e2e:	f1be 0e01 	subs.w	lr, lr, #1
 8006e32:	443a      	add	r2, r7
 8006e34:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006e38:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006e3c:	d1dd      	bne.n	8006dfa <__ieee754_sqrt+0xae>
 8006e3e:	430a      	orrs	r2, r1
 8006e40:	d006      	beq.n	8006e50 <__ieee754_sqrt+0x104>
 8006e42:	1c58      	adds	r0, r3, #1
 8006e44:	bf13      	iteet	ne
 8006e46:	3301      	addne	r3, #1
 8006e48:	3501      	addeq	r5, #1
 8006e4a:	4673      	moveq	r3, lr
 8006e4c:	f023 0301 	bicne.w	r3, r3, #1
 8006e50:	106a      	asrs	r2, r5, #1
 8006e52:	085b      	lsrs	r3, r3, #1
 8006e54:	07e9      	lsls	r1, r5, #31
 8006e56:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8006e5a:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8006e5e:	bf48      	it	mi
 8006e60:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8006e64:	eb02 5104 	add.w	r1, r2, r4, lsl #20
 8006e68:	4618      	mov	r0, r3
 8006e6a:	ec41 0b10 	vmov	d0, r0, r1
 8006e6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e72:	0aca      	lsrs	r2, r1, #11
 8006e74:	3b15      	subs	r3, #21
 8006e76:	0549      	lsls	r1, r1, #21
 8006e78:	e788      	b.n	8006d8c <__ieee754_sqrt+0x40>
 8006e7a:	0052      	lsls	r2, r2, #1
 8006e7c:	3001      	adds	r0, #1
 8006e7e:	e788      	b.n	8006d92 <__ieee754_sqrt+0x46>
 8006e80:	4680      	mov	r8, r0
 8006e82:	e7ca      	b.n	8006e1a <__ieee754_sqrt+0xce>
 8006e84:	7ff00000 	.word	0x7ff00000

08006e88 <finite>:
 8006e88:	ee10 3a90 	vmov	r3, s1
 8006e8c:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8006e90:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8006e94:	0fc0      	lsrs	r0, r0, #31
 8006e96:	4770      	bx	lr

08006e98 <matherr>:
 8006e98:	2000      	movs	r0, #0
 8006e9a:	4770      	bx	lr
 8006e9c:	0000      	movs	r0, r0
	...

08006ea0 <nan>:
 8006ea0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8006ea8 <nan+0x8>
 8006ea4:	4770      	bx	lr
 8006ea6:	bf00      	nop
 8006ea8:	00000000 	.word	0x00000000
 8006eac:	7ff80000 	.word	0x7ff80000

08006eb0 <__errno>:
 8006eb0:	4b01      	ldr	r3, [pc, #4]	; (8006eb8 <__errno+0x8>)
 8006eb2:	6818      	ldr	r0, [r3, #0]
 8006eb4:	4770      	bx	lr
 8006eb6:	bf00      	nop
 8006eb8:	2000000c 	.word	0x2000000c

08006ebc <_init>:
 8006ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ebe:	bf00      	nop
 8006ec0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ec2:	bc08      	pop	{r3}
 8006ec4:	469e      	mov	lr, r3
 8006ec6:	4770      	bx	lr

08006ec8 <_fini>:
 8006ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eca:	bf00      	nop
 8006ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ece:	bc08      	pop	{r3}
 8006ed0:	469e      	mov	lr, r3
 8006ed2:	4770      	bx	lr
