*******************************************************************

  Device    [HMEMC]

  Author    [guoxi]

  Abstract  [The Grid Device HMEMC]

  Revision History:

********************************************************************************/
//grid device started
grid
device HMEMC
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (
        config bit CP_SRAM_TEST1A = 1'b0,
        config bit CP_SRAM_TEST1B = 1'b0,
        config bit CP_CORE_CLK_SEL = 1'b0,
        config string CP_DDRC_EN = "ENABLE",
        config bit CP_TEST_PATTERN2[31:0] = 32'h00000000,
        config bit CP_TEST_PATTERN3[31:0] = 32'h00000000,
        config bit CP_T200US[16:0] = 17'h00000,
        config bit CP_MR0_DDR3[15:0] = 16'h1108,
        config bit CP_MR1_DDR3[15:0] = 16'h0001,
        config bit CP_MR2_DDR3[15:0] = 16'h0000,
        config bit CP_MR3_DDR3[15:0] = 16'h0000,
        config bit CP_MR_DDR2[15:0] = 16'h0100,
        config bit CP_EMR1_DDR2[15:0] = 16'h0401,
        config bit CP_EMR2_DDR2[15:0] = 16'h0000,
        config bit CP_EMR3_DDR2[15:0] = 16'h0000,
        config bit CP_MR_LPDDR[15:0] = 16'h0003,
        config bit CP_EMR_LPDDR[15:0] = 16'h0000,
        config bit CP_TMRD[1:0] = 2'b00,
        config bit CP_TMOD[2:0] = 3'b000,
        config bit CP_TZQINIT[9:0] = 10'b0000000000,
        config bit CP_TXPR[3:0] = 4'b0000,
        config bit CP_TRP[2:0] = 3'b000,
        config bit CP_TRFC[7:0] = 8'b00000000,
        config string CP_WL_EN = "FALSE",
        config string CP_DDR_TYPE = "DDR3",
        config string CP_DATA_WIDTH = "16BIT",
        config bit CP_DQS_GATE_MODE[1:0] = 2'b00,
        config string CP_WRDATA_PATH_ADJ = "FALSE",
        config string CP_CTRL_PATH_ADJ = "FALSE",
        config bit CP_WL_MAX_STEP[7:0] = 8'b00000000,
        config bit CP_WL_MAX_CHECK[4:0] = 5'b00000,
        config string CP_MAN_WRLVL_DQS_L = "FALSE",
        config string CP_MAN_WRLVL_DQS_H = "FALSE",
        config bit CP_WL_CTRL_L[2:0] = 3'b000,
        config bit CP_WL_CTRL_H[2:0] = 3'b000,
        config bit CP_INIT_READ_CLK_CTRL[1:0] = 2'b00,
        config bit CP_INIT_READ_CLK_CTRL_H[1:0] = 2'b00,
        config bit CP_INIT_SLIP_STEP[3:0] = 4'b0000,
        config bit CP_INIT_SLIP_STEP_H[3:0] = 4'b0000,
        config string CP_FORCE_READ_CLK_CTRL_L = "FALSE",
        config string CP_FORCE_READ_CLK_CTRL_H = "FALSE",
        config string CP_STOP_WITH_ERROR = "TRUE",
        config bit CP_DQGT_DEBUG = 1'b0,
        config bit CP_WRITE_DEBUG = 1'b0,
        config bit CP_RDEL_ADJ_MAX_RANG[4:0] = 5'b00000,
        config bit CP_MIN_DQSI_WIN[3:0] = 4'b0000,
        config bit CP_INIT_SAMP_POSITION[7:0] = 8'b00000000,
        config bit CP_INIT_SAMP_POSITION_H[7:0] = 8'b00000000,
        config string CP_FORCE_SAMP_POSITION_L = "FALSE",
        config string CP_FORCE_SAMP_POSITION_H = "FALSE",
        config bit CP_RDEL_RD_CNT[18:0] = 19'h00000,
        config bit CP_T400NS[6:0] = 7'b0000000,
        config bit CP_T_LPDDR[8:0] = 9'b000000000,
        config bit CP_REF_CNT[7:0] = 8'b00000000,
        config string CP_APB_VLD = "FALSE",
        config bit CP_TEST_PATTERN1[127:0] = 128'h0000FFFF0000FFFF0000FFFF0000FFFF,
        config string CP_TRAIN_RST_TYPE = "FALSE",
        config bit CP_TXS[7:0] = 8'b00000000,
        config bit CP_WL_SETTING = 1'b1,
        config bit CP_WCLK_DEL_SEL = 1'b0,
        config bit CP_INIT_WRLVL_STEP_L[7:0] = 8'b00000000,
        config bit CP_INIT_WRLVL_STEP_H[7:0] = 8'b00000000
    );
    port
    (
// configuration_body_def_on


    config input SC_DDRC_EN = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_DDRC_EN" */,

    config input SC_TEST_PATTERN1[127:0] = 128'h0
/* pragma  PAP_CFG_BIT_NAME  = "SC_TEST_PATTERN1[127],SC_TEST_PATTERN1[126],SC_TEST_PATTERN1[125],SC_TEST_PATTERN1[124],SC_TEST_PATTERN1[123],SC_TEST_PATTERN1[122],SC_TEST_PATTERN1[121],SC_TEST_PATTERN1[120],SC_TEST_PATTERN1[119],SC_TEST_PATTERN1[118],SC_TEST_PATTERN1[117],SC_TEST_PATTERN1[116],SC_TEST_PATTERN1[115],SC_TEST_PATTERN1[114],SC_TEST_PATTERN1[113],SC_TEST_PATTERN1[112],SC_TEST_PATTERN1[111],SC_TEST_PATTERN1[110],SC_TEST_PATTERN1[109],SC_TEST_PATTERN1[108],SC_TEST_PATTERN1[107],SC_TEST_PATTERN1[106],SC_TEST_PATTERN1[105],SC_TEST_PATTERN1[104],SC_TEST_PATTERN1[103],SC_TEST_PATTERN1[102],SC_TEST_PATTERN1[101],SC_TEST_PATTERN1[100],SC_TEST_PATTERN1[99],SC_TEST_PATTERN1[98],SC_TEST_PATTERN1[97],SC_TEST_PATTERN1[96],SC_TEST_PATTERN1[95],SC_TEST_PATTERN1[94],SC_TEST_PATTERN1[93],SC_TEST_PATTERN1[92],SC_TEST_PATTERN1[91],SC_TEST_PATTERN1[90],SC_TEST_PATTERN1[89],SC_TEST_PATTERN1[88],SC_TEST_PATTERN1[87],SC_TEST_PATTERN1[86],SC_TEST_PATTERN1[85],SC_TEST_PATTERN1[84],SC_TEST_PATTERN1[83],SC_TEST_PATTERN1[82],SC_TEST_PATTERN1[81],SC_TEST_PATTERN1[80],SC_TEST_PATTERN1[79],SC_TEST_PATTERN1[78],SC_TEST_PATTERN1[77],SC_TEST_PATTERN1[76],SC_TEST_PATTERN1[75],SC_TEST_PATTERN1[74],SC_TEST_PATTERN1[73],SC_TEST_PATTERN1[72],SC_TEST_PATTERN1[71],SC_TEST_PATTERN1[70],SC_TEST_PATTERN1[69],SC_TEST_PATTERN1[68],SC_TEST_PATTERN1[67],SC_TEST_PATTERN1[66],SC_TEST_PATTERN1[65],SC_TEST_PATTERN1[64],SC_TEST_PATTERN1[63],SC_TEST_PATTERN1[62],SC_TEST_PATTERN1[61],SC_TEST_PATTERN1[60],SC_TEST_PATTERN1[59],SC_TEST_PATTERN1[58],SC_TEST_PATTERN1[57],SC_TEST_PATTERN1[56],SC_TEST_PATTERN1[55],SC_TEST_PATTERN1[54],SC_TEST_PATTERN1[53],SC_TEST_PATTERN1[52],SC_TEST_PATTERN1[51],SC_TEST_PATTERN1[50],SC_TEST_PATTERN1[49],SC_TEST_PATTERN1[48],SC_TEST_PATTERN1[47],SC_TEST_PATTERN1[46],SC_TEST_PATTERN1[45],SC_TEST_PATTERN1[44],SC_TEST_PATTERN1[43],SC_TEST_PATTERN1[42],SC_TEST_PATTERN1[41],SC_TEST_PATTERN1[40],SC_TEST_PATTERN1[39],SC_TEST_PATTERN1[38],SC_TEST_PATTERN1[37],SC_TEST_PATTERN1[36],SC_TEST_PATTERN1[35],SC_TEST_PATTERN1[34],SC_TEST_PATTERN1[33],SC_TEST_PATTERN1[32],SC_TEST_PATTERN1[31],SC_TEST_PATTERN1[30],SC_TEST_PATTERN1[29],SC_TEST_PATTERN1[28],SC_TEST_PATTERN1[27],SC_TEST_PATTERN1[26],SC_TEST_PATTERN1[25],SC_TEST_PATTERN1[24],SC_TEST_PATTERN1[23],SC_TEST_PATTERN1[22],SC_TEST_PATTERN1[21],SC_TEST_PATTERN1[20],SC_TEST_PATTERN1[19],SC_TEST_PATTERN1[18],SC_TEST_PATTERN1[17],SC_TEST_PATTERN1[16],SC_TEST_PATTERN1[15],SC_TEST_PATTERN1[14],SC_TEST_PATTERN1[13],SC_TEST_PATTERN1[12],SC_TEST_PATTERN1[11],SC_TEST_PATTERN1[10],SC_TEST_PATTERN1[9],SC_TEST_PATTERN1[8],SC_TEST_PATTERN1[7],SC_TEST_PATTERN1[6],SC_TEST_PATTERN1[5],SC_TEST_PATTERN1[4],SC_TEST_PATTERN1[3],SC_TEST_PATTERN1[2],SC_TEST_PATTERN1[1],SC_TEST_PATTERN1[0]" */,

    config input SC_TEST_PATTERN2[31:0] = 32'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_TEST_PATTERN2[31],SC_TEST_PATTERN2[30],SC_TEST_PATTERN2[29],SC_TEST_PATTERN2[28],SC_TEST_PATTERN2[27],SC_TEST_PATTERN2[26],SC_TEST_PATTERN2[25],SC_TEST_PATTERN2[24],SC_TEST_PATTERN2[23],SC_TEST_PATTERN2[22],SC_TEST_PATTERN2[21],SC_TEST_PATTERN2[20],SC_TEST_PATTERN2[19],SC_TEST_PATTERN2[18],SC_TEST_PATTERN2[17],SC_TEST_PATTERN2[16],SC_TEST_PATTERN2[15],SC_TEST_PATTERN2[14],SC_TEST_PATTERN2[13],SC_TEST_PATTERN2[12],SC_TEST_PATTERN2[11],SC_TEST_PATTERN2[10],SC_TEST_PATTERN2[9],SC_TEST_PATTERN2[8],SC_TEST_PATTERN2[7],SC_TEST_PATTERN2[6],SC_TEST_PATTERN2[5],SC_TEST_PATTERN2[4],SC_TEST_PATTERN2[3],SC_TEST_PATTERN2[2],SC_TEST_PATTERN2[1],SC_TEST_PATTERN2[0]" */,

    config input SC_TEST_PATTERN3[31:0] = 32'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_TEST_PATTERN3[31],SC_TEST_PATTERN3[30],SC_TEST_PATTERN3[29],SC_TEST_PATTERN3[28],SC_TEST_PATTERN3[27],SC_TEST_PATTERN3[26],SC_TEST_PATTERN3[25],SC_TEST_PATTERN3[24],SC_TEST_PATTERN3[23],SC_TEST_PATTERN3[22],SC_TEST_PATTERN3[21],SC_TEST_PATTERN3[20],SC_TEST_PATTERN3[19],SC_TEST_PATTERN3[18],SC_TEST_PATTERN3[17],SC_TEST_PATTERN3[16],SC_TEST_PATTERN3[15],SC_TEST_PATTERN3[14],SC_TEST_PATTERN3[13],SC_TEST_PATTERN3[12],SC_TEST_PATTERN3[11],SC_TEST_PATTERN3[10],SC_TEST_PATTERN3[9],SC_TEST_PATTERN3[8],SC_TEST_PATTERN3[7],SC_TEST_PATTERN3[6],SC_TEST_PATTERN3[5],SC_TEST_PATTERN3[4],SC_TEST_PATTERN3[3],SC_TEST_PATTERN3[2],SC_TEST_PATTERN3[1],SC_TEST_PATTERN3[0]" */,

    config input SC_T200US[16:0] = 17'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_T200US[16],SC_T200US[15],SC_T200US[14],SC_T200US[13],SC_T200US[12],SC_T200US[11],SC_T200US[10],SC_T200US[9],SC_T200US[8],SC_T200US[7],SC_T200US[6],SC_T200US[5],SC_T200US[4],SC_T200US[3],SC_T200US[2],SC_T200US[1],SC_T200US[0]" */,

    config input SC_MR0_DDR3[15:0] = 16'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_MR0_DDR3[15],SC_MR0_DDR3[14],SC_MR0_DDR3[13],SC_MR0_DDR3[12],SC_MR0_DDR3[11],SC_MR0_DDR3[10],SC_MR0_DDR3[9],SC_MR0_DDR3[8],SC_MR0_DDR3[7],SC_MR0_DDR3[6],SC_MR0_DDR3[5],SC_MR0_DDR3[4],SC_MR0_DDR3[3],SC_MR0_DDR3[2],SC_MR0_DDR3[1],SC_MR0_DDR3[0]" */,

    config input SC_MR1_DDR3[15:0] = 16'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_MR1_DDR3[15],SC_MR1_DDR3[14],SC_MR1_DDR3[13],SC_MR1_DDR3[12],SC_MR1_DDR3[11],SC_MR1_DDR3[10],SC_MR1_DDR3[9],SC_MR1_DDR3[8],SC_MR1_DDR3[7],SC_MR1_DDR3[6],SC_MR1_DDR3[5],SC_MR1_DDR3[4],SC_MR1_DDR3[3],SC_MR1_DDR3[2],SC_MR1_DDR3[1],SC_MR1_DDR3[0]" */,

    config input SC_MR2_DDR3[15:0] = 16'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_MR2_DDR3[15],SC_MR2_DDR3[14],SC_MR2_DDR3[13],SC_MR2_DDR3[12],SC_MR2_DDR3[11],SC_MR2_DDR3[10],SC_MR2_DDR3[9],SC_MR2_DDR3[8],SC_MR2_DDR3[7],SC_MR2_DDR3[6],SC_MR2_DDR3[5],SC_MR2_DDR3[4],SC_MR2_DDR3[3],SC_MR2_DDR3[2],SC_MR2_DDR3[1],SC_MR2_DDR3[0]" */,

    config input SC_MR3_DDR3[15:0] = 16'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_MR3_DDR3[15],SC_MR3_DDR3[14],SC_MR3_DDR3[13],SC_MR3_DDR3[12],SC_MR3_DDR3[11],SC_MR3_DDR3[10],SC_MR3_DDR3[9],SC_MR3_DDR3[8],SC_MR3_DDR3[7],SC_MR3_DDR3[6],SC_MR3_DDR3[5],SC_MR3_DDR3[4],SC_MR3_DDR3[3],SC_MR3_DDR3[2],SC_MR3_DDR3[1],SC_MR3_DDR3[0]" */,

    config input SC_MR_DDR2[15:0] = 16'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_MR_DDR2[15],SC_MR_DDR2[14],SC_MR_DDR2[13],SC_MR_DDR2[12],SC_MR_DDR2[11],SC_MR_DDR2[10],SC_MR_DDR2[9],SC_MR_DDR2[8],SC_MR_DDR2[7],SC_MR_DDR2[6],SC_MR_DDR2[5],SC_MR_DDR2[4],SC_MR_DDR2[3],SC_MR_DDR2[2],SC_MR_DDR2[1],SC_MR_DDR2[0]" */,

    config input SC_EMR1_DDR2[15:0] = 16'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_EMR1_DDR2[15],SC_EMR1_DDR2[14],SC_EMR1_DDR2[13],SC_EMR1_DDR2[12],SC_EMR1_DDR2[11],SC_EMR1_DDR2[10],SC_EMR1_DDR2[9],SC_EMR1_DDR2[8],SC_EMR1_DDR2[7],SC_EMR1_DDR2[6],SC_EMR1_DDR2[5],SC_EMR1_DDR2[4],SC_EMR1_DDR2[3],SC_EMR1_DDR2[2],SC_EMR1_DDR2[1],SC_EMR1_DDR2[0]" */,

    config input SC_EMR2_DDR2[15:0] = 16'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_EMR2_DDR2[15],SC_EMR2_DDR2[14],SC_EMR2_DDR2[13],SC_EMR2_DDR2[12],SC_EMR2_DDR2[11],SC_EMR2_DDR2[10],SC_EMR2_DDR2[9],SC_EMR2_DDR2[8],SC_EMR2_DDR2[7],SC_EMR2_DDR2[6],SC_EMR2_DDR2[5],SC_EMR2_DDR2[4],SC_EMR2_DDR2[3],SC_EMR2_DDR2[2],SC_EMR2_DDR2[1],SC_EMR2_DDR2[0]" */,

    config input SC_EMR3_DDR2[15:0] = 16'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_EMR3_DDR2[15],SC_EMR3_DDR2[14],SC_EMR3_DDR2[13],SC_EMR3_DDR2[12],SC_EMR3_DDR2[11],SC_EMR3_DDR2[10],SC_EMR3_DDR2[9],SC_EMR3_DDR2[8],SC_EMR3_DDR2[7],SC_EMR3_DDR2[6],SC_EMR3_DDR2[5],SC_EMR3_DDR2[4],SC_EMR3_DDR2[3],SC_EMR3_DDR2[2],SC_EMR3_DDR2[1],SC_EMR3_DDR2[0]" */,

    config input SC_MR_LPDDR[15:0] = 16'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_MR_LPDDR[15],SC_MR_LPDDR[14],SC_MR_LPDDR[13],SC_MR_LPDDR[12],SC_MR_LPDDR[11],SC_MR_LPDDR[10],SC_MR_LPDDR[9],SC_MR_LPDDR[8],SC_MR_LPDDR[7],SC_MR_LPDDR[6],SC_MR_LPDDR[5],SC_MR_LPDDR[4],SC_MR_LPDDR[3],SC_MR_LPDDR[2],SC_MR_LPDDR[1],SC_MR_LPDDR[0]" */,

    config input SC_EMR_LPDDR[15:0] = 16'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_EMR_LPDDR[15],SC_EMR_LPDDR[14],SC_EMR_LPDDR[13],SC_EMR_LPDDR[12],SC_EMR_LPDDR[11],SC_EMR_LPDDR[10],SC_EMR_LPDDR[9],SC_EMR_LPDDR[8],SC_EMR_LPDDR[7],SC_EMR_LPDDR[6],SC_EMR_LPDDR[5],SC_EMR_LPDDR[4],SC_EMR_LPDDR[3],SC_EMR_LPDDR[2],SC_EMR_LPDDR[1],SC_EMR_LPDDR[0]" */,

    config input SC_TMRD[1:0] = 2'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_TMRD[1],SC_TMRD[0]" */,

    config input SC_TMOD[2:0] = 3'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_TMOD[2],SC_TMOD[1],SC_TMOD[0]" */,

    config input SC_TZQINIT[9:0] = 10'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_TZQINIT[9],SC_TZQINIT[8],SC_TZQINIT[7],SC_TZQINIT[6],SC_TZQINIT[5],SC_TZQINIT[4],SC_TZQINIT[3],SC_TZQINIT[2],SC_TZQINIT[1],SC_TZQINIT[0]" */,

    config input SC_TXPR[3:0] = 4'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_TXPR[3],SC_TXPR[2],SC_TXPR[1],SC_TXPR[0]" */,

    config input SC_TRP[2:0] = 3'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_TRP[2],SC_TRP[1],SC_TRP[0]" */,

    config input SC_TRFC[7:0] = 8'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_TRFC[7],SC_TRFC[6],SC_TRFC[5],SC_TRFC[4],SC_TRFC[3],SC_TRFC[2],SC_TRFC[1],SC_TRFC[0]" */,

    config input SC_WL_EN = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_WL_EN" */,

    config input SC_DDR_TYPE[1:0] = 2'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_DDR_TYPE[1],SC_DDR_TYPE[0]" */,

    config input SC_DATA_WIDTH = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_DATA_WIDTH" */,

    config input SC_DQS_GATE_MODE[1:0] = 2'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_DQS_GATE_MODE[1],SC_DQS_GATE_MODE[0]" */,

    config input SC_WRDATA_PATH_ADJ = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_WRDATA_PATH_ADJ" */,

    config input SC_CTRL_PATH_ADJ = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_CTRL_PATH_ADJ" */,

    config input SC_WL_MAX_STEP[7:0] = 8'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_WL_MAX_STEP[7],SC_WL_MAX_STEP[6],SC_WL_MAX_STEP[5],SC_WL_MAX_STEP[4],SC_WL_MAX_STEP[3],SC_WL_MAX_STEP[2],SC_WL_MAX_STEP[1],SC_WL_MAX_STEP[0]" */,

    config input SC_WL_MAX_CHECK[4:0] = 5'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_WL_MAX_CHECK[4],SC_WL_MAX_CHECK[3],SC_WL_MAX_CHECK[2],SC_WL_MAX_CHECK[1],SC_WL_MAX_CHECK[0]" */,

    config input SC_MAN_WRLVL_DQS_L = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_MAN_WRLVL_DQS_L" */,

    config input SC_MAN_WRLVL_DQS_H = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_MAN_WRLVL_DQS_H" */,

    config input SC_WL_CTRL_L[2:0] = 3'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_WL_CTRL_L[2],SC_WL_CTRL_L[1],SC_WL_CTRL_L[0]" */,

    config input SC_WL_CTRL_H[2:0] = 3'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_WL_CTRL_H[2],SC_WL_CTRL_H[1],SC_WL_CTRL_H[0]" */,

    config input SC_INIT_READ_CLK_CTRL[1:0] = 2'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_INIT_READ_CLK_CTRL[1],SC_INIT_READ_CLK_CTRL[0]" */,

    config input SC_INIT_READ_CLK_CTRL_H[1:0] = 2'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_INIT_READ_CLK_CTRL_H[1],SC_INIT_READ_CLK_CTRL_H[0]" */,

    config input SC_INIT_SLIP_STEP[3:0] = 4'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_INIT_SLIP_STEP[3],SC_INIT_SLIP_STEP[2],SC_INIT_SLIP_STEP[1],SC_INIT_SLIP_STEP[0]" */,

    config input SC_INIT_SLIP_STEP_H[3:0] = 4'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_INIT_SLIP_STEP_H[3],SC_INIT_SLIP_STEP_H[2],SC_INIT_SLIP_STEP_H[1],SC_INIT_SLIP_STEP_H[0]" */,

    config input SC_FORCE_READ_CLK_CTRL_L = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_FORCE_READ_CLK_CTRL_L" */,

    config input SC_FORCE_READ_CLK_CTRL_H = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_FORCE_READ_CLK_CTRL_H" */,

    config input SC_STOP_WITH_ERROR = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_STOP_WITH_ERROR" */,

    config input SC_DQGT_DEBUG = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_DQGT_DEBUG" */,

    config input SC_WRITE_DEBUG = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_WRITE_DEBUG" */,

    config input SC_RDEL_ADJ_MAX_RANG[4:0] = 5'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_RDEL_ADJ_MAX_RANG[4],SC_RDEL_ADJ_MAX_RANG[3],SC_RDEL_ADJ_MAX_RANG[2],SC_RDEL_ADJ_MAX_RANG[1],SC_RDEL_ADJ_MAX_RANG[0]" */,

    config input SC_MIN_DQSI_WIN[3:0] = 4'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_MIN_DQSI_WIN[3],SC_MIN_DQSI_WIN[2],SC_MIN_DQSI_WIN[1],SC_MIN_DQSI_WIN[0]" */,

    config input SC_INIT_SAMP_POSITION[7:0] = 8'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_INIT_SAMP_POSITION[7],SC_INIT_SAMP_POSITION[6],SC_INIT_SAMP_POSITION[5],SC_INIT_SAMP_POSITION[4],SC_INIT_SAMP_POSITION[3],SC_INIT_SAMP_POSITION[2],SC_INIT_SAMP_POSITION[1],SC_INIT_SAMP_POSITION[0]" */,

    config input SC_INIT_SAMP_POSITION_H[7:0] = 8'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_INIT_SAMP_POSITION_H[7],SC_INIT_SAMP_POSITION_H[6],SC_INIT_SAMP_POSITION_H[5],SC_INIT_SAMP_POSITION_H[4],SC_INIT_SAMP_POSITION_H[3],SC_INIT_SAMP_POSITION_H[2],SC_INIT_SAMP_POSITION_H[1],SC_INIT_SAMP_POSITION_H[0]" */,

    config input SC_FORCE_SAMP_POSITION_L = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_FORCE_SAMP_POSITION_L" */,

    config input SC_FORCE_SAMP_POSITION_H = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_FORCE_SAMP_POSITION_H" */,

    config input SC_T400NS[6:0] = 7'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_T400NS[6],SC_T400NS[5],SC_T400NS[4],SC_T400NS[3],SC_T400NS[2],SC_T400NS[1],SC_T400NS[0]" */,

    config input SC_T_LPDDR[8:0] = 9'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_T_LPDDR[8],SC_T_LPDDR[7],SC_T_LPDDR[6],SC_T_LPDDR[5],SC_T_LPDDR[4],SC_T_LPDDR[3],SC_T_LPDDR[2],SC_T_LPDDR[1],SC_T_LPDDR[0]" */,

    config input SC_REF_CNT[7:0] = 8'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_REF_CNT[7],SC_REF_CNT[6],SC_REF_CNT[5],SC_REF_CNT[4],SC_REF_CNT[3],SC_REF_CNT[2],SC_REF_CNT[1],SC_REF_CNT[0]" */,

    config input SC_APB_VLD = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_APB_VLD" */,

    config input SC_RDEL_RD_CNT[18:0] = 19'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_RDEL_RD_CNT[18],SC_RDEL_RD_CNT[17],SC_RDEL_RD_CNT[16],SC_RDEL_RD_CNT[15],SC_RDEL_RD_CNT[14],SC_RDEL_RD_CNT[13],SC_RDEL_RD_CNT[12],SC_RDEL_RD_CNT[11],SC_RDEL_RD_CNT[10],SC_RDEL_RD_CNT[9],SC_RDEL_RD_CNT[8],SC_RDEL_RD_CNT[7],SC_RDEL_RD_CNT[6],SC_RDEL_RD_CNT[5],SC_RDEL_RD_CNT[4],SC_RDEL_RD_CNT[3],SC_RDEL_RD_CNT[2],SC_RDEL_RD_CNT[1],SC_RDEL_RD_CNT[0]" */,

    config input SC_TRAIN_RST_TYPE = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_TRAIN_RST_TYPE" */,

    config input SC_TXS[7:0] = 8'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_TXS[7],SC_TXS[6],SC_TXS[5],SC_TXS[4],SC_TXS[3],SC_TXS[2],SC_TXS[1],SC_TXS[0]" */,

    config input SC_WL_SETTING = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_WL_SETTING" */,

    config input SC_WCLK_DEL_SEL = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_WCLK_DEL_SEL" */,

    config input SC_SRAM_TEST1A = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_SRAM_TEST1A" */,

    config input SC_SRAM_TEST1B = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_SRAM_TEST1B" */,

    config input SC_CORE_CLK_SEL = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_CORE_CLK_SEL" */,

    config input SC_INIT_WRLVL_STEP_L[7:0] = 8'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_INIT_WRLVL_STEP_L[7],SC_INIT_WRLVL_STEP_L[6],SC_INIT_WRLVL_STEP_L[5],SC_INIT_WRLVL_STEP_L[4],SC_INIT_WRLVL_STEP_L[3],SC_INIT_WRLVL_STEP_L[2],SC_INIT_WRLVL_STEP_L[1],SC_INIT_WRLVL_STEP_L[0]" */,

    config input SC_INIT_WRLVL_STEP_H[7:0] = 8'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_INIT_WRLVL_STEP_H[7],SC_INIT_WRLVL_STEP_H[6],SC_INIT_WRLVL_STEP_H[5],SC_INIT_WRLVL_STEP_H[4],SC_INIT_WRLVL_STEP_H[3],SC_INIT_WRLVL_STEP_H[2],SC_INIT_WRLVL_STEP_H[1],SC_INIT_WRLVL_STEP_H[0]" */,

// configuration_body_def_end

        input CTRL_CODE_T[7:0] = 8'b1111_1111,
        input SRB_IOL0_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL0_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL0_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL1_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL1_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL1_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL2_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL2_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL2_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL3_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL3_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL3_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL4_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL4_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL4_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL5_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL5_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL5_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL6_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL6_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL6_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL7_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL7_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL7_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL8_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL8_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL8_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL9_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL9_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL9_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL10_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL10_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL10_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL11_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL11_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL11_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL12_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL12_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL12_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL13_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL13_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL13_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL14_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL14_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL14_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL15_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL15_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL15_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL16_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL16_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL16_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL17_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL17_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL17_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL18_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL18_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL18_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL19_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL19_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL19_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL20_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL20_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL20_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL21_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL21_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL21_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL22_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL22_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL22_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL23_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL23_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL23_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL24_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL24_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL24_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL25_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL25_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL25_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL26_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL26_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL26_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL27_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL27_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL27_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL28_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL28_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL28_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL29_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL29_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL29_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL30_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL30_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL30_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL31_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL31_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL31_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL32_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL32_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL32_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL33_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL33_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL33_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL34_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL34_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL34_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL35_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL35_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL35_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL36_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL36_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL36_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL37_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL37_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL37_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL38_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL38_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL38_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL39_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL39_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL39_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL40_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL40_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL40_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL41_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL41_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL41_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL42_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL42_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL42_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL43_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL43_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL43_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL44_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL44_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL44_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL45_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL45_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL45_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL46_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL46_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL46_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL47_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL47_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL47_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL48_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL48_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL48_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL49_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL49_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL49_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL50_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL50_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL50_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL51_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL51_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL51_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL52_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL52_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL52_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL53_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL53_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL53_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL54_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL54_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL54_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL55_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL55_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL55_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL56_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL56_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL56_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL57_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL57_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL57_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL58_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL58_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL58_IODLY_CTRL[2:0] = 3'b111,
        input SRB_IOL59_TX_DATA[7:0] = 8'b1111_1111,
        input SRB_IOL59_TS_CTRL[3:0] = 4'b1111,
        input SRB_IOL59_IODLY_CTRL[2:0] = 3'b111,
        input IOL0_RX_DATA[7:0] = 8'b1111_1111,
        input IOL1_RX_DATA[7:0] = 8'b1111_1111,
        input IOL2_RX_DATA[7:0] = 8'b1111_1111,
        input IOL3_RX_DATA[7:0] = 8'b1111_1111,
        input IOL4_RX_DATA[7:0] = 8'b1111_1111,
        input IOL5_RX_DATA[7:0] = 8'b1111_1111,
        input IOL6_RX_DATA[7:0] = 8'b1111_1111,
        input IOL7_RX_DATA[7:0] = 8'b1111_1111,
        input IOL8_RX_DATA[7:0] = 8'b1111_1111,
        input IOL9_RX_DATA[7:0] = 8'b1111_1111,
        input IOL10_RX_DATA[7:0] = 8'b1111_1111,
        input IOL11_RX_DATA[7:0] = 8'b1111_1111,
        input IOL12_RX_DATA[7:0] = 8'b1111_1111,
        input IOL13_RX_DATA[7:0] = 8'b1111_1111,
        input IOL14_RX_DATA[7:0] = 8'b1111_1111,
        input IOL15_RX_DATA[7:0] = 8'b1111_1111,
        input IOL16_RX_DATA[7:0] = 8'b1111_1111,
        input IOL17_RX_DATA[7:0] = 8'b1111_1111,
        input IOL18_RX_DATA[7:0] = 8'b1111_1111,
        input IOL19_RX_DATA[7:0] = 8'b1111_1111,
        input IOL20_RX_DATA[7:0] = 8'b1111_1111,
        input IOL21_RX_DATA[7:0] = 8'b1111_1111,
        input IOL22_RX_DATA[7:0] = 8'b1111_1111,
        input IOL23_RX_DATA[7:0] = 8'b1111_1111,
        input IOL24_RX_DATA[7:0] = 8'b1111_1111,
        input IOL25_RX_DATA[7:0] = 8'b1111_1111,
        input IOL26_RX_DATA[7:0] = 8'b1111_1111,
        input IOL27_RX_DATA[7:0] = 8'b1111_1111,
        input IOL28_RX_DATA[7:0] = 8'b1111_1111,
        input IOL29_RX_DATA[7:0] = 8'b1111_1111,
        input IOL30_RX_DATA[7:0] = 8'b1111_1111,
        input IOL31_RX_DATA[7:0] = 8'b1111_1111,
        input IOL32_RX_DATA[7:0] = 8'b1111_1111,
        input IOL33_RX_DATA[7:0] = 8'b1111_1111,
        input IOL34_RX_DATA[7:0] = 8'b1111_1111,
        input IOL35_RX_DATA[7:0] = 8'b1111_1111,
        input IOL36_RX_DATA[7:0] = 8'b1111_1111,
        input IOL37_RX_DATA[7:0] = 8'b1111_1111,
        input IOL38_RX_DATA[7:0] = 8'b1111_1111,
        input IOL39_RX_DATA[7:0] = 8'b1111_1111,
        input IOL40_RX_DATA[7:0] = 8'b1111_1111,
        input IOL41_RX_DATA[7:0] = 8'b1111_1111,
        input IOL42_RX_DATA[7:0] = 8'b1111_1111,
        input IOL43_RX_DATA[7:0] = 8'b1111_1111,
        input IOL44_RX_DATA[7:0] = 8'b1111_1111,
        input IOL45_RX_DATA[7:0] = 8'b1111_1111,
        input IOL46_RX_DATA[7:0] = 8'b1111_1111,
        input IOL47_RX_DATA[7:0] = 8'b1111_1111,
        input IOL48_RX_DATA[7:0] = 8'b1111_1111,
        input IOL49_RX_DATA[7:0] = 8'b1111_1111,
        input IOL50_RX_DATA[7:0] = 8'b1111_1111,
        input IOL51_RX_DATA[7:0] = 8'b1111_1111,
        input IOL52_RX_DATA[7:0] = 8'b1111_1111,
        input IOL53_RX_DATA[7:0] = 8'b1111_1111,
        input IOL54_RX_DATA[7:0] = 8'b1111_1111,
        input IOL55_RX_DATA[7:0] = 8'b1111_1111,
        input IOL56_RX_DATA[7:0] = 8'b1111_1111,
        input IOL57_RX_DATA[7:0] = 8'b1111_1111,
        input IOL58_RX_DATA[7:0] = 8'b1111_1111,
        input IOL59_RX_DATA[7:0] = 8'b1111_1111,
        input CLK_PLL = 1'b1,
        input DIV_OSCCLK_T = 1'b1,
        input DIV_CLKIN_T = 1'b1,
        input LOCK = 1'b1,
        input DQS_DDC0_WL_OV = 1'b1,
        input DQS_DDC0_RDEL_OV = 1'b1,
        input DQS_DDC0_DGTS = 1'b1,
        input DQS_DDC0_READ_VALID = 1'b1,
        input DQS_DDC1_WL_OV = 1'b1,
        input DQS_DDC1_RDEL_OV = 1'b1,
        input DQS_DDC1_DGTS = 1'b1,
        input DQS_DDC1_READ_VALID = 1'b1,
        input DQS_DDC2_WL_OV = 1'b1,
        input DQS_DDC2_RDEL_OV = 1'b1,
        input DQS_DDC2_DGTS = 1'b1,
        input DQS_DDC2_READ_VALID = 1'b1,
        input DQS_DDC3_WL_OV = 1'b1,
        input DQS_DDC3_RDEL_OV = 1'b1,
        input DQS_DDC3_DGTS = 1'b1,
        input DQS_DDC3_READ_VALID = 1'b1,
        input DQS_DDC4_WL_OV = 1'b1,
        input DQS_DDC4_RDEL_OV = 1'b1,
        input DQS_DDC4_DGTS = 1'b1,
        input DQS_DDC4_READ_VALID = 1'b1,
        input SRB_IOL0_CLK_SYS = 1'b1,
        input SRB_IOL0_CE = 1'b1,
        input SRB_IOL0_LRS = 1'b1,
        input SRB_IOL0_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL1_CLK_SYS = 1'b1,
        input SRB_IOL1_CE = 1'b1,
        input SRB_IOL1_LRS = 1'b1,
        input SRB_IOL1_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL2_CLK_SYS = 1'b1,
        input SRB_IOL2_CE = 1'b1,
        input SRB_IOL2_LRS = 1'b1,
        input SRB_IOL2_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL3_CLK_SYS = 1'b1,
        input SRB_IOL3_CE = 1'b1,
        input SRB_IOL3_LRS = 1'b1,
        input SRB_IOL3_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL4_CLK_SYS = 1'b1,
        input SRB_IOL4_CE = 1'b1,
        input SRB_IOL4_LRS = 1'b1,
        input SRB_IOL4_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL5_CLK_SYS = 1'b1,
        input SRB_IOL5_CE = 1'b1,
        input SRB_IOL5_LRS = 1'b1,
        input SRB_IOL5_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL6_CLK_SYS = 1'b1,
        input SRB_IOL6_CE = 1'b1,
        input SRB_IOL6_LRS = 1'b1,
        input SRB_IOL6_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL7_CLK_SYS = 1'b1,
        input SRB_IOL7_CE = 1'b1,
        input SRB_IOL7_LRS = 1'b1,
        input SRB_IOL7_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL8_CLK_SYS = 1'b1,
        input SRB_IOL8_CE = 1'b1,
        input SRB_IOL8_LRS = 1'b1,
        input SRB_IOL8_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL9_CLK_SYS = 1'b1,
        input SRB_IOL9_CE = 1'b1,
        input SRB_IOL9_LRS = 1'b1,
        input SRB_IOL9_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL10_CLK_SYS = 1'b1,
        input SRB_IOL10_CE = 1'b1,
        input SRB_IOL10_LRS = 1'b1,
        input SRB_IOL10_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL11_CLK_SYS = 1'b1,
        input SRB_IOL11_CE = 1'b1,
        input SRB_IOL11_LRS = 1'b1,
        input SRB_IOL11_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL12_CLK_SYS = 1'b1,
        input SRB_IOL12_CE = 1'b1,
        input SRB_IOL12_LRS = 1'b1,
        input SRB_IOL12_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL13_CLK_SYS = 1'b1,
        input SRB_IOL13_CE = 1'b1,
        input SRB_IOL13_LRS = 1'b1,
        input SRB_IOL13_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL14_CLK_SYS = 1'b1,
        input SRB_IOL14_CE = 1'b1,
        input SRB_IOL14_LRS = 1'b1,
        input SRB_IOL14_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL15_CLK_SYS = 1'b1,
        input SRB_IOL15_CE = 1'b1,
        input SRB_IOL15_LRS = 1'b1,
        input SRB_IOL15_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL16_CLK_SYS = 1'b1,
        input SRB_IOL16_CE = 1'b1,
        input SRB_IOL16_LRS = 1'b1,
        input SRB_IOL16_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL17_CLK_SYS = 1'b1,
        input SRB_IOL17_CE = 1'b1,
        input SRB_IOL17_LRS = 1'b1,
        input SRB_IOL17_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL18_CLK_SYS = 1'b1,
        input SRB_IOL18_CE = 1'b1,
        input SRB_IOL18_LRS = 1'b1,
        input SRB_IOL18_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL19_CLK_SYS = 1'b1,
        input SRB_IOL19_CE = 1'b1,
        input SRB_IOL19_LRS = 1'b1,
        input SRB_IOL19_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL20_CLK_SYS = 1'b1,
        input SRB_IOL20_CE = 1'b1,
        input SRB_IOL20_LRS = 1'b1,
        input SRB_IOL20_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL21_CLK_SYS = 1'b1,
        input SRB_IOL21_CE = 1'b1,
        input SRB_IOL21_LRS = 1'b1,
        input SRB_IOL21_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL22_CLK_SYS = 1'b1,
        input SRB_IOL22_CE = 1'b1,
        input SRB_IOL22_LRS = 1'b1,
        input SRB_IOL22_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL23_CLK_SYS = 1'b1,
        input SRB_IOL23_CE = 1'b1,
        input SRB_IOL23_LRS = 1'b1,
        input SRB_IOL23_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL24_CLK_SYS = 1'b1,
        input SRB_IOL24_CE = 1'b1,
        input SRB_IOL24_LRS = 1'b1,
        input SRB_IOL24_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL25_CLK_SYS = 1'b1,
        input SRB_IOL25_CE = 1'b1,
        input SRB_IOL25_LRS = 1'b1,
        input SRB_IOL25_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL26_CLK_SYS = 1'b1,
        input SRB_IOL26_CE = 1'b1,
        input SRB_IOL26_LRS = 1'b1,
        input SRB_IOL26_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL27_CLK_SYS = 1'b1,
        input SRB_IOL27_CE = 1'b1,
        input SRB_IOL27_LRS = 1'b1,
        input SRB_IOL27_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL28_CLK_SYS = 1'b1,
        input SRB_IOL28_CE = 1'b1,
        input SRB_IOL28_LRS = 1'b1,
        input SRB_IOL28_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL29_CLK_SYS = 1'b1,
        input SRB_IOL29_CE = 1'b1,
        input SRB_IOL29_LRS = 1'b1,
        input SRB_IOL29_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL30_CLK_SYS = 1'b1,
        input SRB_IOL30_CE = 1'b1,
        input SRB_IOL30_LRS = 1'b1,
        input SRB_IOL30_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL31_CLK_SYS = 1'b1,
        input SRB_IOL31_CE = 1'b1,
        input SRB_IOL31_LRS = 1'b1,
        input SRB_IOL31_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL32_CLK_SYS = 1'b1,
        input SRB_IOL32_CE = 1'b1,
        input SRB_IOL32_LRS = 1'b1,
        input SRB_IOL32_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL33_CLK_SYS = 1'b1,
        input SRB_IOL33_CE = 1'b1,
        input SRB_IOL33_LRS = 1'b1,
        input SRB_IOL33_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL34_CLK_SYS = 1'b1,
        input SRB_IOL34_CE = 1'b1,
        input SRB_IOL34_LRS = 1'b1,
        input SRB_IOL34_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL35_CLK_SYS = 1'b1,
        input SRB_IOL35_CE = 1'b1,
        input SRB_IOL35_LRS = 1'b1,
        input SRB_IOL35_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL36_CLK_SYS = 1'b1,
        input SRB_IOL36_CE = 1'b1,
        input SRB_IOL36_LRS = 1'b1,
        input SRB_IOL36_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL37_CLK_SYS = 1'b1,
        input SRB_IOL37_CE = 1'b1,
        input SRB_IOL37_LRS = 1'b1,
        input SRB_IOL37_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL38_CLK_SYS = 1'b1,
        input SRB_IOL38_CE = 1'b1,
        input SRB_IOL38_LRS = 1'b1,
        input SRB_IOL38_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL39_CLK_SYS = 1'b1,
        input SRB_IOL39_CE = 1'b1,
        input SRB_IOL39_LRS = 1'b1,
        input SRB_IOL39_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL40_CLK_SYS = 1'b1,
        input SRB_IOL40_CE = 1'b1,
        input SRB_IOL40_LRS = 1'b1,
        input SRB_IOL40_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL41_CLK_SYS = 1'b1,
        input SRB_IOL41_CE = 1'b1,
        input SRB_IOL41_LRS = 1'b1,
        input SRB_IOL41_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL42_CLK_SYS = 1'b1,
        input SRB_IOL42_CE = 1'b1,
        input SRB_IOL42_LRS = 1'b1,
        input SRB_IOL42_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL43_CLK_SYS = 1'b1,
        input SRB_IOL43_CE = 1'b1,
        input SRB_IOL43_LRS = 1'b1,
        input SRB_IOL43_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL44_CLK_SYS = 1'b1,
        input SRB_IOL44_CE = 1'b1,
        input SRB_IOL44_LRS = 1'b1,
        input SRB_IOL44_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL45_CLK_SYS = 1'b1,
        input SRB_IOL45_CE = 1'b1,
        input SRB_IOL45_LRS = 1'b1,
        input SRB_IOL45_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL46_CLK_SYS = 1'b1,
        input SRB_IOL46_CE = 1'b1,
        input SRB_IOL46_LRS = 1'b1,
        input SRB_IOL46_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL47_CLK_SYS = 1'b1,
        input SRB_IOL47_CE = 1'b1,
        input SRB_IOL47_LRS = 1'b1,
        input SRB_IOL47_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL48_CLK_SYS = 1'b1,
        input SRB_IOL48_CE = 1'b1,
        input SRB_IOL48_LRS = 1'b1,
        input SRB_IOL48_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL49_CLK_SYS = 1'b1,
        input SRB_IOL49_CE = 1'b1,
        input SRB_IOL49_LRS = 1'b1,
        input SRB_IOL49_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL50_CLK_SYS = 1'b1,
        input SRB_IOL50_CE = 1'b1,
        input SRB_IOL50_LRS = 1'b1,
        input SRB_IOL50_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL51_CLK_SYS = 1'b1,
        input SRB_IOL51_CE = 1'b1,
        input SRB_IOL51_LRS = 1'b1,
        input SRB_IOL51_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL52_CLK_SYS = 1'b1,
        input SRB_IOL52_CE = 1'b1,
        input SRB_IOL52_LRS = 1'b1,
        input SRB_IOL52_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL53_CLK_SYS = 1'b1,
        input SRB_IOL53_CE = 1'b1,
        input SRB_IOL53_LRS = 1'b1,
        input SRB_IOL53_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL54_CLK_SYS = 1'b1,
        input SRB_IOL54_CE = 1'b1,
        input SRB_IOL54_LRS = 1'b1,
        input SRB_IOL54_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL55_CLK_SYS = 1'b1,
        input SRB_IOL55_CE = 1'b1,
        input SRB_IOL55_LRS = 1'b1,
        input SRB_IOL55_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL56_CLK_SYS = 1'b1,
        input SRB_IOL56_CE = 1'b1,
        input SRB_IOL56_LRS = 1'b1,
        input SRB_IOL56_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL57_CLK_SYS = 1'b1,
        input SRB_IOL57_CE = 1'b1,
        input SRB_IOL57_LRS = 1'b1,
        input SRB_IOL57_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL58_CLK_SYS = 1'b1,
        input SRB_IOL58_CE = 1'b1,
        input SRB_IOL58_LRS = 1'b1,
        input SRB_IOL58_MIPI_SW_DYN_I = 1'b1,
        input SRB_IOL59_CLK_SYS = 1'b1,
        input SRB_IOL59_CE = 1'b1,
        input SRB_IOL59_LRS = 1'b1,
        input SRB_IOL59_MIPI_SW_DYN_I = 1'b1,
        input IOL0_IODLY_OV = 1'b1,
        input IOL0_RX_DATA_DD = 1'b1,
        input IOL1_IODLY_OV = 1'b1,
        input IOL1_RX_DATA_DD = 1'b1,
        input IOL2_IODLY_OV = 1'b1,
        input IOL2_RX_DATA_DD = 1'b1,
        input IOL3_IODLY_OV = 1'b1,
        input IOL3_RX_DATA_DD = 1'b1,
        input IOL4_IODLY_OV = 1'b1,
        input IOL4_RX_DATA_DD = 1'b1,
        input IOL5_IODLY_OV = 1'b1,
        input IOL5_RX_DATA_DD = 1'b1,
        input IOL6_IODLY_OV = 1'b1,
        input IOL6_RX_DATA_DD = 1'b1,
        input IOL7_IODLY_OV = 1'b1,
        input IOL7_RX_DATA_DD = 1'b1,
        input IOL8_IODLY_OV = 1'b1,
        input IOL8_RX_DATA_DD = 1'b1,
        input IOL9_IODLY_OV = 1'b1,
        input IOL9_RX_DATA_DD = 1'b1,
        input IOL10_IODLY_OV = 1'b1,
        input IOL10_RX_DATA_DD = 1'b1,
        input IOL11_IODLY_OV = 1'b1,
        input IOL11_RX_DATA_DD = 1'b1,
        input IOL12_IODLY_OV = 1'b1,
        input IOL12_RX_DATA_DD = 1'b1,
        input IOL13_IODLY_OV = 1'b1,
        input IOL13_RX_DATA_DD = 1'b1,
        input IOL14_IODLY_OV = 1'b1,
        input IOL14_RX_DATA_DD = 1'b1,
        input IOL15_IODLY_OV = 1'b1,
        input IOL15_RX_DATA_DD = 1'b1,
        input IOL16_IODLY_OV = 1'b1,
        input IOL16_RX_DATA_DD = 1'b1,
        input IOL17_IODLY_OV = 1'b1,
        input IOL17_RX_DATA_DD = 1'b1,
        input IOL18_IODLY_OV = 1'b1,
        input IOL18_RX_DATA_DD = 1'b1,
        input IOL19_IODLY_OV = 1'b1,
        input IOL19_RX_DATA_DD = 1'b1,
        input IOL20_IODLY_OV = 1'b1,
        input IOL20_RX_DATA_DD = 1'b1,
        input IOL21_IODLY_OV = 1'b1,
        input IOL21_RX_DATA_DD = 1'b1,
        input IOL22_IODLY_OV = 1'b1,
        input IOL22_RX_DATA_DD = 1'b1,
        input IOL23_IODLY_OV = 1'b1,
        input IOL23_RX_DATA_DD = 1'b1,
        input IOL24_IODLY_OV = 1'b1,
        input IOL24_RX_DATA_DD = 1'b1,
        input IOL25_IODLY_OV = 1'b1,
        input IOL25_RX_DATA_DD = 1'b1,
        input IOL26_IODLY_OV = 1'b1,
        input IOL26_RX_DATA_DD = 1'b1,
        input IOL27_IODLY_OV = 1'b1,
        input IOL27_RX_DATA_DD = 1'b1,
        input IOL28_IODLY_OV = 1'b1,
        input IOL28_RX_DATA_DD = 1'b1,
        input IOL29_IODLY_OV = 1'b1,
        input IOL29_RX_DATA_DD = 1'b1,
        input IOL30_IODLY_OV = 1'b1,
        input IOL30_RX_DATA_DD = 1'b1,
        input IOL31_IODLY_OV = 1'b1,
        input IOL31_RX_DATA_DD = 1'b1,
        input IOL32_IODLY_OV = 1'b1,
        input IOL32_RX_DATA_DD = 1'b1,
        input IOL33_IODLY_OV = 1'b1,
        input IOL33_RX_DATA_DD = 1'b1,
        input IOL34_IODLY_OV = 1'b1,
        input IOL34_RX_DATA_DD = 1'b1,
        input IOL35_IODLY_OV = 1'b1,
        input IOL35_RX_DATA_DD = 1'b1,
        input IOL36_IODLY_OV = 1'b1,
        input IOL36_RX_DATA_DD = 1'b1,
        input IOL37_IODLY_OV = 1'b1,
        input IOL37_RX_DATA_DD = 1'b1,
        input IOL38_IODLY_OV = 1'b1,
        input IOL38_RX_DATA_DD = 1'b1,
        input IOL39_IODLY_OV = 1'b1,
        input IOL39_RX_DATA_DD = 1'b1,
        input IOL40_IODLY_OV = 1'b1,
        input IOL40_RX_DATA_DD = 1'b1,
        input IOL41_IODLY_OV = 1'b1,
        input IOL41_RX_DATA_DD = 1'b1,
        input IOL42_IODLY_OV = 1'b1,
        input IOL42_RX_DATA_DD = 1'b1,
        input IOL43_IODLY_OV = 1'b1,
        input IOL43_RX_DATA_DD = 1'b1,
        input IOL44_IODLY_OV = 1'b1,
        input IOL44_RX_DATA_DD = 1'b1,
        input IOL45_IODLY_OV = 1'b1,
        input IOL45_RX_DATA_DD = 1'b1,
        input IOL46_IODLY_OV = 1'b1,
        input IOL46_RX_DATA_DD = 1'b1,
        input IOL47_IODLY_OV = 1'b1,
        input IOL47_RX_DATA_DD = 1'b1,
        input IOL48_IODLY_OV = 1'b1,
        input IOL48_RX_DATA_DD = 1'b1,
        input IOL49_IODLY_OV = 1'b1,
        input IOL49_RX_DATA_DD = 1'b1,
        input IOL50_IODLY_OV = 1'b1,
        input IOL50_RX_DATA_DD = 1'b1,
        input IOL51_IODLY_OV = 1'b1,
        input IOL51_RX_DATA_DD = 1'b1,
        input IOL52_IODLY_OV = 1'b1,
        input IOL52_RX_DATA_DD = 1'b1,
        input IOL53_IODLY_OV = 1'b1,
        input IOL53_RX_DATA_DD = 1'b1,
        input IOL54_IODLY_OV = 1'b1,
        input IOL54_RX_DATA_DD = 1'b1,
        input IOL55_IODLY_OV = 1'b1,
        input IOL55_RX_DATA_DD = 1'b1,
        input IOL56_IODLY_OV = 1'b1,
        input IOL56_RX_DATA_DD = 1'b1,
        input IOL57_IODLY_OV = 1'b1,
        input IOL57_RX_DATA_DD = 1'b1,
        input IOL58_IODLY_OV = 1'b1,
        input IOL58_RX_DATA_DD = 1'b1,
        input IOL59_IODLY_OV = 1'b1,
        input IOL59_RX_DATA_DD = 1'b1,
        output DQS_DDC0_WL_STEP[7:0],
        output DQS_DDC0_WL_CTRL[2:0],
        output DQS_DDC0_DQS_GATE_CTRL[3:0],
        output DQS_DDC0_READ_CLK_CTRL[2:0],
        output DQS_DDC0_RDEL_CTRL[2:0],
        output DQS_DDC1_WL_STEP[7:0],
        output DQS_DDC1_WL_CTRL[2:0],
        output DQS_DDC1_DQS_GATE_CTRL[3:0],
        output DQS_DDC1_READ_CLK_CTRL[2:0],
        output DQS_DDC1_RDEL_CTRL[2:0],
        output DQS_DDC2_WL_STEP[7:0],
        output DQS_DDC2_WL_CTRL[2:0],
        output DQS_DDC2_DQS_GATE_CTRL[3:0],
        output DQS_DDC2_READ_CLK_CTRL[2:0],
        output DQS_DDC2_RDEL_CTRL[2:0],
        output DQS_DDC3_WL_STEP[7:0],
        output DQS_DDC3_WL_CTRL[2:0],
        output DQS_DDC3_DQS_GATE_CTRL[3:0],
        output DQS_DDC3_READ_CLK_CTRL[2:0],
        output DQS_DDC3_RDEL_CTRL[2:0],
        output DQS_DDC4_WL_STEP[7:0],
        output DQS_DDC4_WL_CTRL[2:0],
        output DQS_DDC4_DQS_GATE_CTRL[3:0],
        output DQS_DDC4_READ_CLK_CTRL[2:0],
        output DQS_DDC4_RDEL_CTRL[2:0],
        output SRB_IOL0_RX_DATA[7:0],
        output SRB_IOL1_RX_DATA[7:0],
        output SRB_IOL2_RX_DATA[7:0],
        output SRB_IOL3_RX_DATA[7:0],
        output SRB_IOL4_RX_DATA[7:0],
        output SRB_IOL5_RX_DATA[7:0],
        output SRB_IOL6_RX_DATA[7:0],
        output SRB_IOL7_RX_DATA[7:0],
        output SRB_IOL8_RX_DATA[7:0],
        output SRB_IOL9_RX_DATA[7:0],
        output SRB_IOL10_RX_DATA[7:0],
        output SRB_IOL11_RX_DATA[7:0],
        output SRB_IOL12_RX_DATA[7:0],
        output SRB_IOL13_RX_DATA[7:0],
        output SRB_IOL14_RX_DATA[7:0],
        output SRB_IOL15_RX_DATA[7:0],
        output SRB_IOL16_RX_DATA[7:0],
        output SRB_IOL17_RX_DATA[7:0],
        output SRB_IOL18_RX_DATA[7:0],
        output SRB_IOL19_RX_DATA[7:0],
        output SRB_IOL20_RX_DATA[7:0],
        output SRB_IOL21_RX_DATA[7:0],
        output SRB_IOL22_RX_DATA[7:0],
        output SRB_IOL23_RX_DATA[7:0],
        output SRB_IOL24_RX_DATA[7:0],
        output SRB_IOL25_RX_DATA[7:0],
        output SRB_IOL26_RX_DATA[7:0],
        output SRB_IOL27_RX_DATA[7:0],
        output SRB_IOL28_RX_DATA[7:0],
        output SRB_IOL29_RX_DATA[7:0],
        output SRB_IOL30_RX_DATA[7:0],
        output SRB_IOL31_RX_DATA[7:0],
        output SRB_IOL32_RX_DATA[7:0],
        output SRB_IOL33_RX_DATA[7:0],
        output SRB_IOL34_RX_DATA[7:0],
        output SRB_IOL35_RX_DATA[7:0],
        output SRB_IOL36_RX_DATA[7:0],
        output SRB_IOL37_RX_DATA[7:0],
        output SRB_IOL38_RX_DATA[7:0],
        output SRB_IOL39_RX_DATA[7:0],
        output SRB_IOL40_RX_DATA[7:0],
        output SRB_IOL41_RX_DATA[7:0],
        output SRB_IOL42_RX_DATA[7:0],
        output SRB_IOL43_RX_DATA[7:0],
        output SRB_IOL44_RX_DATA[7:0],
        output SRB_IOL45_RX_DATA[7:0],
        output SRB_IOL46_RX_DATA[7:0],
        output SRB_IOL47_RX_DATA[7:0],
        output SRB_IOL48_RX_DATA[7:0],
        output SRB_IOL49_RX_DATA[7:0],
        output SRB_IOL50_RX_DATA[7:0],
        output SRB_IOL51_RX_DATA[7:0],
        output SRB_IOL52_RX_DATA[7:0],
        output SRB_IOL53_RX_DATA[7:0],
        output SRB_IOL54_RX_DATA[7:0],
        output SRB_IOL55_RX_DATA[7:0],
        output SRB_IOL56_RX_DATA[7:0],
        output SRB_IOL57_RX_DATA[7:0],
        output SRB_IOL58_RX_DATA[7:0],
        output SRB_IOL59_RX_DATA[7:0],
        output IOL0_TX_DATA[7:0],
        output IOL0_TS_CTRL[3:0],
        output IOL0_IODLY_CTRL[2:0],
        output IOL1_TX_DATA[7:0],
        output IOL1_TS_CTRL[3:0],
        output IOL1_IODLY_CTRL[2:0],
        output IOL2_TX_DATA[7:0],
        output IOL2_TS_CTRL[3:0],
        output IOL2_IODLY_CTRL[2:0],
        output IOL3_TX_DATA[7:0],
        output IOL3_TS_CTRL[3:0],
        output IOL3_IODLY_CTRL[2:0],
        output IOL4_TX_DATA[7:0],
        output IOL4_TS_CTRL[3:0],
        output IOL4_IODLY_CTRL[2:0],
        output IOL5_TX_DATA[7:0],
        output IOL5_TS_CTRL[3:0],
        output IOL5_IODLY_CTRL[2:0],
        output IOL6_TX_DATA[7:0],
        output IOL6_TS_CTRL[3:0],
        output IOL6_IODLY_CTRL[2:0],
        output IOL7_TX_DATA[7:0],
        output IOL7_TS_CTRL[3:0],
        output IOL7_IODLY_CTRL[2:0],
        output IOL8_TX_DATA[7:0],
        output IOL8_TS_CTRL[3:0],
        output IOL8_IODLY_CTRL[2:0],
        output IOL9_TX_DATA[7:0],
        output IOL9_TS_CTRL[3:0],
        output IOL9_IODLY_CTRL[2:0],
        output IOL10_TX_DATA[7:0],
        output IOL10_TS_CTRL[3:0],
        output IOL10_IODLY_CTRL[2:0],
        output IOL11_TX_DATA[7:0],
        output IOL11_TS_CTRL[3:0],
        output IOL11_IODLY_CTRL[2:0],
        output IOL12_TX_DATA[7:0],
        output IOL12_TS_CTRL[3:0],
        output IOL12_IODLY_CTRL[2:0],
        output IOL13_TX_DATA[7:0],
        output IOL13_TS_CTRL[3:0],
        output IOL13_IODLY_CTRL[2:0],
        output IOL14_TX_DATA[7:0],
        output IOL14_TS_CTRL[3:0],
        output IOL14_IODLY_CTRL[2:0],
        output IOL15_TX_DATA[7:0],
        output IOL15_TS_CTRL[3:0],
        output IOL15_IODLY_CTRL[2:0],
        output IOL16_TX_DATA[7:0],
        output IOL16_TS_CTRL[3:0],
        output IOL16_IODLY_CTRL[2:0],
        output IOL17_TX_DATA[7:0],
        output IOL17_TS_CTRL[3:0],
        output IOL17_IODLY_CTRL[2:0],
        output IOL18_TX_DATA[7:0],
        output IOL18_TS_CTRL[3:0],
        output IOL18_IODLY_CTRL[2:0],
        output IOL19_TX_DATA[7:0],
        output IOL19_TS_CTRL[3:0],
        output IOL19_IODLY_CTRL[2:0],
        output IOL20_TX_DATA[7:0],
        output IOL20_TS_CTRL[3:0],
        output IOL20_IODLY_CTRL[2:0],
        output IOL21_TX_DATA[7:0],
        output IOL21_TS_CTRL[3:0],
        output IOL21_IODLY_CTRL[2:0],
        output IOL22_TX_DATA[7:0],
        output IOL22_TS_CTRL[3:0],
        output IOL22_IODLY_CTRL[2:0],
        output IOL23_TX_DATA[7:0],
        output IOL23_TS_CTRL[3:0],
        output IOL23_IODLY_CTRL[2:0],
        output IOL24_TX_DATA[7:0],
        output IOL24_TS_CTRL[3:0],
        output IOL24_IODLY_CTRL[2:0],
        output IOL25_TX_DATA[7:0],
        output IOL25_TS_CTRL[3:0],
        output IOL25_IODLY_CTRL[2:0],
        output IOL26_TX_DATA[7:0],
        output IOL26_TS_CTRL[3:0],
        output IOL26_IODLY_CTRL[2:0],
        output IOL27_TX_DATA[7:0],
        output IOL27_TS_CTRL[3:0],
        output IOL27_IODLY_CTRL[2:0],
        output IOL28_TX_DATA[7:0],
        output IOL28_TS_CTRL[3:0],
        output IOL28_IODLY_CTRL[2:0],
        output IOL29_TX_DATA[7:0],
        output IOL29_TS_CTRL[3:0],
        output IOL29_IODLY_CTRL[2:0],
        output IOL30_TX_DATA[7:0],
        output IOL30_TS_CTRL[3:0],
        output IOL30_IODLY_CTRL[2:0],
        output IOL31_TX_DATA[7:0],
        output IOL31_TS_CTRL[3:0],
        output IOL31_IODLY_CTRL[2:0],
        output IOL32_TX_DATA[7:0],
        output IOL32_TS_CTRL[3:0],
        output IOL32_IODLY_CTRL[2:0],
        output IOL33_TX_DATA[7:0],
        output IOL33_TS_CTRL[3:0],
        output IOL33_IODLY_CTRL[2:0],
        output IOL34_TX_DATA[7:0],
        output IOL34_TS_CTRL[3:0],
        output IOL34_IODLY_CTRL[2:0],
        output IOL35_TX_DATA[7:0],
        output IOL35_TS_CTRL[3:0],
        output IOL35_IODLY_CTRL[2:0],
        output IOL36_TX_DATA[7:0],
        output IOL36_TS_CTRL[3:0],
        output IOL36_IODLY_CTRL[2:0],
        output IOL37_TX_DATA[7:0],
        output IOL37_TS_CTRL[3:0],
        output IOL37_IODLY_CTRL[2:0],
        output IOL38_TX_DATA[7:0],
        output IOL38_TS_CTRL[3:0],
        output IOL38_IODLY_CTRL[2:0],
        output IOL39_TX_DATA[7:0],
        output IOL39_TS_CTRL[3:0],
        output IOL39_IODLY_CTRL[2:0],
        output IOL40_TX_DATA[7:0],
        output IOL40_TS_CTRL[3:0],
        output IOL40_IODLY_CTRL[2:0],
        output IOL41_TX_DATA[7:0],
        output IOL41_TS_CTRL[3:0],
        output IOL41_IODLY_CTRL[2:0],
        output IOL42_TX_DATA[7:0],
        output IOL42_TS_CTRL[3:0],
        output IOL42_IODLY_CTRL[2:0],
        output IOL43_TX_DATA[7:0],
        output IOL43_TS_CTRL[3:0],
        output IOL43_IODLY_CTRL[2:0],
        output IOL44_TX_DATA[7:0],
        output IOL44_TS_CTRL[3:0],
        output IOL44_IODLY_CTRL[2:0],
        output IOL45_TX_DATA[7:0],
        output IOL45_TS_CTRL[3:0],
        output IOL45_IODLY_CTRL[2:0],
        output IOL46_TX_DATA[7:0],
        output IOL46_TS_CTRL[3:0],
        output IOL46_IODLY_CTRL[2:0],
        output IOL47_TX_DATA[7:0],
        output IOL47_TS_CTRL[3:0],
        output IOL47_IODLY_CTRL[2:0],
        output IOL48_TX_DATA[7:0],
        output IOL48_TS_CTRL[3:0],
        output IOL48_IODLY_CTRL[2:0],
        output IOL49_TX_DATA[7:0],
        output IOL49_TS_CTRL[3:0],
        output IOL49_IODLY_CTRL[2:0],
        output IOL50_TX_DATA[7:0],
        output IOL50_TS_CTRL[3:0],
        output IOL50_IODLY_CTRL[2:0],
        output IOL51_TX_DATA[7:0],
        output IOL51_TS_CTRL[3:0],
        output IOL51_IODLY_CTRL[2:0],
        output IOL52_TX_DATA[7:0],
        output IOL52_TS_CTRL[3:0],
        output IOL52_IODLY_CTRL[2:0],
        output IOL53_TX_DATA[7:0],
        output IOL53_TS_CTRL[3:0],
        output IOL53_IODLY_CTRL[2:0],
        output IOL54_TX_DATA[7:0],
        output IOL54_TS_CTRL[3:0],
        output IOL54_IODLY_CTRL[2:0],
        output IOL55_TX_DATA[7:0],
        output IOL55_TS_CTRL[3:0],
        output IOL55_IODLY_CTRL[2:0],
        output IOL56_TX_DATA[7:0],
        output IOL56_TS_CTRL[3:0],
        output IOL56_IODLY_CTRL[2:0],
        output IOL57_TX_DATA[7:0],
        output IOL57_TS_CTRL[3:0],
        output IOL57_IODLY_CTRL[2:0],
        output IOL58_TX_DATA[7:0],
        output IOL58_TS_CTRL[3:0],
        output IOL58_IODLY_CTRL[2:0],
        output IOL59_TX_DATA[7:0],
        output IOL59_TS_CTRL[3:0],
        output IOL59_IODLY_CTRL[2:0],
        output SRB_P0[19:0],
        output SRB_P1[19:0],
        output SRB_P2[19:0],
        output SRB_P3[19:0],
        output SRB_P4[19:0],
        output SRB_P5[19:0],
        output SRB_P6[19:0],
        output RST_DLL,
        output UPDATE_N,
        output CLK_INPUT,
        output DLL_FREEZE,
        output DQS_DDC0_RST_DQS,
        output DQS_DDC0_RST_TRAINING_N,
        output DQS_DDC0_CLK_REGIONAL,
        output DQS_DDC0_GATEI,
        output DQS_DDC1_RST_DQS,
        output DQS_DDC1_RST_TRAINING_N,
        output DQS_DDC1_CLK_REGIONAL,
        output DQS_DDC1_GATEI,
        output DQS_DDC2_RST_DQS,
        output DQS_DDC2_RST_TRAINING_N,
        output DQS_DDC2_CLK_REGIONAL,
        output DQS_DDC2_GATEI,
        output DQS_DDC3_RST_DQS,
        output DQS_DDC3_RST_TRAINING_N,
        output DQS_DDC3_CLK_REGIONAL,
        output DQS_DDC3_GATEI,
        output DQS_DDC4_RST_DQS,
        output DQS_DDC4_RST_TRAINING_N,
        output DQS_DDC4_CLK_REGIONAL,
        output DQS_DDC4_GATEI,
        output SRB_IOL0_IODLY_OV,
        output SRB_IOL0_RX_DATA_DD,
        output SRB_IOL1_IODLY_OV,
        output SRB_IOL1_RX_DATA_DD,
        output SRB_IOL2_IODLY_OV,
        output SRB_IOL2_RX_DATA_DD,
        output SRB_IOL3_IODLY_OV,
        output SRB_IOL3_RX_DATA_DD,
        output SRB_IOL4_IODLY_OV,
        output SRB_IOL4_RX_DATA_DD,
        output SRB_IOL5_IODLY_OV,
        output SRB_IOL5_RX_DATA_DD,
        output SRB_IOL6_IODLY_OV,
        output SRB_IOL6_RX_DATA_DD,
        output SRB_IOL7_IODLY_OV,
        output SRB_IOL7_RX_DATA_DD,
        output SRB_IOL8_IODLY_OV,
        output SRB_IOL8_RX_DATA_DD,
        output SRB_IOL9_IODLY_OV,
        output SRB_IOL9_RX_DATA_DD,
        output SRB_IOL10_IODLY_OV,
        output SRB_IOL10_RX_DATA_DD,
        output SRB_IOL11_IODLY_OV,
        output SRB_IOL11_RX_DATA_DD,
        output SRB_IOL12_IODLY_OV,
        output SRB_IOL12_RX_DATA_DD,
        output SRB_IOL13_IODLY_OV,
        output SRB_IOL13_RX_DATA_DD,
        output SRB_IOL14_IODLY_OV,
        output SRB_IOL14_RX_DATA_DD,
        output SRB_IOL15_IODLY_OV,
        output SRB_IOL15_RX_DATA_DD,
        output SRB_IOL16_IODLY_OV,
        output SRB_IOL16_RX_DATA_DD,
        output SRB_IOL17_IODLY_OV,
        output SRB_IOL17_RX_DATA_DD,
        output SRB_IOL18_IODLY_OV,
        output SRB_IOL18_RX_DATA_DD,
        output SRB_IOL19_IODLY_OV,
        output SRB_IOL19_RX_DATA_DD,
        output SRB_IOL20_IODLY_OV,
        output SRB_IOL20_RX_DATA_DD,
        output SRB_IOL21_IODLY_OV,
        output SRB_IOL21_RX_DATA_DD,
        output SRB_IOL22_IODLY_OV,
        output SRB_IOL22_RX_DATA_DD,
        output SRB_IOL23_IODLY_OV,
        output SRB_IOL23_RX_DATA_DD,
        output SRB_IOL24_IODLY_OV,
        output SRB_IOL24_RX_DATA_DD,
        output SRB_IOL25_IODLY_OV,
        output SRB_IOL25_RX_DATA_DD,
        output SRB_IOL26_IODLY_OV,
        output SRB_IOL26_RX_DATA_DD,
        output SRB_IOL27_IODLY_OV,
        output SRB_IOL27_RX_DATA_DD,
        output SRB_IOL28_IODLY_OV,
        output SRB_IOL28_RX_DATA_DD,
        output SRB_IOL29_IODLY_OV,
        output SRB_IOL29_RX_DATA_DD,
        output SRB_IOL30_IODLY_OV,
        output SRB_IOL30_RX_DATA_DD,
        output SRB_IOL31_IODLY_OV,
        output SRB_IOL31_RX_DATA_DD,
        output SRB_IOL32_IODLY_OV,
        output SRB_IOL32_RX_DATA_DD,
        output SRB_IOL33_IODLY_OV,
        output SRB_IOL33_RX_DATA_DD,
        output SRB_IOL34_IODLY_OV,
        output SRB_IOL34_RX_DATA_DD,
        output SRB_IOL35_IODLY_OV,
        output SRB_IOL35_RX_DATA_DD,
        output SRB_IOL36_IODLY_OV,
        output SRB_IOL36_RX_DATA_DD,
        output SRB_IOL37_IODLY_OV,
        output SRB_IOL37_RX_DATA_DD,
        output SRB_IOL38_IODLY_OV,
        output SRB_IOL38_RX_DATA_DD,
        output SRB_IOL39_IODLY_OV,
        output SRB_IOL39_RX_DATA_DD,
        output SRB_IOL40_IODLY_OV,
        output SRB_IOL40_RX_DATA_DD,
        output SRB_IOL41_IODLY_OV,
        output SRB_IOL41_RX_DATA_DD,
        output SRB_IOL42_IODLY_OV,
        output SRB_IOL42_RX_DATA_DD,
        output SRB_IOL43_IODLY_OV,
        output SRB_IOL43_RX_DATA_DD,
        output SRB_IOL44_IODLY_OV,
        output SRB_IOL44_RX_DATA_DD,
        output SRB_IOL45_IODLY_OV,
        output SRB_IOL45_RX_DATA_DD,
        output SRB_IOL46_IODLY_OV,
        output SRB_IOL46_RX_DATA_DD,
        output SRB_IOL47_IODLY_OV,
        output SRB_IOL47_RX_DATA_DD,
        output SRB_IOL48_IODLY_OV,
        output SRB_IOL48_RX_DATA_DD,
        output SRB_IOL49_IODLY_OV,
        output SRB_IOL49_RX_DATA_DD,
        output SRB_IOL50_IODLY_OV,
        output SRB_IOL50_RX_DATA_DD,
        output SRB_IOL51_IODLY_OV,
        output SRB_IOL51_RX_DATA_DD,
        output SRB_IOL52_IODLY_OV,
        output SRB_IOL52_RX_DATA_DD,
        output SRB_IOL53_IODLY_OV,
        output SRB_IOL53_RX_DATA_DD,
        output SRB_IOL54_IODLY_OV,
        output SRB_IOL54_RX_DATA_DD,
        output SRB_IOL55_IODLY_OV,
        output SRB_IOL55_RX_DATA_DD,
        output SRB_IOL56_IODLY_OV,
        output SRB_IOL56_RX_DATA_DD,
        output SRB_IOL57_IODLY_OV,
        output SRB_IOL57_RX_DATA_DD,
        output SRB_IOL58_IODLY_OV,
        output SRB_IOL58_RX_DATA_DD,
        output SRB_IOL59_IODLY_OV,
        output SRB_IOL59_RX_DATA_DD,
        output IOL0_CLK_SYS,
        output IOL0_CE,
        output IOL0_LRS,
        output IOL0_MIPI_SW_DYN_I,
        output IOL1_CLK_SYS,
        output IOL1_CE,
        output IOL1_LRS,
        output IOL1_MIPI_SW_DYN_I,
        output IOL2_CLK_SYS,
        output IOL2_CE,
        output IOL2_LRS,
        output IOL2_MIPI_SW_DYN_I,
        output IOL3_CLK_SYS,
        output IOL3_CE,
        output IOL3_LRS,
        output IOL3_MIPI_SW_DYN_I,
        output IOL4_CLK_SYS,
        output IOL4_CE,
        output IOL4_LRS,
        output IOL4_MIPI_SW_DYN_I,
        output IOL5_CLK_SYS,
        output IOL5_CE,
        output IOL5_LRS,
        output IOL5_MIPI_SW_DYN_I,
        output IOL6_CLK_SYS,
        output IOL6_CE,
        output IOL6_LRS,
        output IOL6_MIPI_SW_DYN_I,
        output IOL7_CLK_SYS,
        output IOL7_CE,
        output IOL7_LRS,
        output IOL7_MIPI_SW_DYN_I,
        output IOL8_CLK_SYS,
        output IOL8_CE,
        output IOL8_LRS,
        output IOL8_MIPI_SW_DYN_I,
        output IOL9_CLK_SYS,
        output IOL9_CE,
        output IOL9_LRS,
        output IOL9_MIPI_SW_DYN_I,
        output IOL10_CLK_SYS,
        output IOL10_CE,
        output IOL10_LRS,
        output IOL10_MIPI_SW_DYN_I,
        output IOL11_CLK_SYS,
        output IOL11_CE,
        output IOL11_LRS,
        output IOL11_MIPI_SW_DYN_I,
        output IOL12_CLK_SYS,
        output IOL12_CE,
        output IOL12_LRS,
        output IOL12_MIPI_SW_DYN_I,
        output IOL13_CLK_SYS,
        output IOL13_CE,
        output IOL13_LRS,
        output IOL13_MIPI_SW_DYN_I,
        output IOL14_CLK_SYS,
        output IOL14_CE,
        output IOL14_LRS,
        output IOL14_MIPI_SW_DYN_I,
        output IOL15_CLK_SYS,
        output IOL15_CE,
        output IOL15_LRS,
        output IOL15_MIPI_SW_DYN_I,
        output IOL16_CLK_SYS,
        output IOL16_CE,
        output IOL16_LRS,
        output IOL16_MIPI_SW_DYN_I,
        output IOL17_CLK_SYS,
        output IOL17_CE,
        output IOL17_LRS,
        output IOL17_MIPI_SW_DYN_I,
        output IOL18_CLK_SYS,
        output IOL18_CE,
        output IOL18_LRS,
        output IOL18_MIPI_SW_DYN_I,
        output IOL19_CLK_SYS,
        output IOL19_CE,
        output IOL19_LRS,
        output IOL19_MIPI_SW_DYN_I,
        output IOL20_CLK_SYS,
        output IOL20_CE,
        output IOL20_LRS,
        output IOL20_MIPI_SW_DYN_I,
        output IOL21_CLK_SYS,
        output IOL21_CE,
        output IOL21_LRS,
        output IOL21_MIPI_SW_DYN_I,
        output IOL22_CLK_SYS,
        output IOL22_CE,
        output IOL22_LRS,
        output IOL22_MIPI_SW_DYN_I,
        output IOL23_CLK_SYS,
        output IOL23_CE,
        output IOL23_LRS,
        output IOL23_MIPI_SW_DYN_I,
        output IOL24_CLK_SYS,
        output IOL24_CE,
        output IOL24_LRS,
        output IOL24_MIPI_SW_DYN_I,
        output IOL25_CLK_SYS,
        output IOL25_CE,
        output IOL25_LRS,
        output IOL25_MIPI_SW_DYN_I,
        output IOL26_CLK_SYS,
        output IOL26_CE,
        output IOL26_LRS,
        output IOL26_MIPI_SW_DYN_I,
        output IOL27_CLK_SYS,
        output IOL27_CE,
        output IOL27_LRS,
        output IOL27_MIPI_SW_DYN_I,
        output IOL28_CLK_SYS,
        output IOL28_CE,
        output IOL28_LRS,
        output IOL28_MIPI_SW_DYN_I,
        output IOL29_CLK_SYS,
        output IOL29_CE,
        output IOL29_LRS,
        output IOL29_MIPI_SW_DYN_I,
        output IOL30_CLK_SYS,
        output IOL30_CE,
        output IOL30_LRS,
        output IOL30_MIPI_SW_DYN_I,
        output IOL31_CLK_SYS,
        output IOL31_CE,
        output IOL31_LRS,
        output IOL31_MIPI_SW_DYN_I,
        output IOL32_CLK_SYS,
        output IOL32_CE,
        output IOL32_LRS,
        output IOL32_MIPI_SW_DYN_I,
        output IOL33_CLK_SYS,
        output IOL33_CE,
        output IOL33_LRS,
        output IOL33_MIPI_SW_DYN_I,
        output IOL34_CLK_SYS,
        output IOL34_CE,
        output IOL34_LRS,
        output IOL34_MIPI_SW_DYN_I,
        output IOL35_CLK_SYS,
        output IOL35_CE,
        output IOL35_LRS,
        output IOL35_MIPI_SW_DYN_I,
        output IOL36_CLK_SYS,
        output IOL36_CE,
        output IOL36_LRS,
        output IOL36_MIPI_SW_DYN_I,
        output IOL37_CLK_SYS,
        output IOL37_CE,
        output IOL37_LRS,
        output IOL37_MIPI_SW_DYN_I,
        output IOL38_CLK_SYS,
        output IOL38_CE,
        output IOL38_LRS,
        output IOL38_MIPI_SW_DYN_I,
        output IOL39_CLK_SYS,
        output IOL39_CE,
        output IOL39_LRS,
        output IOL39_MIPI_SW_DYN_I,
        output IOL40_CLK_SYS,
        output IOL40_CE,
        output IOL40_LRS,
        output IOL40_MIPI_SW_DYN_I,
        output IOL41_CLK_SYS,
        output IOL41_CE,
        output IOL41_LRS,
        output IOL41_MIPI_SW_DYN_I,
        output IOL42_CLK_SYS,
        output IOL42_CE,
        output IOL42_LRS,
        output IOL42_MIPI_SW_DYN_I,
        output IOL43_CLK_SYS,
        output IOL43_CE,
        output IOL43_LRS,
        output IOL43_MIPI_SW_DYN_I,
        output IOL44_CLK_SYS,
        output IOL44_CE,
        output IOL44_LRS,
        output IOL44_MIPI_SW_DYN_I,
        output IOL45_CLK_SYS,
        output IOL45_CE,
        output IOL45_LRS,
        output IOL45_MIPI_SW_DYN_I,
        output IOL46_CLK_SYS,
        output IOL46_CE,
        output IOL46_LRS,
        output IOL46_MIPI_SW_DYN_I,
        output IOL47_CLK_SYS,
        output IOL47_CE,
        output IOL47_LRS,
        output IOL47_MIPI_SW_DYN_I,
        output IOL48_CLK_SYS,
        output IOL48_CE,
        output IOL48_LRS,
        output IOL48_MIPI_SW_DYN_I,
        output IOL49_CLK_SYS,
        output IOL49_CE,
        output IOL49_LRS,
        output IOL49_MIPI_SW_DYN_I,
        output IOL50_CLK_SYS,
        output IOL50_CE,
        output IOL50_LRS,
        output IOL50_MIPI_SW_DYN_I,
        output IOL51_CLK_SYS,
        output IOL51_CE,
        output IOL51_LRS,
        output IOL51_MIPI_SW_DYN_I,
        output IOL52_CLK_SYS,
        output IOL52_CE,
        output IOL52_LRS,
        output IOL52_MIPI_SW_DYN_I,
        output IOL53_CLK_SYS,
        output IOL53_CE,
        output IOL53_LRS,
        output IOL53_MIPI_SW_DYN_I,
        output IOL54_CLK_SYS,
        output IOL54_CE,
        output IOL54_LRS,
        output IOL54_MIPI_SW_DYN_I,
        output IOL55_CLK_SYS,
        output IOL55_CE,
        output IOL55_LRS,
        output IOL55_MIPI_SW_DYN_I,
        output IOL56_CLK_SYS,
        output IOL56_CE,
        output IOL56_LRS,
        output IOL56_MIPI_SW_DYN_I,
        output IOL57_CLK_SYS,
        output IOL57_CE,
        output IOL57_LRS,
        output IOL57_MIPI_SW_DYN_I,
        output IOL58_CLK_SYS,
        output IOL58_CE,
        output IOL58_LRS,
        output IOL58_MIPI_SW_DYN_I,
        output IOL59_CLK_SYS,
        output IOL59_CE,
        output IOL59_LRS,
        output IOL59_MIPI_SW_DYN_I
    );
};
//grid device end


/*******************************************************************************

  Device    [HMEMC]

  Author    []

  Abstract  []

  Revision History:

********************************************************************************/
//grid device structure netlist started

structure netlist of HMEMC
{
   

  
}; // end of structure netlist of HMEMC
//grid device structure netlist end


//grid device configure body started

configuration cfg of HMEMC
{

 // assign config body begin
    SC_TEST_PATTERN1         :=  CP_TEST_PATTERN1;
    SC_TEST_PATTERN2         :=  CP_TEST_PATTERN2;
    SC_TEST_PATTERN3         :=  CP_TEST_PATTERN3;
    SC_T200US                :=  CP_T200US;
    SC_MR0_DDR3              :=  CP_MR0_DDR3;
    SC_MR1_DDR3              :=  CP_MR1_DDR3;
    SC_MR2_DDR3              :=  CP_MR2_DDR3;
    SC_MR3_DDR3              :=  CP_MR3_DDR3;
    SC_MR_DDR2               :=  CP_MR_DDR2;
    SC_EMR1_DDR2             :=  CP_EMR1_DDR2;
    SC_EMR2_DDR2             :=  CP_EMR2_DDR2;
    SC_EMR3_DDR2             :=  CP_EMR3_DDR2;
    SC_MR_LPDDR              :=  CP_MR_LPDDR;
    SC_EMR_LPDDR             :=  CP_EMR_LPDDR;
    SC_TMRD                  :=  CP_TMRD;
    SC_TMOD                  :=  CP_TMOD;
    SC_TZQINIT               :=  CP_TZQINIT;
    SC_TXPR                  :=  CP_TXPR;
    SC_TRP                   :=  CP_TRP;
    SC_TRFC                  :=  CP_TRFC;
    SC_DQS_GATE_MODE         :=  CP_DQS_GATE_MODE;
    SC_WL_MAX_STEP           :=  CP_WL_MAX_STEP;
    SC_WL_MAX_CHECK          :=  CP_WL_MAX_CHECK;
    SC_WL_CTRL_L             :=  CP_WL_CTRL_L;
    SC_WL_CTRL_H             :=  CP_WL_CTRL_H;
    SC_INIT_READ_CLK_CTRL    :=  CP_INIT_READ_CLK_CTRL;
    SC_INIT_READ_CLK_CTRL_H  :=  CP_INIT_READ_CLK_CTRL_H;
    SC_INIT_SLIP_STEP        :=  CP_INIT_SLIP_STEP;
    SC_INIT_SLIP_STEP_H      :=  CP_INIT_SLIP_STEP_H;
    SC_RDEL_ADJ_MAX_RANG     :=  CP_RDEL_ADJ_MAX_RANG;
    SC_MIN_DQSI_WIN          :=  CP_MIN_DQSI_WIN;
    SC_INIT_SAMP_POSITION    :=  CP_INIT_SAMP_POSITION;
    SC_INIT_SAMP_POSITION_H  :=  CP_INIT_SAMP_POSITION_H;
    SC_T400NS                :=  CP_T400NS;
    SC_T_LPDDR               :=  CP_T_LPDDR;
    SC_REF_CNT               :=  CP_REF_CNT;
    SC_RDEL_RD_CNT           :=  CP_RDEL_RD_CNT;
    SC_TXS                   :=  CP_TXS;
    SC_SRAM_TEST1A  :=  CP_SRAM_TEST1A;
    SC_SRAM_TEST1B  :=  CP_SRAM_TEST1B;
    SC_CORE_CLK_SEL  :=  CP_CORE_CLK_SEL;
    SC_INIT_WRLVL_STEP_L := CP_INIT_WRLVL_STEP_L;
    SC_INIT_WRLVL_STEP_H := CP_INIT_WRLVL_STEP_H;
// assign config body end

//initial config body0 begin
    if(CP_DDRC_EN == "ENABLE")
    {
        SC_DDRC_EN  :=  1'b1;
    }
    else if(CP_DDRC_EN == "DISABLE")
    {
        SC_DDRC_EN  :=  1'b0;
    }
    else
    {
        SC_DDRC_EN  :=  1'bx;
        error ("illegal setting for CP_DDRC_EN");
    }

//initial config body0 end


//initial config body1 begin
    if(CP_WL_EN== "TRUE")
    {
        SC_WL_EN := 1'b1;
    }
    else if(CP_WL_EN== "FALSE")
    {
        SC_WL_EN := 1'b0;
    }
    else
    {
        SC_WL_EN := 1'bx;
        error("Setting Error : The CP_WL_EN is set to %s. Legal values is FALSE,TRUE",CP_WL_EN);
    }

//initial config body1 end


//initial config body2 begin
    if(CP_DQGT_DEBUG==1'b0)
    {
        SC_DQGT_DEBUG := 1'b0;
    }
    else if(CP_DQGT_DEBUG==1'b1)
    {
        SC_DQGT_DEBUG := 1'b1;
    }
    else
    {
        SC_DQGT_DEBUG := 1'bx;
        error("Setting Error : The CP_DQGT_DEBUG is set to %s. Legal values is 0,1",CP_DQGT_DEBUG);
    }

//initial config body2 end


//initial config body3 begin
    if(CP_WRITE_DEBUG==1'b0)
    {
        SC_WRITE_DEBUG := 1'b0;
    }
    else if(CP_WRITE_DEBUG==1'b1)
    {
        SC_WRITE_DEBUG := 1'b1;
    }
    else
    {
        SC_WRITE_DEBUG := 1'bx;
        error("Setting Error : The CP_WRITE_DEBUG is set to %s. Legal values is 0,1",CP_WRITE_DEBUG);
    }

//initial config body3 end


//initial config body4 begin
    if(CP_DDR_TYPE=="DDR3")
    {
        SC_DDR_TYPE := 2'b00;
    }
    else if(CP_DDR_TYPE=="DDR2")
    {
        SC_DDR_TYPE := 2'b01;
    }
    else if(CP_DDR_TYPE== "LPDDR")
    {
        SC_DDR_TYPE := 2'b10;
    }
    else
    {
        SC_DDR_TYPE := 2'bxx;
        error("Setting Error : The CP_DDR_TYPE is set to %s. Legal values is DDR3,DDR2,LPDDR",CP_DDR_TYPE);
    }

//initial config body4 end


//initial config body5 begin
    if(CP_DATA_WIDTH=="16BIT")
    {
        SC_DATA_WIDTH := 1'b1;
    }
    else if(CP_DATA_WIDTH=="8BIT")
    {
        SC_DATA_WIDTH := 1'b0;
    }
    else
    {
        SC_DATA_WIDTH := 1'bx;
        error("Setting Error : The CP_DATA_WIDTH is set to %s. Legal values is 16BIT,8BIT",CP_DATA_WIDTH);
    }

//initial config body5 end


//initial config body6 begin
    if(CP_WRDATA_PATH_ADJ=="TRUE")
    {
        SC_WRDATA_PATH_ADJ := 1'b1;
    }
    else if(CP_WRDATA_PATH_ADJ=="FALSE")
    {
        SC_WRDATA_PATH_ADJ := 1'b0;
    }
    else
    {
        SC_WRDATA_PATH_ADJ := 1'bx;
        error("Setting Error : The CP_WRDATA_PATH_ADJ is set to %s. Legal values is FALSE,TRUE",CP_WRDATA_PATH_ADJ);
    }

//initial config body6 end


//initial config body7 begin
    if(CP_CTRL_PATH_ADJ=="TRUE")
    {
        SC_CTRL_PATH_ADJ  := 1'b1;
    }
    else if(CP_CTRL_PATH_ADJ=="FALSE")
    {
        SC_CTRL_PATH_ADJ  := 1'b0;
    }
    else
    {
        SC_CTRL_PATH_ADJ  := 1'bx;
        error("Setting Error : The CP_CTRL_PATH_AD is set to %s. Legal values is FALSE,TRUE",CP_CTRL_PATH_ADJ);
    }

//initial config body7 end


//initial config body8 begin
    if(CP_MAN_WRLVL_DQS_L=="TRUE")
    {
        SC_MAN_WRLVL_DQS_L := 1'b1;
    }
    else if(CP_MAN_WRLVL_DQS_L=="FALSE")
    {
        SC_MAN_WRLVL_DQS_L := 1'b0;
    }
    else
    {
        SC_MAN_WRLVL_DQS_L := 1'bx;
        error("Setting Error : The CP_MAN_WRLVL_DQS_L is set to %s. Legal values is FALSE,TRUE",CP_MAN_WRLVL_DQS_L);
    }

//initial config body8 end


//initial config body9 begin
    if(CP_MAN_WRLVL_DQS_H=="TRUE")
    {
        SC_MAN_WRLVL_DQS_H  := 1'b1;
    }
    else if(CP_MAN_WRLVL_DQS_H=="FALSE")
    {
        SC_MAN_WRLVL_DQS_H  := 1'b0;
    }
    else
    {
        SC_MAN_WRLVL_DQS_H  := 1'bx;
        error("Setting Error : The CP_MAN_WRLVL_DQS_H is set to %s. Legal values is FALSE,TRUE", CP_MAN_WRLVL_DQS_H);
    }

//initial config body9 end


//initial config body10 begin
    if(CP_FORCE_READ_CLK_CTRL_L=="TRUE")
    {
        SC_FORCE_READ_CLK_CTRL_L := 1'b1;
    }
    else if(CP_FORCE_READ_CLK_CTRL_L=="FALSE")
    {
        SC_FORCE_READ_CLK_CTRL_L := 1'b0;
    }
    else
    {
        SC_FORCE_READ_CLK_CTRL_L := 1'bx;
        error("Setting Error : The CP_FORCE_READ_CLK_CTRL_L is set to %s. Legal values is FALSE,TRUE",CP_FORCE_READ_CLK_CTRL_L);
    }

//initial config body10 end


//initial config body11 begin
    if(CP_FORCE_READ_CLK_CTRL_H=="TRUE")
    {
        SC_FORCE_READ_CLK_CTRL_H := 1'b1;
    }
    else if(CP_FORCE_READ_CLK_CTRL_H=="FALSE")
    {
        SC_FORCE_READ_CLK_CTRL_H := 1'b0;
    }
    else
    {
        SC_FORCE_READ_CLK_CTRL_H := 1'bx;
        error("Setting Error : The CP_FORCE_READ_CLK_CTRL_H is set to %s. Legal values is FALSE,TRUE",CP_FORCE_READ_CLK_CTRL_H);
    }

//initial config body11 end


//initial config body12 begin
    if(CP_FORCE_SAMP_POSITION_L=="TRUE")
    {
        SC_FORCE_SAMP_POSITION_L := 1'b1;
    }
    else if(CP_FORCE_SAMP_POSITION_L=="FALSE")
    {
        SC_FORCE_SAMP_POSITION_L := 1'b0;
    }
    else
    {
        SC_FORCE_SAMP_POSITION_L := 1'bx;
        error("Setting Error : The CP_FORCE_SAMP_POSITION_L is set to %s. Legal values is FALSE,TRUE",CP_FORCE_SAMP_POSITION_L);
    }

//initial config body12 end


//initial config body13 begin
    if(CP_FORCE_SAMP_POSITION_H=="TRUE")
    {
        SC_FORCE_SAMP_POSITION_H := 1'b1;
    }
    else if(CP_FORCE_SAMP_POSITION_H=="FALSE")
    {
        SC_FORCE_SAMP_POSITION_H := 1'b0;
    }
    else
    {
        SC_FORCE_SAMP_POSITION_H := 1'bx;
        error("Setting Error : The CP_FORCE_SAMP_POSITION_H is set to %s. Legal values is FALSE,TRUE",CP_FORCE_SAMP_POSITION_H);
    }

//initial config body13 end


//initial config body14 begin
    if(CP_STOP_WITH_ERROR=="TRUE")
    {
        SC_STOP_WITH_ERROR := 1'b1;
    }
    else if(CP_STOP_WITH_ERROR=="FALSE")
    {
        SC_STOP_WITH_ERROR := 1'b0;
    }
    else
    {
        SC_STOP_WITH_ERROR := 1'bx;
        error("Setting Error : The CP_STOP_WITH_ERROR is set to %s. Legal values is FALSE,TRUE",CP_STOP_WITH_ERROR);
    }

//initial config body14 end


//initial config body15 begin
    if(CP_APB_VLD=="TRUE")
    {
        SC_APB_VLD := 1'b1;
    }
    else if(CP_APB_VLD=="FALSE")
    {
        SC_APB_VLD := 1'b0;
    }
    else
    {
        SC_APB_VLD := 1'bx;
        error("Setting Error : The CP_APB_VLD is set to %s. Legal values is FALSE,TRUE",CP_APB_VLD);
    }

//initial config body15 end


//initial config body16 begin
    if(CP_TRAIN_RST_TYPE=="TRUE")
    {
        SC_TRAIN_RST_TYPE := 1'b1;
    }
    else if(CP_TRAIN_RST_TYPE=="FALSE")
    {
        SC_TRAIN_RST_TYPE := 1'b0;
    }
    else
    {
        SC_TRAIN_RST_TYPE := 1'bx;
        error("Setting Error : The CP_TRAIN_RST_TYPE is set to %s. Legal values is FALSE,TRUE",CP_TRAIN_RST_TYPE);
    }

//initial config body16 end


//initial config body17 begin
    if(CP_WL_SETTING==1'b0)
    {
        SC_WL_SETTING := 1'b0;
    }
    else if(CP_WL_SETTING==1'b1)
    {
        SC_WL_SETTING := 1'b1;
    }
    else
    {
        SC_WL_SETTING := 1'bx;
        error("Setting Error : The CP_WL_SETTING is set to %s. Legal values is 0,1",CP_WL_SETTING);
    }

//initial config body17 end


//initial config body18 begin
    if(CP_WCLK_DEL_SEL==1'b0)
    {
        SC_WCLK_DEL_SEL := 1'b0;
    }
    else if(CP_WCLK_DEL_SEL==1'b1)
    {
        SC_WCLK_DEL_SEL := 1'b1;
    }
    else
    {
        SC_WCLK_DEL_SEL := 1'bx;
        error("Setting Error : The CP_WCLK_DEL_SEL is set to %s. Legal values is 0,1",CP_WCLK_DEL_SEL);
    }

//initial config body18 end

};

//grid device configure body end

timing hmemc_tnl of HMEMC
{
     wire nt_DFI_ADDRESS[31:0];
     wire nt_DFI_BANK[5:0];
     wire nt_DFI_CAS_N[1:0];
     wire nt_DFI_RAS_N[1:0];
     wire nt_DFI_WE_N[1:0];
     wire nt_DFI_CKE[1:0];
     wire nt_DFI_CS[1:0];
     wire nt_DFI_ODT[1:0];
     wire nt_DFI_RESET_N[1:0];
     wire nt_DFI_WRDATA[63:0];
     wire nt_DFI_WRDATA_MASK[7:0];
     wire nt_DFI_WRDATA_EN[3:0];
     wire nt_DFI_RDDATA_EN[3:0];
     wire nt_DFI_CTRLUPD_REQ;
     wire nt_DFI_DRAM_CLK_DISABLE;
     wire nt_DFI_INIT_START;
     wire nt_DFI_FREQUENCY[4:0];
     wire nt_DFI_PHYUPD_ACK;
     wire nt_DFI_LP_REQ;
     wire nt_DFI_LP_WAKEUP[3:0];
     wire nt_DFI_RDDATA[63:0];
     wire nt_DFI_RDDATA_VALID[3:0];
     wire nt_DFI_CTRLUPD_ACK;
     wire nt_DFI_INIT_COMPLETE;
     wire nt_DFI_PHYUPD_REQ;
     wire nt_DFI_PHYUPD_TYPE[1:0];
     wire nt_DFI_LP_ACK;

    if (CP_DDRC_EN == "ENABLE")
    {
        operator V_DDRC V_DDRC
            port map
            (
                SRB_CORE_CLK         =>    SRB_IOL33_CLK_SYS             ,
                CORE_DDRC_CORE_CLK   =>    CLK_PLL              ,
                AWID_0[0]            =>    SRB_IOL59_TX_DATA[7]          ,
                AWID_0[1]            =>    SRB_IOL59_TX_DATA[6]          ,
                AWID_0[2]            =>    SRB_IOL59_TX_DATA[4]          ,
                AWID_0[3]            =>    SRB_IOL59_TX_DATA[5]          ,
                AWID_0[4]            =>    SRB_IOL59_TX_DATA[2]          ,
                AWID_0[5]            =>    SRB_IOL59_TX_DATA[3]          ,
                AWID_0[6]            =>    SRB_IOL59_TX_DATA[1]          ,
                AWID_0[7]            =>    SRB_IOL59_TX_DATA[0]          ,
                AWADDR_0[0]          =>    SRB_IOL59_MIPI_SW_DYN_I       ,
                AWADDR_0[1]          =>    SRB_IOL59_IODLY_CTRL[1]       ,
                AWADDR_0[2]          =>    SRB_IOL59_TS_CTRL[0]          ,
                AWADDR_0[3]          =>    SRB_IOL59_CE                  ,
                AWADDR_0[4]          =>    SRB_IOL59_TS_CTRL[1]          ,
                AWADDR_0[5]          =>    SRB_IOL59_TS_CTRL[2]          ,
                AWADDR_0[6]          =>    SRB_IOL59_IODLY_CTRL[0]       ,
                AWADDR_0[7]          =>    SRB_IOL59_TS_CTRL[3]          ,
                AWADDR_0[8]          =>    SRB_IOL59_LRS                 ,
                AWADDR_0[9]          =>    SRB_IOL59_CLK_SYS             ,
                AWADDR_0[10]         =>    SRB_IOL59_IODLY_CTRL[2]       ,
                AWADDR_0[11]         =>    SRB_IOL58_TX_DATA[7]          ,
                AWADDR_0[12]         =>    SRB_IOL58_TX_DATA[6]          ,
                AWADDR_0[13]         =>    SRB_IOL58_TX_DATA[4]          ,
                AWADDR_0[14]         =>    SRB_IOL58_TX_DATA[5]          ,
                AWADDR_0[15]         =>    SRB_IOL58_TX_DATA[2]          ,
                AWADDR_0[16]         =>    SRB_IOL58_TX_DATA[3]          ,
                AWADDR_0[17]         =>    SRB_IOL58_TX_DATA[1]          ,
                AWADDR_0[18]         =>    SRB_IOL58_TX_DATA[0]          ,
                AWADDR_0[19]         =>    SRB_IOL58_MIPI_SW_DYN_I       ,
                AWADDR_0[20]         =>    SRB_IOL58_IODLY_CTRL[1]       ,
                AWADDR_0[21]         =>    SRB_IOL58_TS_CTRL[0]          ,
                AWADDR_0[22]         =>    SRB_IOL58_CE                  ,
                AWADDR_0[23]         =>    SRB_IOL58_TS_CTRL[1]          ,
                AWADDR_0[24]         =>    SRB_IOL58_TS_CTRL[2]          ,
                AWADDR_0[25]         =>    SRB_IOL58_IODLY_CTRL[0]       ,
                AWADDR_0[26]         =>    SRB_IOL58_TS_CTRL[3]          ,
                AWADDR_0[27]         =>    SRB_IOL58_LRS                 ,
                AWADDR_0[28]         =>    SRB_IOL58_CLK_SYS             ,
                AWADDR_0[29]         =>    SRB_IOL58_IODLY_CTRL[2]       ,
                AWADDR_0[30]         =>    SRB_IOL57_TX_DATA[7]          ,
                AWADDR_0[31]         =>    SRB_IOL57_TX_DATA[6]          ,
                AWLEN_0[0]           =>    SRB_IOL57_TX_DATA[4]          ,
                AWLEN_0[1]           =>    SRB_IOL57_TX_DATA[5]          ,
                AWLEN_0[2]           =>    SRB_IOL57_TX_DATA[2]          ,
                AWLEN_0[3]           =>    SRB_IOL57_TX_DATA[3]          ,
                AWLEN_0[4]           =>    SRB_IOL57_TX_DATA[1]          ,
                AWLEN_0[5]           =>    SRB_IOL57_TX_DATA[0]          ,
                AWLEN_0[6]           =>    SRB_IOL57_MIPI_SW_DYN_I       ,
                AWLEN_0[7]           =>    SRB_IOL57_IODLY_CTRL[1]       ,
                AWSIZE_0[0]          =>    SRB_IOL57_TS_CTRL[0]          ,
                AWSIZE_0[1]          =>    SRB_IOL57_CE                  ,
                AWSIZE_0[2]          =>    SRB_IOL57_TS_CTRL[1]          ,
                AWBURST_0[0]         =>    SRB_IOL57_TS_CTRL[2]          ,
                AWBURST_0[1]         =>    SRB_IOL57_IODLY_CTRL[0]       ,
                AWLOCK_0             =>    SRB_IOL57_TS_CTRL[3]          ,
                AWVALID_0            =>    SRB_IOL57_LRS                 ,
                AWQOS_0[0]           =>    SRB_IOL57_CLK_SYS             ,
                AWQOS_0[1]           =>    SRB_IOL57_IODLY_CTRL[2]       ,
                AWQOS_0[2]           =>    SRB_IOL56_TX_DATA[7]          ,
                AWQOS_0[3]           =>    SRB_IOL56_TX_DATA[6]          ,
                AWURGENT_0           =>    SRB_IOL56_TX_DATA[4]          ,
                AWPOISON_0           =>    SRB_IOL56_TX_DATA[5]          ,
                WDATA_0[0]           =>    SRB_IOL56_TX_DATA[2]          ,
                WDATA_0[1]           =>    SRB_IOL56_TX_DATA[3]          ,
                WDATA_0[2]           =>    SRB_IOL56_TX_DATA[1]          ,
                WDATA_0[3]           =>    SRB_IOL56_TX_DATA[0]          ,
                WDATA_0[4]           =>    SRB_IOL56_MIPI_SW_DYN_I       ,
                WDATA_0[5]           =>    SRB_IOL56_IODLY_CTRL[1]       ,
                WDATA_0[6]           =>    SRB_IOL56_TS_CTRL[0]          ,
                WDATA_0[7]           =>    SRB_IOL56_CE                  ,
                WDATA_0[8]           =>    SRB_IOL56_TS_CTRL[1]          ,
                WDATA_0[9]           =>    SRB_IOL56_TS_CTRL[2]          ,
                WDATA_0[10]          =>    SRB_IOL56_IODLY_CTRL[0]       ,
                WDATA_0[11]          =>    SRB_IOL56_TS_CTRL[3]          ,
                WDATA_0[12]          =>    SRB_IOL56_LRS                 ,
                WDATA_0[13]          =>    SRB_IOL56_CLK_SYS             ,
                WDATA_0[14]          =>    SRB_IOL56_IODLY_CTRL[2]       ,
                WDATA_0[15]          =>    SRB_IOL55_TX_DATA[7]          ,
                WDATA_0[16]          =>    SRB_IOL55_TX_DATA[6]          ,
                WDATA_0[17]          =>    SRB_IOL55_TX_DATA[4]          ,
                WDATA_0[18]          =>    SRB_IOL55_TX_DATA[5]          ,
                WDATA_0[19]          =>    SRB_IOL55_TX_DATA[2]          ,
                WDATA_0[20]          =>    SRB_IOL55_TX_DATA[3]          ,
                WDATA_0[21]          =>    SRB_IOL55_TX_DATA[1]          ,
                WDATA_0[22]          =>    SRB_IOL55_TX_DATA[0]          ,
                WDATA_0[23]          =>    SRB_IOL55_MIPI_SW_DYN_I       ,
                WDATA_0[24]          =>    SRB_IOL55_IODLY_CTRL[1]       ,
                WDATA_0[25]          =>    SRB_IOL55_TS_CTRL[0]          ,
                WDATA_0[26]          =>    SRB_IOL55_CE                  ,
                WDATA_0[27]          =>    SRB_IOL55_TS_CTRL[1]          ,
                WDATA_0[28]          =>    SRB_IOL55_TS_CTRL[2]          ,
                WDATA_0[29]          =>    SRB_IOL55_IODLY_CTRL[0]       ,
                WDATA_0[30]          =>    SRB_IOL55_TS_CTRL[3]          ,
                WDATA_0[31]          =>    SRB_IOL55_LRS                 ,
                WDATA_0[32]          =>    SRB_IOL55_CLK_SYS             ,
                WDATA_0[33]          =>    SRB_IOL55_IODLY_CTRL[2]       ,
                WDATA_0[34]          =>    SRB_IOL54_TX_DATA[7]          ,
                WDATA_0[35]          =>    SRB_IOL54_TX_DATA[6]          ,
                WDATA_0[36]          =>    SRB_IOL54_TX_DATA[4]          ,
                WDATA_0[37]          =>    SRB_IOL54_TX_DATA[5]          ,
                WDATA_0[38]          =>    SRB_IOL54_TX_DATA[2]          ,
                WDATA_0[39]          =>    SRB_IOL54_TX_DATA[3]          ,
                WDATA_0[40]          =>    SRB_IOL54_TX_DATA[1]          ,
                WDATA_0[41]          =>    SRB_IOL54_TX_DATA[0]          ,
                WDATA_0[42]          =>    SRB_IOL54_MIPI_SW_DYN_I       ,
                WDATA_0[43]          =>    SRB_IOL54_IODLY_CTRL[1]       ,
                WDATA_0[44]          =>    SRB_IOL54_TS_CTRL[0]          ,
                WDATA_0[45]          =>    SRB_IOL54_CE                  ,
                WDATA_0[46]          =>    SRB_IOL54_TS_CTRL[1]          ,
                WDATA_0[47]          =>    SRB_IOL54_TS_CTRL[2]          ,
                WDATA_0[48]          =>    SRB_IOL54_IODLY_CTRL[0]       ,
                WDATA_0[49]          =>    SRB_IOL54_TS_CTRL[3]          ,
                WDATA_0[50]          =>    SRB_IOL54_LRS                 ,
                WDATA_0[51]          =>    SRB_IOL54_CLK_SYS             ,
                WDATA_0[52]          =>    SRB_IOL54_IODLY_CTRL[2]       ,
                WDATA_0[53]          =>    SRB_IOL53_TX_DATA[7]          ,
                WDATA_0[54]          =>    SRB_IOL53_TX_DATA[6]          ,
                WDATA_0[55]          =>    SRB_IOL53_TX_DATA[4]          ,
                WDATA_0[56]          =>    SRB_IOL53_TX_DATA[5]          ,
                WDATA_0[57]          =>    SRB_IOL53_TX_DATA[2]          ,
                WDATA_0[58]          =>    SRB_IOL53_TX_DATA[3]          ,
                WDATA_0[59]          =>    SRB_IOL53_TX_DATA[1]          ,
                WDATA_0[60]          =>    SRB_IOL53_TX_DATA[0]          ,
                WDATA_0[61]          =>    SRB_IOL53_MIPI_SW_DYN_I       ,
                WDATA_0[62]          =>    SRB_IOL53_IODLY_CTRL[1]       ,
                WDATA_0[63]          =>    SRB_IOL53_TS_CTRL[0]          ,
                WDATA_0[64]          =>    SRB_IOL53_CE                  ,
                WDATA_0[65]          =>    SRB_IOL53_TS_CTRL[1]          ,
                WDATA_0[66]          =>    SRB_IOL53_TS_CTRL[2]          ,
                WDATA_0[67]          =>    SRB_IOL53_IODLY_CTRL[0]       ,
                WDATA_0[68]          =>    SRB_IOL53_TS_CTRL[3]          ,
                WDATA_0[69]          =>    SRB_IOL53_LRS                 ,
                WDATA_0[70]          =>    SRB_IOL53_CLK_SYS             ,
                WDATA_0[71]          =>    SRB_IOL53_IODLY_CTRL[2]       ,
                WDATA_0[72]          =>    SRB_IOL52_TX_DATA[7]          ,
                WDATA_0[73]          =>    SRB_IOL52_TX_DATA[6]          ,
                WDATA_0[74]          =>    SRB_IOL52_TX_DATA[4]          ,
                WDATA_0[75]          =>    SRB_IOL52_TX_DATA[5]          ,
                WDATA_0[76]          =>    SRB_IOL52_TX_DATA[2]          ,
                WDATA_0[77]          =>    SRB_IOL52_TX_DATA[3]          ,
                WDATA_0[78]          =>    SRB_IOL52_TX_DATA[1]          ,
                WDATA_0[79]          =>    SRB_IOL52_TX_DATA[0]          ,
                WDATA_0[80]          =>    SRB_IOL52_MIPI_SW_DYN_I       ,
                WDATA_0[81]          =>    SRB_IOL52_IODLY_CTRL[1]       ,
                WDATA_0[82]          =>    SRB_IOL52_TS_CTRL[0]          ,
                WDATA_0[83]          =>    SRB_IOL52_CE                  ,
                WDATA_0[84]          =>    SRB_IOL52_TS_CTRL[1]          ,
                WDATA_0[85]          =>    SRB_IOL52_TS_CTRL[2]          ,
                WDATA_0[86]          =>    SRB_IOL52_IODLY_CTRL[0]       ,
                WDATA_0[87]          =>    SRB_IOL52_TS_CTRL[3]          ,
                ARESET_0             =>    SRB_IOL52_LRS                 ,
                ACLK_0               =>    SRB_IOL52_CLK_SYS             ,
                WDATA_0[88]          =>    SRB_IOL52_IODLY_CTRL[2]       ,
                WDATA_0[89]          =>    SRB_IOL51_TX_DATA[7]          ,
                WDATA_0[90]          =>    SRB_IOL51_TX_DATA[6]          ,
                WDATA_0[91]          =>    SRB_IOL51_TX_DATA[4]          ,
                WDATA_0[92]          =>    SRB_IOL51_TX_DATA[5]          ,
                WDATA_0[93]          =>    SRB_IOL51_TX_DATA[2]          ,
                WDATA_0[94]          =>    SRB_IOL51_TX_DATA[3]          ,
                WDATA_0[95]          =>    SRB_IOL51_TX_DATA[1]          ,
                WDATA_0[96]          =>    SRB_IOL51_TX_DATA[0]          ,
                WDATA_0[97]          =>    SRB_IOL51_MIPI_SW_DYN_I       ,
                WDATA_0[98]          =>    SRB_IOL51_IODLY_CTRL[1]       ,
                WDATA_0[99]          =>    SRB_IOL51_TS_CTRL[0]          ,
                WDATA_0[100]         =>    SRB_IOL51_CE                  ,
                WDATA_0[101]         =>    SRB_IOL51_TS_CTRL[1]          ,
                WDATA_0[102]         =>    SRB_IOL51_TS_CTRL[2]          ,
                WDATA_0[103]         =>    SRB_IOL51_IODLY_CTRL[0]       ,
                WDATA_0[104]         =>    SRB_IOL51_TS_CTRL[3]          ,
                WDATA_0[105]         =>    SRB_IOL51_LRS                 ,
                WDATA_0[106]         =>    SRB_IOL51_CLK_SYS             ,
                WDATA_0[107]         =>    SRB_IOL51_IODLY_CTRL[2]       ,
                WDATA_0[108]         =>    SRB_IOL50_TX_DATA[7]          ,
                WDATA_0[109]         =>    SRB_IOL50_TX_DATA[6]          ,
                WDATA_0[110]         =>    SRB_IOL50_TX_DATA[4]          ,
                WDATA_0[111]         =>    SRB_IOL50_TX_DATA[5]          ,
                WDATA_0[112]         =>    SRB_IOL50_TX_DATA[2]          ,
                WDATA_0[113]         =>    SRB_IOL50_TX_DATA[3]          ,
                WDATA_0[114]         =>    SRB_IOL50_TX_DATA[1]          ,
                WDATA_0[115]         =>    SRB_IOL50_TX_DATA[0]          ,
                WDATA_0[116]         =>    SRB_IOL50_MIPI_SW_DYN_I       ,
                WDATA_0[117]         =>    SRB_IOL50_IODLY_CTRL[1]       ,
                WDATA_0[118]         =>    SRB_IOL50_TS_CTRL[0]          ,
                WDATA_0[119]         =>    SRB_IOL50_CE                  ,
                WDATA_0[120]         =>    SRB_IOL50_TS_CTRL[1]          ,
                WDATA_0[121]         =>    SRB_IOL50_TS_CTRL[2]          ,
                WDATA_0[122]         =>    SRB_IOL50_IODLY_CTRL[0]       ,
                WDATA_0[123]         =>    SRB_IOL50_TS_CTRL[3]          ,
                WDATA_0[124]         =>    SRB_IOL50_LRS                 ,
                WDATA_0[125]         =>    SRB_IOL50_CLK_SYS             ,
                WDATA_0[126]         =>    SRB_IOL50_IODLY_CTRL[2]       ,
                WDATA_0[127]         =>    SRB_IOL49_TX_DATA[7]          ,
                WSTRB_0[0]           =>    SRB_IOL49_TX_DATA[6]          ,
                WSTRB_0[1]           =>    SRB_IOL49_TX_DATA[4]          ,
                WSTRB_0[2]           =>    SRB_IOL49_TX_DATA[5]          ,
                WSTRB_0[3]           =>    SRB_IOL49_TX_DATA[2]          ,
                WSTRB_0[4]           =>    SRB_IOL49_TX_DATA[3]          ,
                WSTRB_0[5]           =>    SRB_IOL49_TX_DATA[1]          ,
                WSTRB_0[6]           =>    SRB_IOL49_TX_DATA[0]          ,
                WSTRB_0[7]           =>    SRB_IOL49_MIPI_SW_DYN_I       ,
                WSTRB_0[8]           =>    SRB_IOL49_IODLY_CTRL[1]       ,
                WSTRB_0[9]           =>    SRB_IOL49_TS_CTRL[0]          ,
                WSTRB_0[10]          =>    SRB_IOL49_CE                  ,
                WSTRB_0[11]          =>    SRB_IOL49_TS_CTRL[1]          ,
                WSTRB_0[12]          =>    SRB_IOL49_TS_CTRL[2]          ,
                WSTRB_0[13]          =>    SRB_IOL49_IODLY_CTRL[0]       ,
                WSTRB_0[14]          =>    SRB_IOL49_TS_CTRL[3]          ,
                WSTRB_0[15]          =>    SRB_IOL49_LRS                 ,
                WLAST_0              =>    SRB_IOL49_CLK_SYS             ,
                WVALID_0             =>    SRB_IOL49_IODLY_CTRL[2]       ,
                BREADY_0             =>    SRB_IOL48_TX_DATA[7]          ,
                ARID_0[0]            =>    SRB_IOL48_TX_DATA[6]          ,
                ARID_0[1]            =>    SRB_IOL48_TX_DATA[4]          ,
                ARID_0[2]            =>    SRB_IOL48_TX_DATA[5]          ,
                ARID_0[3]            =>    SRB_IOL48_TX_DATA[2]          ,
                ARID_0[4]            =>    SRB_IOL48_TX_DATA[3]          ,
                ARID_0[5]            =>    SRB_IOL48_TX_DATA[1]          ,
                ARID_0[6]            =>    SRB_IOL48_TX_DATA[0]          ,
                ARID_0[7]            =>    SRB_IOL48_MIPI_SW_DYN_I       ,
                ARADDR_0[0]          =>    SRB_IOL48_IODLY_CTRL[1]       ,
                ARADDR_0[1]          =>    SRB_IOL48_TS_CTRL[0]          ,
                ARADDR_0[2]          =>    SRB_IOL48_CE                  ,
                ARADDR_0[3]          =>    SRB_IOL48_TS_CTRL[1]          ,
                ARADDR_0[4]          =>    SRB_IOL48_TS_CTRL[2]          ,
                ARADDR_0[5]          =>    SRB_IOL48_IODLY_CTRL[0]       ,
                ARADDR_0[6]          =>    SRB_IOL48_TS_CTRL[3]          ,
                ARADDR_0[7]          =>    SRB_IOL48_LRS                 ,
                ARADDR_0[8]          =>    SRB_IOL48_CLK_SYS             ,
                ARADDR_0[9]          =>    SRB_IOL48_IODLY_CTRL[2]       ,
                ARADDR_0[10]         =>    SRB_IOL47_TX_DATA[7]          ,
                ARADDR_0[11]         =>    SRB_IOL47_TX_DATA[6]          ,
                ARADDR_0[12]         =>    SRB_IOL47_TX_DATA[4]          ,
                ARADDR_0[13]         =>    SRB_IOL47_TX_DATA[5]          ,
                ARADDR_0[14]         =>    SRB_IOL47_TX_DATA[2]          ,
                ARADDR_0[15]         =>    SRB_IOL47_TX_DATA[3]          ,
                ARADDR_0[16]         =>    SRB_IOL47_TX_DATA[1]          ,
                ARADDR_0[17]         =>    SRB_IOL47_TX_DATA[0]          ,
                ARADDR_0[18]         =>    SRB_IOL47_MIPI_SW_DYN_I       ,
                ARADDR_0[19]         =>    SRB_IOL47_IODLY_CTRL[1]       ,
                ARADDR_0[20]         =>    SRB_IOL47_TS_CTRL[0]          ,
                ARADDR_0[21]         =>    SRB_IOL47_CE                  ,
                ARADDR_0[22]         =>    SRB_IOL47_TS_CTRL[1]          ,
                ARADDR_0[23]         =>    SRB_IOL47_TS_CTRL[2]          ,
                ARADDR_0[24]         =>    SRB_IOL47_IODLY_CTRL[0]       ,
                ARADDR_0[25]         =>    SRB_IOL47_TS_CTRL[3]          ,
                ARADDR_0[26]         =>    SRB_IOL47_LRS                 ,
                ARADDR_0[27]         =>    SRB_IOL47_CLK_SYS             ,
                ARADDR_0[28]         =>    SRB_IOL47_IODLY_CTRL[2]       ,
                ARADDR_0[29]         =>    SRB_IOL46_TX_DATA[7]          ,
                ARADDR_0[30]         =>    SRB_IOL46_TX_DATA[6]          ,
                ARADDR_0[31]         =>    SRB_IOL46_TX_DATA[4]          ,
                ARLEN_0[0]           =>    SRB_IOL46_TX_DATA[5]          ,
                ARLEN_0[1]           =>    SRB_IOL46_TX_DATA[2]          ,
                ARLEN_0[2]           =>    SRB_IOL46_TX_DATA[3]          ,
                ARLEN_0[3]           =>    SRB_IOL46_TX_DATA[1]          ,
                ARLEN_0[4]           =>    SRB_IOL46_TX_DATA[0]          ,
                ARLEN_0[5]           =>    SRB_IOL46_MIPI_SW_DYN_I       ,
                ARLEN_0[6]           =>    SRB_IOL46_IODLY_CTRL[1]       ,
                ARLEN_0[7]           =>    SRB_IOL46_TS_CTRL[0]          ,
                ARSIZE_0[0]          =>    SRB_IOL46_CE                  ,
                ARSIZE_0[1]          =>    SRB_IOL46_TS_CTRL[1]          ,
                ARSIZE_0[2]          =>    SRB_IOL46_TS_CTRL[2]          ,
                ARBURST_0[0]         =>    SRB_IOL46_IODLY_CTRL[0]       ,
                ARBURST_0[1]         =>    SRB_IOL46_TS_CTRL[3]          ,
                ARLOCK_0             =>    SRB_IOL46_LRS                 ,
                ARVALID_0            =>    SRB_IOL46_CLK_SYS             ,
                ARQOS_0[0]           =>    SRB_IOL46_IODLY_CTRL[2]       ,
                ARQOS_0[1]           =>    SRB_IOL45_TX_DATA[7]          ,
                ARQOS_0[2]           =>    SRB_IOL45_TX_DATA[6]          ,
                ARQOS_0[3]           =>    SRB_IOL45_TX_DATA[4]          ,
                ARPOISON_0           =>    SRB_IOL45_TX_DATA[5]          ,
                RREADY_0             =>    SRB_IOL45_TX_DATA[2]          ,
                ARURGENT_0           =>    SRB_IOL45_TX_DATA[3]          ,
                CSYSREQ_0            =>    SRB_IOL45_TX_DATA[1]          ,
                AWID_1[0]            =>    SRB_IOL44_TX_DATA[7]          ,
                AWID_1[1]            =>    SRB_IOL44_TX_DATA[6]          ,
                AWID_1[2]            =>    SRB_IOL44_TX_DATA[4]          ,
                AWID_1[3]            =>    SRB_IOL44_TX_DATA[5]          ,
                AWID_1[4]            =>    SRB_IOL44_TX_DATA[2]          ,
                AWID_1[5]            =>    SRB_IOL44_TX_DATA[3]          ,
                AWID_1[6]            =>    SRB_IOL44_TX_DATA[1]          ,
                AWID_1[7]            =>    SRB_IOL44_TX_DATA[0]          ,
                AWADDR_1[0]          =>    SRB_IOL44_MIPI_SW_DYN_I       ,
                AWADDR_1[1]          =>    SRB_IOL44_IODLY_CTRL[1]       ,
                AWADDR_1[2]          =>    SRB_IOL44_TS_CTRL[0]          ,
                AWADDR_1[3]          =>    SRB_IOL44_CE                  ,
                AWADDR_1[4]          =>    SRB_IOL44_TS_CTRL[1]          ,
                AWADDR_1[5]          =>    SRB_IOL44_TS_CTRL[2]          ,
                AWADDR_1[6]          =>    SRB_IOL44_IODLY_CTRL[0]       ,
                AWADDR_1[7]          =>    SRB_IOL44_TS_CTRL[3]          ,
                AWADDR_1[8]          =>    SRB_IOL44_LRS                 ,
                AWADDR_1[9]          =>    SRB_IOL44_CLK_SYS             ,
                AWADDR_1[10]         =>    SRB_IOL44_IODLY_CTRL[2]       ,
                AWADDR_1[11]         =>    SRB_IOL43_TX_DATA[7]          ,
                AWADDR_1[12]         =>    SRB_IOL43_TX_DATA[6]          ,
                AWADDR_1[13]         =>    SRB_IOL43_TX_DATA[4]          ,
                AWADDR_1[14]         =>    SRB_IOL43_TX_DATA[5]          ,
                AWADDR_1[15]         =>    SRB_IOL43_TX_DATA[2]          ,
                AWADDR_1[16]         =>    SRB_IOL43_TX_DATA[3]          ,
                AWADDR_1[17]         =>    SRB_IOL43_TX_DATA[1]          ,
                AWADDR_1[18]         =>    SRB_IOL43_TX_DATA[0]          ,
                AWADDR_1[19]         =>    SRB_IOL43_MIPI_SW_DYN_I       ,
                AWADDR_1[20]         =>    SRB_IOL43_IODLY_CTRL[1]       ,
                AWADDR_1[21]         =>    SRB_IOL43_TS_CTRL[0]          ,
                AWADDR_1[22]         =>    SRB_IOL43_CE                  ,
                AWADDR_1[23]         =>    SRB_IOL43_TS_CTRL[1]          ,
                AWADDR_1[24]         =>    SRB_IOL43_TS_CTRL[2]          ,
                AWADDR_1[25]         =>    SRB_IOL43_IODLY_CTRL[0]       ,
                AWADDR_1[26]         =>    SRB_IOL43_TS_CTRL[3]          ,
                AWADDR_1[27]         =>    SRB_IOL43_LRS                 ,
                AWADDR_1[28]         =>    SRB_IOL43_CLK_SYS             ,
                AWADDR_1[29]         =>    SRB_IOL43_IODLY_CTRL[2]       ,
                AWADDR_1[30]         =>    SRB_IOL42_TX_DATA[7]          ,
                AWADDR_1[31]         =>    SRB_IOL42_TX_DATA[6]          ,
                AWLEN_1[0]           =>    SRB_IOL42_TX_DATA[4]          ,
                AWLEN_1[1]           =>    SRB_IOL42_TX_DATA[5]          ,
                AWLEN_1[2]           =>    SRB_IOL42_TX_DATA[2]          ,
                AWLEN_1[3]           =>    SRB_IOL42_TX_DATA[3]          ,
                AWLEN_1[4]           =>    SRB_IOL42_TX_DATA[1]          ,
                AWLEN_1[5]           =>    SRB_IOL42_TX_DATA[0]          ,
                AWLEN_1[6]           =>    SRB_IOL42_MIPI_SW_DYN_I       ,
                AWLEN_1[7]           =>    SRB_IOL42_IODLY_CTRL[1]       ,
                AWSIZE_1[0]          =>    SRB_IOL42_TS_CTRL[0]          ,
                AWSIZE_1[1]          =>    SRB_IOL42_CE                  ,
                AWSIZE_1[2]          =>    SRB_IOL42_TS_CTRL[1]          ,
                AWBURST_1[0]         =>    SRB_IOL42_TS_CTRL[2]          ,
                AWBURST_1[1]         =>    SRB_IOL42_IODLY_CTRL[0]       ,
                AWLOCK_1             =>    SRB_IOL42_TS_CTRL[3]          ,
                AWVALID_1            =>    SRB_IOL42_LRS                 ,
                AWQOS_1[0]           =>    SRB_IOL42_CLK_SYS             ,
                AWQOS_1[1]           =>    SRB_IOL42_IODLY_CTRL[2]       ,
                AWQOS_1[2]           =>    SRB_IOL41_TX_DATA[7]          ,
                AWQOS_1[3]           =>    SRB_IOL41_TX_DATA[6]          ,
                AWURGENT_1           =>    SRB_IOL41_TX_DATA[4]          ,
                AWPOISON_1           =>    SRB_IOL41_TX_DATA[5]          ,
                WDATA_1[0]           =>    SRB_IOL41_TX_DATA[2]          ,
                WDATA_1[1]           =>    SRB_IOL41_TX_DATA[3]          ,
                WDATA_1[2]           =>    SRB_IOL41_TX_DATA[1]          ,
                WDATA_1[3]           =>    SRB_IOL41_TX_DATA[0]          ,
                WDATA_1[4]           =>    SRB_IOL41_MIPI_SW_DYN_I       ,
                WDATA_1[5]           =>    SRB_IOL41_IODLY_CTRL[1]       ,
                WDATA_1[6]           =>    SRB_IOL41_TS_CTRL[0]          ,
                WDATA_1[7]           =>    SRB_IOL41_CE                  ,
                WDATA_1[8]           =>    SRB_IOL41_TS_CTRL[1]          ,
                WDATA_1[9]           =>    SRB_IOL41_TS_CTRL[2]          ,
                WDATA_1[10]          =>    SRB_IOL41_IODLY_CTRL[0]       ,
                WDATA_1[11]          =>    SRB_IOL41_TS_CTRL[3]          ,
                WDATA_1[12]          =>    SRB_IOL41_LRS                 ,
                WDATA_1[13]          =>    SRB_IOL41_CLK_SYS             ,
                WDATA_1[14]          =>    SRB_IOL41_IODLY_CTRL[2]       ,
                WDATA_1[15]          =>    SRB_IOL40_TX_DATA[7]          ,
                WDATA_1[16]          =>    SRB_IOL40_TX_DATA[6]          ,
                WDATA_1[17]          =>    SRB_IOL40_TX_DATA[4]          ,
                WDATA_1[18]          =>    SRB_IOL40_TX_DATA[5]          ,
                WDATA_1[19]          =>    SRB_IOL40_TX_DATA[2]          ,
                WDATA_1[20]          =>    SRB_IOL40_TX_DATA[3]          ,
                WDATA_1[21]          =>    SRB_IOL40_TX_DATA[1]          ,
                WDATA_1[22]          =>    SRB_IOL40_TX_DATA[0]          ,
                WDATA_1[23]          =>    SRB_IOL40_MIPI_SW_DYN_I       ,
                WDATA_1[24]          =>    SRB_IOL40_IODLY_CTRL[1]       ,
                WDATA_1[25]          =>    SRB_IOL40_TS_CTRL[0]          ,
                WDATA_1[26]          =>    SRB_IOL40_CE                  ,
                WDATA_1[27]          =>    SRB_IOL40_TS_CTRL[1]          ,
                WDATA_1[28]          =>    SRB_IOL40_TS_CTRL[2]          ,
                WDATA_1[29]          =>    SRB_IOL40_IODLY_CTRL[0]       ,
                WDATA_1[30]          =>    SRB_IOL40_TS_CTRL[3]          ,
                ARESET_1             =>    SRB_IOL40_LRS                 ,
                ACLK_1               =>    SRB_IOL40_CLK_SYS             ,
                WDATA_1[31]          =>    SRB_IOL40_IODLY_CTRL[2]       ,
                WDATA_1[32]          =>    SRB_IOL39_TX_DATA[7]          ,
                WDATA_1[33]          =>    SRB_IOL39_TX_DATA[6]          ,
                WDATA_1[34]          =>    SRB_IOL39_TX_DATA[4]          ,
                WDATA_1[35]          =>    SRB_IOL39_TX_DATA[5]          ,
                WDATA_1[36]          =>    SRB_IOL39_TX_DATA[2]          ,
                WDATA_1[37]          =>    SRB_IOL39_TX_DATA[3]          ,
                WDATA_1[38]          =>    SRB_IOL39_TX_DATA[1]          ,
                WDATA_1[39]          =>    SRB_IOL39_TX_DATA[0]          ,
                WDATA_1[40]          =>    SRB_IOL39_MIPI_SW_DYN_I       ,
                WDATA_1[41]          =>    SRB_IOL39_IODLY_CTRL[1]       ,
                WDATA_1[42]          =>    SRB_IOL39_TS_CTRL[0]          ,
                WDATA_1[43]          =>    SRB_IOL39_CE                  ,
                WDATA_1[44]          =>    SRB_IOL39_TS_CTRL[1]          ,
                WDATA_1[45]          =>    SRB_IOL39_TS_CTRL[2]          ,
                WDATA_1[46]          =>    SRB_IOL39_IODLY_CTRL[0]       ,
                WDATA_1[47]          =>    SRB_IOL39_TS_CTRL[3]          ,
                WDATA_1[48]          =>    SRB_IOL39_LRS                 ,
                WDATA_1[49]          =>    SRB_IOL39_CLK_SYS             ,
                WDATA_1[50]          =>    SRB_IOL39_IODLY_CTRL[2]       ,
                WDATA_1[51]          =>    SRB_IOL38_TX_DATA[7]          ,
                WDATA_1[52]          =>    SRB_IOL38_TX_DATA[6]          ,
                WDATA_1[53]          =>    SRB_IOL38_TX_DATA[4]          ,
                WDATA_1[54]          =>    SRB_IOL38_TX_DATA[5]          ,
                WDATA_1[55]          =>    SRB_IOL38_TX_DATA[2]          ,
                WDATA_1[56]          =>    SRB_IOL38_TX_DATA[3]          ,
                WDATA_1[57]          =>    SRB_IOL38_TX_DATA[1]          ,
                WDATA_1[58]          =>    SRB_IOL38_TX_DATA[0]          ,
                WDATA_1[59]          =>    SRB_IOL38_MIPI_SW_DYN_I       ,
                WDATA_1[60]          =>    SRB_IOL38_IODLY_CTRL[1]       ,
                WDATA_1[61]          =>    SRB_IOL38_TS_CTRL[0]          ,
                WDATA_1[62]          =>    SRB_IOL38_CE                  ,
                WDATA_1[63]          =>    SRB_IOL38_TS_CTRL[1]          ,
                WSTRB_1[0]           =>    SRB_IOL38_TS_CTRL[2]          ,
                WSTRB_1[1]           =>    SRB_IOL38_IODLY_CTRL[0]       ,
                WSTRB_1[2]           =>    SRB_IOL38_TS_CTRL[3]          ,
                WSTRB_1[3]           =>    SRB_IOL38_LRS                 ,
                WSTRB_1[4]           =>    SRB_IOL38_CLK_SYS             ,
                WSTRB_1[5]           =>    SRB_IOL38_IODLY_CTRL[2]       ,
                WSTRB_1[6]           =>    SRB_IOL37_TX_DATA[7]          ,
                WSTRB_1[7]           =>    SRB_IOL37_TX_DATA[6]          ,
                WLAST_1              =>    SRB_IOL37_TX_DATA[4]          ,
                WVALID_1             =>    SRB_IOL37_TX_DATA[5]          ,
                BREADY_1             =>    SRB_IOL37_TX_DATA[2]          ,
                ARID_1[0]            =>    SRB_IOL37_TX_DATA[3]          ,
                ARID_1[1]            =>    SRB_IOL37_TX_DATA[1]          ,
                ARID_1[2]            =>    SRB_IOL37_TX_DATA[0]          ,
                ARID_1[3]            =>    SRB_IOL37_MIPI_SW_DYN_I       ,
                ARID_1[4]            =>    SRB_IOL37_IODLY_CTRL[1]       ,
                ARID_1[5]            =>    SRB_IOL37_TS_CTRL[0]          ,
                ARID_1[6]            =>    SRB_IOL37_CE                  ,
                ARID_1[7]            =>    SRB_IOL37_TS_CTRL[1]          ,
                ARADDR_1[0]          =>    SRB_IOL37_TS_CTRL[2]          ,
                ARADDR_1[1]          =>    SRB_IOL37_IODLY_CTRL[0]       ,
                ARADDR_1[2]          =>    SRB_IOL37_TS_CTRL[3]          ,
                ARADDR_1[3]          =>    SRB_IOL37_LRS                 ,
                ARADDR_1[4]          =>    SRB_IOL37_CLK_SYS             ,
                ARADDR_1[5]          =>    SRB_IOL37_IODLY_CTRL[2]       ,
                ARADDR_1[6]          =>    SRB_IOL36_TX_DATA[7]          ,
                ARADDR_1[7]          =>    SRB_IOL36_TX_DATA[6]          ,
                ARADDR_1[8]          =>    SRB_IOL36_TX_DATA[4]          ,
                ARADDR_1[9]          =>    SRB_IOL36_TX_DATA[5]          ,
                ARADDR_1[10]         =>    SRB_IOL36_TX_DATA[2]          ,
                ARADDR_1[11]         =>    SRB_IOL36_TX_DATA[3]          ,
                ARADDR_1[12]         =>    SRB_IOL36_TX_DATA[1]          ,
                ARADDR_1[13]         =>    SRB_IOL36_TX_DATA[0]          ,
                ARADDR_1[14]         =>    SRB_IOL36_MIPI_SW_DYN_I       ,
                ARADDR_1[15]         =>    SRB_IOL36_IODLY_CTRL[1]       ,
                ARADDR_1[16]         =>    SRB_IOL36_TS_CTRL[0]          ,
                ARADDR_1[17]         =>    SRB_IOL36_CE                  ,
                ARADDR_1[18]         =>    SRB_IOL36_TS_CTRL[1]          ,
                ARADDR_1[19]         =>    SRB_IOL36_TS_CTRL[2]          ,
                ARADDR_1[20]         =>    SRB_IOL36_IODLY_CTRL[0]       ,
                ARADDR_1[21]         =>    SRB_IOL36_TS_CTRL[3]          ,
                ARADDR_1[22]         =>    SRB_IOL36_LRS                 ,
                ARADDR_1[23]         =>    SRB_IOL36_CLK_SYS             ,
                ARADDR_1[24]         =>    SRB_IOL36_IODLY_CTRL[2]       ,
                ARADDR_1[25]         =>    SRB_IOL35_TX_DATA[7]          ,
                ARADDR_1[26]         =>    SRB_IOL35_TX_DATA[6]          ,
                ARADDR_1[27]         =>    SRB_IOL35_TX_DATA[4]          ,
                ARADDR_1[28]         =>    SRB_IOL35_TX_DATA[5]          ,
                ARADDR_1[29]         =>    SRB_IOL35_TX_DATA[2]          ,
                ARADDR_1[30]         =>    SRB_IOL35_TX_DATA[3]          ,
                ARADDR_1[31]         =>    SRB_IOL35_TX_DATA[1]          ,
                ARLEN_1[0]           =>    SRB_IOL35_TX_DATA[0]          ,
                ARLEN_1[1]           =>    SRB_IOL35_MIPI_SW_DYN_I       ,
                ARLEN_1[2]           =>    SRB_IOL35_IODLY_CTRL[1]       ,
                ARLEN_1[3]           =>    SRB_IOL35_TS_CTRL[0]          ,
                ARLEN_1[4]           =>    SRB_IOL35_CE                  ,
                ARLEN_1[5]           =>    SRB_IOL35_TS_CTRL[1]          ,
                ARLEN_1[6]           =>    SRB_IOL35_TS_CTRL[2]          ,
                ARLEN_1[7]           =>    SRB_IOL35_IODLY_CTRL[0]       ,
                ARSIZE_1[0]          =>    SRB_IOL35_TS_CTRL[3]          ,
                ARSIZE_1[1]          =>    SRB_IOL35_LRS                 ,
                ARSIZE_1[2]          =>    SRB_IOL35_CLK_SYS             ,
                ARBURST_1[0]         =>    SRB_IOL35_IODLY_CTRL[2]       ,
                ARBURST_1[1]         =>    SRB_IOL34_TX_DATA[7]          ,
                ARLOCK_1             =>    SRB_IOL34_TX_DATA[6]          ,
                ARVALID_1            =>    SRB_IOL34_TX_DATA[4]          ,
                ARQOS_1[0]           =>    SRB_IOL34_TX_DATA[5]          ,
                ARQOS_1[1]           =>    SRB_IOL34_TX_DATA[2]          ,
                ARQOS_1[2]           =>    SRB_IOL34_TX_DATA[3]          ,
                ARQOS_1[3]           =>    SRB_IOL34_TX_DATA[1]          ,
                ARPOISON_1           =>    SRB_IOL34_TX_DATA[0]          ,
                RREADY_1             =>    SRB_IOL34_MIPI_SW_DYN_I       ,
                ARURGENT_1           =>    SRB_IOL34_IODLY_CTRL[1]       ,
                CSYSREQ_1            =>    SRB_IOL34_TS_CTRL[0]          ,
                AWID_2[0]            =>    SRB_IOL34_LRS                 ,
                AWID_2[1]            =>    SRB_IOL34_CLK_SYS             ,
                AWID_2[2]            =>    SRB_IOL34_IODLY_CTRL[2]       ,
                AWID_2[3]            =>    SRB_IOL33_TX_DATA[7]          ,
                AWID_2[4]            =>    SRB_IOL33_TX_DATA[6]          ,
                AWID_2[5]            =>    SRB_IOL33_TX_DATA[4]          ,
                AWID_2[6]            =>    SRB_IOL33_TX_DATA[5]          ,
                AWID_2[7]            =>    SRB_IOL33_TX_DATA[2]          ,
                AWADDR_2[0]          =>    SRB_IOL33_TX_DATA[3]          ,
                AWADDR_2[1]          =>    SRB_IOL33_TX_DATA[1]          ,
                AWADDR_2[2]          =>    SRB_IOL33_TX_DATA[0]          ,
                AWADDR_2[3]          =>    SRB_IOL33_MIPI_SW_DYN_I       ,
                AWADDR_2[4]          =>    SRB_IOL33_IODLY_CTRL[1]       ,
                AWADDR_2[5]          =>    SRB_IOL33_TS_CTRL[0]          ,
                AWADDR_2[6]          =>    SRB_IOL33_CE                  ,
                AWADDR_2[7]          =>    SRB_IOL33_TS_CTRL[1]          ,
                AWADDR_2[8]          =>    SRB_IOL33_TS_CTRL[2]          ,
                AWADDR_2[9]          =>    SRB_IOL33_IODLY_CTRL[0]       ,
                AWADDR_2[10]         =>    SRB_IOL33_TS_CTRL[3]          ,
                CORE_DDRC_RST        =>    SRB_IOL33_LRS                 ,
                AWADDR_2[11]         =>    SRB_IOL33_IODLY_CTRL[2]       ,
                AWADDR_2[12]         =>    SRB_IOL32_TX_DATA[7]          ,
                AWADDR_2[13]         =>    SRB_IOL32_TX_DATA[6]          ,
                AWADDR_2[14]         =>    SRB_IOL32_TX_DATA[4]          ,
                AWADDR_2[15]         =>    SRB_IOL32_TX_DATA[5]          ,
                AWADDR_2[16]         =>    SRB_IOL32_TX_DATA[2]          ,
                AWADDR_2[17]         =>    SRB_IOL32_TX_DATA[3]          ,
                AWADDR_2[18]         =>    SRB_IOL32_TX_DATA[1]          ,
                AWADDR_2[19]         =>    SRB_IOL32_TX_DATA[0]          ,
                AWADDR_2[20]         =>    SRB_IOL32_MIPI_SW_DYN_I       ,
                AWADDR_2[21]         =>    SRB_IOL32_IODLY_CTRL[1]       ,
                AWADDR_2[22]         =>    SRB_IOL32_TS_CTRL[0]          ,
                AWADDR_2[23]         =>    SRB_IOL32_CE                  ,
                AWADDR_2[24]         =>    SRB_IOL32_TS_CTRL[1]          ,
                AWADDR_2[25]         =>    SRB_IOL32_TS_CTRL[2]          ,
                AWADDR_2[26]         =>    SRB_IOL32_IODLY_CTRL[0]       ,
                AWADDR_2[27]         =>    SRB_IOL32_TS_CTRL[3]          ,
                AWADDR_2[28]         =>    SRB_IOL32_LRS                 ,
                AWADDR_2[29]         =>    SRB_IOL32_IODLY_CTRL[2]       ,
                AWADDR_2[30]         =>    SRB_IOL31_TX_DATA[7]          ,
                AWADDR_2[31]         =>    SRB_IOL31_TX_DATA[6]          ,
                AWLEN_2[0]           =>    SRB_IOL31_TX_DATA[4]          ,
                AWLEN_2[1]           =>    SRB_IOL31_TX_DATA[5]          ,
                AWLEN_2[2]           =>    SRB_IOL31_TX_DATA[2]          ,
                AWLEN_2[3]           =>    SRB_IOL31_TX_DATA[3]          ,
                AWLEN_2[4]           =>    SRB_IOL31_TX_DATA[1]          ,
                AWLEN_2[5]           =>    SRB_IOL31_TX_DATA[0]          ,
                AWLEN_2[6]           =>    SRB_IOL31_MIPI_SW_DYN_I       ,
                AWLEN_2[7]           =>    SRB_IOL31_IODLY_CTRL[1]       ,
                AWSIZE_2[0]          =>    SRB_IOL31_TS_CTRL[0]          ,
                AWSIZE_2[1]          =>    SRB_IOL31_CE                  ,
                AWSIZE_2[2]          =>    SRB_IOL31_TS_CTRL[1]          ,
                AWBURST_2[0]         =>    SRB_IOL31_TS_CTRL[2]          ,
                AWBURST_2[1]         =>    SRB_IOL31_IODLY_CTRL[0]       ,
                AWLOCK_2             =>    SRB_IOL31_TS_CTRL[3]          ,
                AWVALID_2            =>    SRB_IOL31_LRS                 ,
                AWQOS_2[0]           =>    SRB_IOL31_CLK_SYS             ,
                AWQOS_2[1]           =>    SRB_IOL31_IODLY_CTRL[2]       ,
                AWQOS_2[2]           =>    SRB_IOL30_TX_DATA[7]          ,
                AWQOS_2[3]           =>    SRB_IOL30_TX_DATA[6]          ,
                AWURGENT_2           =>    SRB_IOL30_TX_DATA[4]          ,
                AWPOISON_2           =>    SRB_IOL30_TX_DATA[5]          ,
                WDATA_2[0]           =>    SRB_IOL30_TX_DATA[2]          ,
                WDATA_2[1]           =>    SRB_IOL30_TX_DATA[3]          ,
                WDATA_2[2]           =>    SRB_IOL30_TX_DATA[1]          ,
                WDATA_2[3]           =>    SRB_IOL30_TX_DATA[0]          ,
                WDATA_2[4]           =>    SRB_IOL30_MIPI_SW_DYN_I       ,
                WDATA_2[5]           =>    SRB_IOL30_IODLY_CTRL[1]       ,
                WDATA_2[6]           =>    SRB_IOL30_TS_CTRL[0]          ,
                WDATA_2[7]           =>    SRB_IOL30_CE                  ,
                WDATA_2[8]           =>    SRB_IOL30_TS_CTRL[1]          ,
                WDATA_2[9]           =>    SRB_IOL30_TS_CTRL[2]          ,
                WDATA_2[10]          =>    SRB_IOL30_IODLY_CTRL[0]       ,
                WDATA_2[11]          =>    SRB_IOL30_TS_CTRL[3]          ,
                WDATA_2[12]          =>    SRB_IOL30_LRS                 ,
                WDATA_2[13]          =>    SRB_IOL30_CLK_SYS             ,
                WDATA_2[14]          =>    SRB_IOL30_IODLY_CTRL[2]       ,
                WDATA_2[15]          =>    SRB_IOL29_TX_DATA[7]          ,
                WDATA_2[16]          =>    SRB_IOL29_TX_DATA[6]          ,
                WDATA_2[17]          =>    SRB_IOL29_TX_DATA[4]          ,
                WDATA_2[18]          =>    SRB_IOL29_TX_DATA[5]          ,
                WDATA_2[19]          =>    SRB_IOL29_TX_DATA[2]          ,
                WDATA_2[20]          =>    SRB_IOL29_TX_DATA[3]          ,
                WDATA_2[21]          =>    SRB_IOL29_TX_DATA[1]          ,
                WDATA_2[22]          =>    SRB_IOL29_TX_DATA[0]          ,
                WDATA_2[23]          =>    SRB_IOL29_MIPI_SW_DYN_I       ,
                WDATA_2[24]          =>    SRB_IOL29_IODLY_CTRL[1]       ,
                WDATA_2[25]          =>    SRB_IOL29_TS_CTRL[0]          ,
                WDATA_2[26]          =>    SRB_IOL29_CE                  ,
                WDATA_2[27]          =>    SRB_IOL29_TS_CTRL[1]          ,
                WDATA_2[28]          =>    SRB_IOL29_TS_CTRL[2]          ,
                WDATA_2[29]          =>    SRB_IOL29_IODLY_CTRL[0]       ,
                WDATA_2[30]          =>    SRB_IOL29_TS_CTRL[3]          ,
                WDATA_2[31]          =>    SRB_IOL29_LRS                 ,
                WDATA_2[32]          =>    SRB_IOL29_CLK_SYS             ,
                WDATA_2[33]          =>    SRB_IOL29_IODLY_CTRL[2]       ,
                WDATA_2[34]          =>    SRB_IOL28_TX_DATA[7]          ,
                WDATA_2[35]          =>    SRB_IOL28_TX_DATA[6]          ,
                WDATA_2[36]          =>    SRB_IOL28_TX_DATA[4]          ,
                WDATA_2[37]          =>    SRB_IOL28_TX_DATA[5]          ,
                WDATA_2[38]          =>    SRB_IOL28_TX_DATA[2]          ,
                WDATA_2[39]          =>    SRB_IOL28_TX_DATA[3]          ,
                WDATA_2[40]          =>    SRB_IOL28_TX_DATA[1]          ,
                WDATA_2[41]          =>    SRB_IOL28_TX_DATA[0]          ,
                WDATA_2[42]          =>    SRB_IOL28_MIPI_SW_DYN_I       ,
                WDATA_2[43]          =>    SRB_IOL28_IODLY_CTRL[1]       ,
                WDATA_2[44]          =>    SRB_IOL28_TS_CTRL[0]          ,
                WDATA_2[45]          =>    SRB_IOL28_CE                  ,
                WDATA_2[46]          =>    SRB_IOL28_TS_CTRL[1]          ,
                WDATA_2[47]          =>    SRB_IOL28_TS_CTRL[2]          ,
                WDATA_2[48]          =>    SRB_IOL28_IODLY_CTRL[0]       ,
                WDATA_2[49]          =>    SRB_IOL28_TS_CTRL[3]          ,
                ARESET_2             =>    SRB_IOL28_LRS                 ,
                ACLK_2               =>    SRB_IOL28_CLK_SYS             ,
                WDATA_2[50]          =>    SRB_IOL28_IODLY_CTRL[2]       ,
                WDATA_2[51]          =>    SRB_IOL27_TX_DATA[7]          ,
                WDATA_2[52]          =>    SRB_IOL27_TX_DATA[6]          ,
                WDATA_2[53]          =>    SRB_IOL27_TX_DATA[4]          ,
                WDATA_2[54]          =>    SRB_IOL27_TX_DATA[5]          ,
                WDATA_2[55]          =>    SRB_IOL27_TX_DATA[2]          ,
                WDATA_2[56]          =>    SRB_IOL27_TX_DATA[3]          ,
                WDATA_2[57]          =>    SRB_IOL27_TX_DATA[1]          ,
                WDATA_2[58]          =>    SRB_IOL27_TX_DATA[0]          ,
                WDATA_2[59]          =>    SRB_IOL27_MIPI_SW_DYN_I       ,
                WDATA_2[60]          =>    SRB_IOL27_IODLY_CTRL[1]       ,
                WDATA_2[61]          =>    SRB_IOL27_TS_CTRL[0]          ,
                WDATA_2[62]          =>    SRB_IOL27_CE                  ,
                WDATA_2[63]          =>    SRB_IOL27_TS_CTRL[1]          ,
                WSTRB_2[0]           =>    SRB_IOL27_TS_CTRL[2]          ,
                WSTRB_2[1]           =>    SRB_IOL27_IODLY_CTRL[0]       ,
                WSTRB_2[2]           =>    SRB_IOL27_TS_CTRL[3]          ,
                WSTRB_2[3]           =>    SRB_IOL27_LRS                 ,
                WSTRB_2[4]           =>    SRB_IOL27_CLK_SYS             ,
                WSTRB_2[5]           =>    SRB_IOL27_IODLY_CTRL[2]       ,
                WSTRB_2[6]           =>    SRB_IOL26_TX_DATA[7]          ,
                WSTRB_2[7]           =>    SRB_IOL26_TX_DATA[6]          ,
                WLAST_2              =>    SRB_IOL26_TX_DATA[4]          ,
                WVALID_2             =>    SRB_IOL26_TX_DATA[5]          ,
                BREADY_2             =>    SRB_IOL26_TX_DATA[2]          ,
                ARID_2[0]            =>    SRB_IOL26_TX_DATA[3]          ,
                ARID_2[1]            =>    SRB_IOL26_TX_DATA[1]          ,
                ARID_2[2]            =>    SRB_IOL26_TX_DATA[0]          ,
                ARID_2[3]            =>    SRB_IOL26_MIPI_SW_DYN_I       ,
                ARID_2[4]            =>    SRB_IOL26_IODLY_CTRL[1]       ,
                ARID_2[5]            =>    SRB_IOL26_TS_CTRL[0]          ,
                ARID_2[6]            =>    SRB_IOL26_CE                  ,
                ARID_2[7]            =>    SRB_IOL26_TS_CTRL[1]          ,
                ARADDR_2[0]          =>    SRB_IOL26_TS_CTRL[2]          ,
                ARADDR_2[1]          =>    SRB_IOL26_IODLY_CTRL[0]       ,
                ARADDR_2[2]          =>    SRB_IOL26_TS_CTRL[3]          ,
                ARADDR_2[3]          =>    SRB_IOL26_LRS                 ,
                ARADDR_2[4]          =>    SRB_IOL26_CLK_SYS             ,
                ARADDR_2[5]          =>    SRB_IOL26_IODLY_CTRL[2]       ,
                ARADDR_2[6]          =>    SRB_IOL25_TX_DATA[7]          ,
                ARADDR_2[7]          =>    SRB_IOL25_TX_DATA[6]          ,
                ARADDR_2[8]          =>    SRB_IOL25_TX_DATA[4]          ,
                ARADDR_2[9]          =>    SRB_IOL25_TX_DATA[5]          ,
                ARADDR_2[10]         =>    SRB_IOL25_TX_DATA[2]          ,
                ARADDR_2[11]         =>    SRB_IOL25_TX_DATA[3]          ,
                ARADDR_2[12]         =>    SRB_IOL25_TX_DATA[1]          ,
                ARADDR_2[13]         =>    SRB_IOL25_TX_DATA[0]          ,
                ARADDR_2[14]         =>    SRB_IOL25_MIPI_SW_DYN_I       ,
                ARADDR_2[15]         =>    SRB_IOL25_IODLY_CTRL[1]       ,
                ARADDR_2[16]         =>    SRB_IOL25_TS_CTRL[0]          ,
                ARADDR_2[17]         =>    SRB_IOL25_CE                  ,
                ARADDR_2[18]         =>    SRB_IOL25_TS_CTRL[1]          ,
                ARADDR_2[19]         =>    SRB_IOL25_TS_CTRL[2]          ,
                ARADDR_2[20]         =>    SRB_IOL25_IODLY_CTRL[0]       ,
                ARADDR_2[21]         =>    SRB_IOL25_TS_CTRL[3]          ,
                ARADDR_2[22]         =>    SRB_IOL25_LRS                 ,
                ARADDR_2[23]         =>    SRB_IOL25_CLK_SYS             ,
                ARADDR_2[24]         =>    SRB_IOL25_IODLY_CTRL[2]       ,
                ARADDR_2[25]         =>    SRB_IOL24_TX_DATA[7]          ,
                ARADDR_2[26]         =>    SRB_IOL24_TX_DATA[6]          ,
                ARADDR_2[27]         =>    SRB_IOL24_TX_DATA[4]          ,
                ARADDR_2[28]         =>    SRB_IOL24_TX_DATA[5]          ,
                ARADDR_2[29]         =>    SRB_IOL24_TX_DATA[2]          ,
                ARADDR_2[30]         =>    SRB_IOL24_TX_DATA[3]          ,
                ARADDR_2[31]         =>    SRB_IOL24_TX_DATA[1]          ,
                ARLEN_2[0]           =>    SRB_IOL24_TX_DATA[0]          ,
                ARLEN_2[1]           =>    SRB_IOL24_MIPI_SW_DYN_I       ,
                ARLEN_2[2]           =>    SRB_IOL24_IODLY_CTRL[1]       ,
                ARLEN_2[3]           =>    SRB_IOL24_TS_CTRL[0]          ,
                ARLEN_2[4]           =>    SRB_IOL24_CE                  ,
                ARLEN_2[5]           =>    SRB_IOL24_TS_CTRL[1]          ,
                ARLEN_2[6]           =>    SRB_IOL24_TS_CTRL[2]          ,
                ARLEN_2[7]           =>    SRB_IOL24_IODLY_CTRL[0]       ,
                ARSIZE_2[0]          =>    SRB_IOL24_TS_CTRL[3]          ,
                ARSIZE_2[1]          =>    SRB_IOL24_LRS                 ,
                ARSIZE_2[2]          =>    SRB_IOL24_CLK_SYS             ,
                ARBURST_2[0]         =>    SRB_IOL24_IODLY_CTRL[2]       ,
                ARBURST_2[1]         =>    SRB_IOL23_TX_DATA[7]          ,
                ARLOCK_2             =>    SRB_IOL23_TX_DATA[6]          ,
                ARVALID_2            =>    SRB_IOL23_TX_DATA[4]          ,
                ARQOS_2[0]           =>    SRB_IOL23_TX_DATA[5]          ,
                ARQOS_2[1]           =>    SRB_IOL23_TX_DATA[2]          ,
                ARQOS_2[2]           =>    SRB_IOL23_TX_DATA[3]          ,
                ARQOS_2[3]           =>    SRB_IOL23_TX_DATA[1]          ,
                ARPOISON_2           =>    SRB_IOL23_TX_DATA[0]          ,
                RREADY_2             =>    SRB_IOL23_MIPI_SW_DYN_I       ,
                ARURGENT_2           =>    SRB_IOL23_IODLY_CTRL[1]       ,
                CSYSREQ_2            =>    SRB_IOL23_TS_CTRL[0]          ,
                CSYSREQ_DDRC         =>    SRB_IOL23_IODLY_CTRL[2]       ,
                PA_RMASK[0]          =>    SRB_IOL15_CLK_SYS             ,
                PA_RMASK[1]          =>    SRB_IOL15_IODLY_CTRL[2]       ,
                PA_RMASK[2]          =>    SRB_IOL14_TX_DATA[7]          ,
                PA_WMASK[0]          =>    SRB_IOL14_TX_DATA[2]          ,
                PA_WMASK[1]          =>    SRB_IOL14_TX_DATA[3]          ,
                PA_WMASK[2]          =>    SRB_IOL14_TX_DATA[1]          ,
                PADDR[0]             =>    SRB_IOL5_IODLY_CTRL[2]        ,
                PADDR[1]             =>    SRB_IOL4_TX_DATA[7]           ,
                PADDR[2]             =>    SRB_IOL4_TX_DATA[6]           ,
                PADDR[3]             =>    SRB_IOL4_TX_DATA[4]           ,
                PADDR[4]             =>    SRB_IOL4_TX_DATA[5]           ,
                PADDR[5]             =>    SRB_IOL4_TX_DATA[2]           ,
                PADDR[6]             =>    SRB_IOL4_TX_DATA[3]           ,
                PADDR[7]             =>    SRB_IOL4_TX_DATA[1]           ,
                PADDR[8]             =>    SRB_IOL4_TX_DATA[0]           ,
                PADDR[9]             =>    SRB_IOL4_MIPI_SW_DYN_I        ,
                PADDR[10]            =>    SRB_IOL4_IODLY_CTRL[1]        ,
                PADDR[11]            =>    SRB_IOL4_TS_CTRL[0]           ,
                PWDATA[0]            =>    SRB_IOL4_CE                   ,
                PWDATA[1]            =>    SRB_IOL4_TS_CTRL[1]           ,
                PWDATA[2]            =>    SRB_IOL4_TS_CTRL[2]           ,
                PWDATA[3]            =>    SRB_IOL4_IODLY_CTRL[0]        ,
                PWDATA[4]            =>    SRB_IOL4_TS_CTRL[3]           ,
                PRESET               =>    SRB_IOL4_LRS                  ,
                PCLK                 =>    SRB_IOL4_CLK_SYS              ,
                PWDATA[5]            =>    SRB_IOL4_IODLY_CTRL[2]        ,
                PWDATA[6]            =>    SRB_IOL3_TX_DATA[7]           ,
                PWDATA[7]            =>    SRB_IOL3_TX_DATA[6]           ,
                PWDATA[8]            =>    SRB_IOL3_TX_DATA[4]           ,
                PWDATA[9]            =>    SRB_IOL3_TX_DATA[5]           ,
                PWDATA[10]           =>    SRB_IOL3_TX_DATA[2]           ,
                PWDATA[11]           =>    SRB_IOL3_TX_DATA[3]           ,
                PWDATA[12]           =>    SRB_IOL3_TX_DATA[1]           ,
                PWDATA[13]           =>    SRB_IOL3_TX_DATA[0]           ,
                PWDATA[14]           =>    SRB_IOL3_MIPI_SW_DYN_I        ,
                PWDATA[15]           =>    SRB_IOL3_IODLY_CTRL[1]        ,
                PWDATA[16]           =>    SRB_IOL3_TS_CTRL[0]           ,
                PWDATA[17]           =>    SRB_IOL3_CE                   ,
                PWDATA[18]           =>    SRB_IOL3_TS_CTRL[1]           ,
                PWDATA[19]           =>    SRB_IOL3_TS_CTRL[2]           ,
                PWDATA[20]           =>    SRB_IOL3_IODLY_CTRL[0]        ,
                PWDATA[21]           =>    SRB_IOL3_TS_CTRL[3]           ,
                PWDATA[22]           =>    SRB_IOL3_LRS                  ,
                PWDATA[23]           =>    SRB_IOL3_CLK_SYS              ,
                PWDATA[24]           =>    SRB_IOL3_IODLY_CTRL[2]        ,
                PWDATA[25]           =>    SRB_IOL2_TX_DATA[7]           ,
                PWDATA[26]           =>    SRB_IOL2_TX_DATA[6]           ,
                PWDATA[27]           =>    SRB_IOL2_TX_DATA[4]           ,
                PWDATA[28]           =>    SRB_IOL2_TX_DATA[5]           ,
                PWDATA[29]           =>    SRB_IOL2_TX_DATA[2]           ,
                PWDATA[30]           =>    SRB_IOL2_TX_DATA[3]           ,
                PWDATA[31]           =>    SRB_IOL2_TX_DATA[1]           ,
                PWRITE               =>    SRB_IOL2_TX_DATA[0]           ,
                PSEL                 =>    SRB_IOL2_MIPI_SW_DYN_I        ,
                PENABLE              =>    SRB_IOL2_TS_CTRL[0]           ,
                AWREADY_0            =>    SRB_IOL59_RX_DATA[0]          ,
                WREADY_0             =>    SRB_IOL59_RX_DATA[2]          ,
                BID_0[0]             =>    SRB_IOL59_RX_DATA[3]          ,
                BID_0[1]             =>    SRB_IOL59_RX_DATA[4]          ,
                BID_0[2]             =>    SRB_IOL59_RX_DATA[5]          ,
                BID_0[3]             =>    SRB_IOL59_RX_DATA[6]          ,
                BID_0[4]             =>    SRB_IOL59_RX_DATA[7]          ,
                BID_0[5]             =>    SRB_IOL59_IODLY_OV            ,
                BID_0[6]             =>    SRB_IOL59_RX_DATA_DD          ,
                BID_0[7]             =>    SRB_IOL58_RX_DATA[0]          ,
                BRESP_0[0]           =>    SRB_IOL58_RX_DATA[1]          ,
                BRESP_0[1]           =>    SRB_IOL58_RX_DATA[2]          ,
                BVALID_0             =>    SRB_IOL58_RX_DATA[3]          ,
                ARREADY_0            =>    SRB_IOL58_RX_DATA[4]          ,
                RID_0[0]             =>    SRB_IOL58_RX_DATA[6]          ,
                RID_0[1]             =>    SRB_IOL58_RX_DATA[7]          ,
                RID_0[2]             =>    SRB_IOL58_IODLY_OV            ,
                RID_0[3]             =>    SRB_IOL58_RX_DATA_DD          ,
                RID_0[4]             =>    SRB_IOL57_RX_DATA[0]          ,
                RID_0[5]             =>    SRB_IOL57_RX_DATA[1]          ,
                RID_0[6]             =>    SRB_IOL57_RX_DATA[2]          ,
                RID_0[7]             =>    SRB_IOL57_RX_DATA[3]          ,
                RDATA_0[0]           =>    SRB_IOL57_RX_DATA[4]          ,
                RDATA_0[1]           =>    SRB_IOL57_RX_DATA[5]          ,
                RDATA_0[2]           =>    SRB_IOL57_RX_DATA[6]          ,
                RDATA_0[3]           =>    SRB_IOL57_RX_DATA[7]          ,
                RDATA_0[4]           =>    SRB_IOL57_IODLY_OV            ,
                RDATA_0[5]           =>    SRB_IOL57_RX_DATA_DD          ,
                RDATA_0[6]           =>    SRB_IOL56_RX_DATA[0]          ,
                RDATA_0[7]           =>    SRB_IOL56_RX_DATA[1]          ,
                RDATA_0[8]           =>    SRB_IOL56_RX_DATA[2]          ,
                RDATA_0[9]           =>    SRB_IOL56_RX_DATA[3]          ,
                RDATA_0[10]          =>    SRB_IOL56_RX_DATA[4]          ,
                RDATA_0[11]          =>    SRB_IOL56_RX_DATA[5]          ,
                RDATA_0[12]          =>    SRB_IOL56_RX_DATA[6]          ,
                RDATA_0[13]          =>    SRB_IOL56_RX_DATA[7]          ,
                RDATA_0[14]          =>    SRB_IOL56_IODLY_OV            ,
                RDATA_0[15]          =>    SRB_IOL56_RX_DATA_DD          ,
                RDATA_0[16]          =>    SRB_IOL55_RX_DATA[0]          ,
                RDATA_0[17]          =>    SRB_IOL55_RX_DATA[1]          ,
                RDATA_0[18]          =>    SRB_IOL55_RX_DATA[2]          ,
                RDATA_0[19]          =>    SRB_IOL55_RX_DATA[3]          ,
                RDATA_0[20]          =>    SRB_IOL55_RX_DATA[4]          ,
                RDATA_0[21]          =>    SRB_IOL55_RX_DATA[5]          ,
                RDATA_0[22]          =>    SRB_IOL55_RX_DATA[6]          ,
                RDATA_0[23]          =>    SRB_IOL55_RX_DATA[7]          ,
                RDATA_0[24]          =>    SRB_IOL55_IODLY_OV            ,
                RDATA_0[25]          =>    SRB_IOL55_RX_DATA_DD          ,
                RDATA_0[26]          =>    SRB_IOL54_RX_DATA[0]          ,
                RDATA_0[27]          =>    SRB_IOL54_RX_DATA[1]          ,
                RDATA_0[28]          =>    SRB_IOL54_RX_DATA[2]          ,
                RDATA_0[29]          =>    SRB_IOL54_RX_DATA[3]          ,
                RDATA_0[30]          =>    SRB_IOL54_RX_DATA[4]          ,
                RDATA_0[31]          =>    SRB_IOL54_RX_DATA[5]          ,
                RDATA_0[32]          =>    SRB_IOL54_RX_DATA[6]          ,
                RDATA_0[33]          =>    SRB_IOL54_RX_DATA[7]          ,
                RDATA_0[34]          =>    SRB_IOL54_IODLY_OV            ,
                RDATA_0[35]          =>    SRB_IOL54_RX_DATA_DD          ,
                RDATA_0[36]          =>    SRB_IOL53_RX_DATA[0]          ,
                RDATA_0[37]          =>    SRB_IOL53_RX_DATA[1]          ,
                RDATA_0[38]          =>    SRB_IOL53_RX_DATA[2]          ,
                RDATA_0[39]          =>    SRB_IOL53_RX_DATA[3]          ,
                RDATA_0[40]          =>    SRB_IOL53_RX_DATA[4]          ,
                RDATA_0[41]          =>    SRB_IOL53_RX_DATA[5]          ,
                RDATA_0[42]          =>    SRB_IOL53_RX_DATA[6]          ,
                RDATA_0[43]          =>    SRB_IOL53_RX_DATA[7]          ,
                RDATA_0[44]          =>    SRB_IOL53_IODLY_OV            ,
                RDATA_0[45]          =>    SRB_IOL53_RX_DATA_DD          ,
                RDATA_0[46]          =>    SRB_IOL52_RX_DATA[0]          ,
                RDATA_0[47]          =>    SRB_IOL52_RX_DATA[1]          ,
                RDATA_0[48]          =>    SRB_IOL52_RX_DATA[2]          ,
                RDATA_0[49]          =>    SRB_IOL52_RX_DATA[3]          ,
                RDATA_0[50]          =>    SRB_IOL52_RX_DATA[4]          ,
                RDATA_0[51]          =>    SRB_IOL52_RX_DATA[5]          ,
                RDATA_0[52]          =>    SRB_IOL52_RX_DATA[6]          ,
                RDATA_0[53]          =>    SRB_IOL52_RX_DATA[7]          ,
                RDATA_0[54]          =>    SRB_IOL52_IODLY_OV            ,
                RDATA_0[55]          =>    SRB_IOL52_RX_DATA_DD          ,
                RDATA_0[56]          =>    SRB_IOL51_RX_DATA[0]          ,
                RDATA_0[57]          =>    SRB_IOL51_RX_DATA[1]          ,
                RDATA_0[58]          =>    SRB_IOL51_RX_DATA[2]          ,
                RDATA_0[59]          =>    SRB_IOL51_RX_DATA[3]          ,
                RDATA_0[60]          =>    SRB_IOL51_RX_DATA[4]          ,
                RDATA_0[61]          =>    SRB_IOL51_RX_DATA[5]          ,
                RDATA_0[62]          =>    SRB_IOL51_RX_DATA[6]          ,
                RDATA_0[63]          =>    SRB_IOL51_RX_DATA[7]          ,
                RDATA_0[64]          =>    SRB_IOL51_IODLY_OV            ,
                RDATA_0[65]          =>    SRB_IOL51_RX_DATA_DD          ,
                RDATA_0[66]          =>    SRB_IOL50_RX_DATA[0]          ,
                RDATA_0[67]          =>    SRB_IOL50_RX_DATA[1]          ,
                RDATA_0[68]          =>    SRB_IOL50_RX_DATA[2]          ,
                RDATA_0[69]          =>    SRB_IOL50_RX_DATA[3]          ,
                RDATA_0[70]          =>    SRB_IOL50_RX_DATA[4]          ,
                RDATA_0[71]          =>    SRB_IOL50_RX_DATA[5]          ,
                RDATA_0[72]          =>    SRB_IOL50_RX_DATA[6]          ,
                RDATA_0[73]          =>    SRB_IOL50_RX_DATA[7]          ,
                RDATA_0[74]          =>    SRB_IOL50_IODLY_OV            ,
                RDATA_0[75]          =>    SRB_IOL50_RX_DATA_DD          ,
                RDATA_0[76]          =>    SRB_P6[0]                     ,
                RDATA_0[77]          =>    SRB_P6[1]                     ,
                RDATA_0[78]          =>    SRB_P6[2]                     ,
                RDATA_0[79]          =>    SRB_P6[3]                     ,
                RDATA_0[80]          =>    SRB_P6[4]                     ,
                RDATA_0[81]          =>    SRB_P6[5]                     ,
                RDATA_0[82]          =>    SRB_P6[6]                     ,
                RDATA_0[83]          =>    SRB_P6[7]                     ,
                RDATA_0[84]          =>    SRB_P6[8]                     ,
                RDATA_0[85]          =>    SRB_P6[9]                     ,
                RDATA_0[86]          =>    SRB_P6[10]                    ,
                RDATA_0[87]          =>    SRB_P6[11]                    ,
                RDATA_0[88]          =>    SRB_P6[12]                    ,
                RDATA_0[89]          =>    SRB_P6[13]                    ,
                RDATA_0[90]          =>    SRB_P6[14]                    ,
                RDATA_0[91]          =>    SRB_P6[15]                    ,
                RDATA_0[92]          =>    SRB_P6[16]                    ,
                RDATA_0[93]          =>    SRB_P6[17]                    ,
                RDATA_0[94]          =>    SRB_P6[18]                    ,
                RDATA_0[95]          =>    SRB_P6[19]                    ,
                RDATA_0[96]          =>    SRB_IOL49_RX_DATA[0]          ,
                RDATA_0[97]          =>    SRB_IOL49_RX_DATA[1]          ,
                RDATA_0[98]          =>    SRB_IOL49_RX_DATA[2]          ,
                RDATA_0[99]          =>    SRB_IOL49_RX_DATA[3]          ,
                RDATA_0[100]         =>    SRB_IOL49_RX_DATA[4]          ,
                RDATA_0[101]         =>    SRB_IOL49_RX_DATA[5]          ,
                RDATA_0[102]         =>    SRB_IOL49_RX_DATA[6]          ,
                RDATA_0[103]         =>    SRB_IOL49_RX_DATA[7]          ,
                RDATA_0[104]         =>    SRB_IOL49_IODLY_OV            ,
                RDATA_0[105]         =>    SRB_IOL49_RX_DATA_DD          ,
                RDATA_0[106]         =>    SRB_IOL48_RX_DATA[0]          ,
                RDATA_0[107]         =>    SRB_IOL48_RX_DATA[1]          ,
                RDATA_0[108]         =>    SRB_IOL48_RX_DATA[2]          ,
                RDATA_0[109]         =>    SRB_IOL48_RX_DATA[3]          ,
                RDATA_0[110]         =>    SRB_IOL48_RX_DATA[4]          ,
                RDATA_0[111]         =>    SRB_IOL48_RX_DATA[5]          ,
                RDATA_0[112]         =>    SRB_IOL48_RX_DATA[6]          ,
                RDATA_0[113]         =>    SRB_IOL48_RX_DATA[7]          ,
                RDATA_0[114]         =>    SRB_IOL48_IODLY_OV            ,
                RDATA_0[115]         =>    SRB_IOL48_RX_DATA_DD          ,
                RDATA_0[116]         =>    SRB_IOL47_RX_DATA[0]          ,
                RDATA_0[117]         =>    SRB_IOL47_RX_DATA[1]          ,
                RDATA_0[118]         =>    SRB_IOL47_RX_DATA[2]          ,
                RDATA_0[119]         =>    SRB_IOL47_RX_DATA[3]          ,
                RDATA_0[120]         =>    SRB_IOL47_RX_DATA[4]          ,
                RDATA_0[121]         =>    SRB_IOL47_RX_DATA[5]          ,
                RDATA_0[122]         =>    SRB_IOL47_RX_DATA[6]          ,
                RDATA_0[123]         =>    SRB_IOL47_RX_DATA[7]          ,
                RDATA_0[124]         =>    SRB_IOL47_IODLY_OV            ,
                RDATA_0[125]         =>    SRB_IOL47_RX_DATA_DD          ,
                RDATA_0[126]         =>    SRB_IOL46_RX_DATA[0]          ,
                RDATA_0[127]         =>    SRB_IOL46_RX_DATA[1]          ,
                RRESP_0[0]           =>    SRB_IOL46_RX_DATA[2]          ,
                RRESP_0[1]           =>    SRB_IOL46_RX_DATA[3]          ,
                RLAST_0              =>    SRB_IOL46_RX_DATA[4]          ,
                RVALID_0             =>    SRB_IOL46_RX_DATA[5]          ,
                RAQ_PUSH_0           =>    SRB_IOL45_RX_DATA[0]          ,
                RAQ_SPLIT_0          =>    SRB_IOL45_RX_DATA[1]          ,
                WAQ_PUSH_0           =>    SRB_IOL45_RX_DATA[6]          ,
                WAQ_SPLIT_0          =>    SRB_IOL45_RX_DATA[7]          ,
                CSYSACK_0            =>    SRB_IOL45_IODLY_OV            ,
                CACTIVE_0            =>    SRB_IOL45_RX_DATA_DD          ,
                AWREADY_1            =>    SRB_IOL44_RX_DATA[0]          ,
                WREADY_1             =>    SRB_IOL44_RX_DATA[2]          ,
                BID_1[0]             =>    SRB_IOL44_RX_DATA[3]          ,
                BID_1[1]             =>    SRB_IOL44_RX_DATA[4]          ,
                BID_1[2]             =>    SRB_IOL44_RX_DATA[5]          ,
                BID_1[3]             =>    SRB_IOL44_RX_DATA[6]          ,
                BID_1[4]             =>    SRB_IOL44_RX_DATA[7]          ,
                BID_1[5]             =>    SRB_IOL44_IODLY_OV            ,
                BID_1[6]             =>    SRB_IOL44_RX_DATA_DD          ,
                BID_1[7]             =>    SRB_IOL43_RX_DATA[0]          ,
                BRESP_1[0]           =>    SRB_IOL43_RX_DATA[1]          ,
                BRESP_1[1]           =>    SRB_IOL43_RX_DATA[2]          ,
                BVALID_1             =>    SRB_IOL43_RX_DATA[3]          ,
                ARREADY_1            =>    SRB_IOL43_RX_DATA[4]          ,
                RID_1[0]             =>    SRB_IOL43_RX_DATA[6]          ,
                RID_1[1]             =>    SRB_IOL43_RX_DATA[7]          ,
                RID_1[2]             =>    SRB_IOL43_IODLY_OV            ,
                RID_1[3]             =>    SRB_IOL43_RX_DATA_DD          ,
                RID_1[4]             =>    SRB_IOL42_RX_DATA[0]          ,
                RID_1[5]             =>    SRB_IOL42_RX_DATA[1]          ,
                RID_1[6]             =>    SRB_IOL42_RX_DATA[2]          ,
                RID_1[7]             =>    SRB_IOL42_RX_DATA[3]          ,
                RDATA_1[0]           =>    SRB_IOL42_RX_DATA[4]          ,
                RDATA_1[1]           =>    SRB_IOL42_RX_DATA[5]          ,
                RDATA_1[2]           =>    SRB_IOL42_RX_DATA[6]          ,
                RDATA_1[3]           =>    SRB_IOL42_RX_DATA[7]          ,
                RDATA_1[4]           =>    SRB_IOL42_IODLY_OV            ,
                RDATA_1[5]           =>    SRB_IOL42_RX_DATA_DD          ,
                RDATA_1[6]           =>    SRB_IOL41_RX_DATA[0]          ,
                RDATA_1[7]           =>    SRB_IOL41_RX_DATA[1]          ,
                RDATA_1[8]           =>    SRB_IOL41_RX_DATA[2]          ,
                RDATA_1[9]           =>    SRB_IOL41_RX_DATA[3]          ,
                RDATA_1[10]          =>    SRB_IOL41_RX_DATA[4]          ,
                RDATA_1[11]          =>    SRB_IOL41_RX_DATA[5]          ,
                RDATA_1[12]          =>    SRB_IOL41_RX_DATA[6]          ,
                RDATA_1[13]          =>    SRB_IOL41_RX_DATA[7]          ,
                RDATA_1[14]          =>    SRB_IOL41_IODLY_OV            ,
                RDATA_1[15]          =>    SRB_IOL41_RX_DATA_DD          ,
                RDATA_1[16]          =>    SRB_IOL40_RX_DATA[0]          ,
                RDATA_1[17]          =>    SRB_IOL40_RX_DATA[1]          ,
                RDATA_1[18]          =>    SRB_IOL40_RX_DATA[2]          ,
                RDATA_1[19]          =>    SRB_IOL40_RX_DATA[3]          ,
                RDATA_1[20]          =>    SRB_IOL40_RX_DATA[4]          ,
                RDATA_1[21]          =>    SRB_IOL40_RX_DATA[5]          ,
                RDATA_1[22]          =>    SRB_IOL40_RX_DATA[6]          ,
                RDATA_1[23]          =>    SRB_IOL40_RX_DATA[7]          ,
                RDATA_1[24]          =>    SRB_IOL40_IODLY_OV            ,
                RDATA_1[25]          =>    SRB_IOL40_RX_DATA_DD          ,
                RDATA_1[26]          =>    SRB_P5[0]                     ,
                RDATA_1[27]          =>    SRB_P5[1]                     ,
                RDATA_1[28]          =>    SRB_P5[2]                     ,
                RDATA_1[29]          =>    SRB_P5[3]                     ,
                RDATA_1[30]          =>    SRB_P5[4]                     ,
                RDATA_1[31]          =>    SRB_P5[5]                     ,
                RDATA_1[32]          =>    SRB_P5[6]                     ,
                RDATA_1[33]          =>    SRB_P5[7]                     ,
                RDATA_1[34]          =>    SRB_P5[8]                     ,
                RDATA_1[35]          =>    SRB_P5[9]                     ,
                RDATA_1[36]          =>    SRB_P5[10]                    ,
                RDATA_1[37]          =>    SRB_P5[11]                    ,
                RDATA_1[38]          =>    SRB_P5[12]                    ,
                RDATA_1[39]          =>    SRB_P5[13]                    ,
                RDATA_1[40]          =>    SRB_P5[14]                    ,
                RDATA_1[41]          =>    SRB_P5[15]                    ,
                RDATA_1[42]          =>    SRB_P5[16]                    ,
                RDATA_1[43]          =>    SRB_P5[17]                    ,
                RDATA_1[44]          =>    SRB_P5[18]                    ,
                RDATA_1[45]          =>    SRB_P5[19]                    ,
                RDATA_1[46]          =>    SRB_P4[0]                     ,
                RDATA_1[47]          =>    SRB_P4[1]                     ,
                RDATA_1[48]          =>    SRB_P4[2]                     ,
                RDATA_1[49]          =>    SRB_P4[3]                     ,
                RDATA_1[50]          =>    SRB_P4[4]                     ,
                RDATA_1[51]          =>    SRB_P4[5]                     ,
                RDATA_1[52]          =>    SRB_P4[6]                     ,
                RDATA_1[53]          =>    SRB_P4[7]                     ,
                RDATA_1[54]          =>    SRB_P4[8]                     ,
                RDATA_1[55]          =>    SRB_P4[9]                     ,
                RDATA_1[56]          =>    SRB_P4[10]                    ,
                RDATA_1[57]          =>    SRB_P4[11]                    ,
                RDATA_1[58]          =>    SRB_P4[12]                    ,
                RDATA_1[59]          =>    SRB_P4[13]                    ,
                RDATA_1[60]          =>    SRB_P4[14]                    ,
                RDATA_1[61]          =>    SRB_P4[15]                    ,
                RDATA_1[62]          =>    SRB_P4[16]                    ,
                RDATA_1[63]          =>    SRB_P4[17]                    ,
                RRESP_1[0]           =>    SRB_P4[18]                    ,
                RRESP_1[1]           =>    SRB_P4[19]                    ,
                RLAST_1              =>    SRB_IOL39_RX_DATA[0]          ,
                RVALID_1             =>    SRB_IOL39_RX_DATA[1]          ,
                RAQ_PUSH_1           =>    SRB_IOL39_RX_DATA[6]          ,
                RAQ_SPLIT_1          =>    SRB_IOL39_RX_DATA[7]          ,
                WAQ_PUSH_1           =>    SRB_IOL38_RX_DATA[2]          ,
                WAQ_SPLIT_1          =>    SRB_IOL38_RX_DATA[3]          ,
                CSYSACK_1            =>    SRB_IOL38_RX_DATA[4]          ,
                CACTIVE_1            =>    SRB_IOL38_RX_DATA[5]          ,
                AWREADY_2            =>    SRB_IOL38_RX_DATA[6]          ,
                WREADY_2             =>    SRB_IOL38_IODLY_OV            ,
                BID_2[0]             =>    SRB_IOL38_RX_DATA_DD          ,
                BID_2[1]             =>    SRB_IOL37_RX_DATA[0]          ,
                BID_2[2]             =>    SRB_IOL37_RX_DATA[1]          ,
                BID_2[3]             =>    SRB_IOL37_RX_DATA[2]          ,
                BID_2[4]             =>    SRB_IOL37_RX_DATA[3]          ,
                BID_2[5]             =>    SRB_IOL37_RX_DATA[4]          ,
                BID_2[6]             =>    SRB_IOL37_RX_DATA[5]          ,
                BID_2[7]             =>    SRB_IOL37_RX_DATA[6]          ,
                BRESP_2[0]           =>    SRB_IOL37_RX_DATA[7]          ,
                BRESP_2[1]           =>    SRB_IOL37_IODLY_OV            ,
                BVALID_2             =>    SRB_IOL37_RX_DATA_DD          ,
                ARREADY_2            =>    SRB_IOL36_RX_DATA[0]          ,
                RID_2[0]             =>    SRB_IOL36_RX_DATA[2]          ,
                RID_2[1]             =>    SRB_IOL36_RX_DATA[3]          ,
                RID_2[2]             =>    SRB_IOL36_RX_DATA[4]          ,
                RID_2[3]             =>    SRB_IOL36_RX_DATA[5]          ,
                RID_2[4]             =>    SRB_IOL36_RX_DATA[6]          ,
                RID_2[5]             =>    SRB_IOL36_RX_DATA[7]          ,
                RID_2[6]             =>    SRB_IOL36_IODLY_OV            ,
                RID_2[7]             =>    SRB_IOL36_RX_DATA_DD          ,
                RDATA_2[0]           =>    SRB_IOL35_RX_DATA[0]          ,
                RDATA_2[1]           =>    SRB_IOL35_RX_DATA[1]          ,
                RDATA_2[2]           =>    SRB_IOL35_RX_DATA[2]          ,
                RDATA_2[3]           =>    SRB_IOL35_RX_DATA[3]          ,
                RDATA_2[4]           =>    SRB_IOL35_RX_DATA[4]          ,
                RDATA_2[5]           =>    SRB_IOL35_RX_DATA[5]          ,
                RDATA_2[6]           =>    SRB_IOL35_RX_DATA[6]          ,
                RDATA_2[7]           =>    SRB_IOL35_RX_DATA[7]          ,
                RDATA_2[8]           =>    SRB_IOL35_IODLY_OV            ,
                RDATA_2[9]           =>    SRB_IOL35_RX_DATA_DD          ,
                RDATA_2[10]          =>    SRB_IOL34_RX_DATA[0]          ,
                RDATA_2[11]          =>    SRB_IOL34_RX_DATA[1]          ,
                RDATA_2[12]          =>    SRB_IOL34_RX_DATA[2]          ,
                RDATA_2[13]          =>    SRB_IOL34_RX_DATA[3]          ,
                RDATA_2[14]          =>    SRB_IOL34_RX_DATA[4]          ,
                RDATA_2[15]          =>    SRB_IOL34_RX_DATA[5]          ,
                RDATA_2[16]          =>    SRB_IOL34_RX_DATA[6]          ,
                RDATA_2[17]          =>    SRB_IOL34_RX_DATA[7]          ,
                RDATA_2[18]          =>    SRB_IOL34_IODLY_OV            ,
                RDATA_2[19]          =>    SRB_IOL34_RX_DATA_DD          ,
                RDATA_2[20]          =>    SRB_IOL33_RX_DATA[0]          ,
                RDATA_2[21]          =>    SRB_IOL33_RX_DATA[1]          ,
                RDATA_2[22]          =>    SRB_IOL33_RX_DATA[2]          ,
                RDATA_2[23]          =>    SRB_IOL33_RX_DATA[3]          ,
                RDATA_2[24]          =>    SRB_IOL33_RX_DATA[4]          ,
                RDATA_2[25]          =>    SRB_IOL33_RX_DATA[5]          ,
                RDATA_2[26]          =>    SRB_IOL33_RX_DATA[6]          ,
                RDATA_2[27]          =>    SRB_IOL33_RX_DATA[7]          ,
                RDATA_2[28]          =>    SRB_IOL33_IODLY_OV            ,
                RDATA_2[29]          =>    SRB_IOL33_RX_DATA_DD          ,
                RDATA_2[30]          =>    SRB_IOL32_RX_DATA[0]          ,
                RDATA_2[31]          =>    SRB_IOL32_RX_DATA[1]          ,
                RDATA_2[32]          =>    SRB_IOL32_RX_DATA[2]          ,
                RDATA_2[33]          =>    SRB_IOL32_RX_DATA[3]          ,
                RDATA_2[34]          =>    SRB_IOL32_RX_DATA[4]          ,
                RDATA_2[35]          =>    SRB_IOL32_RX_DATA[5]          ,
                RDATA_2[36]          =>    SRB_IOL32_RX_DATA[6]          ,
                RDATA_2[37]          =>    SRB_IOL32_RX_DATA[7]          ,
                RDATA_2[38]          =>    SRB_IOL32_IODLY_OV            ,
                RDATA_2[39]          =>    SRB_IOL32_RX_DATA_DD          ,
                RDATA_2[40]          =>    SRB_IOL31_RX_DATA[0]          ,
                RDATA_2[41]          =>    SRB_IOL31_RX_DATA[1]          ,
                RDATA_2[42]          =>    SRB_IOL31_RX_DATA[2]          ,
                RDATA_2[43]          =>    SRB_IOL31_RX_DATA[3]          ,
                RDATA_2[44]          =>    SRB_IOL31_RX_DATA[4]          ,
                RDATA_2[45]          =>    SRB_IOL31_RX_DATA[5]          ,
                RDATA_2[46]          =>    SRB_IOL31_RX_DATA[6]          ,
                RDATA_2[47]          =>    SRB_IOL31_RX_DATA[7]          ,
                RDATA_2[48]          =>    SRB_IOL31_IODLY_OV            ,
                RDATA_2[49]          =>    SRB_IOL31_RX_DATA_DD          ,
                RDATA_2[50]          =>    SRB_IOL30_RX_DATA[0]          ,
                RDATA_2[51]          =>    SRB_IOL30_RX_DATA[1]          ,
                RDATA_2[52]          =>    SRB_IOL30_RX_DATA[2]          ,
                RDATA_2[53]          =>    SRB_IOL30_RX_DATA[3]          ,
                RDATA_2[54]          =>    SRB_IOL30_RX_DATA[4]          ,
                RDATA_2[55]          =>    SRB_IOL30_RX_DATA[5]          ,
                RDATA_2[56]          =>    SRB_IOL30_RX_DATA[6]          ,
                RDATA_2[57]          =>    SRB_IOL30_RX_DATA[7]          ,
                RDATA_2[58]          =>    SRB_IOL30_IODLY_OV            ,
                RDATA_2[59]          =>    SRB_IOL30_RX_DATA_DD          ,
                RDATA_2[60]          =>    SRB_P3[0]                     ,
                RDATA_2[61]          =>    SRB_P3[1]                     ,
                RDATA_2[62]          =>    SRB_P3[2]                     ,
                RDATA_2[63]          =>    SRB_P3[3]                     ,
                RRESP_2[0]           =>    SRB_P3[4]                     ,
                RRESP_2[1]           =>    SRB_P3[5]                     ,
                RLAST_2              =>    SRB_P3[6]                     ,
                RVALID_2             =>    SRB_P3[7]                     ,
                RAQ_PUSH_2           =>    SRB_P3[12]                    ,
                RAQ_SPLIT_2          =>    SRB_P3[13]                    ,
                WAQ_PUSH_2           =>    SRB_P3[18]                    ,
                WAQ_SPLIT_2          =>    SRB_P3[19]                    ,
                CSYSACK_2            =>    SRB_IOL29_RX_DATA[0]          ,
                CACTIVE_2            =>    SRB_IOL29_RX_DATA[1]          ,
                CSYSACK_DDRC         =>    SRB_IOL29_RX_DATA[2]          ,
                CACTIVE_DDRC         =>    SRB_IOL29_RX_DATA[3]          ,
                PREADY               =>    SRB_IOL4_RX_DATA[2]           ,
                PRDATA[0]            =>    SRB_IOL4_RX_DATA[4]           ,
                PRDATA[1]            =>    SRB_IOL4_RX_DATA[5]           ,
                PRDATA[2]            =>    SRB_IOL4_RX_DATA[6]           ,
                PRDATA[3]            =>    SRB_IOL4_RX_DATA[7]           ,
                PRDATA[4]            =>    SRB_IOL4_IODLY_OV             ,
                PRDATA[5]            =>    SRB_IOL4_RX_DATA_DD           ,
                PRDATA[6]            =>    SRB_IOL3_RX_DATA[0]           ,
                PRDATA[7]            =>    SRB_IOL3_RX_DATA[1]           ,
                PRDATA[8]            =>    SRB_IOL3_RX_DATA[2]           ,
                PRDATA[9]            =>    SRB_IOL3_RX_DATA[3]           ,
                PRDATA[10]           =>    SRB_IOL3_RX_DATA[4]           ,
                PRDATA[11]           =>    SRB_IOL3_RX_DATA[5]           ,
                PRDATA[12]           =>    SRB_IOL3_RX_DATA[6]           ,
                PRDATA[13]           =>    SRB_IOL3_RX_DATA[7]           ,
                PRDATA[14]           =>    SRB_IOL3_IODLY_OV             ,
                PRDATA[15]           =>    SRB_IOL3_RX_DATA_DD           ,
                PRDATA[16]           =>    SRB_IOL2_RX_DATA[0]           ,
                PRDATA[17]           =>    SRB_IOL2_RX_DATA[1]           ,
                PRDATA[18]           =>    SRB_IOL2_RX_DATA[2]           ,
                PRDATA[19]           =>    SRB_IOL2_RX_DATA[3]           ,
                PRDATA[20]           =>    SRB_IOL2_RX_DATA[4]           ,
                PRDATA[21]           =>    SRB_IOL2_RX_DATA[5]           ,
                PRDATA[22]           =>    SRB_IOL2_RX_DATA[6]           ,
                PRDATA[23]           =>    SRB_IOL2_RX_DATA[7]           ,
                PRDATA[24]           =>    SRB_IOL2_IODLY_OV             ,
                PRDATA[25]           =>    SRB_IOL2_RX_DATA_DD           ,
                PRDATA[26]           =>    SRB_IOL1_RX_DATA[0]           ,
                PRDATA[27]           =>    SRB_IOL1_RX_DATA[1]           ,
                PRDATA[28]           =>    SRB_IOL1_RX_DATA[2]           ,
                PRDATA[29]           =>    SRB_IOL1_RX_DATA[3]           ,
                PRDATA[30]           =>    SRB_IOL1_RX_DATA[4]           ,
                PRDATA[31]           =>    SRB_IOL1_RX_DATA[5]           ,
                PSLVERR              =>    SRB_P0[18]                    ,
                DFI_ADDRESS          =>    nt_DFI_ADDRESS                ,
                DFI_BANK             =>    nt_DFI_BANK                   ,
                DFI_CAS_N            =>    nt_DFI_CAS_N                  ,
                DFI_RAS_N            =>    nt_DFI_RAS_N                  ,
                DFI_WE_N             =>    nt_DFI_WE_N                   ,
                DFI_CKE              =>    nt_DFI_CKE                    ,
                DFI_CS               =>    nt_DFI_CS                     ,
                DFI_ODT              =>    nt_DFI_ODT                    ,
                DFI_RESET_N          =>    nt_DFI_RESET_N                ,
                DFI_WRDATA           =>    nt_DFI_WRDATA                 ,
                DFI_WRDATA_MASK      =>    nt_DFI_WRDATA_MASK            ,
                DFI_WRDATA_EN        =>    nt_DFI_WRDATA_EN              ,
                DFI_RDDATA           =>    nt_DFI_RDDATA                 ,
                DFI_RDDATA_EN        =>    nt_DFI_RDDATA_EN              ,
                DFI_RDDATA_VALID     =>    nt_DFI_RDDATA_VALID           ,
                DFI_CTRLUPD_ACK      =>    nt_DFI_CTRLUPD_ACK            ,
                DFI_CTRLUPD_REQ      =>    nt_DFI_CTRLUPD_REQ            ,
                DFI_DRAM_CLK_DISABLE =>    nt_DFI_DRAM_CLK_DISABLE       ,
                DFI_INIT_COMPLETE    =>    nt_DFI_INIT_COMPLETE          ,
                DFI_INIT_START       =>    nt_DFI_INIT_START             ,
                DFI_FREQUENCY        =>    nt_DFI_FREQUENCY              ,
                DFI_PHYUPD_REQ       =>    nt_DFI_PHYUPD_REQ             ,
                DFI_PHYUPD_TYPE      =>    nt_DFI_PHYUPD_TYPE            ,
                DFI_PHYUPD_ACK       =>    nt_DFI_PHYUPD_ACK             ,
                DFI_LP_REQ           =>    nt_DFI_LP_REQ                 ,
                DFI_LP_WAKEUP        =>    nt_DFI_LP_WAKEUP              ,
                DFI_LP_ACK           =>    nt_DFI_LP_ACK                 ,

                // DFT PORTS
                AWPOISON_INTR_2                 =>      SRB_IOL38_RX_DATA[7]   ,
                ARPOISON_INTR_2                 =>      SRB_IOL36_RX_DATA[1]   ,
                AWPOISON_INTR_1                 =>      SRB_IOL44_RX_DATA[1]   ,
                ARPOISON_INTR_1                 =>      SRB_IOL43_RX_DATA[5]   ,
                AWPOISON_INTR_0                 =>      SRB_IOL59_RX_DATA[1]   ,
                ARPOISON_INTR_0                 =>      SRB_IOL58_RX_DATA[5]   ,
                RAQ_WCOUNT_0[2]                 =>      SRB_IOL46_IODLY_OV     ,
                RAQ_WCOUNT_0[1]                 =>      SRB_IOL46_RX_DATA[7]   ,
                RAQ_WCOUNT_0[0]                 =>      SRB_IOL46_RX_DATA[6]   ,
                RAQ_POP_0                       =>      SRB_IOL46_RX_DATA_DD   ,
                WAQ_WCOUNT_0                    =>      SRB_IOL45_RX_DATA[4:2] ,
                WAQ_POP_0                       =>      SRB_IOL45_RX_DATA[5]   ,
                RAQ_WCOUNT_1                    =>      SRB_IOL39_RX_DATA[4:2] ,
                RAQ_POP_1                       =>      SRB_IOL39_RX_DATA[5]   ,
                WAQ_WCOUNT_1[2]                 =>      SRB_IOL38_RX_DATA[0]   ,
                WAQ_WCOUNT_1[1]                 =>      SRB_IOL39_RX_DATA_DD   ,
                WAQ_WCOUNT_1[0]                 =>      SRB_IOL39_IODLY_OV     ,
                WAQ_POP_1                       =>      SRB_IOL38_RX_DATA[1]   ,
                RAQ_WCOUNT_2                    =>      SRB_P3[10:8]           ,
                RAQ_POP_2                       =>      SRB_P3[11]             ,
                WAQ_WCOUNT_2                    =>      SRB_P3[16:14]          ,
                WAQ_POP_2                       =>      SRB_P3[17]             ,
                STAT_DDRC_REG_SELFREF_TYPE      =>      SRB_P1[10:9]           ,
                PERF_HIF_RD_OR_WR               =>      SRB_P1[11]             ,
                PERF_HIF_WR                     =>      SRB_P1[12]             ,
                PERF_HIF_RD                     =>      SRB_P1[13]             ,
                PERF_HIF_RMW                    =>      SRB_P1[14]             ,
                PERF_HIF_HI_PRI_RD              =>      SRB_P1[15]             ,
                PERF_DFI_WR_DATA_CYCLES         =>      SRB_P1[16]             ,
                PERF_DFI_RD_DATA_CYCLES         =>      SRB_P1[17]             ,
                PERF_HPR_XACT_WHEN_CRITICAL     =>      SRB_P1[18]             ,
                PERF_LPR_XACT_WHEN_CRITICAL     =>      SRB_P1[19]             ,
                PERF_WR_XACT_WHEN_CRITICAL      =>      SRB_IOL9_RX_DATA[0]    ,
                PERF_OP_IS_ACTIVATE             =>      SRB_IOL9_RX_DATA[1]    ,
                PERF_OP_IS_RD_OR_WR             =>      SRB_IOL9_RX_DATA[2]    ,
                PERF_OP_IS_RD_ACTIVATE          =>      SRB_IOL9_RX_DATA[3]    ,
                PERF_OP_IS_RD                   =>      SRB_IOL9_RX_DATA[4]    ,
                PERF_OP_IS_WR                   =>      SRB_IOL9_RX_DATA[5]    ,
                PERF_OP_IS_PRECHARGE            =>      SRB_IOL9_RX_DATA[6]    ,
                PERF_PRECHARGE_FOR_RDWR         =>      SRB_IOL9_RX_DATA[7]    ,
                PERF_PRECHARGE_FOR_OTHER        =>      SRB_IOL9_IODLY_OV      ,
                PERF_RDWR_TRANSITIONS           =>      SRB_IOL9_RX_DATA_DD    ,
                PERF_WRITE_COMBINE              =>      SRB_IOL8_RX_DATA[0]    ,
                PERF_WAR_HAZARD                 =>      SRB_IOL8_RX_DATA[1]    ,
                PERF_RAW_HAZARD                 =>      SRB_IOL8_RX_DATA[2]    ,
                PERF_WAW_HAZARD                 =>      SRB_IOL8_RX_DATA[3]    ,
                PERF_OP_IS_ENTER_SELFREF        =>      SRB_IOL8_RX_DATA[4]    ,
                PERF_OP_IS_ENTER_POWERDOWN      =>      SRB_IOL8_RX_DATA[5]    ,
                PERF_OP_IS_ENTER_DEEPPOWERDOWN  =>      SRB_IOL8_RX_DATA[6]    ,
                PERF_SELFREF_MODE               =>      SRB_IOL8_RX_DATA[7]    ,
                PERF_OP_IS_REFRESH              =>      SRB_IOL8_IODLY_OV      ,
                PERF_OP_IS_LOAD_MODE            =>      SRB_IOL8_RX_DATA_DD    ,
                PERF_OP_IS_ZQCL                 =>      SRB_IOL7_RX_DATA[0]    ,
                PERF_OP_IS_ZQCS                 =>      SRB_IOL7_RX_DATA[1]    ,
                PERF_BANK                       =>      SRB_IOL7_RX_DATA[4:2]  ,
                PERF_HPR_REQ_WITH_NOCREDIT      =>      SRB_IOL7_RX_DATA[5]    ,
                PERF_LPR_REQ_WITH_NOCREDIT      =>      SRB_IOL7_RX_DATA[6]    ,
                LPR_CREDIT_CNT[6]               =>      SRB_IOL6_RX_DATA[3]    ,
                LPR_CREDIT_CNT[5]               =>      SRB_IOL6_RX_DATA[2]    ,
                LPR_CREDIT_CNT[4]               =>      SRB_IOL6_RX_DATA[1]    ,
                LPR_CREDIT_CNT[3]               =>      SRB_IOL6_RX_DATA[0]    ,
                LPR_CREDIT_CNT[2]               =>      SRB_IOL7_RX_DATA_DD    ,
                LPR_CREDIT_CNT[1]               =>      SRB_IOL7_IODLY_OV      ,
                LPR_CREDIT_CNT[0]               =>      SRB_IOL7_RX_DATA[7]    ,
                HPR_CREDIT_CNT[6]               =>      SRB_IOL5_RX_DATA[0]    ,
                HPR_CREDIT_CNT[5]               =>      SRB_IOL6_RX_DATA_DD    ,
                HPR_CREDIT_CNT[4]               =>      SRB_IOL6_IODLY_OV      ,
                HPR_CREDIT_CNT[3]               =>      SRB_IOL6_RX_DATA[7]    ,
                HPR_CREDIT_CNT[2]               =>      SRB_IOL6_RX_DATA[6]    ,
                HPR_CREDIT_CNT[1]               =>      SRB_IOL6_RX_DATA[5]    ,
                HPR_CREDIT_CNT[0]               =>      SRB_IOL6_RX_DATA[4]    ,
                WR_CREDIT_CNT[6]                =>      SRB_IOL5_RX_DATA[7]    ,
                WR_CREDIT_CNT[5]                =>      SRB_IOL5_RX_DATA[6]    ,
                WR_CREDIT_CNT[4]                =>      SRB_IOL5_RX_DATA[5]    ,
                WR_CREDIT_CNT[3]                =>      SRB_IOL5_RX_DATA[4]    ,
                WR_CREDIT_CNT[2]                =>      SRB_IOL5_RX_DATA[3]    ,
                WR_CREDIT_CNT[1]                =>      SRB_IOL5_RX_DATA[2]    ,
                WR_CREDIT_CNT[0]                =>      SRB_IOL5_RX_DATA[1]    ,
                SCANMODE_N                      =>      SRB_IOL14_IODLY_CTRL[1],
                SCAN_RESET                      =>      SRB_IOL10_LRS          ,
                SCAN_EN                         =>      SRB_IOL9_LRS           ,
                RESTART_H                       =>      SRB_IOL5_IODLY_OV      ,
                TST_DONE                        =>      SRB_IOL5_RX_DATA_DD    ,
                DIAG_CLK                        =>      SRB_IOL11_CLK_SYS      ,
                FAIL_H                          =>      SRB_IOL4_RX_DATA[0]    ,
                HOLD_L                          =>      SRB_IOL11_IODLY_CTRL[2],
                DEBUGZ                          =>      SRB_IOL10_TX_DATA[7]   ,
                DIAG_SCAN_OUT                   =>      SRB_IOL4_RX_DATA[1]    ,
                TEST_H                          =>      SRB_IOL10_TX_DATA[6]   ,
                BIST_CLK                        =>      SRB_IOL10_CLK_SYS      ,
                RST_L                           =>      SRB_IOL11_LRS          

            );
    }
    else
    {
             //nt_DFI_ADDRESS[0]          <=    SRB_IOL22_IODLY_CTRL[1]              ;
             //nt_DFI_ADDRESS[1]          <=    SRB_IOL22_TS_CTRL[0]                 ;
             //nt_DFI_ADDRESS[2]          <=    SRB_IOL22_CE                         ;
             //nt_DFI_ADDRESS[3]          <=    SRB_IOL22_TS_CTRL[1]                 ;
             //nt_DFI_ADDRESS[4]          <=    SRB_IOL22_TS_CTRL[2]                 ;
             //nt_DFI_ADDRESS[5]          <=    SRB_IOL22_IODLY_CTRL[0]              ;
             //nt_DFI_ADDRESS[6]          <=    SRB_IOL22_TS_CTRL[3]                 ;
             //nt_DFI_ADDRESS[7]          <=    SRB_IOL22_LRS                        ;
             //nt_DFI_ADDRESS[8]          <=    SRB_IOL22_CLK_SYS                    ;
             //nt_DFI_ADDRESS[9]          <=    SRB_IOL22_IODLY_CTRL[2]              ;
             //nt_DFI_ADDRESS[10]         <=    SRB_IOL21_TX_DATA[7]                 ;
             //nt_DFI_ADDRESS[11]         <=    SRB_IOL21_TX_DATA[6]                 ;
             //nt_DFI_ADDRESS[12]         <=    SRB_IOL21_TX_DATA[4]                 ;
             //nt_DFI_ADDRESS[13]         <=    SRB_IOL21_TX_DATA[5]                 ;
             //nt_DFI_ADDRESS[14]         <=    SRB_IOL21_TX_DATA[2]                 ;
             //nt_DFI_ADDRESS[15]         <=    SRB_IOL21_TX_DATA[3]                 ;
             //nt_DFI_ADDRESS[16]         <=    SRB_IOL21_TX_DATA[1]                 ;
             //nt_DFI_ADDRESS[17]         <=    SRB_IOL21_TX_DATA[0]                 ;
             //nt_DFI_ADDRESS[18]         <=    SRB_IOL21_MIPI_SW_DYN_I              ;
             //nt_DFI_ADDRESS[19]         <=    SRB_IOL21_IODLY_CTRL[1]              ;
             //nt_DFI_ADDRESS[20]         <=    SRB_IOL21_TS_CTRL[0]                 ;
             //nt_DFI_ADDRESS[21]         <=    SRB_IOL21_CE                         ;
             //nt_DFI_ADDRESS[22]         <=    SRB_IOL21_TS_CTRL[1]                 ;
             //nt_DFI_ADDRESS[23]         <=    SRB_IOL21_TS_CTRL[2]                 ;
             //nt_DFI_ADDRESS[24]         <=    SRB_IOL21_IODLY_CTRL[0]              ;
             //nt_DFI_ADDRESS[25]         <=    SRB_IOL21_TS_CTRL[3]                 ;
             //nt_DFI_ADDRESS[26]         <=    SRB_IOL21_LRS                        ;
             //nt_DFI_ADDRESS[27]         <=    SRB_IOL21_CLK_SYS                    ;
             //nt_DFI_ADDRESS[28]         <=    SRB_IOL21_IODLY_CTRL[2]              ;
             //nt_DFI_ADDRESS[29]         <=    SRB_IOL20_TX_DATA[7]                 ;
             //nt_DFI_ADDRESS[30]         <=    SRB_IOL20_TX_DATA[6]                 ;
             //nt_DFI_ADDRESS[31]         <=    SRB_IOL20_TX_DATA[4]                 ;
             //nt_DFI_BANK[0]             <=    SRB_IOL20_TX_DATA[5]                          ;
             //nt_DFI_BANK[1]             <=    SRB_IOL20_TX_DATA[2]                 ;
             //nt_DFI_BANK[2]             <=    SRB_IOL20_TX_DATA[3]                 ;
             //nt_DFI_BANK[3]             <=    SRB_IOL20_TX_DATA[1]                 ;
             //nt_DFI_BANK[4]             <=    SRB_IOL20_TX_DATA[0]                 ;
             //nt_DFI_BANK[5]             <=    SRB_IOL20_MIPI_SW_DYN_I              ;
             //nt_DFI_CAS_N[0]            <=    SRB_IOL20_IODLY_CTRL[1]              ;
             //nt_DFI_CAS_N[1]            <=    SRB_IOL20_TS_CTRL[0]                 ;
             //nt_DFI_RAS_N[0]            <=    SRB_IOL20_CE                         ;
             //nt_DFI_RAS_N[1]            <=    SRB_IOL20_TS_CTRL[1]                 ;
             //nt_DFI_WE_N[0]             <=    SRB_IOL20_TS_CTRL[2]                 ;
             //nt_DFI_WE_N[1]             <=    SRB_IOL20_IODLY_CTRL[0]              ;
             //nt_DFI_CKE[0]              <=    SRB_IOL20_TS_CTRL[3]                 ;
             //nt_DFI_CKE[1]              <=    SRB_IOL20_LRS                        ;
             //nt_DFI_CS[0]               <=    SRB_IOL20_CLK_SYS                    ;
             //nt_DFI_CS[1]               <=    SRB_IOL20_IODLY_CTRL[2]              ;
             //nt_DFI_ODT[0]              <=    SRB_IOL19_TX_DATA[7]                 ;
             //nt_DFI_ODT[1]              <=    SRB_IOL19_TX_DATA[6]                 ;
             //nt_DFI_RESET_N[0]          <=    SRB_IOL19_TX_DATA[4]                 ;
             //nt_DFI_RESET_N[1]          <=    SRB_IOL19_TX_DATA[5]                 ;
             //nt_DFI_WRDATA[0]           <=    SRB_IOL19_TX_DATA[2]                 ;
             //nt_DFI_WRDATA[1]           <=    SRB_IOL19_TX_DATA[3]                 ;
             //nt_DFI_WRDATA[2]           <=    SRB_IOL19_TX_DATA[1]                 ;
             //nt_DFI_WRDATA[3]           <=    SRB_IOL19_TX_DATA[0]                 ;
             //nt_DFI_WRDATA[4]           <=    SRB_IOL19_MIPI_SW_DYN_I              ;
             //nt_DFI_WRDATA[5]           <=    SRB_IOL19_IODLY_CTRL[1]              ;
             //nt_DFI_WRDATA[6]           <=    SRB_IOL19_TS_CTRL[0]                 ;
             //nt_DFI_WRDATA[7]           <=    SRB_IOL19_CE                         ;
             //nt_DFI_WRDATA[8]           <=    SRB_IOL19_TS_CTRL[1]                 ;
             //nt_DFI_WRDATA[9]           <=    SRB_IOL19_TS_CTRL[2]                 ;
             //nt_DFI_WRDATA[10]          <=    SRB_IOL19_IODLY_CTRL[0]              ;
             //nt_DFI_WRDATA[11]          <=    SRB_IOL19_TS_CTRL[3]                 ;
             //nt_DFI_WRDATA[12]          <=    SRB_IOL19_LRS                        ;
             //nt_DFI_WRDATA[13]          <=    SRB_IOL19_CLK_SYS                    ;
             //nt_DFI_WRDATA[14]          <=    SRB_IOL19_IODLY_CTRL[2]              ;
             //nt_DFI_WRDATA[15]          <=    SRB_IOL18_TX_DATA[7]                 ;
             //nt_DFI_WRDATA[16]          <=    SRB_IOL18_TX_DATA[6]                 ;
             //nt_DFI_WRDATA[17]          <=    SRB_IOL18_TX_DATA[4]                 ;
             //nt_DFI_WRDATA[18]          <=    SRB_IOL18_TX_DATA[5]                 ;
             //nt_DFI_WRDATA[19]          <=    SRB_IOL18_TX_DATA[2]                 ;
             //nt_DFI_WRDATA[20]          <=    SRB_IOL18_TX_DATA[3]                 ;
             //nt_DFI_WRDATA[21]          <=    SRB_IOL18_TX_DATA[1]                 ;
             //nt_DFI_WRDATA[22]          <=    SRB_IOL18_TX_DATA[0]                 ;
             //nt_DFI_WRDATA[23]          <=    SRB_IOL18_MIPI_SW_DYN_I              ;
             //nt_DFI_WRDATA[24]          <=    SRB_IOL18_IODLY_CTRL[1]              ;
             //nt_DFI_WRDATA[25]          <=    SRB_IOL18_TS_CTRL[0]                 ;
             //nt_DFI_WRDATA[26]          <=    SRB_IOL18_CE                         ;
             //nt_DFI_WRDATA[27]          <=    SRB_IOL18_TS_CTRL[1]                 ;
             //nt_DFI_WRDATA[28]          <=    SRB_IOL18_TS_CTRL[2]                 ;
             //nt_DFI_WRDATA[29]          <=    SRB_IOL18_IODLY_CTRL[0]              ;
             //nt_DFI_WRDATA[30]          <=    SRB_IOL18_TS_CTRL[3]                 ;
             //nt_DFI_WRDATA[31]          <=    SRB_IOL18_LRS                        ;
             //nt_DFI_WRDATA[32]          <=    SRB_IOL18_CLK_SYS                    ;
             //nt_DFI_WRDATA[33]          <=    SRB_IOL18_IODLY_CTRL[2]              ;
             //nt_DFI_WRDATA[34]          <=    SRB_IOL17_TX_DATA[7]                 ;
             //nt_DFI_WRDATA[35]          <=    SRB_IOL17_TX_DATA[6]                 ;
             //nt_DFI_WRDATA[36]          <=    SRB_IOL17_TX_DATA[4]                 ;
             //nt_DFI_WRDATA[37]          <=    SRB_IOL17_TX_DATA[5]                 ;
             //nt_DFI_WRDATA[38]          <=    SRB_IOL17_TX_DATA[2]                 ;
             //nt_DFI_WRDATA[39]          <=    SRB_IOL17_TX_DATA[3]                 ;
             //nt_DFI_WRDATA[40]          <=    SRB_IOL17_TX_DATA[1]                 ;
             //nt_DFI_WRDATA[41]          <=    SRB_IOL17_TX_DATA[0]                 ;
             //nt_DFI_WRDATA[42]          <=    SRB_IOL17_MIPI_SW_DYN_I              ;
             //nt_DFI_WRDATA[43]          <=    SRB_IOL17_IODLY_CTRL[1]              ;
             //nt_DFI_WRDATA[44]          <=    SRB_IOL17_TS_CTRL[0]                 ;
             //nt_DFI_WRDATA[45]          <=    SRB_IOL17_CE                         ;
             //nt_DFI_WRDATA[46]          <=    SRB_IOL17_TS_CTRL[1]                 ;
             //nt_DFI_WRDATA[47]          <=    SRB_IOL17_TS_CTRL[2]                 ;
             //nt_DFI_WRDATA[48]          <=    SRB_IOL17_IODLY_CTRL[0]              ;
             //nt_DFI_WRDATA[49]          <=    SRB_IOL17_TS_CTRL[3]                 ;
             //nt_DFI_WRDATA[50]          <=    SRB_IOL17_LRS                        ;
             //nt_DFI_WRDATA[51]          <=    SRB_IOL17_CLK_SYS                    ;
             //nt_DFI_WRDATA[52]          <=    SRB_IOL17_IODLY_CTRL[2]              ;
             //nt_DFI_WRDATA[53]          <=    SRB_IOL16_TX_DATA[7]                 ;
             //nt_DFI_WRDATA[54]          <=    SRB_IOL16_TX_DATA[6]                 ;
             //nt_DFI_WRDATA[55]          <=    SRB_IOL16_TX_DATA[4]                 ;
             //nt_DFI_WRDATA[56]          <=    SRB_IOL16_TX_DATA[5]                 ;
             //nt_DFI_WRDATA[57]          <=    SRB_IOL16_TX_DATA[2]                 ;
             //nt_DFI_WRDATA[58]          <=    SRB_IOL16_TX_DATA[3]                 ;
             //nt_DFI_WRDATA[59]          <=    SRB_IOL16_TX_DATA[1]                 ;
             //nt_DFI_WRDATA[60]          <=    SRB_IOL16_TX_DATA[0]                 ;
             //nt_DFI_WRDATA[61]          <=    SRB_IOL16_MIPI_SW_DYN_I              ;
             //nt_DFI_WRDATA[62]          <=    SRB_IOL16_IODLY_CTRL[1]              ;
             //nt_DFI_WRDATA[63]          <=    SRB_IOL16_TS_CTRL[0]                 ;
             //nt_DFI_WRDATA_MASK[0]      <=    SRB_IOL16_CE                         ;
             //nt_DFI_WRDATA_MASK[1]      <=    SRB_IOL16_TS_CTRL[1]                 ;
             //nt_DFI_WRDATA_MASK[2]      <=    SRB_IOL16_TS_CTRL[2]                 ;
             //nt_DFI_WRDATA_MASK[3]      <=    SRB_IOL16_IODLY_CTRL[0]              ;
             //nt_DFI_WRDATA_MASK[4]      <=    SRB_IOL16_TS_CTRL[3]                 ;
             //nt_DFI_WRDATA_MASK[5]      <=    SRB_IOL16_LRS                        ;
             //nt_DFI_WRDATA_MASK[6]      <=    SRB_IOL16_CLK_SYS                    ;
             //nt_DFI_WRDATA_MASK[7]      <=    SRB_IOL16_IODLY_CTRL[2]              ;
             //nt_DFI_WRDATA_EN[0]        <=    SRB_IOL15_TX_DATA[7]                 ;
             //nt_DFI_WRDATA_EN[1]        <=    SRB_IOL15_TX_DATA[6]                 ;
             //nt_DFI_WRDATA_EN[2]        <=    SRB_IOL15_TX_DATA[4]                 ;
             //nt_DFI_WRDATA_EN[3]        <=    SRB_IOL15_TX_DATA[5]                 ;
             //nt_DFI_RDDATA_EN[0]        <=    SRB_IOL15_TX_DATA[2]                 ;
             //nt_DFI_RDDATA_EN[1]        <=    SRB_IOL15_TX_DATA[3]                 ;
             //nt_DFI_RDDATA_EN[2]        <=    SRB_IOL15_TX_DATA[1]                 ;
             //nt_DFI_RDDATA_EN[3]        <=    SRB_IOL15_TX_DATA[0]                 ;
             //nt_DFI_CTRLUPD_REQ         <=    SRB_IOL15_MIPI_SW_DYN_I              ;
             //nt_DFI_DRAM_CLK_DISABLE    <=    SRB_IOL15_IODLY_CTRL[1]              ;
             //nt_DFI_INIT_START          <=    SRB_IOL15_TS_CTRL[0]                 ;
             //nt_DFI_FREQUENCY[0]        <=    SRB_IOL15_CE                         ;
             //nt_DFI_FREQUENCY[1]        <=    SRB_IOL15_TS_CTRL[1]                 ;
             //nt_DFI_FREQUENCY[2]        <=    SRB_IOL15_TS_CTRL[2]                 ;
             //nt_DFI_FREQUENCY[3]        <=    SRB_IOL15_IODLY_CTRL[0]              ;
             //nt_DFI_FREQUENCY[4]        <=    SRB_IOL15_TS_CTRL[3]                 ;
             //nt_DFI_PHYUPD_ACK          <=    SRB_IOL15_LRS                        ;
             //nt_DFI_LP_REQ              <=    SRB_IOL15_CLK_SYS                    ;
             //nt_DFI_LP_WAKEUP[0]        <=    SRB_IOL15_IODLY_CTRL[2]              ;
             //nt_DFI_LP_WAKEUP[1]        <=    SRB_IOL14_TX_DATA[7]                 ;
             //nt_DFI_LP_WAKEUP[2]        <=    SRB_IOL14_TX_DATA[6]                 ;
             //nt_DFI_LP_WAKEUP[3]        <=    SRB_IOL14_TX_DATA[4]                 ;    
             //
             //SRB_IOL29_RX_DATA[7]       <=    nt_DFI_RDDATA[0]                     ;
             //SRB_IOL29_IODLY_OV         <=    nt_DFI_RDDATA[1]                     ;
             //SRB_IOL29_RX_DATA_DD       <=    nt_DFI_RDDATA[2]                     ;
             //SRB_IOL28_RX_DATA[0]       <=    nt_DFI_RDDATA[3]                     ;
             //SRB_IOL28_RX_DATA[1]       <=    nt_DFI_RDDATA[4]                     ;
             //SRB_IOL28_RX_DATA[2]       <=    nt_DFI_RDDATA[5]                     ;
             //SRB_IOL28_RX_DATA[3]       <=    nt_DFI_RDDATA[6]                     ;
             //SRB_IOL28_RX_DATA[4]       <=    nt_DFI_RDDATA[7]                     ;
             //SRB_IOL28_RX_DATA[5]       <=    nt_DFI_RDDATA[8]                     ;
             //SRB_IOL28_RX_DATA[6]       <=    nt_DFI_RDDATA[9]                     ;
             //SRB_IOL28_RX_DATA[7]       <=    nt_DFI_RDDATA[10]                    ;
             //SRB_IOL28_IODLY_OV         <=    nt_DFI_RDDATA[11]                    ;
             //SRB_IOL28_RX_DATA_DD       <=    nt_DFI_RDDATA[12]                    ;
             //SRB_IOL27_RX_DATA[0]       <=    nt_DFI_RDDATA[13]                    ;
             //SRB_IOL27_RX_DATA[1]       <=    nt_DFI_RDDATA[14]                    ;
             //SRB_IOL27_RX_DATA[2]       <=    nt_DFI_RDDATA[15]                    ;
             //SRB_IOL27_RX_DATA[3]       <=    nt_DFI_RDDATA[16]                    ;
             //SRB_IOL27_RX_DATA[4]       <=    nt_DFI_RDDATA[17]                    ;
             //SRB_IOL27_RX_DATA[5]       <=    nt_DFI_RDDATA[18]                    ;
             //SRB_IOL27_RX_DATA[6]       <=    nt_DFI_RDDATA[19]                    ;
             //SRB_IOL27_RX_DATA[7]       <=    nt_DFI_RDDATA[20]                    ;
             //SRB_IOL27_IODLY_OV         <=    nt_DFI_RDDATA[21]                    ;
             //SRB_IOL27_RX_DATA_DD       <=    nt_DFI_RDDATA[22]                    ;
             //SRB_IOL26_RX_DATA[0]       <=    nt_DFI_RDDATA[23]                    ;
             //SRB_IOL26_RX_DATA[1]       <=    nt_DFI_RDDATA[24]                    ;
             //SRB_IOL26_RX_DATA[2]       <=    nt_DFI_RDDATA[25]                    ;
             //SRB_IOL26_RX_DATA[3]       <=    nt_DFI_RDDATA[26]                    ;
             //SRB_IOL26_RX_DATA[4]       <=    nt_DFI_RDDATA[27]                    ;
             //SRB_IOL26_RX_DATA[5]       <=    nt_DFI_RDDATA[28]                    ;
             //SRB_IOL26_RX_DATA[6]       <=    nt_DFI_RDDATA[29]                    ;
             //SRB_IOL26_RX_DATA[7]       <=    nt_DFI_RDDATA[30]                    ;
             //SRB_IOL26_IODLY_OV         <=    nt_DFI_RDDATA[31]                    ;
             //SRB_IOL26_RX_DATA_DD       <=    nt_DFI_RDDATA[32]                    ;
             //SRB_IOL25_RX_DATA[0]       <=    nt_DFI_RDDATA[33]                    ;
             //SRB_IOL25_RX_DATA[1]       <=    nt_DFI_RDDATA[34]                    ;
             //SRB_IOL25_RX_DATA[2]       <=    nt_DFI_RDDATA[35]                    ;
             //SRB_IOL25_RX_DATA[3]       <=    nt_DFI_RDDATA[36]                    ;
             //SRB_IOL25_RX_DATA[4]       <=    nt_DFI_RDDATA[37]                    ;
             //SRB_IOL25_RX_DATA[5]       <=    nt_DFI_RDDATA[38]                    ;
             //SRB_IOL25_RX_DATA[6]       <=    nt_DFI_RDDATA[39]                    ;
             //SRB_IOL25_RX_DATA[7]       <=    nt_DFI_RDDATA[40]                    ;
             //SRB_IOL25_IODLY_OV         <=    nt_DFI_RDDATA[41]                    ;
             //SRB_IOL25_RX_DATA_DD       <=    nt_DFI_RDDATA[42]                    ;
             //SRB_IOL24_RX_DATA[0]       <=    nt_DFI_RDDATA[43]                    ;
             //SRB_IOL24_RX_DATA[1]       <=    nt_DFI_RDDATA[44]                    ;
             //SRB_IOL24_RX_DATA[2]       <=    nt_DFI_RDDATA[45]                    ;
             //SRB_IOL24_RX_DATA[3]       <=    nt_DFI_RDDATA[46]                    ;
             //SRB_IOL24_RX_DATA[4]       <=    nt_DFI_RDDATA[47]                    ;
             //SRB_IOL24_RX_DATA[5]       <=    nt_DFI_RDDATA[48]                    ;
             //SRB_IOL24_RX_DATA[6]       <=    nt_DFI_RDDATA[49]                    ;
             //SRB_IOL24_RX_DATA[7]       <=    nt_DFI_RDDATA[50]                    ;
             //SRB_IOL24_IODLY_OV         <=    nt_DFI_RDDATA[51]                    ;
             //SRB_IOL24_RX_DATA_DD       <=    nt_DFI_RDDATA[52]                    ;
             //SRB_IOL23_RX_DATA[0]       <=    nt_DFI_RDDATA[53]                    ;
             //SRB_IOL23_RX_DATA[1]       <=    nt_DFI_RDDATA[54]                    ;
             //SRB_IOL23_RX_DATA[2]       <=    nt_DFI_RDDATA[55]                    ;
             //SRB_IOL23_RX_DATA[3]       <=    nt_DFI_RDDATA[56]                    ;
             //SRB_IOL23_RX_DATA[4]       <=    nt_DFI_RDDATA[57]                    ;
             //SRB_IOL23_RX_DATA[5]       <=    nt_DFI_RDDATA[58]                    ;
             //SRB_IOL23_RX_DATA[6]       <=    nt_DFI_RDDATA[59]                    ;
             //SRB_IOL23_RX_DATA[7]       <=    nt_DFI_RDDATA[60]                    ;
             //SRB_IOL23_IODLY_OV         <=    nt_DFI_RDDATA[61]                    ;
             //SRB_IOL23_RX_DATA_DD       <=    nt_DFI_RDDATA[62]                    ;
             //SRB_IOL22_RX_DATA[0]       <=    nt_DFI_RDDATA[63]                    ;
             //SRB_IOL22_RX_DATA[1]       <=    nt_DFI_RDDATA_VALID[0]               ;
             //SRB_IOL22_RX_DATA[2]       <=    nt_DFI_RDDATA_VALID[1]               ;
             //SRB_IOL22_RX_DATA[3]       <=    nt_DFI_RDDATA_VALID[2]               ;
             //SRB_IOL22_RX_DATA[4]       <=    nt_DFI_RDDATA_VALID[3]               ;
             //SRB_IOL22_RX_DATA[5]       <=    nt_DFI_CTRLUPD_ACK                   ;
             //SRB_IOL22_RX_DATA[6]       <=    nt_DFI_INIT_COMPLETE                 ;
             //SRB_IOL22_RX_DATA[7]       <=    nt_DFI_PHYUPD_REQ                    ;
             //SRB_IOL22_IODLY_OV         <=    nt_DFI_PHYUPD_TYPE[0]                ;
             //SRB_IOL22_RX_DATA_DD       <=    nt_DFI_PHYUPD_TYPE[1]                ;
             //SRB_IOL21_RX_DATA[0]       <=    nt_DFI_LP_ACK                        ;
    }

    int TMRD    = to_integer(CP_TMRD   );
    int TMOD    = to_integer(CP_TMOD   );
    int TZQINIT = to_integer(CP_TZQINIT);
    int TXPR    = to_integer(CP_TXPR   );
    int TRP     = to_integer(CP_TRP    );
    int TRFC    = to_integer(CP_TRFC   );
    int T200US  = to_integer(CP_T200US );
    int T400NS  = to_integer(CP_T400NS );
    
    operator V_DDRPHY V_DDRPHY
        parameter map
        (
            MR0_DDR3                     =>  CP_MR0_DDR3                ,
            MR1_DDR3                     =>  CP_MR1_DDR3                ,
            MR2_DDR3                     =>  CP_MR2_DDR3                ,
            MR3_DDR3                     =>  CP_MR3_DDR3                ,
            MR_DDR2                      =>  CP_MR_DDR2                 ,
            EMR1_DDR2                    =>  CP_EMR1_DDR2               ,
            EMR2_DDR2                    =>  CP_EMR2_DDR2               ,
            EMR3_DDR2                    =>  CP_EMR3_DDR2               ,
            MR_LPDDR                     =>  CP_MR_LPDDR                ,
            EMR_LPDDR                    =>  CP_EMR_LPDDR               ,
            TMRD                         =>     TMRD                    ,
            TMOD                         =>     TMOD                    ,
            TZQINIT                      =>     TZQINIT                 ,
            TRP                          =>     TRP                     ,
            TXPR                         =>     TXPR                    ,
            TRFC                         =>     TRFC                    ,
            WL_EN                        =>  CP_WL_EN                   ,
            DDR_TYPE                     =>  CP_DDR_TYPE                ,
            DATA_WIDTH                   =>  CP_DATA_WIDTH              ,
            DQS_GATE_MODE                =>  CP_DQS_GATE_MODE           ,
            WRDATA_PATH_ADJ              =>  CP_WRDATA_PATH_ADJ         ,
            CTRL_PATH_ADJ                =>  CP_CTRL_PATH_ADJ           ,
            WL_MAX_STEP                  =>  CP_WL_MAX_STEP             ,
            WL_MAX_CHECK                 =>  CP_WL_MAX_CHECK            ,
            MAN_WRLVL_DQS_L              =>  CP_MAN_WRLVL_DQS_L         ,
            MAN_WRLVL_DQS_H              =>  CP_MAN_WRLVL_DQS_H         ,
            WL_CTRL_L                    =>  CP_WL_CTRL_L               ,
            WL_CTRL_H                    =>  CP_WL_CTRL_H               ,
            INIT_READ_CLK_CTRL           =>  CP_INIT_READ_CLK_CTRL      ,
            INIT_READ_CLK_CTRL_H         =>  CP_INIT_READ_CLK_CTRL_H    ,
            INIT_SLIP_STEP               =>  CP_INIT_SLIP_STEP          ,
            INIT_SLIP_STEP_H             =>  CP_INIT_SLIP_STEP_H        ,
            FORCE_READ_CLK_CTRL_L        =>  CP_FORCE_READ_CLK_CTRL_L   ,
            FORCE_READ_CLK_CTRL_H        =>  CP_FORCE_READ_CLK_CTRL_H   ,
            STOP_WITH_ERROR              =>  CP_STOP_WITH_ERROR          ,
            DQGT_DEBUG                   =>  CP_DQGT_DEBUG              ,
            WRITE_DEBUG                  =>  CP_WRITE_DEBUG             ,
            RDEL_ADJ_MAX_RANG            =>  CP_RDEL_ADJ_MAX_RANG       ,
            MIN_DQSI_WIN                 =>  CP_MIN_DQSI_WIN            ,
            INIT_SAMP_POSITION           =>  CP_INIT_SAMP_POSITION      ,
            INIT_SAMP_POSITION_H         =>  CP_INIT_SAMP_POSITION_H    ,
            FORCE_SAMP_POSITION_L        =>  CP_FORCE_SAMP_POSITION_L   ,
            FORCE_SAMP_POSITION_H        =>  CP_FORCE_SAMP_POSITION_H   ,
            T200US                       =>     T200US                  ,
            T400NS                       =>     T400NS                  ,
            T_LPDDR                      =>  CP_T_LPDDR                 ,
            RDEL_RD_CNT                  =>  CP_RDEL_RD_CNT             ,
            REF_CNT                      =>  CP_REF_CNT                 ,
            APB_VLD                      =>  CP_APB_VLD                 ,
            TEST_PATTERN1                =>  CP_TEST_PATTERN1           ,
            TEST_PATTERN2                =>  CP_TEST_PATTERN2           ,
            TEST_PATTERN3                =>  CP_TEST_PATTERN3           ,
            TXS                          =>  CP_TXS                     ,
            TRAIN_RST_TYPE               =>  CP_TRAIN_RST_TYPE          ,
            WL_SETTING                   =>  CP_WL_SETTING              ,
            WCLK_DEL_SEL                 =>  CP_WCLK_DEL_SEL            ,
            INIT_WRLVL_STEP_L            =>  CP_INIT_WRLVL_STEP_L       ,
            INIT_WRLVL_STEP_H            =>  CP_INIT_WRLVL_STEP_H      
        )
        port map
        (
            DDRPHY_WDQS_L[3]                    =>    IOL9_TX_DATA[3],
            DDRPHY_WDQS_L[2]                    =>    IOL9_TX_DATA[2],
            DDRPHY_WDQS_L[1]                    =>    IOL9_TX_DATA[1],
            DDRPHY_WDQS_L[0]                    =>    IOL9_TX_DATA[0],
            DDRPHY_WDQS_EN_L[1]                 =>    IOL9_TS_CTRL[1],
            DDRPHY_WDQS_EN_L[0]                 =>    IOL9_TS_CTRL[0],
            DDRPHY_DM_L[3]                      =>    IOL2_TX_DATA[3],
            DDRPHY_DM_L[2]                      =>    IOL2_TX_DATA[2],
            DDRPHY_DM_L[1]                      =>    IOL2_TX_DATA[1],
            DDRPHY_DM_L[0]                      =>    IOL2_TX_DATA[0],
            DDRPHY_WEN_H[15]                    =>    IOL36_TS_CTRL[1],
            DDRPHY_WEN_H[14]                    =>    IOL36_TS_CTRL[0],
            DDRPHY_WEN_H[13]                    =>    IOL35_TS_CTRL[1],
            DDRPHY_WEN_H[12]                    =>    IOL35_TS_CTRL[0],
            DDRPHY_WEN_H[11]                    =>    IOL34_TS_CTRL[1],
            DDRPHY_WEN_H[10]                    =>    IOL34_TS_CTRL[0],
            DDRPHY_WEN_H[9]                     =>    IOL33_TS_CTRL[1],
            DDRPHY_WEN_H[8]                     =>    IOL33_TS_CTRL[0],
            DDRPHY_WEN_H[7]                     =>    IOL32_TS_CTRL[1],
            DDRPHY_WEN_H[6]                     =>    IOL32_TS_CTRL[0],
            DDRPHY_WEN_H[5]                     =>    IOL29_TS_CTRL[1],
            DDRPHY_WEN_H[4]                     =>    IOL29_TS_CTRL[0],
            DDRPHY_WEN_H[3]                     =>    IOL28_TS_CTRL[1],
            DDRPHY_WEN_H[2]                     =>    IOL28_TS_CTRL[0],
            DDRPHY_WEN_H[1]                     =>    IOL27_TS_CTRL[1],
            DDRPHY_WEN_H[0]                     =>    IOL27_TS_CTRL[0],
            DDRPHY_WEN_L[15]                    =>    IOL12_TS_CTRL[1],
            DDRPHY_WEN_L[14]                    =>    IOL12_TS_CTRL[0],
            DDRPHY_WEN_L[13]                    =>    IOL11_TS_CTRL[1],
            DDRPHY_WEN_L[12]                    =>    IOL11_TS_CTRL[0],
            DDRPHY_WEN_L[11]                    =>    IOL10_TS_CTRL[1],
            DDRPHY_WEN_L[10]                    =>    IOL10_TS_CTRL[0],
            DDRPHY_WEN_L[9]                     =>    IOL7_TS_CTRL[1],
            DDRPHY_WEN_L[8]                     =>    IOL7_TS_CTRL[0],
            DDRPHY_WEN_L[7]                     =>    IOL6_TS_CTRL[1],
            DDRPHY_WEN_L[6]                     =>    IOL6_TS_CTRL[0],
            DDRPHY_WEN_L[5]                     =>    IOL5_TS_CTRL[1],
            DDRPHY_WEN_L[4]                     =>    IOL5_TS_CTRL[0],
            DDRPHY_WEN_L[3]                     =>    IOL4_TS_CTRL[1],
            DDRPHY_WEN_L[2]                     =>    IOL4_TS_CTRL[0],
            DDRPHY_WEN_L[1]                     =>    IOL3_TS_CTRL[1],
            DDRPHY_WEN_L[0]                     =>    IOL3_TS_CTRL[0],
            DDRPHY_WDQS_H[3]                    =>    IOL31_TX_DATA[3],
            DDRPHY_WDQS_H[2]                    =>    IOL31_TX_DATA[2],
            DDRPHY_WDQS_H[1]                    =>    IOL31_TX_DATA[1],
            DDRPHY_WDQS_H[0]                    =>    IOL31_TX_DATA[0],
            DDRPHY_DM_H[3]                      =>    IOL37_TX_DATA[3],
            DDRPHY_DM_H[2]                      =>    IOL37_TX_DATA[2],
            DDRPHY_DM_H[1]                      =>    IOL37_TX_DATA[1],
            DDRPHY_DM_H[0]                      =>    IOL37_TX_DATA[0],
            DDRPHY_WDQS_EN_H[1]                 =>    IOL31_TS_CTRL[1],
            DDRPHY_WDQS_EN_H[0]                 =>    IOL31_TS_CTRL[0],
            DDRPHY_CA_EN[55]                    =>    IOL59_TS_CTRL[1],
            DDRPHY_CA_EN[54]                    =>    IOL59_TS_CTRL[0],
            DDRPHY_CA_EN[53]                    =>    IOL58_TS_CTRL[1],
            DDRPHY_CA_EN[52]                    =>    IOL58_TS_CTRL[0],
            DDRPHY_CA_EN[51]                    =>    IOL57_TS_CTRL[1],
            DDRPHY_CA_EN[50]                    =>    IOL57_TS_CTRL[0],
            DDRPHY_CA_EN[49]                    =>    IOL56_TS_CTRL[1],
            DDRPHY_CA_EN[48]                    =>    IOL56_TS_CTRL[0],
            DDRPHY_CA_EN[47]                    =>    IOL55_TS_CTRL[1],
            DDRPHY_CA_EN[46]                    =>    IOL55_TS_CTRL[0],
            DDRPHY_CA_EN[45]                    =>    IOL52_TS_CTRL[1],
            DDRPHY_CA_EN[44]                    =>    IOL52_TS_CTRL[0],
            DDRPHY_CA_EN[43]                    =>    IOL51_TS_CTRL[1],
            DDRPHY_CA_EN[42]                    =>    IOL51_TS_CTRL[0],
            DDRPHY_CA_EN[41]                    =>    IOL49_TS_CTRL[1],
            DDRPHY_CA_EN[40]                    =>    IOL49_TS_CTRL[0],
            DDRPHY_CA_EN[39]                    =>    IOL48_TS_CTRL[1],
            DDRPHY_CA_EN[38]                    =>    IOL48_TS_CTRL[0],
            DDRPHY_CA_EN[37]                    =>    IOL47_TS_CTRL[1],
            DDRPHY_CA_EN[36]                    =>    IOL47_TS_CTRL[0],
            DDRPHY_CA_EN[35]                    =>    IOL46_TS_CTRL[1],
            DDRPHY_CA_EN[34]                    =>    IOL46_TS_CTRL[0],
            DDRPHY_CA_EN[33]                    =>    IOL45_TS_CTRL[1],
            DDRPHY_CA_EN[32]                    =>    IOL45_TS_CTRL[0],
            DDRPHY_CA_EN[31]                    =>    IOL44_TS_CTRL[1],
            DDRPHY_CA_EN[30]                    =>    IOL44_TS_CTRL[0],
            DDRPHY_CA_EN[29]                    =>    IOL43_TS_CTRL[1],
            DDRPHY_CA_EN[28]                    =>    IOL43_TS_CTRL[0],
            DDRPHY_CA_EN[27]                    =>    IOL42_TS_CTRL[1],
            DDRPHY_CA_EN[26]                    =>    IOL42_TS_CTRL[0],
            DDRPHY_CA_EN[25]                    =>    IOL41_TS_CTRL[1],
            DDRPHY_CA_EN[24]                    =>    IOL41_TS_CTRL[0],
            DDRPHY_CA_EN[23]                    =>    IOL40_TS_CTRL[1],
            DDRPHY_CA_EN[22]                    =>    IOL40_TS_CTRL[0],
            DDRPHY_CA_EN[21]                    =>    IOL37_TS_CTRL[1],
            DDRPHY_CA_EN[20]                    =>    IOL37_TS_CTRL[0],
            DDRPHY_CA_EN[19]                    =>    IOL25_TS_CTRL[1],
            DDRPHY_CA_EN[18]                    =>    IOL25_TS_CTRL[0],
            DDRPHY_CA_EN[17]                    =>    IOL24_TS_CTRL[1],
            DDRPHY_CA_EN[16]                    =>    IOL24_TS_CTRL[0],
            DDRPHY_CA_EN[15]                    =>    IOL23_TS_CTRL[1],
            DDRPHY_CA_EN[14]                    =>    IOL23_TS_CTRL[0],
            DDRPHY_CA_EN[13]                    =>    IOL22_TS_CTRL[1],
            DDRPHY_CA_EN[12]                    =>    IOL22_TS_CTRL[0],
            DDRPHY_CA_EN[11]                    =>    IOL21_TS_CTRL[1],
            DDRPHY_CA_EN[10]                    =>    IOL21_TS_CTRL[0],
            DDRPHY_CA_EN[9]                     =>    IOL20_TS_CTRL[1],
            DDRPHY_CA_EN[8]                     =>    IOL20_TS_CTRL[0],
            DDRPHY_CA_EN[7]                     =>    IOL19_TS_CTRL[1],
            DDRPHY_CA_EN[6]                     =>    IOL19_TS_CTRL[0],
            DDRPHY_CA_EN[5]                     =>    IOL18_TS_CTRL[1],
            DDRPHY_CA_EN[4]                     =>    IOL18_TS_CTRL[0],
            DDRPHY_CA_EN[3]                     =>    IOL17_TS_CTRL[1],
            DDRPHY_CA_EN[2]                     =>    IOL17_TS_CTRL[0],
            DDRPHY_CA_EN[1]                     =>    IOL2_TS_CTRL[1],
            DDRPHY_CA_EN[0]                     =>    IOL2_TS_CTRL[0],
            DDRPHY_ADDR[63]                     =>    IOL59_TX_DATA[3],
            DDRPHY_ADDR[62]                     =>    IOL59_TX_DATA[2],
            DDRPHY_ADDR[61]                     =>    IOL59_TX_DATA[1],
            DDRPHY_ADDR[60]                     =>    IOL59_TX_DATA[0],
            DDRPHY_ADDR[59]                     =>    IOL58_TX_DATA[3],
            DDRPHY_ADDR[58]                     =>    IOL58_TX_DATA[2],
            DDRPHY_ADDR[57]                     =>    IOL58_TX_DATA[1],
            DDRPHY_ADDR[56]                     =>    IOL58_TX_DATA[0],
            DDRPHY_ADDR[55]                     =>    IOL57_TX_DATA[3],
            DDRPHY_ADDR[54]                     =>    IOL57_TX_DATA[2],
            DDRPHY_ADDR[53]                     =>    IOL57_TX_DATA[1],
            DDRPHY_ADDR[52]                     =>    IOL57_TX_DATA[0],
            DDRPHY_ADDR[51]                     =>    IOL56_TX_DATA[3],
            DDRPHY_ADDR[50]                     =>    IOL56_TX_DATA[2],
            DDRPHY_ADDR[49]                     =>    IOL56_TX_DATA[1],
            DDRPHY_ADDR[48]                     =>    IOL56_TX_DATA[0],
            DDRPHY_ADDR[47]                     =>    IOL55_TX_DATA[3],
            DDRPHY_ADDR[46]                     =>    IOL55_TX_DATA[2],
            DDRPHY_ADDR[45]                     =>    IOL55_TX_DATA[1],
            DDRPHY_ADDR[44]                     =>    IOL55_TX_DATA[0],
            DDRPHY_ADDR[43]                     =>    IOL52_TX_DATA[3],
            DDRPHY_ADDR[42]                     =>    IOL52_TX_DATA[2],
            DDRPHY_ADDR[41]                     =>    IOL52_TX_DATA[1],
            DDRPHY_ADDR[40]                     =>    IOL52_TX_DATA[0],
            DDRPHY_ADDR[39]                     =>    IOL51_TX_DATA[3],
            DDRPHY_ADDR[38]                     =>    IOL51_TX_DATA[2],
            DDRPHY_ADDR[37]                     =>    IOL51_TX_DATA[1],
            DDRPHY_ADDR[36]                     =>    IOL51_TX_DATA[0],
            DDRPHY_ADDR[35]                     =>    IOL49_TX_DATA[3],
            DDRPHY_ADDR[34]                     =>    IOL49_TX_DATA[2],
            DDRPHY_ADDR[33]                     =>    IOL49_TX_DATA[1],
            DDRPHY_ADDR[32]                     =>    IOL49_TX_DATA[0],
            DDRPHY_ADDR[31]                     =>    IOL47_TX_DATA[3],
            DDRPHY_ADDR[30]                     =>    IOL47_TX_DATA[2],
            DDRPHY_ADDR[29]                     =>    IOL47_TX_DATA[1],
            DDRPHY_ADDR[28]                     =>    IOL47_TX_DATA[0],
            DDRPHY_ADDR[27]                     =>    IOL46_TX_DATA[3],
            DDRPHY_ADDR[26]                     =>    IOL46_TX_DATA[2],
            DDRPHY_ADDR[25]                     =>    IOL46_TX_DATA[1],
            DDRPHY_ADDR[24]                     =>    IOL46_TX_DATA[0],
            DDRPHY_ADDR[23]                     =>    IOL45_TX_DATA[3],
            DDRPHY_ADDR[22]                     =>    IOL45_TX_DATA[2],
            DDRPHY_ADDR[21]                     =>    IOL45_TX_DATA[1],
            DDRPHY_ADDR[20]                     =>    IOL45_TX_DATA[0],
            DDRPHY_ADDR[19]                     =>    IOL44_TX_DATA[3],
            DDRPHY_ADDR[18]                     =>    IOL44_TX_DATA[2],
            DDRPHY_ADDR[17]                     =>    IOL44_TX_DATA[1],
            DDRPHY_ADDR[16]                     =>    IOL44_TX_DATA[0],
            DDRPHY_ADDR[15]                     =>    IOL43_TX_DATA[3],
            DDRPHY_ADDR[14]                     =>    IOL43_TX_DATA[2],
            DDRPHY_ADDR[13]                     =>    IOL43_TX_DATA[1],
            DDRPHY_ADDR[12]                     =>    IOL43_TX_DATA[0],
            DDRPHY_ADDR[11]                     =>    IOL42_TX_DATA[3],
            DDRPHY_ADDR[10]                     =>    IOL42_TX_DATA[2],
            DDRPHY_ADDR[9]                      =>    IOL42_TX_DATA[1],
            DDRPHY_ADDR[8]                      =>    IOL42_TX_DATA[0],
            DDRPHY_ADDR[7]                      =>    IOL41_TX_DATA[3],
            DDRPHY_ADDR[6]                      =>    IOL41_TX_DATA[2],
            DDRPHY_ADDR[5]                      =>    IOL41_TX_DATA[1],
            DDRPHY_ADDR[4]                      =>    IOL41_TX_DATA[0],
            DDRPHY_ADDR[3]                      =>    IOL40_TX_DATA[3],
            DDRPHY_ADDR[2]                      =>    IOL40_TX_DATA[2],
            DDRPHY_ADDR[1]                      =>    IOL40_TX_DATA[1],
            DDRPHY_ADDR[0]                      =>    IOL40_TX_DATA[0],
            DDRPHY_BA[11]                       =>    IOL22_TX_DATA[3],
            DDRPHY_BA[10]                       =>    IOL22_TX_DATA[2],
            DDRPHY_BA[9]                        =>    IOL22_TX_DATA[1],
            DDRPHY_BA[8]                        =>    IOL22_TX_DATA[0],
            DDRPHY_BA[7]                        =>    IOL21_TX_DATA[3],
            DDRPHY_BA[6]                        =>    IOL21_TX_DATA[2],
            DDRPHY_BA[5]                        =>    IOL21_TX_DATA[1],
            DDRPHY_BA[4]                        =>    IOL21_TX_DATA[0],
            DDRPHY_BA[3]                        =>    IOL20_TX_DATA[3],
            DDRPHY_BA[2]                        =>    IOL20_TX_DATA[2],
            DDRPHY_BA[1]                        =>    IOL20_TX_DATA[1],
            DDRPHY_BA[0]                        =>    IOL20_TX_DATA[0],
            DDRPHY_CK[3]                        =>    IOL17_TX_DATA[3],
            DDRPHY_CK[2]                        =>    IOL17_TX_DATA[2],
            DDRPHY_CK[1]                        =>    IOL17_TX_DATA[1],
            DDRPHY_CK[0]                        =>    IOL17_TX_DATA[0],
            DDRPHY_CKE[3]                       =>    IOL48_TX_DATA[3],
            DDRPHY_CKE[2]                       =>    IOL48_TX_DATA[2],
            DDRPHY_CKE[1]                       =>    IOL48_TX_DATA[1],
            DDRPHY_CKE[0]                       =>    IOL48_TX_DATA[0],
            DDRPHY_CS_N[3]                      =>    IOL25_TX_DATA[3],
            DDRPHY_CS_N[2]                      =>    IOL25_TX_DATA[2],
            DDRPHY_CS_N[1]                      =>    IOL25_TX_DATA[1],
            DDRPHY_CS_N[0]                      =>    IOL25_TX_DATA[0],
            DDRPHY_RAS_N[3]                     =>    IOL24_TX_DATA[3],
            DDRPHY_RAS_N[2]                     =>    IOL24_TX_DATA[2],
            DDRPHY_RAS_N[1]                     =>    IOL24_TX_DATA[1],
            DDRPHY_RAS_N[0]                     =>    IOL24_TX_DATA[0],
            DDRPHY_CAS_N[3]                     =>    IOL23_TX_DATA[3],
            DDRPHY_CAS_N[2]                     =>    IOL23_TX_DATA[2],
            DDRPHY_CAS_N[1]                     =>    IOL23_TX_DATA[1],
            DDRPHY_CAS_N[0]                     =>    IOL23_TX_DATA[0],
            DDRPHY_WE_N[3]                      =>    IOL19_TX_DATA[3],
            DDRPHY_WE_N[2]                      =>    IOL19_TX_DATA[2],
            DDRPHY_WE_N[1]                      =>    IOL19_TX_DATA[1],
            DDRPHY_WE_N[0]                      =>    IOL19_TX_DATA[0],
            DDRPHY_ODT[3]                       =>    IOL18_TX_DATA[3],
            DDRPHY_ODT[2]                       =>    IOL18_TX_DATA[2],
            DDRPHY_ODT[1]                       =>    IOL18_TX_DATA[1],
            DDRPHY_ODT[0]                       =>    IOL18_TX_DATA[0],
            DDRPHY_MEM_RST                      =>    IOL50_TX_DATA[7],
            SRB_RST_DLL                         =>    SRB_IOL14_LRS,
            SRB_IOL_RST                         =>    SRB_IOL13_LRS,
            SRB_DQS_RST_TRAINING                =>    SRB_IOL12_LRS,
            PADDR[0]                            =>    SRB_IOL5_IODLY_CTRL[2],
            PADDR[1]                            =>    SRB_IOL4_TX_DATA[7],
            PADDR[2]                            =>    SRB_IOL4_TX_DATA[6],
            PADDR[3]                            =>    SRB_IOL4_TX_DATA[4],
            PADDR[4]                            =>    SRB_IOL4_TX_DATA[5],
            PADDR[5]                            =>    SRB_IOL4_TX_DATA[2],
            PADDR[6]                            =>    SRB_IOL4_TX_DATA[3],
            PADDR[7]                            =>    SRB_IOL4_TX_DATA[1],
            PADDR[8]                            =>    SRB_IOL4_TX_DATA[0],
            PADDR[9]                            =>    SRB_IOL4_MIPI_SW_DYN_I,
            PADDR[10]                           =>    SRB_IOL4_IODLY_CTRL[1],
            PADDR[11]                           =>    SRB_IOL4_TS_CTRL[0],
            PWDATA[0]                           =>    SRB_IOL4_CE,
            PWDATA[1]                           =>    SRB_IOL4_TS_CTRL[1],
            PWDATA[2]                           =>    SRB_IOL4_TS_CTRL[2],
            PWDATA[3]                           =>    SRB_IOL4_IODLY_CTRL[0],
            PWDATA[4]                           =>    SRB_IOL4_TS_CTRL[3],
            PRESET                              =>    SRB_IOL4_LRS,
            PCLK                                =>    SRB_IOL4_CLK_SYS,
            PWDATA[5]                           =>    SRB_IOL4_IODLY_CTRL[2],
            PWDATA[6]                           =>    SRB_IOL3_TX_DATA[7],
            PWDATA[7]                           =>    SRB_IOL3_TX_DATA[6],
            PWDATA[8]                           =>    SRB_IOL3_TX_DATA[4],
            PWDATA[9]                           =>    SRB_IOL3_TX_DATA[5],
            PWDATA[10]                          =>    SRB_IOL3_TX_DATA[2],
            PWDATA[11]                          =>    SRB_IOL3_TX_DATA[3],
            PWDATA[12]                          =>    SRB_IOL3_TX_DATA[1],
            PWDATA[13]                          =>    SRB_IOL3_TX_DATA[0],
            PWDATA[14]                          =>    SRB_IOL3_MIPI_SW_DYN_I,
            PWDATA[15]                          =>    SRB_IOL3_IODLY_CTRL[1],
            PWDATA[16]                          =>    SRB_IOL3_TS_CTRL[0],
            PWDATA[17]                          =>    SRB_IOL3_CE,
            PWDATA[18]                          =>    SRB_IOL3_TS_CTRL[1],
            PWDATA[19]                          =>    SRB_IOL3_TS_CTRL[2],
            PWDATA[20]                          =>    SRB_IOL3_IODLY_CTRL[0],
            PWDATA[21]                          =>    SRB_IOL3_TS_CTRL[3],
            PWDATA[22]                          =>    SRB_IOL3_LRS,
            PWDATA[23]                          =>    SRB_IOL3_CLK_SYS,
            PWDATA[24]                          =>    SRB_IOL3_IODLY_CTRL[2],
            PWDATA[25]                          =>    SRB_IOL2_TX_DATA[7],
            PWDATA[26]                          =>    SRB_IOL2_TX_DATA[6],
            PWDATA[27]                          =>    SRB_IOL2_TX_DATA[4],
            PWDATA[28]                          =>    SRB_IOL2_TX_DATA[5],
            PWDATA[29]                          =>    SRB_IOL2_TX_DATA[2],
            PWDATA[30]                          =>    SRB_IOL2_TX_DATA[3],
            PWDATA[31]                          =>    SRB_IOL2_TX_DATA[1],
            PWRITE                              =>    SRB_IOL2_TX_DATA[0],
            PSEL                                =>    SRB_IOL2_IODLY_CTRL[1],
            PENABLE                             =>    SRB_IOL2_TS_CTRL[0],
            DDRPHY_RDATA_L[3:0]                 =>    IOL3_RX_DATA[7:4],
            DDRPHY_DQ_L[0]                      =>    IOL3_RX_DATA_DD,
            DDRPHY_RDATA_L[7:4]                 =>    IOL4_RX_DATA[7:4],
            DDRPHY_DQ_L[1]                      =>    IOL4_RX_DATA_DD,
            DDRPHY_RDATA_L[11:8]                =>    IOL5_RX_DATA[7:4],
            DDRPHY_DQ_L[2]                      =>    IOL5_RX_DATA_DD,
            DDRPHY_RDATA_L[15:12]               =>    IOL6_RX_DATA[7:4],
            DDRPHY_DQ_L[3]                      =>    IOL6_RX_DATA_DD,
            DDRPHY_RDATA_L[19:16]               =>    IOL7_RX_DATA[7:4],
            DDRPHY_DQ_L[4]                      =>    IOL7_RX_DATA_DD,
            DDRPHY_RDATA_L[23:20]               =>    IOL10_RX_DATA[7:4],
            DDRPHY_DQ_L[5]                      =>    IOL10_RX_DATA_DD,
            DDRPHY_RDATA_L[27:24]               =>    IOL11_RX_DATA[7:4],
            DDRPHY_DQ_L[6]                      =>    IOL11_RX_DATA_DD,
            DDRPHY_RDATA_L[31:28]               =>    IOL12_RX_DATA[7:4],
            DDRPHY_DQ_L[7]                      =>    IOL12_RX_DATA_DD,
            DDRPHY_RDATA_H[3:0]                 =>    IOL27_RX_DATA[7:4],
            DDRPHY_DQ_H[0]                      =>    IOL27_RX_DATA_DD,
            DDRPHY_RDATA_H[7:4]                 =>    IOL28_RX_DATA[7:4],
            DDRPHY_DQ_H[1]                      =>    IOL28_RX_DATA_DD,
            DDRPHY_RDATA_H[11:8]                =>    IOL29_RX_DATA[7:4],
            DDRPHY_DQ_H[2]                      =>    IOL29_RX_DATA_DD,
            DDRPHY_RDATA_H[15:12]               =>    IOL32_RX_DATA[7:4],
            DDRPHY_DQ_H[3]                      =>    IOL32_RX_DATA_DD,
            DDRPHY_RDATA_H[19:16]               =>    IOL33_RX_DATA[7:4],
            DDRPHY_DQ_H[4]                      =>    IOL33_RX_DATA_DD,
            DDRPHY_RDATA_H[23:20]               =>    IOL34_RX_DATA[7:4],
            DDRPHY_DQ_H[5]                      =>    IOL34_RX_DATA_DD,
            DDRPHY_RDATA_H[27:24]               =>    IOL35_RX_DATA[7:4],
            DDRPHY_DQ_H[6]                      =>    IOL35_RX_DATA_DD,
            DDRPHY_RDATA_H[31:28]               =>    IOL36_RX_DATA[7:4],
            DDRPHY_DQ_H[7]                      =>    IOL36_RX_DATA_DD,
            DDRPHY_WL_OV_L                      =>    DQS_DDC0_WL_OV,
            DDRPHY_RDEL_OV_L                    =>    DQS_DDC0_RDEL_OV,
            DDRPHY_DGTS_L                       =>    DQS_DDC0_DGTS,
            DDRPHY_READ_VALID_L                 =>    DQS_DDC0_READ_VALID,
            DDRPHY_GATEI_L                      =>    DQS_DDC0_GATEI,
            DDRPHY_WL_STEP_L[7:0]               =>    DQS_DDC0_WL_STEP[7:0],
            DDRPHY_WL_CTRL_L[2:0]               =>    DQS_DDC0_WL_CTRL[2:0],
            DDRPHY_DQS_GATE_CTRL_L[1:0]         =>    DQS_DDC0_DQS_GATE_CTRL[1:0],
            DDRPHY_READ_CLK_CTRL_L[2:0]         =>    DQS_DDC0_READ_CLK_CTRL[2:0],
            DDRPHY_RDQS_STEP_L[2:0]             =>    DQS_DDC0_RDEL_CTRL[2:0],
            DDRPHY_WL_OV_H                      =>    DQS_DDC2_WL_OV,
            DDRPHY_RDEL_OV_H                    =>    DQS_DDC2_RDEL_OV,
            DDRPHY_DGTS_H                       =>    DQS_DDC2_DGTS,
            DDRPHY_READ_VALID_H                 =>    DQS_DDC2_READ_VALID,
            DDRPHY_GATEI_H                      =>    DQS_DDC2_GATEI,
            DDRPHY_WL_STEP_H[7:0]               =>    DQS_DDC2_WL_STEP[7:0],
            DDRPHY_WL_CTRL_H[2:0]               =>    DQS_DDC2_WL_CTRL[2:0],
            DDRPHY_DQS_GATE_CTRL_H[1:0]         =>    DQS_DDC2_DQS_GATE_CTRL[1:0],
            DDRPHY_READ_CLK_CTRL_H[2:0]         =>    DQS_DDC2_READ_CLK_CTRL[2:0],
            DDRPHY_RDQS_STEP_H[2:0]             =>    DQS_DDC2_RDEL_CTRL[2:0],
            DDRPHY_DLL_STEP[7:0]                =>    CTRL_CODE_T[7:0],
            DFI_ERROR                           =>    SRB_IOL21_RX_DATA[1],
            DFI_ERROR_INFO[0]                   =>    SRB_IOL21_RX_DATA[2],
            DFI_ERROR_INFO[1]                   =>    SRB_IOL21_RX_DATA[3],
            DFI_ERROR_INFO[2]                   =>    SRB_IOL21_RX_DATA[4],
            PREADY                              =>    SRB_IOL4_RX_DATA[3],
            PRDATA[0]                           =>    SRB_IOL1_RX_DATA[6],
            PRDATA[1]                           =>    SRB_IOL1_RX_DATA[7],
            PRDATA[2]                           =>    SRB_IOL1_IODLY_OV,
            PRDATA[3]                           =>    SRB_IOL1_RX_DATA_DD,
            PRDATA[4]                           =>    SRB_IOL0_RX_DATA[0],
            PRDATA[5]                           =>    SRB_IOL0_RX_DATA[1],
            PRDATA[6]                           =>    SRB_IOL0_RX_DATA[2],
            PRDATA[7]                           =>    SRB_IOL0_RX_DATA[3],
            PRDATA[8]                           =>    SRB_IOL0_RX_DATA[4],
            PRDATA[9]                           =>    SRB_IOL0_RX_DATA[5],
            PRDATA[10]                          =>    SRB_IOL0_RX_DATA[6],
            PRDATA[11]                          =>    SRB_IOL0_RX_DATA[7],
            PRDATA[12]                          =>    SRB_IOL0_IODLY_OV,
            PRDATA[13]                          =>    SRB_IOL0_RX_DATA_DD,
            PRDATA[14]                          =>    SRB_P0[0],
            PRDATA[15]                          =>    SRB_P0[1],
            PRDATA[16]                          =>    SRB_P0[2],
            PRDATA[17]                          =>    SRB_P0[3],
            PRDATA[18]                          =>    SRB_P0[4],
            PRDATA[19]                          =>    SRB_P0[5],
            PRDATA[20]                          =>    SRB_P0[6],
            PRDATA[21]                          =>    SRB_P0[7],
            PRDATA[22]                          =>    SRB_P0[8],
            PRDATA[23]                          =>    SRB_P0[9],
            PRDATA[24]                          =>    SRB_P0[10],
            PRDATA[25]                          =>    SRB_P0[11],
            PRDATA[26]                          =>    SRB_P0[12],
            PRDATA[27]                          =>    SRB_P0[13],
            PRDATA[28]                          =>    SRB_P0[14],
            PRDATA[29]                          =>    SRB_P0[15],
            PRDATA[30]                          =>    SRB_P0[16],
            PRDATA[31]                          =>    SRB_P0[17],
            DDRPHY_RST                          =>    SRB_IOL22_TX_DATA[4],
            DDRPHY_RST_REQ                      =>    SRB_IOL29_RX_DATA[4],
            DDRPHY_RST_ACK                      =>    SRB_IOL22_TX_DATA[0],
            DLL_UPDATE_ACK                      =>    SRB_IOL22_TX_DATA[5],
            DLL_UPDATE_REQ                      =>    SRB_IOL29_RX_DATA[5],
            DDRPHY_UPDATE                       =>    SRB_IOL22_MIPI_SW_DYN_I,
            DDRPHY_UPDATE_DONE                  =>    SRB_IOL29_RX_DATA[6],
            DDRPHY_WDATA_L[3:0]                 =>    IOL3_TX_DATA[3:0],
            DDRPHY_WDATA_L[7:4]                 =>    IOL4_TX_DATA[3:0],
            DDRPHY_WDATA_L[11:8]                =>    IOL5_TX_DATA[3:0],
            DDRPHY_WDATA_L[15:12]               =>    IOL6_TX_DATA[3:0],
            DDRPHY_WDATA_L[19:16]               =>    IOL7_TX_DATA[3:0],
            DDRPHY_WDATA_L[23:20]               =>    IOL10_TX_DATA[3:0],
            DDRPHY_WDATA_L[27:24]               =>    IOL11_TX_DATA[3:0],
            DDRPHY_WDATA_L[31:28]               =>    IOL12_TX_DATA[3:0],
            DDRPHY_WDATA_H[3:0]                 =>    IOL27_TX_DATA[3:0],
            DDRPHY_WDATA_H[7:4]                 =>    IOL28_TX_DATA[3:0],
            DDRPHY_WDATA_H[11:8]                =>    IOL29_TX_DATA[3:0],
            DDRPHY_WDATA_H[15:12]               =>    IOL32_TX_DATA[3:0],
            DDRPHY_WDATA_H[19:16]               =>    IOL33_TX_DATA[3:0],
            DDRPHY_WDATA_H[23:20]               =>    IOL34_TX_DATA[3:0],
            DDRPHY_WDATA_H[27:24]               =>    IOL35_TX_DATA[3:0],
            DDRPHY_WDATA_H[31:28]               =>    IOL36_TX_DATA[3:0],
            DDRPHY_UPDATE_TYPE[1]               =>    SRB_IOL22_TX_DATA[6],
            DDRPHY_UPDATE_TYPE[0]               =>    SRB_IOL22_TX_DATA[7],
            DDRPHY_UPDATE_COMP_VAL_L[1]         =>    SRB_IOL23_TS_CTRL[1],
            DDRPHY_UPDATE_COMP_VAL_L[0]         =>    SRB_IOL23_CE,
            DDRPHY_UPDATE_COMP_DIR_L            =>    SRB_IOL23_TS_CTRL[2],
            DDRPHY_UPDATE_COMP_VAL_H[1]         =>    SRB_IOL23_TS_CTRL[3],
            DDRPHY_UPDATE_COMP_VAL_H[0]         =>    SRB_IOL23_IODLY_CTRL[0],
            DDRPHY_UPDATE_COMP_DIR_H            =>    SRB_IOL23_LRS,
            SRB_DQS_RST                         =>    SRB_IOL45_LRS,
            IOL_CE[59]                          =>    IOL59_CE,
            IOL_CE[58]                          =>    IOL58_CE,
            IOL_CE[57]                          =>    IOL57_CE,
            IOL_CE[56]                          =>    IOL56_CE,
            IOL_CE[55]                          =>    IOL55_CE,
            IOL_CE[54]                          =>    IOL54_CE,
            IOL_CE[53]                          =>    IOL53_CE,
            IOL_CE[52]                          =>    IOL52_CE,
            IOL_CE[51]                          =>    IOL51_CE,
            IOL_CE[50]                          =>    IOL50_CE,
            IOL_CE[49]                          =>    IOL49_CE,
            IOL_CE[48]                          =>    IOL48_CE,
            IOL_CE[47]                          =>    IOL47_CE,
            IOL_CE[46]                          =>    IOL46_CE,
            IOL_CE[45]                          =>    IOL45_CE,
            IOL_CE[44]                          =>    IOL44_CE,
            IOL_CE[43]                          =>    IOL43_CE,
            IOL_CE[42]                          =>    IOL42_CE,
            IOL_CE[41]                          =>    IOL41_CE,
            IOL_CE[40]                          =>    IOL40_CE,
            IOL_CE[39]                          =>    IOL39_CE,
            IOL_CE[38]                          =>    IOL38_CE,
            IOL_CE[37]                          =>    IOL37_CE,
            IOL_CE[36]                          =>    IOL36_CE,
            IOL_CE[35]                          =>    IOL35_CE,
            IOL_CE[34]                          =>    IOL34_CE,
            IOL_CE[33]                          =>    IOL33_CE,
            IOL_CE[32]                          =>    IOL32_CE,
            IOL_CE[31]                          =>    IOL31_CE,
            IOL_CE[30]                          =>    IOL30_CE,
            IOL_CE[29]                          =>    IOL29_CE,
            IOL_CE[28]                          =>    IOL28_CE,
            IOL_CE[27]                          =>    IOL27_CE,
            IOL_CE[26]                          =>    IOL26_CE,
            IOL_CE[25]                          =>    IOL25_CE,
            IOL_CE[24]                          =>    IOL24_CE,
            IOL_CE[23]                          =>    IOL23_CE,
            IOL_CE[22]                          =>    IOL22_CE,
            IOL_CE[21]                          =>    IOL21_CE,
            IOL_CE[20]                          =>    IOL20_CE,
            IOL_CE[19]                          =>    IOL19_CE,
            IOL_CE[18]                          =>    IOL18_CE,
            IOL_CE[17]                          =>    IOL17_CE,
            IOL_CE[16]                          =>    IOL16_CE,
            IOL_CE[15]                          =>    IOL15_CE,
            IOL_CE[14]                          =>    IOL14_CE,
            IOL_CE[13]                          =>    IOL13_CE,
            IOL_CE[12]                          =>    IOL12_CE,
            IOL_CE[11]                          =>    IOL11_CE,
            IOL_CE[10]                          =>    IOL10_CE,
            IOL_CE[9]                           =>    IOL9_CE,
            IOL_CE[8]                           =>    IOL8_CE,
            IOL_CE[7]                           =>    IOL7_CE,
            IOL_CE[6]                           =>    IOL6_CE,
            IOL_CE[5]                           =>    IOL5_CE,
            IOL_CE[4]                           =>    IOL4_CE,
            IOL_CE[3]                           =>    IOL3_CE,
            IOL_CE[2]                           =>    IOL2_CE,
            IOL_CE[1]                           =>    IOL1_CE,
            IOL_CE[0]                           =>    IOL0_CE,
            IOL_CLK_SYS[59]                     =>    IOL59_CLK_SYS,
            IOL_CLK_SYS[58]                     =>    IOL58_CLK_SYS,
            IOL_CLK_SYS[57]                     =>    IOL57_CLK_SYS,
            IOL_CLK_SYS[56]                     =>    IOL56_CLK_SYS,
            IOL_CLK_SYS[55]                     =>    IOL55_CLK_SYS,
            IOL_CLK_SYS[54]                     =>    IOL54_CLK_SYS,
            IOL_CLK_SYS[53]                     =>    IOL53_CLK_SYS,
            IOL_CLK_SYS[52]                     =>    IOL52_CLK_SYS,
            IOL_CLK_SYS[51]                     =>    IOL51_CLK_SYS,
            IOL_CLK_SYS[50]                     =>    IOL50_CLK_SYS,
            IOL_CLK_SYS[49]                     =>    IOL49_CLK_SYS,
            IOL_CLK_SYS[48]                     =>    IOL48_CLK_SYS,
            IOL_CLK_SYS[47]                     =>    IOL47_CLK_SYS,
            IOL_CLK_SYS[46]                     =>    IOL46_CLK_SYS,
            IOL_CLK_SYS[45]                     =>    IOL45_CLK_SYS,
            IOL_CLK_SYS[44]                     =>    IOL44_CLK_SYS,
            IOL_CLK_SYS[43]                     =>    IOL43_CLK_SYS,
            IOL_CLK_SYS[42]                     =>    IOL42_CLK_SYS,
            IOL_CLK_SYS[41]                     =>    IOL41_CLK_SYS,
            IOL_CLK_SYS[40]                     =>    IOL40_CLK_SYS,
            IOL_CLK_SYS[39]                     =>    IOL39_CLK_SYS,
            IOL_CLK_SYS[38]                     =>    IOL38_CLK_SYS,
            IOL_CLK_SYS[37]                     =>    IOL37_CLK_SYS,
            IOL_CLK_SYS[36]                     =>    IOL36_CLK_SYS,
            IOL_CLK_SYS[35]                     =>    IOL35_CLK_SYS,
            IOL_CLK_SYS[34]                     =>    IOL34_CLK_SYS,
            IOL_CLK_SYS[33]                     =>    IOL33_CLK_SYS,
            IOL_CLK_SYS[32]                     =>    IOL32_CLK_SYS,
            IOL_CLK_SYS[31]                     =>    IOL31_CLK_SYS,
            IOL_CLK_SYS[30]                     =>    IOL30_CLK_SYS,
            IOL_CLK_SYS[29]                     =>    IOL29_CLK_SYS,
            IOL_CLK_SYS[28]                     =>    IOL28_CLK_SYS,
            IOL_CLK_SYS[27]                     =>    IOL27_CLK_SYS,
            IOL_CLK_SYS[26]                     =>    IOL26_CLK_SYS,
            IOL_CLK_SYS[25]                     =>    IOL25_CLK_SYS,
            IOL_CLK_SYS[24]                     =>    IOL24_CLK_SYS,
            IOL_CLK_SYS[23]                     =>    IOL23_CLK_SYS,
            IOL_CLK_SYS[22]                     =>    IOL22_CLK_SYS,
            IOL_CLK_SYS[21]                     =>    IOL21_CLK_SYS,
            IOL_CLK_SYS[20]                     =>    IOL20_CLK_SYS,
            IOL_CLK_SYS[19]                     =>    IOL19_CLK_SYS,
            IOL_CLK_SYS[18]                     =>    IOL18_CLK_SYS,
            IOL_CLK_SYS[17]                     =>    IOL17_CLK_SYS,
            IOL_CLK_SYS[16]                     =>    IOL16_CLK_SYS,
            IOL_CLK_SYS[15]                     =>    IOL15_CLK_SYS,
            IOL_CLK_SYS[14]                     =>    IOL14_CLK_SYS,
            IOL_CLK_SYS[13]                     =>    IOL13_CLK_SYS,
            IOL_CLK_SYS[12]                     =>    IOL12_CLK_SYS,
            IOL_CLK_SYS[11]                     =>    IOL11_CLK_SYS,
            IOL_CLK_SYS[10]                     =>    IOL10_CLK_SYS,
            IOL_CLK_SYS[9]                      =>    IOL9_CLK_SYS,
            IOL_CLK_SYS[8]                      =>    IOL8_CLK_SYS,
            IOL_CLK_SYS[7]                      =>    IOL7_CLK_SYS,
            IOL_CLK_SYS[6]                      =>    IOL6_CLK_SYS,
            IOL_CLK_SYS[5]                      =>    IOL5_CLK_SYS,
            IOL_CLK_SYS[4]                      =>    IOL4_CLK_SYS,
            IOL_CLK_SYS[3]                      =>    IOL3_CLK_SYS,
            IOL_CLK_SYS[2]                      =>    IOL2_CLK_SYS,
            IOL_CLK_SYS[1]                      =>    IOL1_CLK_SYS,
            IOL_CLK_SYS[0]                      =>    IOL0_CLK_SYS,
            IOL_LRS[59]                         =>    IOL59_LRS,
            IOL_LRS[58]                         =>    IOL58_LRS,
            IOL_LRS[57]                         =>    IOL57_LRS,
            IOL_LRS[56]                         =>    IOL56_LRS,
            IOL_LRS[55]                         =>    IOL55_LRS,
            IOL_LRS[54]                         =>    IOL54_LRS,
            IOL_LRS[53]                         =>    IOL53_LRS,
            IOL_LRS[52]                         =>    IOL52_LRS,
            IOL_LRS[51]                         =>    IOL51_LRS,
            IOL_LRS[50]                         =>    IOL50_LRS,
            IOL_LRS[49]                         =>    IOL49_LRS,
            IOL_LRS[48]                         =>    IOL48_LRS,
            IOL_LRS[47]                         =>    IOL47_LRS,
            IOL_LRS[46]                         =>    IOL46_LRS,
            IOL_LRS[45]                         =>    IOL45_LRS,
            IOL_LRS[44]                         =>    IOL44_LRS,
            IOL_LRS[43]                         =>    IOL43_LRS,
            IOL_LRS[42]                         =>    IOL42_LRS,
            IOL_LRS[41]                         =>    IOL41_LRS,
            IOL_LRS[40]                         =>    IOL40_LRS,
            IOL_LRS[39]                         =>    IOL39_LRS,
            IOL_LRS[38]                         =>    IOL38_LRS,
            IOL_LRS[37]                         =>    IOL37_LRS,
            IOL_LRS[36]                         =>    IOL36_LRS,
            IOL_LRS[35]                         =>    IOL35_LRS,
            IOL_LRS[34]                         =>    IOL34_LRS,
            IOL_LRS[33]                         =>    IOL33_LRS,
            IOL_LRS[32]                         =>    IOL32_LRS,
            IOL_LRS[31]                         =>    IOL31_LRS,
            IOL_LRS[30]                         =>    IOL30_LRS,
            IOL_LRS[29]                         =>    IOL29_LRS,
            IOL_LRS[28]                         =>    IOL28_LRS,
            IOL_LRS[27]                         =>    IOL27_LRS,
            IOL_LRS[26]                         =>    IOL26_LRS,
            IOL_LRS[25]                         =>    IOL25_LRS,
            IOL_LRS[24]                         =>    IOL24_LRS,
            IOL_LRS[23]                         =>    IOL23_LRS,
            IOL_LRS[22]                         =>    IOL22_LRS,
            IOL_LRS[21]                         =>    IOL21_LRS,
            IOL_LRS[20]                         =>    IOL20_LRS,
            IOL_LRS[19]                         =>    IOL19_LRS,
            IOL_LRS[18]                         =>    IOL18_LRS,
            IOL_LRS[17]                         =>    IOL17_LRS,
            IOL_LRS[16]                         =>    IOL16_LRS,
            IOL_LRS[15]                         =>    IOL15_LRS,
            IOL_LRS[14]                         =>    IOL14_LRS,
            IOL_LRS[13]                         =>    IOL13_LRS,
            IOL_LRS[12]                         =>    IOL12_LRS,
            IOL_LRS[11]                         =>    IOL11_LRS,
            IOL_LRS[10]                         =>    IOL10_LRS,
            IOL_LRS[9]                          =>    IOL9_LRS,
            IOL_LRS[8]                          =>    IOL8_LRS,
            IOL_LRS[7]                          =>    IOL7_LRS,
            IOL_LRS[6]                          =>    IOL6_LRS,
            IOL_LRS[5]                          =>    IOL5_LRS,
            IOL_LRS[4]                          =>    IOL4_LRS,
            IOL_LRS[3]                          =>    IOL3_LRS,
            IOL_LRS[2]                          =>    IOL2_LRS,
            IOL_LRS[1]                          =>    IOL1_LRS,
            IOL_LRS[0]                          =>    IOL0_LRS,
            RST_DLL                             =>    RST_DLL,
            UPDATE_N                            =>    UPDATE_N,
            DLL_CLK_INPUT                       =>    CLK_INPUT,
            DLL_FREEZE                          =>    DLL_FREEZE,
            DQS_RST[4]                          =>    DQS_DDC4_RST_DQS,
            DQS_RST[3]                          =>    DQS_DDC3_RST_DQS,
            DQS_RST[2]                          =>    DQS_DDC2_RST_DQS,
            DQS_RST[1]                          =>    DQS_DDC1_RST_DQS,
            DQS_RST[0]                          =>    DQS_DDC0_RST_DQS,
            DQS_RST_TRAINING_N[4]               =>    DQS_DDC4_RST_TRAINING_N,
            DQS_RST_TRAINING_N[3]               =>    DQS_DDC3_RST_TRAINING_N,
            DQS_RST_TRAINING_N[2]               =>    DQS_DDC2_RST_TRAINING_N,
            DQS_RST_TRAINING_N[1]               =>    DQS_DDC1_RST_TRAINING_N,
            DQS_RST_TRAINING_N[0]               =>    DQS_DDC0_RST_TRAINING_N,
            DQS_CLK_REGIONAL[4]                 =>    DQS_DDC4_CLK_REGIONAL,
            DQS_CLK_REGIONAL[3]                 =>    DQS_DDC3_CLK_REGIONAL,
            DQS_CLK_REGIONAL[2]                 =>    DQS_DDC2_CLK_REGIONAL,
            DQS_CLK_REGIONAL[1]                 =>    DQS_DDC1_CLK_REGIONAL,
            DQS_CLK_REGIONAL[0]                 =>    DQS_DDC0_CLK_REGIONAL,
            DQS_GATEI[2]                        =>    DQS_DDC4_GATEI,
            DQS_GATEI[1]                        =>    DQS_DDC3_GATEI,
            DQS_GATEI[0]                        =>    DQS_DDC1_GATEI,
            DQS_WL_STEP[23]                     =>    DQS_DDC4_WL_STEP[7],
            DQS_WL_STEP[22]                     =>    DQS_DDC4_WL_STEP[6],
            DQS_WL_STEP[21]                     =>    DQS_DDC4_WL_STEP[5],
            DQS_WL_STEP[20]                     =>    DQS_DDC4_WL_STEP[4],
            DQS_WL_STEP[19]                     =>    DQS_DDC4_WL_STEP[3],
            DQS_WL_STEP[18]                     =>    DQS_DDC4_WL_STEP[2],
            DQS_WL_STEP[17]                     =>    DQS_DDC4_WL_STEP[1],
            DQS_WL_STEP[16]                     =>    DQS_DDC4_WL_STEP[0],
            DQS_WL_STEP[15]                     =>    DQS_DDC3_WL_STEP[7],
            DQS_WL_STEP[14]                     =>    DQS_DDC3_WL_STEP[6],
            DQS_WL_STEP[13]                     =>    DQS_DDC3_WL_STEP[5],
            DQS_WL_STEP[12]                     =>    DQS_DDC3_WL_STEP[4],
            DQS_WL_STEP[11]                     =>    DQS_DDC3_WL_STEP[3],
            DQS_WL_STEP[10]                     =>    DQS_DDC3_WL_STEP[2],
            DQS_WL_STEP[9]                      =>    DQS_DDC3_WL_STEP[1],
            DQS_WL_STEP[8]                      =>    DQS_DDC3_WL_STEP[0],
            DQS_WL_STEP[7]                      =>    DQS_DDC1_WL_STEP[7],
            DQS_WL_STEP[6]                      =>    DQS_DDC1_WL_STEP[6],
            DQS_WL_STEP[5]                      =>    DQS_DDC1_WL_STEP[5],
            DQS_WL_STEP[4]                      =>    DQS_DDC1_WL_STEP[4],
            DQS_WL_STEP[3]                      =>    DQS_DDC1_WL_STEP[3],
            DQS_WL_STEP[2]                      =>    DQS_DDC1_WL_STEP[2],
            DQS_WL_STEP[1]                      =>    DQS_DDC1_WL_STEP[1],
            DQS_WL_STEP[0]                      =>    DQS_DDC1_WL_STEP[0],
            DQS_WL_CTRL[8]                      =>    DQS_DDC4_WL_CTRL[2],
            DQS_WL_CTRL[7]                      =>    DQS_DDC4_WL_CTRL[1],
            DQS_WL_CTRL[6]                      =>    DQS_DDC4_WL_CTRL[0],
            DQS_WL_CTRL[5]                      =>    DQS_DDC3_WL_CTRL[2],
            DQS_WL_CTRL[4]                      =>    DQS_DDC3_WL_CTRL[1],
            DQS_WL_CTRL[3]                      =>    DQS_DDC3_WL_CTRL[0],
            DQS_WL_CTRL[2]                      =>    DQS_DDC1_WL_CTRL[2],
            DQS_WL_CTRL[1]                      =>    DQS_DDC1_WL_CTRL[1],
            DQS_WL_CTRL[0]                      =>    DQS_DDC1_WL_CTRL[0],
            DQS_DQS_GATE_CTRL[11]               =>    DQS_DDC4_DQS_GATE_CTRL[3],
            DQS_DQS_GATE_CTRL[10]               =>    DQS_DDC4_DQS_GATE_CTRL[2],
            DQS_DQS_GATE_CTRL[9]                =>    DQS_DDC4_DQS_GATE_CTRL[1],
            DQS_DQS_GATE_CTRL[8]                =>    DQS_DDC4_DQS_GATE_CTRL[0],
            DQS_DQS_GATE_CTRL[7]                =>    DQS_DDC3_DQS_GATE_CTRL[3],
            DQS_DQS_GATE_CTRL[6]                =>    DQS_DDC3_DQS_GATE_CTRL[2],
            DQS_DQS_GATE_CTRL[5]                =>    DQS_DDC3_DQS_GATE_CTRL[1],
            DQS_DQS_GATE_CTRL[4]                =>    DQS_DDC3_DQS_GATE_CTRL[0],
            DQS_DQS_GATE_CTRL[3]                =>    DQS_DDC1_DQS_GATE_CTRL[3],
            DQS_DQS_GATE_CTRL[2]                =>    DQS_DDC1_DQS_GATE_CTRL[2],
            DQS_DQS_GATE_CTRL[1]                =>    DQS_DDC1_DQS_GATE_CTRL[1],
            DQS_DQS_GATE_CTRL[0]                =>    DQS_DDC1_DQS_GATE_CTRL[0],
            DQS_DQS_GATE_CTRL_TF2[3]            =>    DQS_DDC2_DQS_GATE_CTRL[3],
            DQS_DQS_GATE_CTRL_TF2[2]            =>    DQS_DDC2_DQS_GATE_CTRL[2],
            DQS_DQS_GATE_CTRL_TF2[1]            =>    DQS_DDC0_DQS_GATE_CTRL[3],
            DQS_DQS_GATE_CTRL_TF2[0]            =>    DQS_DDC0_DQS_GATE_CTRL[2],
            DQS_READ_CLK_CTRL[8]                =>    DQS_DDC4_READ_CLK_CTRL[2],
            DQS_READ_CLK_CTRL[7]                =>    DQS_DDC4_READ_CLK_CTRL[1],
            DQS_READ_CLK_CTRL[6]                =>    DQS_DDC4_READ_CLK_CTRL[0],
            DQS_READ_CLK_CTRL[5]                =>    DQS_DDC3_READ_CLK_CTRL[2],
            DQS_READ_CLK_CTRL[4]                =>    DQS_DDC3_READ_CLK_CTRL[1],
            DQS_READ_CLK_CTRL[3]                =>    DQS_DDC3_READ_CLK_CTRL[0],
            DQS_READ_CLK_CTRL[2]                =>    DQS_DDC1_READ_CLK_CTRL[2],
            DQS_READ_CLK_CTRL[1]                =>    DQS_DDC1_READ_CLK_CTRL[1],
            DQS_READ_CLK_CTRL[0]                =>    DQS_DDC1_READ_CLK_CTRL[0],
            DQS_RDEL_CTRL[8]                    =>    DQS_DDC4_RDEL_CTRL[2],
            DQS_RDEL_CTRL[7]                    =>    DQS_DDC4_RDEL_CTRL[1],
            DQS_RDEL_CTRL[6]                    =>    DQS_DDC4_RDEL_CTRL[0],
            DQS_RDEL_CTRL[5]                    =>    DQS_DDC3_RDEL_CTRL[2],
            DQS_RDEL_CTRL[4]                    =>    DQS_DDC3_RDEL_CTRL[1],
            DQS_RDEL_CTRL[3]                    =>    DQS_DDC3_RDEL_CTRL[0],
            DQS_RDEL_CTRL[2]                    =>    DQS_DDC1_RDEL_CTRL[2],
            DQS_RDEL_CTRL[1]                    =>    DQS_DDC1_RDEL_CTRL[1],
            DQS_RDEL_CTRL[0]                    =>    DQS_DDC1_RDEL_CTRL[0],
            IOL_TX_DATA_TF8[103:96]             =>    IOL54_TX_DATA[7:0],
            IOL_TX_DATA_TF8[95:88]              =>    IOL53_TX_DATA[7:0],
            IOL_TX_DATA_TF8[87:80]              =>    IOL39_TX_DATA[7:0],
            IOL_TX_DATA_TF8[79:72]              =>    IOL38_TX_DATA[7:0],
            IOL_TX_DATA_TF8[71:64]              =>    IOL30_TX_DATA[7:0],
            IOL_TX_DATA_TF8[63:56]              =>    IOL26_TX_DATA[7:0],
            IOL_TX_DATA_TF8[55:48]              =>    IOL16_TX_DATA[7:0],
            IOL_TX_DATA_TF8[47:40]              =>    IOL15_TX_DATA[7:0],
            IOL_TX_DATA_TF8[39:32]              =>    IOL14_TX_DATA[7:0],
            IOL_TX_DATA_TF8[31:24]              =>    IOL13_TX_DATA[7:0],
            IOL_TX_DATA_TF8[23:16]              =>    IOL8_TX_DATA[7:0],
            IOL_TX_DATA_TF8[15:8]               =>    IOL1_TX_DATA[7:0],
            IOL_TX_DATA_TF8[7:0]                =>    IOL0_TX_DATA[7:0],
            IOL_TX_DATA_TF4[183:180]            =>    IOL59_TX_DATA[7:4],
            IOL_TX_DATA_TF4[179:176]            =>    IOL58_TX_DATA[7:4],
            IOL_TX_DATA_TF4[175:172]            =>    IOL57_TX_DATA[7:4],
            IOL_TX_DATA_TF4[171:168]            =>    IOL56_TX_DATA[7:4],
            IOL_TX_DATA_TF4[167:164]            =>    IOL55_TX_DATA[7:4],
            IOL_TX_DATA_TF4[163:160]            =>    IOL52_TX_DATA[7:4],
            IOL_TX_DATA_TF4[159:156]            =>    IOL51_TX_DATA[7:4],
            IOL_TX_DATA_TF4[155:152]            =>    IOL49_TX_DATA[7:4],
            IOL_TX_DATA_TF4[151:148]            =>    IOL48_TX_DATA[7:4],
            IOL_TX_DATA_TF4[147:144]            =>    IOL47_TX_DATA[7:4],
            IOL_TX_DATA_TF4[143:140]            =>    IOL46_TX_DATA[7:4],
            IOL_TX_DATA_TF4[139:136]            =>    IOL45_TX_DATA[7:4],
            IOL_TX_DATA_TF4[135:132]            =>    IOL44_TX_DATA[7:4],
            IOL_TX_DATA_TF4[131:128]            =>    IOL43_TX_DATA[7:4],
            IOL_TX_DATA_TF4[127:124]            =>    IOL42_TX_DATA[7:4],
            IOL_TX_DATA_TF4[123:120]            =>    IOL41_TX_DATA[7:4],
            IOL_TX_DATA_TF4[119:116]            =>    IOL40_TX_DATA[7:4],
            IOL_TX_DATA_TF4[115:112]            =>    IOL37_TX_DATA[7:4],
            IOL_TX_DATA_TF4[111:108]            =>    IOL36_TX_DATA[7:4],
            IOL_TX_DATA_TF4[107:104]            =>    IOL35_TX_DATA[7:4],
            IOL_TX_DATA_TF4[103:100]            =>    IOL34_TX_DATA[7:4],
            IOL_TX_DATA_TF4[99:96]              =>    IOL33_TX_DATA[7:4],
            IOL_TX_DATA_TF4[95:92]              =>    IOL32_TX_DATA[7:4],
            IOL_TX_DATA_TF4[91:88]              =>    IOL31_TX_DATA[7:4],
            IOL_TX_DATA_TF4[87:84]              =>    IOL29_TX_DATA[7:4],
            IOL_TX_DATA_TF4[83:80]              =>    IOL28_TX_DATA[7:4],
            IOL_TX_DATA_TF4[79:76]              =>    IOL27_TX_DATA[7:4],
            IOL_TX_DATA_TF4[75:72]              =>    IOL25_TX_DATA[7:4],
            IOL_TX_DATA_TF4[71:68]              =>    IOL24_TX_DATA[7:4],
            IOL_TX_DATA_TF4[67:64]              =>    IOL23_TX_DATA[7:4],
            IOL_TX_DATA_TF4[63:60]              =>    IOL22_TX_DATA[7:4],
            IOL_TX_DATA_TF4[59:56]              =>    IOL21_TX_DATA[7:4],
            IOL_TX_DATA_TF4[55:52]              =>    IOL20_TX_DATA[7:4],
            IOL_TX_DATA_TF4[51:48]              =>    IOL19_TX_DATA[7:4],
            IOL_TX_DATA_TF4[47:44]              =>    IOL18_TX_DATA[7:4],
            IOL_TX_DATA_TF4[43:40]              =>    IOL17_TX_DATA[7:4],
            IOL_TX_DATA_TF4[39:36]              =>    IOL12_TX_DATA[7:4],
            IOL_TX_DATA_TF4[35:32]              =>    IOL11_TX_DATA[7:4],
            IOL_TX_DATA_TF4[31:28]              =>    IOL10_TX_DATA[7:4],
            IOL_TX_DATA_TF4[27:24]              =>    IOL9_TX_DATA[7:4],
            IOL_TX_DATA_TF4[23:20]              =>    IOL7_TX_DATA[7:4],
            IOL_TX_DATA_TF4[19:16]              =>    IOL6_TX_DATA[7:4],
            IOL_TX_DATA_TF4[15:12]              =>    IOL5_TX_DATA[7:4],
            IOL_TX_DATA_TF4[11:8]               =>    IOL4_TX_DATA[7:4],
            IOL_TX_DATA_TF4[7:4]                =>    IOL3_TX_DATA[7:4],
            IOL_TX_DATA_TF4[3:0]                =>    IOL2_TX_DATA[7:4],
            IOL_TX_DATA_TF7[6]                  =>    IOL50_TX_DATA[6],
            IOL_TX_DATA_TF7[5]                  =>    IOL50_TX_DATA[5],
            IOL_TX_DATA_TF7[4]                  =>    IOL50_TX_DATA[4],
            IOL_TX_DATA_TF7[3]                  =>    IOL50_TX_DATA[3],
            IOL_TX_DATA_TF7[2]                  =>    IOL50_TX_DATA[2],
            IOL_TX_DATA_TF7[1]                  =>    IOL50_TX_DATA[1],
            IOL_TX_DATA_TF7[0]                  =>    IOL50_TX_DATA[0],
            IOL_IODLY_CTRL[179:177]             =>    IOL59_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[176:174]             =>    IOL58_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[173:171]             =>    IOL57_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[170:168]             =>    IOL56_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[167:165]             =>    IOL55_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[164:162]             =>    IOL54_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[161:159]             =>    IOL53_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[158:156]             =>    IOL52_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[155:153]             =>    IOL51_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[152:150]             =>    IOL50_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[149:147]             =>    IOL49_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[146:144]             =>    IOL48_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[143:141]             =>    IOL47_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[140:138]             =>    IOL46_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[137:135]             =>    IOL45_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[134:132]             =>    IOL44_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[131:129]             =>    IOL43_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[128:126]             =>    IOL42_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[125:123]             =>    IOL41_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[122:120]             =>    IOL40_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[119:117]             =>    IOL39_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[116:114]             =>    IOL38_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[113:111]             =>    IOL37_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[110:108]             =>    IOL36_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[107:105]             =>    IOL35_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[104:102]             =>    IOL34_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[101:99]              =>    IOL33_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[98:96]               =>    IOL32_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[95:93]               =>    IOL31_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[92:90]               =>    IOL30_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[89:87]               =>    IOL29_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[86:84]               =>    IOL28_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[83:81]               =>    IOL27_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[80:78]               =>    IOL26_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[77:75]               =>    IOL25_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[74:72]               =>    IOL24_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[71:69]               =>    IOL23_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[68:66]               =>    IOL22_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[65:63]               =>    IOL21_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[62:60]               =>    IOL20_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[59:57]               =>    IOL19_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[56:54]               =>    IOL18_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[53:51]               =>    IOL17_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[50:48]               =>    IOL16_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[47:45]               =>    IOL15_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[44:42]               =>    IOL14_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[41:39]               =>    IOL13_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[38:36]               =>    IOL12_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[35:33]               =>    IOL11_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[32:30]               =>    IOL10_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[29:27]               =>    IOL9_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[26:24]               =>    IOL8_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[23:21]               =>    IOL7_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[20:18]               =>    IOL6_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[17:15]               =>    IOL5_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[14:12]               =>    IOL4_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[11:9]                =>    IOL3_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[8:6]                 =>    IOL2_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[5:3]                 =>    IOL1_IODLY_CTRL[2:0],
            IOL_IODLY_CTRL[2:0]                 =>    IOL0_IODLY_CTRL[2:0],
            IOL_MIPI_SW_DYN_I[59]               =>    IOL59_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[58]               =>    IOL58_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[57]               =>    IOL57_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[56]               =>    IOL56_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[55]               =>    IOL55_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[54]               =>    IOL54_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[53]               =>    IOL53_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[52]               =>    IOL52_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[51]               =>    IOL51_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[50]               =>    IOL50_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[49]               =>    IOL49_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[48]               =>    IOL48_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[47]               =>    IOL47_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[46]               =>    IOL46_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[45]               =>    IOL45_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[44]               =>    IOL44_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[43]               =>    IOL43_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[42]               =>    IOL42_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[41]               =>    IOL41_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[40]               =>    IOL40_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[39]               =>    IOL39_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[38]               =>    IOL38_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[37]               =>    IOL37_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[36]               =>    IOL36_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[35]               =>    IOL35_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[34]               =>    IOL34_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[33]               =>    IOL33_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[32]               =>    IOL32_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[31]               =>    IOL31_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[30]               =>    IOL30_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[29]               =>    IOL29_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[28]               =>    IOL28_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[27]               =>    IOL27_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[26]               =>    IOL26_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[25]               =>    IOL25_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[24]               =>    IOL24_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[23]               =>    IOL23_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[22]               =>    IOL22_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[21]               =>    IOL21_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[20]               =>    IOL20_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[19]               =>    IOL19_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[18]               =>    IOL18_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[17]               =>    IOL17_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[16]               =>    IOL16_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[15]               =>    IOL15_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[14]               =>    IOL14_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[13]               =>    IOL13_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[12]               =>    IOL12_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[11]               =>    IOL11_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[10]               =>    IOL10_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[9]                =>    IOL9_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[8]                =>    IOL8_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[7]                =>    IOL7_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[6]                =>    IOL6_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[5]                =>    IOL5_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[4]                =>    IOL4_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[3]                =>    IOL3_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[2]                =>    IOL2_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[1]                =>    IOL1_MIPI_SW_DYN_I,
            IOL_MIPI_SW_DYN_I[0]                =>    IOL0_MIPI_SW_DYN_I,
            IOL_TS_CTRL_TF4[51:48]              =>    IOL54_TS_CTRL[3:0],
            IOL_TS_CTRL_TF4[47:44]              =>    IOL53_TS_CTRL[3:0],
            IOL_TS_CTRL_TF4[43:40]              =>    IOL39_TS_CTRL[3:0],
            IOL_TS_CTRL_TF4[39:36]              =>    IOL38_TS_CTRL[3:0],
            IOL_TS_CTRL_TF4[35:32]              =>    IOL30_TS_CTRL[3:0],
            IOL_TS_CTRL_TF4[31:28]              =>    IOL26_TS_CTRL[3:0],
            IOL_TS_CTRL_TF4[27:24]              =>    IOL16_TS_CTRL[3:0],
            IOL_TS_CTRL_TF4[23:20]              =>    IOL15_TS_CTRL[3:0],
            IOL_TS_CTRL_TF4[19:16]              =>    IOL14_TS_CTRL[3:0],
            IOL_TS_CTRL_TF4[15:12]              =>    IOL13_TS_CTRL[3:0],
            IOL_TS_CTRL_TF4[11:8]               =>    IOL8_TS_CTRL[3:0],
            IOL_TS_CTRL_TF4[7:4]                =>    IOL1_TS_CTRL[3:0],
            IOL_TS_CTRL_TF4[3:0]                =>    IOL0_TS_CTRL[3:0],
            IOL_TS_CTRL_TF2[91:90]              =>    IOL59_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[89:88]              =>    IOL58_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[87:86]              =>    IOL57_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[85:84]              =>    IOL56_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[83:82]              =>    IOL55_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[81:80]              =>    IOL52_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[79:78]              =>    IOL51_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[77:76]              =>    IOL49_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[75:74]              =>    IOL48_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[73:72]              =>    IOL47_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[71:70]              =>    IOL46_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[69:68]              =>    IOL45_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[67:66]              =>    IOL44_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[65:64]              =>    IOL43_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[63:62]              =>    IOL42_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[61:60]              =>    IOL41_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[59:58]              =>    IOL40_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[57:56]              =>    IOL37_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[55:54]              =>    IOL36_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[53:52]              =>    IOL35_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[51:50]              =>    IOL34_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[49:48]              =>    IOL33_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[47:46]              =>    IOL32_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[45:44]              =>    IOL31_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[43:42]              =>    IOL29_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[41:40]              =>    IOL28_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[39:38]              =>    IOL27_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[37:36]              =>    IOL25_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[35:34]              =>    IOL24_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[33:32]              =>    IOL23_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[31:30]              =>    IOL22_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[29:28]              =>    IOL21_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[27:26]              =>    IOL20_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[25:24]              =>    IOL19_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[23:22]              =>    IOL18_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[21:20]              =>    IOL17_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[19:18]              =>    IOL12_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[17:16]              =>    IOL11_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[15:14]              =>    IOL10_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[13:12]              =>    IOL9_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[11:10]              =>    IOL7_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[9:8]                =>    IOL6_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[7:6]                =>    IOL5_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[5:4]                =>    IOL4_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[3:2]                =>    IOL3_TS_CTRL[3:2],
            IOL_TS_CTRL_TF2[1:0]                =>    IOL2_TS_CTRL[3:2],
            IOL_TS_CTRL_TF3[2]                  =>    IOL50_TS_CTRL[3],
            IOL_TS_CTRL_TF3[1]                  =>    IOL50_TS_CTRL[2],
            IOL_TS_CTRL_TF3[0]                  =>    IOL50_TS_CTRL[1],
            MEM_RST_EN                          =>    IOL50_TS_CTRL[0],
            DLL_UPDATE_N                        =>    SRB_IOL22_TX_DATA[3],
            SRB_DLL_FREEZE                      =>    SRB_IOL22_TX_DATA[1],
            //DFI_ADDRESS                         =>    nt_DFI_ADDRESS                ,
            //DFI_BANK                            =>    nt_DFI_BANK                   ,
            //DFI_CAS_N                           =>    nt_DFI_CAS_N                  ,
            //DFI_RAS_N                           =>    nt_DFI_RAS_N                  ,
            //DFI_WE_N                            =>    nt_DFI_WE_N                   ,
            //DFI_CKE                             =>    nt_DFI_CKE                    ,
            //DFI_CS                              =>    nt_DFI_CS                     ,
            //DFI_ODT                             =>    nt_DFI_ODT                    ,
            //DFI_RESET_N                         =>    nt_DFI_RESET_N                ,
            //DFI_WRDATA                          =>    nt_DFI_WRDATA                 ,
            //DFI_WRDATA_MASK                     =>    nt_DFI_WRDATA_MASK            ,
            //DFI_WRDATA_EN                       =>    nt_DFI_WRDATA_EN              ,
            //DFI_RDDATA                          =>    nt_DFI_RDDATA                 ,
            //DFI_RDDATA_EN                       =>    nt_DFI_RDDATA_EN              ,
            //DFI_RDDATA_VALID                    =>    nt_DFI_RDDATA_VALID           ,
            //DFI_CTRLUPD_ACK                     =>    nt_DFI_CTRLUPD_ACK            ,
            //DFI_CTRLUPD_REQ                     =>    nt_DFI_CTRLUPD_REQ            ,
            //DFI_DRAM_CLK_DISABLE                =>    nt_DFI_DRAM_CLK_DISABLE       ,
            //DFI_INIT_COMPLETE                   =>    nt_DFI_INIT_COMPLETE          ,
            //DFI_INIT_START                      =>    nt_DFI_INIT_START             ,
            //DFI_FREQUENCY                       =>    nt_DFI_FREQUENCY              ,
            //DFI_PHYUPD_REQ                      =>    nt_DFI_PHYUPD_REQ             ,
            //DFI_PHYUPD_TYPE                     =>    nt_DFI_PHYUPD_TYPE            ,
            //DFI_PHYUPD_ACK                      =>    nt_DFI_PHYUPD_ACK             ,
            //DFI_LP_REQ                          =>    nt_DFI_LP_REQ                 ,
            //DFI_LP_WAKEUP                       =>    nt_DFI_LP_WAKEUP              ,
            //DFI_LP_ACK                          =>    nt_DFI_LP_ACK                 
            
            DFI_ADDRESS[0]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[0]         : SRB_IOL22_IODLY_CTRL[1]          ,
            DFI_ADDRESS[1]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[1]         : SRB_IOL22_TS_CTRL[0]             ,
            DFI_ADDRESS[2]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[2]         : SRB_IOL22_CE                     ,
            DFI_ADDRESS[3]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[3]         : SRB_IOL22_TS_CTRL[1]             ,
            DFI_ADDRESS[4]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[4]         : SRB_IOL22_TS_CTRL[2]             ,
            DFI_ADDRESS[5]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[5]         : SRB_IOL22_IODLY_CTRL[0]          ,
            DFI_ADDRESS[6]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[6]         : SRB_IOL22_TS_CTRL[3]             ,
            DFI_ADDRESS[7]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[7]         : SRB_IOL22_LRS                    ,
            DFI_ADDRESS[8]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[8]         : SRB_IOL22_CLK_SYS                ,
            DFI_ADDRESS[9]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[9]         : SRB_IOL22_IODLY_CTRL[2]          ,
            DFI_ADDRESS[10]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[10]        : SRB_IOL21_TX_DATA[7]             ,
            DFI_ADDRESS[11]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[11]        : SRB_IOL21_TX_DATA[6]             ,
            DFI_ADDRESS[12]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[12]        : SRB_IOL21_TX_DATA[4]             ,
            DFI_ADDRESS[13]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[13]        : SRB_IOL21_TX_DATA[5]             ,
            DFI_ADDRESS[14]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[14]        : SRB_IOL21_TX_DATA[2]             ,
            DFI_ADDRESS[15]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[15]        : SRB_IOL21_TX_DATA[3]             ,
            DFI_ADDRESS[16]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[16]        : SRB_IOL21_TX_DATA[1]             ,
            DFI_ADDRESS[17]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[17]        : SRB_IOL21_TX_DATA[0]             ,
            DFI_ADDRESS[18]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[18]        : SRB_IOL21_MIPI_SW_DYN_I          ,
            DFI_ADDRESS[19]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[19]        : SRB_IOL21_IODLY_CTRL[1]          ,
            DFI_ADDRESS[20]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[20]        : SRB_IOL21_TS_CTRL[0]             ,
            DFI_ADDRESS[21]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[21]        : SRB_IOL21_CE                     ,
            DFI_ADDRESS[22]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[22]        : SRB_IOL21_TS_CTRL[1]             ,
            DFI_ADDRESS[23]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[23]        : SRB_IOL21_TS_CTRL[2]             ,
            DFI_ADDRESS[24]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[24]        : SRB_IOL21_IODLY_CTRL[0]          ,
            DFI_ADDRESS[25]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[25]        : SRB_IOL21_TS_CTRL[3]             ,
            DFI_ADDRESS[26]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[26]        : SRB_IOL21_LRS                    ,
            DFI_ADDRESS[27]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[27]        : SRB_IOL21_CLK_SYS                ,
            DFI_ADDRESS[28]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[28]        : SRB_IOL21_IODLY_CTRL[2]          ,
            DFI_ADDRESS[29]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[29]        : SRB_IOL20_TX_DATA[7]             ,
            DFI_ADDRESS[30]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[30]        : SRB_IOL20_TX_DATA[6]             ,
            DFI_ADDRESS[31]                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ADDRESS[31]        : SRB_IOL20_TX_DATA[4]             ,
            DFI_BANK[0]                         =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_BANK[0]            : SRB_IOL20_TX_DATA[5]             ,
            DFI_BANK[1]                         =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_BANK[1]            : SRB_IOL20_TX_DATA[2]             ,
            DFI_BANK[2]                         =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_BANK[2]            : SRB_IOL20_TX_DATA[3]             ,
            DFI_BANK[3]                         =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_BANK[3]            : SRB_IOL20_TX_DATA[1]             ,
            DFI_BANK[4]                         =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_BANK[4]            : SRB_IOL20_TX_DATA[0]             ,
            DFI_BANK[5]                         =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_BANK[5]            : SRB_IOL20_MIPI_SW_DYN_I          ,
            DFI_CAS_N[0]                        =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_CAS_N[0]           : SRB_IOL20_IODLY_CTRL[1]          ,
            DFI_CAS_N[1]                        =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_CAS_N[1]           : SRB_IOL20_TS_CTRL[0]             ,
            DFI_RAS_N[0]                        =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RAS_N[0]           : SRB_IOL20_CE                     ,
            DFI_RAS_N[1]                        =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RAS_N[1]           : SRB_IOL20_TS_CTRL[1]             ,
            DFI_WE_N[0]                         =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WE_N[0]            : SRB_IOL20_TS_CTRL[2]             ,
            DFI_WE_N[1]                         =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WE_N[1]            : SRB_IOL20_IODLY_CTRL[0]          ,
            DFI_CKE[0]                          =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_CKE[0]             : SRB_IOL20_TS_CTRL[3]             ,
            DFI_CKE[1]                          =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_CKE[1]             : SRB_IOL20_LRS                    ,
            DFI_CS[0]                           =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_CS[0]              : SRB_IOL20_CLK_SYS                ,
            DFI_CS[1]                           =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_CS[1]              : SRB_IOL20_IODLY_CTRL[2]          ,
            DFI_ODT[0]                          =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ODT[0]             : SRB_IOL19_TX_DATA[7]             ,
            DFI_ODT[1]                          =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_ODT[1]             : SRB_IOL19_TX_DATA[6]             ,
            DFI_RESET_N[0]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RESET_N[0]         : SRB_IOL19_TX_DATA[4]             ,
            DFI_RESET_N[1]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RESET_N[1]         : SRB_IOL19_TX_DATA[5]             ,
            DFI_WRDATA[0]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[0]          : SRB_IOL19_TX_DATA[2]             ,
            DFI_WRDATA[1]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[1]          : SRB_IOL19_TX_DATA[3]             ,
            DFI_WRDATA[2]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[2]          : SRB_IOL19_TX_DATA[1]             ,
            DFI_WRDATA[3]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[3]          : SRB_IOL19_TX_DATA[0]             ,
            DFI_WRDATA[4]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[4]          : SRB_IOL19_MIPI_SW_DYN_I          ,
            DFI_WRDATA[5]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[5]          : SRB_IOL19_IODLY_CTRL[1]          ,
            DFI_WRDATA[6]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[6]          : SRB_IOL19_TS_CTRL[0]             ,
            DFI_WRDATA[7]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[7]          : SRB_IOL19_CE                     ,
            DFI_WRDATA[8]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[8]          : SRB_IOL19_TS_CTRL[1]             ,
            DFI_WRDATA[9]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[9]          : SRB_IOL19_TS_CTRL[2]             ,
            DFI_WRDATA[10]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[10]         : SRB_IOL19_IODLY_CTRL[0]          ,
            DFI_WRDATA[11]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[11]         : SRB_IOL19_TS_CTRL[3]             ,
            DFI_WRDATA[12]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[12]         : SRB_IOL19_LRS                    ,
            DFI_WRDATA[13]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[13]         : SRB_IOL19_CLK_SYS                ,
            DFI_WRDATA[14]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[14]         : SRB_IOL19_IODLY_CTRL[2]          ,
            DFI_WRDATA[15]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[15]         : SRB_IOL18_TX_DATA[7]             ,
            DFI_WRDATA[16]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[16]         : SRB_IOL18_TX_DATA[6]             ,
            DFI_WRDATA[17]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[17]         : SRB_IOL18_TX_DATA[4]             ,
            DFI_WRDATA[18]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[18]         : SRB_IOL18_TX_DATA[5]             ,
            DFI_WRDATA[19]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[19]         : SRB_IOL18_TX_DATA[2]             ,
            DFI_WRDATA[20]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[20]         : SRB_IOL18_TX_DATA[3]             ,
            DFI_WRDATA[21]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[21]         : SRB_IOL18_TX_DATA[1]             ,
            DFI_WRDATA[22]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[22]         : SRB_IOL18_TX_DATA[0]             ,
            DFI_WRDATA[23]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[23]         : SRB_IOL18_MIPI_SW_DYN_I          ,
            DFI_WRDATA[24]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[24]         : SRB_IOL18_IODLY_CTRL[1]          ,
            DFI_WRDATA[25]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[25]         : SRB_IOL18_TS_CTRL[0]             ,
            DFI_WRDATA[26]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[26]         : SRB_IOL18_CE                     ,
            DFI_WRDATA[27]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[27]         : SRB_IOL18_TS_CTRL[1]             ,
            DFI_WRDATA[28]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[28]         : SRB_IOL18_TS_CTRL[2]             ,
            DFI_WRDATA[29]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[29]         : SRB_IOL18_IODLY_CTRL[0]          ,
            DFI_WRDATA[30]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[30]         : SRB_IOL18_TS_CTRL[3]             ,
            DFI_WRDATA[31]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[31]         : SRB_IOL18_LRS                    ,
            DFI_WRDATA[32]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[32]         : SRB_IOL18_CLK_SYS                ,
            DFI_WRDATA[33]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[33]         : SRB_IOL18_IODLY_CTRL[2]          ,
            DFI_WRDATA[34]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[34]         : SRB_IOL17_TX_DATA[7]             ,
            DFI_WRDATA[35]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[35]         : SRB_IOL17_TX_DATA[6]             ,
            DFI_WRDATA[36]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[36]         : SRB_IOL17_TX_DATA[4]             ,
            DFI_WRDATA[37]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[37]         : SRB_IOL17_TX_DATA[5]             ,
            DFI_WRDATA[38]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[38]         : SRB_IOL17_TX_DATA[2]             ,
            DFI_WRDATA[39]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[39]         : SRB_IOL17_TX_DATA[3]             ,
            DFI_WRDATA[40]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[40]         : SRB_IOL17_TX_DATA[1]             ,
            DFI_WRDATA[41]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[41]         : SRB_IOL17_TX_DATA[0]             ,
            DFI_WRDATA[42]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[42]         : SRB_IOL17_MIPI_SW_DYN_I          ,
            DFI_WRDATA[43]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[43]         : SRB_IOL17_IODLY_CTRL[1]          ,
            DFI_WRDATA[44]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[44]         : SRB_IOL17_TS_CTRL[0]             ,
            DFI_WRDATA[45]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[45]         : SRB_IOL17_CE                     ,
            DFI_WRDATA[46]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[46]         : SRB_IOL17_TS_CTRL[1]             ,
            DFI_WRDATA[47]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[47]         : SRB_IOL17_TS_CTRL[2]             ,
            DFI_WRDATA[48]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[48]         : SRB_IOL17_IODLY_CTRL[0]          ,
            DFI_WRDATA[49]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[49]         : SRB_IOL17_TS_CTRL[3]             ,
            DFI_WRDATA[50]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[50]         : SRB_IOL17_LRS                    ,
            DFI_WRDATA[51]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[51]         : SRB_IOL17_CLK_SYS                ,
            DFI_WRDATA[52]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[52]         : SRB_IOL17_IODLY_CTRL[2]          ,
            DFI_WRDATA[53]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[53]         : SRB_IOL16_TX_DATA[7]             ,
            DFI_WRDATA[54]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[54]         : SRB_IOL16_TX_DATA[6]             ,
            DFI_WRDATA[55]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[55]         : SRB_IOL16_TX_DATA[4]             ,
            DFI_WRDATA[56]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[56]         : SRB_IOL16_TX_DATA[5]             ,
            DFI_WRDATA[57]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[57]         : SRB_IOL16_TX_DATA[2]             ,
            DFI_WRDATA[58]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[58]         : SRB_IOL16_TX_DATA[3]             ,
            DFI_WRDATA[59]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[59]         : SRB_IOL16_TX_DATA[1]             ,
            DFI_WRDATA[60]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[60]         : SRB_IOL16_TX_DATA[0]             ,
            DFI_WRDATA[61]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[61]         : SRB_IOL16_MIPI_SW_DYN_I          ,
            DFI_WRDATA[62]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[62]         : SRB_IOL16_IODLY_CTRL[1]          ,
            DFI_WRDATA[63]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA[63]         : SRB_IOL16_TS_CTRL[0]             ,
            DFI_WRDATA_MASK[0]                  =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA_MASK[0]     : SRB_IOL16_CE                     ,
            DFI_WRDATA_MASK[1]                  =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA_MASK[1]     : SRB_IOL16_TS_CTRL[1]             ,
            DFI_WRDATA_MASK[2]                  =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA_MASK[2]     : SRB_IOL16_TS_CTRL[2]             ,
            DFI_WRDATA_MASK[3]                  =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA_MASK[3]     : SRB_IOL16_IODLY_CTRL[0]          ,
            DFI_WRDATA_MASK[4]                  =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA_MASK[4]     : SRB_IOL16_TS_CTRL[3]             ,
            DFI_WRDATA_MASK[5]                  =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA_MASK[5]     : SRB_IOL16_LRS                    ,
            DFI_WRDATA_MASK[6]                  =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA_MASK[6]     : SRB_IOL16_CLK_SYS                ,
            DFI_WRDATA_MASK[7]                  =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA_MASK[7]     : SRB_IOL16_IODLY_CTRL[2]          ,
            DFI_WRDATA_EN[0]                    =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA_EN[0]       : SRB_IOL15_TX_DATA[7]             ,
            DFI_WRDATA_EN[1]                    =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA_EN[1]       : SRB_IOL15_TX_DATA[6]             ,
            DFI_WRDATA_EN[2]                    =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA_EN[2]       : SRB_IOL15_TX_DATA[4]             ,
            DFI_WRDATA_EN[3]                    =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_WRDATA_EN[3]       : SRB_IOL15_TX_DATA[5]             ,
            DFI_RDDATA_EN[0]                    =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA_EN[0]       : SRB_IOL15_TX_DATA[2]             ,
            DFI_RDDATA_EN[1]                    =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA_EN[1]       : SRB_IOL15_TX_DATA[3]             ,
            DFI_RDDATA_EN[2]                    =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA_EN[2]       : SRB_IOL15_TX_DATA[1]             ,
            DFI_RDDATA_EN[3]                    =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA_EN[3]       : SRB_IOL15_TX_DATA[0]             ,
            DFI_CTRLUPD_REQ                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_CTRLUPD_REQ        : SRB_IOL15_MIPI_SW_DYN_I          ,
            DFI_DRAM_CLK_DISABLE                =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_DRAM_CLK_DISABLE   : SRB_IOL15_IODLY_CTRL[1]          ,
            DFI_INIT_START                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_INIT_START         : SRB_IOL15_TS_CTRL[0]             ,
            DFI_FREQUENCY[0]                    =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_FREQUENCY[0]       : SRB_IOL15_CE                     ,
            DFI_FREQUENCY[1]                    =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_FREQUENCY[1]       : SRB_IOL15_TS_CTRL[1]             ,
            DFI_FREQUENCY[2]                    =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_FREQUENCY[2]       : SRB_IOL15_TS_CTRL[2]             ,
            DFI_FREQUENCY[3]                    =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_FREQUENCY[3]       : SRB_IOL15_IODLY_CTRL[0]          ,
            DFI_FREQUENCY[4]                    =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_FREQUENCY[4]       : SRB_IOL15_TS_CTRL[3]             ,
            DFI_PHYUPD_ACK                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_PHYUPD_ACK         : SRB_IOL15_LRS                    ,
            DFI_LP_REQ                          =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_LP_REQ             : SRB_IOL15_CLK_SYS                ,
            DFI_LP_WAKEUP[0]                    =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_LP_WAKEUP[0]       : SRB_IOL15_IODLY_CTRL[2]          ,
            DFI_LP_WAKEUP[1]                    =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_LP_WAKEUP[1]       : SRB_IOL14_TX_DATA[7]             ,
            DFI_LP_WAKEUP[2]                    =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_LP_WAKEUP[2]       : SRB_IOL14_TX_DATA[6]             ,
            DFI_LP_WAKEUP[3]                    =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_LP_WAKEUP[3]       : SRB_IOL14_TX_DATA[4]             ,

            DFI_RDDATA[0]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[0]          : SRB_IOL29_RX_DATA[7]             ,
            DFI_RDDATA[1]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[1]          : SRB_IOL29_IODLY_OV               ,
            DFI_RDDATA[2]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[2]          : SRB_IOL29_RX_DATA_DD             ,
            DFI_RDDATA[3]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[3]          : SRB_IOL28_RX_DATA[0]             ,
            DFI_RDDATA[4]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[4]          : SRB_IOL28_RX_DATA[1]             ,
            DFI_RDDATA[5]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[5]          : SRB_IOL28_RX_DATA[2]             ,
            DFI_RDDATA[6]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[6]          : SRB_IOL28_RX_DATA[3]             ,
            DFI_RDDATA[7]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[7]          : SRB_IOL28_RX_DATA[4]             ,
            DFI_RDDATA[8]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[8]          : SRB_IOL28_RX_DATA[5]             ,
            DFI_RDDATA[9]                       =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[9]          : SRB_IOL28_RX_DATA[6]             ,
            DFI_RDDATA[10]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[10]         : SRB_IOL28_RX_DATA[7]             ,
            DFI_RDDATA[11]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[11]         : SRB_IOL28_IODLY_OV               ,
            DFI_RDDATA[12]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[12]         : SRB_IOL28_RX_DATA_DD             ,
            DFI_RDDATA[13]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[13]         : SRB_IOL27_RX_DATA[0]             ,
            DFI_RDDATA[14]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[14]         : SRB_IOL27_RX_DATA[1]             ,
            DFI_RDDATA[15]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[15]         : SRB_IOL27_RX_DATA[2]             ,
            DFI_RDDATA[16]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[16]         : SRB_IOL27_RX_DATA[3]             ,
            DFI_RDDATA[17]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[17]         : SRB_IOL27_RX_DATA[4]             ,
            DFI_RDDATA[18]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[18]         : SRB_IOL27_RX_DATA[5]             ,
            DFI_RDDATA[19]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[19]         : SRB_IOL27_RX_DATA[6]             ,
            DFI_RDDATA[20]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[20]         : SRB_IOL27_RX_DATA[7]             ,
            DFI_RDDATA[21]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[21]         : SRB_IOL27_IODLY_OV               ,
            DFI_RDDATA[22]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[22]         : SRB_IOL27_RX_DATA_DD             ,
            DFI_RDDATA[23]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[23]         : SRB_IOL26_RX_DATA[0]             ,
            DFI_RDDATA[24]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[24]         : SRB_IOL26_RX_DATA[1]             ,
            DFI_RDDATA[25]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[25]         : SRB_IOL26_RX_DATA[2]             ,
            DFI_RDDATA[26]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[26]         : SRB_IOL26_RX_DATA[3]             ,
            DFI_RDDATA[27]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[27]         : SRB_IOL26_RX_DATA[4]             ,
            DFI_RDDATA[28]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[28]         : SRB_IOL26_RX_DATA[5]             ,
            DFI_RDDATA[29]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[29]         : SRB_IOL26_RX_DATA[6]             ,
            DFI_RDDATA[30]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[30]         : SRB_IOL26_RX_DATA[7]             ,
            DFI_RDDATA[31]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[31]         : SRB_IOL26_IODLY_OV               ,
            DFI_RDDATA[32]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[32]         : SRB_IOL26_RX_DATA_DD             ,
            DFI_RDDATA[33]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[33]         : SRB_IOL25_RX_DATA[0]             ,
            DFI_RDDATA[34]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[34]         : SRB_IOL25_RX_DATA[1]             ,
            DFI_RDDATA[35]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[35]         : SRB_IOL25_RX_DATA[2]             ,
            DFI_RDDATA[36]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[36]         : SRB_IOL25_RX_DATA[3]             ,
            DFI_RDDATA[37]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[37]         : SRB_IOL25_RX_DATA[4]             ,
            DFI_RDDATA[38]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[38]         : SRB_IOL25_RX_DATA[5]             ,
            DFI_RDDATA[39]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[39]         : SRB_IOL25_RX_DATA[6]             ,
            DFI_RDDATA[40]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[40]         : SRB_IOL25_RX_DATA[7]             ,
            DFI_RDDATA[41]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[41]         : SRB_IOL25_IODLY_OV               ,
            DFI_RDDATA[42]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[42]         : SRB_IOL25_RX_DATA_DD             ,
            DFI_RDDATA[43]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[43]         : SRB_IOL24_RX_DATA[0]             ,
            DFI_RDDATA[44]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[44]         : SRB_IOL24_RX_DATA[1]             ,
            DFI_RDDATA[45]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[45]         : SRB_IOL24_RX_DATA[2]             ,
            DFI_RDDATA[46]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[46]         : SRB_IOL24_RX_DATA[3]             ,
            DFI_RDDATA[47]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[47]         : SRB_IOL24_RX_DATA[4]             ,
            DFI_RDDATA[48]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[48]         : SRB_IOL24_RX_DATA[5]             ,
            DFI_RDDATA[49]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[49]         : SRB_IOL24_RX_DATA[6]             ,
            DFI_RDDATA[50]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[50]         : SRB_IOL24_RX_DATA[7]             ,
            DFI_RDDATA[51]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[51]         : SRB_IOL24_IODLY_OV               ,
            DFI_RDDATA[52]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[52]         : SRB_IOL24_RX_DATA_DD             ,
            DFI_RDDATA[53]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[53]         : SRB_IOL23_RX_DATA[0]             ,
            DFI_RDDATA[54]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[54]         : SRB_IOL23_RX_DATA[1]             ,
            DFI_RDDATA[55]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[55]         : SRB_IOL23_RX_DATA[2]             ,
            DFI_RDDATA[56]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[56]         : SRB_IOL23_RX_DATA[3]             ,
            DFI_RDDATA[57]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[57]         : SRB_IOL23_RX_DATA[4]             ,
            DFI_RDDATA[58]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[58]         : SRB_IOL23_RX_DATA[5]             ,
            DFI_RDDATA[59]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[59]         : SRB_IOL23_RX_DATA[6]             ,
            DFI_RDDATA[60]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[60]         : SRB_IOL23_RX_DATA[7]             ,
            DFI_RDDATA[61]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[61]         : SRB_IOL23_IODLY_OV               ,
            DFI_RDDATA[62]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[62]         : SRB_IOL23_RX_DATA_DD             ,
            DFI_RDDATA[63]                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA[63]         : SRB_IOL22_RX_DATA[0]             ,
            DFI_RDDATA_VALID[0]                 =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA_VALID[0]    : SRB_IOL22_RX_DATA[1]             ,
            DFI_RDDATA_VALID[1]                 =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA_VALID[1]    : SRB_IOL22_RX_DATA[2]             ,
            DFI_RDDATA_VALID[2]                 =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA_VALID[2]    : SRB_IOL22_RX_DATA[3]             ,
            DFI_RDDATA_VALID[3]                 =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_RDDATA_VALID[3]    : SRB_IOL22_RX_DATA[4]             ,
            DFI_CTRLUPD_ACK                     =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_CTRLUPD_ACK        : SRB_IOL22_RX_DATA[5]             ,
            DFI_INIT_COMPLETE                   =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_INIT_COMPLETE      : SRB_IOL22_RX_DATA[6]             ,
            DFI_PHYUPD_REQ                      =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_PHYUPD_REQ         : SRB_IOL22_RX_DATA[7]             ,
            DFI_PHYUPD_TYPE[0]                  =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_PHYUPD_TYPE[0]     : SRB_IOL22_IODLY_OV               ,
            DFI_PHYUPD_TYPE[1]                  =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_PHYUPD_TYPE[1]     : SRB_IOL22_RX_DATA_DD             ,
            DFI_LP_ACK                          =>    (CP_DDRC_EN == "ENABLE") ? nt_DFI_LP_ACK             : SRB_IOL21_RX_DATA[0]             ,

            // DFT PORTS
            DDRPHY_CLKIN      =>    CLK_PLL              ,
            MODE_SEL_DBG      =>    SRB_IOL10_TX_DATA[5] ,
            DDRPHY_DBG[143]   =>    SRB_P1[8]            ,
            DDRPHY_DBG[142]   =>    SRB_P1[7]            , 
            DDRPHY_DBG[141]   =>    SRB_P1[6]            , 
            DDRPHY_DBG[140]   =>    SRB_P1[5]            , 
            DDRPHY_DBG[139]   =>    SRB_P1[4]            , 
            DDRPHY_DBG[138]   =>    SRB_P1[3]            , 
            DDRPHY_DBG[137]   =>    SRB_P1[2]            , 
            DDRPHY_DBG[136]   =>    SRB_P1[1]            , 
            DDRPHY_DBG[135]   =>    SRB_P1[0]            , 
            DDRPHY_DBG[134]   =>    SRB_IOL10_RX_DATA_DD , 
            DDRPHY_DBG[133]   =>    SRB_IOL10_IODLY_OV   , 
            DDRPHY_DBG[132]   =>    SRB_IOL10_RX_DATA[7] , 
            DDRPHY_DBG[131]   =>    SRB_IOL10_RX_DATA[6] , 
            DDRPHY_DBG[130]   =>    SRB_IOL10_RX_DATA[5] , 
            DDRPHY_DBG[129]   =>    SRB_IOL10_RX_DATA[4] , 
            DDRPHY_DBG[128]   =>    SRB_IOL10_RX_DATA[3] , 
            DDRPHY_DBG[127]   =>    SRB_IOL10_RX_DATA[2] , 
            DDRPHY_DBG[126]   =>    SRB_IOL10_RX_DATA[1] , 
            DDRPHY_DBG[125]   =>    SRB_IOL10_RX_DATA[0] , 
            DDRPHY_DBG[124]   =>    SRB_IOL11_RX_DATA_DD , 
            DDRPHY_DBG[123]   =>    SRB_IOL11_IODLY_OV   , 
            DDRPHY_DBG[122]   =>    SRB_IOL11_RX_DATA[7] , 
            DDRPHY_DBG[121]   =>    SRB_IOL11_RX_DATA[6] , 
            DDRPHY_DBG[120]   =>    SRB_IOL11_RX_DATA[5] , 
            DDRPHY_DBG[119]   =>    SRB_IOL11_RX_DATA[4] , 
            DDRPHY_DBG[118]   =>    SRB_IOL11_RX_DATA[3] , 
            DDRPHY_DBG[117]   =>    SRB_IOL11_RX_DATA[2] , 
            DDRPHY_DBG[116]   =>    SRB_IOL11_RX_DATA[1] , 
            DDRPHY_DBG[115]   =>    SRB_IOL11_RX_DATA[0] , 
            DDRPHY_DBG[114]   =>    SRB_IOL12_RX_DATA_DD , 
            DDRPHY_DBG[113]   =>    SRB_IOL12_IODLY_OV   , 
            DDRPHY_DBG[112]   =>    SRB_IOL12_RX_DATA[7] , 
            DDRPHY_DBG[111]   =>    SRB_IOL12_RX_DATA[6] , 
            DDRPHY_DBG[110]   =>    SRB_IOL12_RX_DATA[5] , 
            DDRPHY_DBG[109]   =>    SRB_IOL12_RX_DATA[4] , 
            DDRPHY_DBG[108]   =>    SRB_IOL12_RX_DATA[3] , 
            DDRPHY_DBG[107]   =>    SRB_IOL12_RX_DATA[2] , 
            DDRPHY_DBG[106]   =>    SRB_IOL12_RX_DATA[1] , 
            DDRPHY_DBG[105]   =>    SRB_IOL12_RX_DATA[0] , 
            DDRPHY_DBG[104]   =>    SRB_IOL13_RX_DATA_DD , 
            DDRPHY_DBG[103]   =>    SRB_IOL13_IODLY_OV   , 
            DDRPHY_DBG[102]   =>    SRB_IOL13_RX_DATA[7] , 
            DDRPHY_DBG[101]   =>    SRB_IOL13_RX_DATA[6] , 
            DDRPHY_DBG[100]   =>    SRB_IOL13_RX_DATA[5] , 
            DDRPHY_DBG[99]    =>    SRB_IOL13_RX_DATA[4] , 
            DDRPHY_DBG[98]    =>    SRB_IOL13_RX_DATA[3] , 
            DDRPHY_DBG[97]    =>    SRB_IOL13_RX_DATA[2] , 
            DDRPHY_DBG[96]    =>    SRB_IOL13_RX_DATA[1] , 
            DDRPHY_DBG[95]    =>    SRB_IOL13_RX_DATA[0] , 
            DDRPHY_DBG[94]    =>    SRB_IOL14_RX_DATA_DD , 
            DDRPHY_DBG[93]    =>    SRB_IOL14_IODLY_OV   , 
            DDRPHY_DBG[92]    =>    SRB_IOL14_RX_DATA[7] , 
            DDRPHY_DBG[91]    =>    SRB_IOL14_RX_DATA[6] , 
            DDRPHY_DBG[90]    =>    SRB_IOL14_RX_DATA[5] , 
            DDRPHY_DBG[89]    =>    SRB_IOL14_RX_DATA[4] , 
            DDRPHY_DBG[88]    =>    SRB_IOL14_RX_DATA[3] , 
            DDRPHY_DBG[87]    =>    SRB_IOL14_RX_DATA[2] , 
            DDRPHY_DBG[86]    =>    SRB_IOL14_RX_DATA[1] , 
            DDRPHY_DBG[85]    =>    SRB_IOL14_RX_DATA[0] , 
            DDRPHY_DBG[84]    =>    SRB_IOL15_RX_DATA_DD , 
            DDRPHY_DBG[83]    =>    SRB_IOL15_IODLY_OV   , 
            DDRPHY_DBG[82]    =>    SRB_IOL15_RX_DATA[7] , 
            DDRPHY_DBG[81]    =>    SRB_IOL15_RX_DATA[6] , 
            DDRPHY_DBG[80]    =>    SRB_IOL15_RX_DATA[5] , 
            DDRPHY_DBG[79]    =>    SRB_IOL15_RX_DATA[4] , 
            DDRPHY_DBG[78]    =>    SRB_IOL15_RX_DATA[3] , 
            DDRPHY_DBG[77]    =>    SRB_IOL15_RX_DATA[2] , 
            DDRPHY_DBG[76]    =>    SRB_IOL15_RX_DATA[1] , 
            DDRPHY_DBG[75]    =>    SRB_IOL15_RX_DATA[0] , 
            DDRPHY_DBG[74]    =>    SRB_IOL16_RX_DATA_DD , 
            DDRPHY_DBG[73]    =>    SRB_IOL16_IODLY_OV   , 
            DDRPHY_DBG[72]    =>    SRB_IOL16_RX_DATA[7] , 
            DDRPHY_DBG[71]    =>    SRB_IOL16_RX_DATA[6] , 
            DDRPHY_DBG[70]    =>    SRB_IOL16_RX_DATA[5] , 
            DDRPHY_DBG[69]    =>    SRB_IOL16_RX_DATA[4] , 
            DDRPHY_DBG[68]    =>    SRB_IOL16_RX_DATA[3] , 
            DDRPHY_DBG[67]    =>    SRB_IOL16_RX_DATA[2] , 
            DDRPHY_DBG[66]    =>    SRB_IOL16_RX_DATA[1] , 
            DDRPHY_DBG[65]    =>    SRB_IOL16_RX_DATA[0] , 
            DDRPHY_DBG[64]    =>    SRB_IOL17_RX_DATA_DD , 
            DDRPHY_DBG[63]    =>    SRB_IOL17_IODLY_OV   , 
            DDRPHY_DBG[62]    =>    SRB_IOL17_RX_DATA[7] , 
            DDRPHY_DBG[61]    =>    SRB_IOL17_RX_DATA[6] , 
            DDRPHY_DBG[60]    =>    SRB_IOL17_RX_DATA[5] , 
            DDRPHY_DBG[59]    =>    SRB_IOL17_RX_DATA[4] , 
            DDRPHY_DBG[58]    =>    SRB_IOL17_RX_DATA[3] , 
            DDRPHY_DBG[57]    =>    SRB_IOL17_RX_DATA[2] , 
            DDRPHY_DBG[56]    =>    SRB_IOL17_RX_DATA[1] , 
            DDRPHY_DBG[55]    =>    SRB_IOL17_RX_DATA[0] , 
            DDRPHY_DBG[54]    =>    SRB_IOL18_RX_DATA_DD , 
            DDRPHY_DBG[53]    =>    SRB_IOL18_IODLY_OV   , 
            DDRPHY_DBG[52]    =>    SRB_IOL18_RX_DATA[7] , 
            DDRPHY_DBG[51]    =>    SRB_IOL18_RX_DATA[6] , 
            DDRPHY_DBG[50]    =>    SRB_IOL18_RX_DATA[5] , 
            DDRPHY_DBG[49]    =>    SRB_IOL18_RX_DATA[4] , 
            DDRPHY_DBG[48]    =>    SRB_IOL18_RX_DATA[3] , 
            DDRPHY_DBG[47]    =>    SRB_IOL18_RX_DATA[2] , 
            DDRPHY_DBG[46]    =>    SRB_IOL18_RX_DATA[1] , 
            DDRPHY_DBG[45]    =>    SRB_IOL18_RX_DATA[0] , 
            DDRPHY_DBG[44]    =>    SRB_IOL19_RX_DATA_DD , 
            DDRPHY_DBG[43]    =>    SRB_IOL19_IODLY_OV   , 
            DDRPHY_DBG[42]    =>    SRB_IOL19_RX_DATA[7] , 
            DDRPHY_DBG[41]    =>    SRB_IOL19_RX_DATA[6] , 
            DDRPHY_DBG[40]    =>    SRB_IOL19_RX_DATA[5] , 
            DDRPHY_DBG[39]    =>    SRB_IOL19_RX_DATA[4] , 
            DDRPHY_DBG[38]    =>    SRB_IOL19_RX_DATA[3] , 
            DDRPHY_DBG[37]    =>    SRB_IOL19_RX_DATA[2] , 
            DDRPHY_DBG[36]    =>    SRB_IOL19_RX_DATA[1] , 
            DDRPHY_DBG[35]    =>    SRB_IOL19_RX_DATA[0] , 
            DDRPHY_DBG[34]    =>    SRB_P2[19]           , 
            DDRPHY_DBG[33]    =>    SRB_P2[18]           , 
            DDRPHY_DBG[32]    =>    SRB_P2[17]           , 
            DDRPHY_DBG[31]    =>    SRB_P2[16]           , 
            DDRPHY_DBG[30]    =>    SRB_P2[15]           , 
            DDRPHY_DBG[29]    =>    SRB_P2[14]           , 
            DDRPHY_DBG[28]    =>    SRB_P2[13]           , 
            DDRPHY_DBG[27]    =>    SRB_P2[12]           , 
            DDRPHY_DBG[26]    =>    SRB_P2[11]           , 
            DDRPHY_DBG[25]    =>    SRB_P2[10]           , 
            DDRPHY_DBG[24]    =>    SRB_P2[9]            , 
            DDRPHY_DBG[23]    =>    SRB_P2[8]            , 
            DDRPHY_DBG[22]    =>    SRB_P2[7]            , 
            DDRPHY_DBG[21]    =>    SRB_P2[6]            , 
            DDRPHY_DBG[20]    =>    SRB_P2[5]            , 
            DDRPHY_DBG[19]    =>    SRB_P2[4]            , 
            DDRPHY_DBG[18]    =>    SRB_P2[3]            , 
            DDRPHY_DBG[17]    =>    SRB_P2[2]            , 
            DDRPHY_DBG[16]    =>    SRB_P2[1]            , 
            DDRPHY_DBG[15]    =>    SRB_P2[0]            , 
            DDRPHY_DBG[14]    =>    SRB_IOL20_RX_DATA_DD , 
            DDRPHY_DBG[13]    =>    SRB_IOL20_IODLY_OV   , 
            DDRPHY_DBG[12]    =>    SRB_IOL20_RX_DATA[7] , 
            DDRPHY_DBG[11]    =>    SRB_IOL20_RX_DATA[6] , 
            DDRPHY_DBG[10]    =>    SRB_IOL20_RX_DATA[5] , 
            DDRPHY_DBG[9]     =>    SRB_IOL20_RX_DATA[4] , 
            DDRPHY_DBG[8]     =>    SRB_IOL20_RX_DATA[3] , 
            DDRPHY_DBG[7]     =>    SRB_IOL20_RX_DATA[2] , 
            DDRPHY_DBG[6]     =>    SRB_IOL20_RX_DATA[1] , 
            DDRPHY_DBG[5]     =>    SRB_IOL20_RX_DATA[0] , 
            DDRPHY_DBG[4]     =>    SRB_IOL21_RX_DATA_DD , 
            DDRPHY_DBG[3]     =>    SRB_IOL21_IODLY_OV   , 
            DDRPHY_DBG[2]     =>    SRB_IOL21_RX_DATA[7] , 
            DDRPHY_DBG[1]     =>    SRB_IOL21_RX_DATA[6] , 
            DDRPHY_DBG[0]     =>    SRB_IOL21_RX_DATA[5] 
        );
};
