Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Oct  4 15:54:55 2024
| Host         : leegwongho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file micro_blaze_AMBA_BUS_wrapper_timing_summary_routed.rpt -pb micro_blaze_AMBA_BUS_wrapper_timing_summary_routed.pb -rpx micro_blaze_AMBA_BUS_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : micro_blaze_AMBA_BUS_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.570        0.000                      0                 6583        0.046        0.000                      0                 6583        3.000        0.000                       0                  2319  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                   ------------       ----------      --------------
micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                                               {0.000 5.000}      10.000          100.000         
  clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_micro_blaze_AMBA_BUS_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         12.661        0.000                      0                  222        0.149        0.000                      0                  222       15.686        0.000                       0                   233  
micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.915        0.000                      0                   46        0.275        0.000                      0                   46       16.166        0.000                       0                    40  
sys_clock                                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0                                   1.570        0.000                      0                 6147        0.046        0.000                      0                 6147        3.750        0.000                       0                  2042  
  clkfbout_micro_blaze_AMBA_BUS_clk_wiz_0_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 ----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                          clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0        4.408        0.000                      0                  168        0.749        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.661ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.766ns (20.446%)  route 2.980ns (79.554%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 19.833 - 16.667 ) 
    Source Clock Delay      (SCD):    3.558ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905     1.905    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.001 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.556     3.558    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDCE (Prop_fdce_C_Q)         0.518     4.076 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           1.463     5.539    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[6]
    SLICE_X30Y32         LUT6 (Prop_lut6_I2_O)        0.124     5.663 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.877     6.541    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.665 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.640     7.304    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X31Y34         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    18.303    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.394 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.439    19.833    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y34         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.369    20.202    
                         clock uncertainty           -0.035    20.167    
    SLICE_X31Y34         FDRE (Setup_fdre_C_CE)      -0.202    19.965    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                          -7.304    
  -------------------------------------------------------------------
                         slack                                 12.661    

Slack (MET) :             14.083ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.550ns  (logic 0.707ns (27.731%)  route 1.843ns (72.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 36.496 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558    20.226    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y34         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.459    20.685 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.846    21.531    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.655 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.997    22.652    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X32Y31         LUT4 (Prop_lut4_I2_O)        0.124    22.776 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.776    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X32Y31         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.496    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y31         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.369    36.865    
                         clock uncertainty           -0.035    36.830    
    SLICE_X32Y31         FDCE (Setup_fdce_C_D)        0.029    36.859    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.859    
                         arrival time                         -22.776    
  -------------------------------------------------------------------
                         slack                                 14.083    

Slack (MET) :             14.101ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.578ns  (logic 0.735ns (28.516%)  route 1.843ns (71.484%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 36.496 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558    20.226    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y34         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.459    20.685 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.846    21.531    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.655 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.997    22.652    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X32Y31         LUT5 (Prop_lut5_I3_O)        0.152    22.804 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.804    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X32Y31         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.496    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y31         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.369    36.865    
                         clock uncertainty           -0.035    36.830    
    SLICE_X32Y31         FDCE (Setup_fdce_C_D)        0.075    36.905    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.905    
                         arrival time                         -22.804    
  -------------------------------------------------------------------
                         slack                                 14.101    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.409ns  (logic 0.707ns (29.343%)  route 1.702ns (70.657%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 36.498 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558    20.226    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y34         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.459    20.685 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.846    21.531    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.655 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.857    22.512    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.124    22.636 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.636    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X32Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.437    36.498    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.369    36.867    
                         clock uncertainty           -0.035    36.832    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.029    36.861    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.861    
                         arrival time                         -22.636    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.243ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.437ns  (logic 0.735ns (30.154%)  route 1.702ns (69.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 36.498 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558    20.226    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y34         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.459    20.685 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.846    21.531    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.655 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.857    22.512    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X32Y32         LUT5 (Prop_lut5_I3_O)        0.152    22.664 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.664    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X32Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.437    36.498    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.369    36.867    
                         clock uncertainty           -0.035    36.832    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)        0.075    36.907    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.907    
                         arrival time                         -22.664    
  -------------------------------------------------------------------
                         slack                                 14.243    

Slack (MET) :             14.316ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.318ns  (logic 0.707ns (30.496%)  route 1.611ns (69.504%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 36.498 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558    20.226    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y34         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.459    20.685 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.846    21.531    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.655 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.766    22.421    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.124    22.545 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.545    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X33Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.437    36.498    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.369    36.867    
                         clock uncertainty           -0.035    36.832    
    SLICE_X33Y32         FDCE (Setup_fdce_C_D)        0.029    36.861    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.861    
                         arrival time                         -22.545    
  -------------------------------------------------------------------
                         slack                                 14.316    

Slack (MET) :             14.320ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.316ns  (logic 0.707ns (30.523%)  route 1.609ns (69.477%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 36.498 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558    20.226    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y34         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.459    20.685 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.846    21.531    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.655 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.764    22.419    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X33Y32         LUT6 (Prop_lut6_I4_O)        0.124    22.543 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.543    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X33Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.437    36.498    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.369    36.867    
                         clock uncertainty           -0.035    36.832    
    SLICE_X33Y32         FDCE (Setup_fdce_C_D)        0.031    36.863    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.863    
                         arrival time                         -22.543    
  -------------------------------------------------------------------
                         slack                                 14.320    

Slack (MET) :             14.336ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.344ns  (logic 0.733ns (31.267%)  route 1.611ns (68.733%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 36.498 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558    20.226    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y34         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.459    20.685 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.846    21.531    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.655 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.766    22.421    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X33Y32         LUT3 (Prop_lut3_I0_O)        0.150    22.571 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.571    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X33Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.437    36.498    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.369    36.867    
                         clock uncertainty           -0.035    36.832    
    SLICE_X33Y32         FDCE (Setup_fdce_C_D)        0.075    36.907    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.907    
                         arrival time                         -22.571    
  -------------------------------------------------------------------
                         slack                                 14.336    

Slack (MET) :             14.500ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.136ns  (logic 0.707ns (33.092%)  route 1.429ns (66.908%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 36.498 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558    20.226    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y34         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.459    20.685 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.846    21.531    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.655 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.584    22.239    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X33Y32         LUT3 (Prop_lut3_I1_O)        0.124    22.363 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.363    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X33Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.437    36.498    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.369    36.867    
                         clock uncertainty           -0.035    36.832    
    SLICE_X33Y32         FDCE (Setup_fdce_C_D)        0.031    36.863    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.863    
                         arrival time                         -22.363    
  -------------------------------------------------------------------
                         slack                                 14.500    

Slack (MET) :             14.740ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.898ns  (logic 0.707ns (37.258%)  route 1.191ns (62.742%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 36.499 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.226 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.558    20.226    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y34         FDRE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.459    20.685 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.682    21.367    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X32Y33         LUT6 (Prop_lut6_I4_O)        0.124    21.491 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.509    22.000    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X33Y33         LUT6 (Prop_lut6_I1_O)        0.124    22.124 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.124    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X33Y33         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.438    36.499    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X33Y33         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.369    36.868    
                         clock uncertainty           -0.035    36.833    
    SLICE_X33Y33         FDCE (Setup_fdce_C_D)        0.031    36.864    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.864    
                         arrival time                         -22.124    
  -------------------------------------------------------------------
                         slack                                 14.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.169%)  route 0.099ns (34.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.344    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X33Y35         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.099     1.585    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][10]
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.630 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.630    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X30Y36         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.735    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y36         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.376     1.359    
    SLICE_X30Y36         FDCE (Hold_fdce_C_D)         0.121     1.480    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.451%)  route 0.355ns (71.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.550     1.335    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y24         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     1.476 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.355     1.831    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[6]
    SLICE_X33Y29         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.729    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y29         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -0.128     1.601    
    SLICE_X33Y29         FDCE (Hold_fdce_C_D)         0.072     1.673    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.832%)  route 0.107ns (43.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.550     1.335    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y24         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     1.476 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.107     1.583    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[7]
    SLICE_X38Y24         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.816     1.724    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X38Y24         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.376     1.348    
    SLICE_X38Y24         FDCE (Hold_fdce_C_D)         0.076     1.424    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.338    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y22         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.164     1.502 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.558    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X30Y22         FDPE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.819     1.727    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y22         FDPE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.389     1.338    
    SLICE_X30Y22         FDPE (Hold_fdpe_C_D)         0.060     1.398    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.704%)  route 0.132ns (48.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.338    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y22         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDCE (Prop_fdce_C_Q)         0.141     1.479 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.132     1.611    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X39Y21         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.820     1.728    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X39Y21         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/C
                         clock pessimism             -0.357     1.371    
    SLICE_X39Y21         FDCE (Hold_fdce_C_D)         0.078     1.449    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.802%)  route 0.126ns (47.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.338    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y29         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.141     1.479 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.126     1.605    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X33Y29         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.821     1.729    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y29         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.357     1.372    
    SLICE_X33Y29         FDCE (Hold_fdce_C_D)         0.070     1.442    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.550     1.335    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y23         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDCE (Prop_fdce_C_Q)         0.141     1.476 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.110     1.586    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X35Y22         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.818     1.726    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y22         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.376     1.350    
    SLICE_X35Y22         FDCE (Hold_fdce_C_D)         0.070     1.420    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.338    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y22         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDCE (Prop_fdce_C_Q)         0.164     1.502 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/Q
                         net (fo=2, routed)           0.062     1.564    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3_n_0
    SLICE_X31Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.609 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.609    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1_n_0
    SLICE_X31Y22         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.819     1.727    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y22         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                         clock pessimism             -0.376     1.351    
    SLICE_X31Y22         FDCE (Hold_fdce_C_D)         0.091     1.442    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.338    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X39Y21         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDCE (Prop_fdce_C_Q)         0.141     1.479 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.111     1.590    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X37Y22         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.819     1.727    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y22         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/C
                         clock pessimism             -0.376     1.351    
    SLICE_X37Y22         FDCE (Hold_fdce_C_D)         0.070     1.421    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.707%)  route 0.334ns (70.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.338    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y29         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.141     1.479 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.334     1.813    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X37Y24         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.816     1.724    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y24         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[20]/C
                         clock pessimism             -0.128     1.596    
    SLICE_X37Y24         FDCE (Hold_fdce_C_D)         0.047     1.643    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  micro_blaze_AMBA_BUS_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X31Y34   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y34   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y36   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y35   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y35   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y35   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y35   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y35   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y35   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y29   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y29   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y31   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y31   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y31   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y31   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y29   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y29   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y26   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y28   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y35   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y35   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y35   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y35   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y29   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y29   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y31   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y31   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y31   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y31   micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.915ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.481ns  (logic 1.294ns (23.611%)  route 4.187ns (76.389%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 36.498 - 33.333 ) 
    Source Clock Delay      (SCD):    3.566ns = ( 20.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.557    20.232    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.459    20.691 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.136    21.827    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.152    21.979 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.000    22.978    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X31Y31         LUT4 (Prop_lut4_I3_O)        0.356    23.334 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.650    23.984    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_4_sn_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.327    24.311 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.401    25.713    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X28Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.432    36.498    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X28Y26         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.370    36.868    
                         clock uncertainty           -0.035    36.832    
    SLICE_X28Y26         FDCE (Setup_fdce_C_CE)      -0.205    36.627    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.627    
                         arrival time                         -25.713    
  -------------------------------------------------------------------
                         slack                                 10.915    

Slack (MET) :             11.196ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.198ns  (logic 1.294ns (24.896%)  route 3.904ns (75.104%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 36.496 - 33.333 ) 
    Source Clock Delay      (SCD):    3.566ns = ( 20.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.557    20.232    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.459    20.691 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.136    21.827    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.152    21.979 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.000    22.978    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X31Y31         LUT4 (Prop_lut4_I3_O)        0.356    23.334 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.650    23.984    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_4_sn_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.327    24.311 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.118    25.430    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X29Y25         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.430    36.496    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X29Y25         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.370    36.866    
                         clock uncertainty           -0.035    36.830    
    SLICE_X29Y25         FDCE (Setup_fdce_C_CE)      -0.205    36.625    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.625    
                         arrival time                         -25.430    
  -------------------------------------------------------------------
                         slack                                 11.196    

Slack (MET) :             11.248ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.905ns  (logic 1.320ns (26.909%)  route 3.585ns (73.091%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.161ns = ( 36.494 - 33.333 ) 
    Source Clock Delay      (SCD):    3.566ns = ( 20.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.557    20.232    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.459    20.691 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.136    21.827    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.152    21.979 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.000    22.978    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X31Y31         LUT4 (Prop_lut4_I3_O)        0.356    23.334 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.633    23.967    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_4_sn_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.353    24.320 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.817    25.137    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X31Y25         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.428    36.494    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X31Y25         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.356    36.850    
                         clock uncertainty           -0.035    36.814    
    SLICE_X31Y25         FDCE (Setup_fdce_C_CE)      -0.429    36.385    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.385    
                         arrival time                         -25.137    
  -------------------------------------------------------------------
                         slack                                 11.248    

Slack (MET) :             11.248ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.905ns  (logic 1.320ns (26.909%)  route 3.585ns (73.091%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.161ns = ( 36.494 - 33.333 ) 
    Source Clock Delay      (SCD):    3.566ns = ( 20.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.557    20.232    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.459    20.691 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.136    21.827    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.152    21.979 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.000    22.978    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X31Y31         LUT4 (Prop_lut4_I3_O)        0.356    23.334 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.633    23.967    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_4_sn_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.353    24.320 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.817    25.137    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X31Y25         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.428    36.494    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X31Y25         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.356    36.850    
                         clock uncertainty           -0.035    36.814    
    SLICE_X31Y25         FDCE (Setup_fdce_C_CE)      -0.429    36.385    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.385    
                         arrival time                         -25.137    
  -------------------------------------------------------------------
                         slack                                 11.248    

Slack (MET) :             11.360ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.017ns  (logic 1.294ns (25.792%)  route 3.723ns (74.208%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.161ns = ( 36.494 - 33.333 ) 
    Source Clock Delay      (SCD):    3.566ns = ( 20.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.557    20.232    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.459    20.691 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.136    21.827    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.152    21.979 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.000    22.978    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X31Y31         LUT4 (Prop_lut4_I3_O)        0.356    23.334 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.650    23.984    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_4_sn_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.327    24.311 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.938    25.249    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X33Y25         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.428    36.494    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X33Y25         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.356    36.850    
                         clock uncertainty           -0.035    36.814    
    SLICE_X33Y25         FDCE (Setup_fdce_C_CE)      -0.205    36.609    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.609    
                         arrival time                         -25.249    
  -------------------------------------------------------------------
                         slack                                 11.360    

Slack (MET) :             11.601ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.779ns  (logic 1.294ns (27.079%)  route 3.485ns (72.921%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 36.497 - 33.333 ) 
    Source Clock Delay      (SCD):    3.566ns = ( 20.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.557    20.232    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.459    20.691 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.136    21.827    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.152    21.979 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.000    22.978    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X31Y31         LUT4 (Prop_lut4_I3_O)        0.356    23.334 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.650    23.984    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_4_sn_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.327    24.311 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.699    25.011    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X33Y27         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.431    36.497    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X33Y27         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.356    36.853    
                         clock uncertainty           -0.035    36.817    
    SLICE_X33Y27         FDCE (Setup_fdce_C_CE)      -0.205    36.612    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.612    
                         arrival time                         -25.011    
  -------------------------------------------------------------------
                         slack                                 11.601    

Slack (MET) :             11.601ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.779ns  (logic 1.294ns (27.079%)  route 3.485ns (72.921%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 36.497 - 33.333 ) 
    Source Clock Delay      (SCD):    3.566ns = ( 20.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.557    20.232    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.459    20.691 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.136    21.827    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.152    21.979 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.000    22.978    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X31Y31         LUT4 (Prop_lut4_I3_O)        0.356    23.334 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.650    23.984    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_4_sn_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.327    24.311 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.699    25.011    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X33Y27         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.431    36.497    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X33Y27         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.356    36.853    
                         clock uncertainty           -0.035    36.817    
    SLICE_X33Y27         FDCE (Setup_fdce_C_CE)      -0.205    36.612    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.612    
                         arrival time                         -25.011    
  -------------------------------------------------------------------
                         slack                                 11.601    

Slack (MET) :             11.601ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.779ns  (logic 1.294ns (27.079%)  route 3.485ns (72.921%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 36.497 - 33.333 ) 
    Source Clock Delay      (SCD):    3.566ns = ( 20.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.557    20.232    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.459    20.691 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.136    21.827    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.152    21.979 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.000    22.978    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X31Y31         LUT4 (Prop_lut4_I3_O)        0.356    23.334 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.650    23.984    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_4_sn_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.327    24.311 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.699    25.011    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X33Y27         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.431    36.497    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X33Y27         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.356    36.853    
                         clock uncertainty           -0.035    36.817    
    SLICE_X33Y27         FDCE (Setup_fdce_C_CE)      -0.205    36.612    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.612    
                         arrival time                         -25.011    
  -------------------------------------------------------------------
                         slack                                 11.601    

Slack (MET) :             11.601ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.779ns  (logic 1.294ns (27.079%)  route 3.485ns (72.921%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 36.497 - 33.333 ) 
    Source Clock Delay      (SCD):    3.566ns = ( 20.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.557    20.232    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.459    20.691 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.136    21.827    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.152    21.979 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.000    22.978    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X31Y31         LUT4 (Prop_lut4_I3_O)        0.356    23.334 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.650    23.984    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_4_sn_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.327    24.311 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.699    25.011    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X33Y27         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.431    36.497    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X33Y27         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.356    36.853    
                         clock uncertainty           -0.035    36.817    
    SLICE_X33Y27         FDCE (Setup_fdce_C_CE)      -0.205    36.612    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.612    
                         arrival time                         -25.011    
  -------------------------------------------------------------------
                         slack                                 11.601    

Slack (MET) :             11.946ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.473ns  (logic 1.294ns (28.931%)  route 3.179ns (71.069%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 36.500 - 33.333 ) 
    Source Clock Delay      (SCD):    3.566ns = ( 20.232 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.912    18.579    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.675 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.557    20.232    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.459    20.691 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.136    21.827    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X31Y33         LUT3 (Prop_lut3_I2_O)        0.152    21.979 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.000    22.978    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X31Y31         LUT4 (Prop_lut4_I3_O)        0.356    23.334 f  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.650    23.984    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_4_sn_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I4_O)        0.327    24.311 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.393    24.705    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X30Y30         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.641    34.974    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.065 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.434    36.500    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X30Y30         FDCE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.356    36.856    
                         clock uncertainty           -0.035    36.820    
    SLICE_X30Y30         FDCE (Setup_fdce_C_CE)      -0.169    36.651    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.651    
                         arrival time                         -24.705    
  -------------------------------------------------------------------
                         slack                                 11.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.230ns (60.216%)  route 0.152ns (39.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755     0.755    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.340    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y34         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.128     1.468 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.152     1.620    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X33Y34         LUT3 (Prop_lut3_I2_O)        0.102     1.722 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.722    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X33Y34         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875     0.875    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.730    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y34         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.390     1.340    
    SLICE_X33Y34         FDCE (Hold_fdce_C_D)         0.107     1.447    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.345%)  route 0.207ns (52.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755     0.755    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.340    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y34         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.207     1.688    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X33Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.733 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.733    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X33Y34         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875     0.875    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.730    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y34         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.390     1.340    
    SLICE_X33Y34         FDCE (Hold_fdce_C_D)         0.091     1.431    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755     0.755    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.781 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.340    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y34         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.231     1.712    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X33Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.757 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.757    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X33Y34         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875     0.875    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.904 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.730    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y34         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.390     1.340    
    SLICE_X33Y34         FDCE (Hold_fdce_C_D)         0.092     1.432    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.649ns  (logic 0.191ns (29.417%)  route 0.458ns (70.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 18.395 - 16.667 ) 
    Source Clock Delay      (SCD):    1.338ns = ( 18.004 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755    17.422    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.448 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.557    18.004    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.146    18.150 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.248    18.398    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X28Y32         LUT5 (Prop_lut5_I4_O)        0.045    18.443 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.210    18.654    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.542    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.571 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.395    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.038    
    SLICE_X28Y32         FDCE (Hold_fdce_C_CE)       -0.032    18.006    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.006    
                         arrival time                          18.654    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.649ns  (logic 0.191ns (29.417%)  route 0.458ns (70.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 18.395 - 16.667 ) 
    Source Clock Delay      (SCD):    1.338ns = ( 18.004 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755    17.422    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.448 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.557    18.004    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.146    18.150 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.248    18.398    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X28Y32         LUT5 (Prop_lut5_I4_O)        0.045    18.443 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.210    18.654    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.542    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.571 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.395    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.038    
    SLICE_X28Y32         FDCE (Hold_fdce_C_CE)       -0.032    18.006    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.006    
                         arrival time                          18.654    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.649ns  (logic 0.191ns (29.417%)  route 0.458ns (70.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 18.395 - 16.667 ) 
    Source Clock Delay      (SCD):    1.338ns = ( 18.004 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755    17.422    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.448 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.557    18.004    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.146    18.150 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.248    18.398    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X28Y32         LUT5 (Prop_lut5_I4_O)        0.045    18.443 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.210    18.654    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.542    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.571 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.395    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.038    
    SLICE_X28Y32         FDCE (Hold_fdce_C_CE)       -0.032    18.006    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.006    
                         arrival time                          18.654    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.649ns  (logic 0.191ns (29.417%)  route 0.458ns (70.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 18.395 - 16.667 ) 
    Source Clock Delay      (SCD):    1.338ns = ( 18.004 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755    17.422    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.448 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.557    18.004    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.146    18.150 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.248    18.398    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X28Y32         LUT5 (Prop_lut5_I4_O)        0.045    18.443 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.210    18.654    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.542    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.571 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.395    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.038    
    SLICE_X28Y32         FDCE (Hold_fdce_C_CE)       -0.032    18.006    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.006    
                         arrival time                          18.654    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.649ns  (logic 0.191ns (29.417%)  route 0.458ns (70.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 18.395 - 16.667 ) 
    Source Clock Delay      (SCD):    1.338ns = ( 18.004 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755    17.422    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.448 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.557    18.004    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.146    18.150 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.248    18.398    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X28Y32         LUT5 (Prop_lut5_I4_O)        0.045    18.443 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.210    18.654    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.542    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.571 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.395    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.357    18.038    
    SLICE_X28Y32         FDCE (Hold_fdce_C_CE)       -0.032    18.006    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.006    
                         arrival time                          18.654    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.747ns  (logic 0.191ns (25.558%)  route 0.556ns (74.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 18.397 - 16.667 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 18.006 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755    17.422    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.448 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.559    18.006    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X29Y34         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.146    18.152 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.323    18.475    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X31Y34         LUT1 (Prop_lut1_I0_O)        0.045    18.520 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.233    18.754    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X29Y34         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.542    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.571 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.397    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X29Y34         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.391    18.006    
    SLICE_X29Y34         FDCE (Hold_fdce_C_D)         0.077    18.083    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.083    
                         arrival time                          18.754    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.712ns  (logic 0.191ns (26.823%)  route 0.521ns (73.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 18.395 - 16.667 ) 
    Source Clock Delay      (SCD):    1.338ns = ( 18.004 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.755    17.422    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.448 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.557    18.004    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X31Y32         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.146    18.150 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.248    18.398    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X28Y32         LUT5 (Prop_lut5_I4_O)        0.045    18.443 r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.273    18.716    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y33         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.542    micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.571 f  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.395    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y33         FDCE                                         r  micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.376    18.019    
    SLICE_X31Y33         FDCE (Hold_fdce_C_CE)       -0.032    17.987    micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.987    
                         arrival time                          18.716    
  -------------------------------------------------------------------
                         slack                                  0.729    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  micro_blaze_AMBA_BUS_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y34   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y34   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y34   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y33   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y33   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y32   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y32   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y32   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y32   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y33   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y34   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y34   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y33   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y33   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y33   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y33   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y32   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y32   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y32   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y33   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y33   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y33   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y33   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y32   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y32   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y32   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y32   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y32   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y33   micro_blaze_AMBA_BUS_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  To Clock:  clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.226ns  (logic 2.950ns (35.863%)  route 5.276ns (64.137%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.601    -0.911    micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.543 r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=2, routed)           2.897     4.440    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Data_Read[7]
    SLICE_X48Y35         LUT6 (Prop_lut6_I3_O)        0.124     4.564 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__32/O
                         net (fo=1, routed)           0.490     5.054    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__32_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.178 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_1__114/O
                         net (fo=1, routed)           0.785     5.963    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X49Y28         LUT5 (Prop_lut5_I2_O)        0.124     6.087 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.104     7.191    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.315 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.315    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X43Y26         FDRE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.432     8.437    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X43Y26         FDRE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.492     8.928    
                         clock uncertainty           -0.074     8.854    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.031     8.885    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.885    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.256ns  (logic 2.980ns (36.096%)  route 5.276ns (63.904%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.601    -0.911    micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.543 r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=2, routed)           2.897     4.440    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Data_Read[7]
    SLICE_X48Y35         LUT6 (Prop_lut6_I3_O)        0.124     4.564 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__32/O
                         net (fo=1, routed)           0.490     5.054    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__32_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.178 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_1__114/O
                         net (fo=1, routed)           0.785     5.963    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X49Y28         LUT5 (Prop_lut5_I2_O)        0.124     6.087 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.104     7.191    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.154     7.345 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     7.345    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/op1_Reg
    SLICE_X43Y26         FDRE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.432     8.437    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X43Y26         FDRE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                         clock pessimism              0.492     8.928    
                         clock uncertainty           -0.074     8.854    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.075     8.929    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.193ns  (logic 3.074ns (37.520%)  route 5.119ns (62.480%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.599    -0.912    micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.542 r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=2, routed)           2.384     3.925    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Data_Read[22]
    SLICE_X44Y38         LUT6 (Prop_lut6_I1_O)        0.124     4.049 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_1__107/O
                         net (fo=2, routed)           0.776     4.825    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_0[4]
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.949 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__8/O
                         net (fo=1, routed)           0.263     5.212    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__8_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.336 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__28/O
                         net (fo=1, routed)           0.570     5.906    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[27].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X41Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.030 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[27].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.127     7.157    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X40Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.281 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.281    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X40Y27         FDRE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.433     8.438    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X40Y27         FDRE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.484     8.921    
                         clock uncertainty           -0.074     8.847    
    SLICE_X40Y27         FDRE (Setup_fdre_C_D)        0.029     8.876    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 3.102ns (37.732%)  route 5.119ns (62.268%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.599    -0.912    micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.542 r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=2, routed)           2.384     3.925    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Data_Read[22]
    SLICE_X44Y38         LUT6 (Prop_lut6_I1_O)        0.124     4.049 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_1__107/O
                         net (fo=2, routed)           0.776     4.825    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_0[4]
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.949 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__8/O
                         net (fo=1, routed)           0.263     5.212    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__8_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.336 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__28/O
                         net (fo=1, routed)           0.570     5.906    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[27].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X41Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.030 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[27].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.127     7.157    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X40Y27         LUT5 (Prop_lut5_I1_O)        0.152     7.309 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     7.309    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF/op1_Reg
    SLICE_X40Y27         FDRE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.433     8.438    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X40Y27         FDRE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                         clock pessimism              0.484     8.921    
                         clock uncertainty           -0.074     8.847    
    SLICE_X40Y27         FDRE (Setup_fdre_C_D)        0.075     8.922    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 2.826ns (36.034%)  route 5.017ns (63.966%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.601    -0.911    micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.543 r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=2, routed)           2.897     4.440    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Data_Read[7]
    SLICE_X48Y35         LUT6 (Prop_lut6_I3_O)        0.124     4.564 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__32/O
                         net (fo=1, routed)           0.490     5.054    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__32_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.178 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_1__114/O
                         net (fo=1, routed)           0.785     5.963    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X49Y28         LUT5 (Prop_lut5_I2_O)        0.124     6.087 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.845     6.932    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/D
    SLICE_X42Y24         RAMD32                                       r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.430     8.435    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X42Y24         RAMD32                                       r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X42Y24         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249     8.603    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.833ns  (logic 2.826ns (36.078%)  route 5.007ns (63.922%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.601    -0.911    micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.543 r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=2, routed)           2.897     4.440    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Data_Read[7]
    SLICE_X48Y35         LUT6 (Prop_lut6_I3_O)        0.124     4.564 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__32/O
                         net (fo=1, routed)           0.490     5.054    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__32_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.178 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_1__114/O
                         net (fo=1, routed)           0.785     5.963    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X49Y28         LUT5 (Prop_lut5_I2_O)        0.124     6.087 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.835     6.922    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/D
    SLICE_X42Y24         RAMD32                                       r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.430     8.435    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X42Y24         RAMD32                                       r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X42Y24         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258     8.594    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 2.950ns (36.542%)  route 5.123ns (63.458%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.613    -0.899    micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.555 r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=2, routed)           2.531     4.086    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Data_Read[17]
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.210 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_3__9/O
                         net (fo=1, routed)           0.609     4.819    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_3__9_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.943 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_2__25/O
                         net (fo=1, routed)           0.767     5.710    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[24].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X49Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.834 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[24].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.216     7.050    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.174 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.174    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X43Y26         FDRE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.432     8.437    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X43Y26         FDRE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.492     8.928    
                         clock uncertainty           -0.074     8.854    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.031     8.885    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.885    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 2.826ns (36.034%)  route 5.017ns (63.966%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.601    -0.911    micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.543 r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=2, routed)           2.897     4.440    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Data_Read[7]
    SLICE_X48Y35         LUT6 (Prop_lut6_I3_O)        0.124     4.564 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__32/O
                         net (fo=1, routed)           0.490     5.054    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__32_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.178 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_1__114/O
                         net (fo=1, routed)           0.785     5.963    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X49Y28         LUT5 (Prop_lut5_I2_O)        0.124     6.087 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.845     6.932    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/D
    SLICE_X42Y24         RAMD32                                       r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.430     8.435    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X42Y24         RAMD32                                       r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X42Y24         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.208     8.644    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.809ns  (logic 2.826ns (36.191%)  route 4.983ns (63.809%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.601    -0.911    micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.543 r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=2, routed)           2.897     4.440    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Data_Read[7]
    SLICE_X48Y35         LUT6 (Prop_lut6_I3_O)        0.124     4.564 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__32/O
                         net (fo=1, routed)           0.490     5.054    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__32_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.178 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_1__114/O
                         net (fo=1, routed)           0.785     5.963    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X49Y28         LUT5 (Prop_lut5_I2_O)        0.124     6.087 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.811     6.898    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/D
    SLICE_X42Y24         RAMD32                                       r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.430     8.435    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X42Y24         RAMD32                                       r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.492     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X42Y24         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228     8.624    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -6.898    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 2.978ns (36.762%)  route 5.123ns (63.238%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.613    -0.899    micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.555 r  micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=2, routed)           2.531     4.086    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Data_Read[17]
    SLICE_X48Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.210 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_3__9/O
                         net (fo=1, routed)           0.609     4.819    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_3__9_n_0
    SLICE_X49Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.943 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_2__25/O
                         net (fo=1, routed)           0.767     5.710    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[24].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X49Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.834 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[24].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.216     7.050    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y26         LUT5 (Prop_lut5_I1_O)        0.152     7.202 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     7.202    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF/op1_Reg
    SLICE_X43Y26         FDRE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.432     8.437    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X43Y26         FDRE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                         clock pessimism              0.492     8.928    
                         clock uncertainty           -0.074     8.854    
    SLICE_X43Y26         FDRE (Setup_fdre_C_D)        0.075     8.929    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  1.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/w_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/WDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.907%)  route 0.193ns (54.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.563    -0.618    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aclk
    SLICE_X34Y47         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/w_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.454 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/w_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.193    -0.261    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/w_data_reg[0]
    SLICE_X36Y47         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/WDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.833    -0.857    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aclk
    SLICE_X36Y47         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/WDATA_reg[0]/C
                         clock pessimism              0.503    -0.353    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.046    -0.307    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/WDATA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/aw_addr_reg_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.962%)  route 0.219ns (54.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.562    -0.619    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y45         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.219    -0.260    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/Q[0]
    SLICE_X36Y46         LUT5 (Prop_lut5_I0_O)        0.045    -0.215 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/aw_addr_reg_next[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/p_1_in[0]
    SLICE_X36Y46         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/aw_addr_reg_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.832    -0.858    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aclk
    SLICE_X36Y46         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/aw_addr_reg_next_reg[0]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    -0.263    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/aw_addr_reg_next_reg[0]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/RDATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/r_data_reg_next_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.715%)  route 0.230ns (55.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.560    -0.621    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X35Y55         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/RDATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/RDATA_reg[1]/Q
                         net (fo=1, routed)           0.230    -0.250    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/r_data_reg_next_reg[7]_0[1]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.045    -0.205 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/r_data_reg_next[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/r_data_reg_next[1]_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/r_data_reg_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.833    -0.857    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aclk
    SLICE_X33Y49         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/r_data_reg_next_reg[1]/C
                         clock pessimism              0.508    -0.348    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.092    -0.256    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/r_data_reg_next_reg[1]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.540%)  route 0.243ns (65.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.553    -0.628    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF/Clk
    SLICE_X37Y27         FDSE                                         r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDSE (Prop_fdse_C_Q)         0.128    -0.500 r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.243    -0.258    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/pc_I
    SLICE_X30Y26         SRL16E                                       r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.817    -0.873    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Clk
    SLICE_X30Y26         SRL16E                                       r  micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/CLK
                         clock pessimism              0.503    -0.369    
    SLICE_X30Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.314    micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_reg[13][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/RDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.270ns (63.177%)  route 0.157ns (36.823%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.560    -0.621    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_reg[13][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_reg[13][0]/Q
                         net (fo=1, routed)           0.157    -0.323    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_reg_n_0_[13][0]
    SLICE_X36Y53         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_inferred__111/RDATA[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.278    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_inferred__111/RDATA[0]_i_7_n_0
    SLICE_X36Y53         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.213 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_inferred__111/RDATA_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.213    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_inferred__111/RDATA_reg[0]_i_3_n_0
    SLICE_X36Y53         MUXF8 (Prop_muxf8_I1_O)      0.019    -0.194 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_inferred__111/RDATA_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory__0[0]
    SLICE_X36Y53         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/RDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.829    -0.860    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X36Y53         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/RDATA_reg[0]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X36Y53         FDRE (Hold_fdre_C_D)         0.105    -0.251    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/RDATA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/r_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/r_data_reg_next_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.820%)  route 0.238ns (56.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.564    -0.617    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aclk
    SLICE_X29Y49         FDPE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/r_state_reg[0]/Q
                         net (fo=12, routed)          0.238    -0.238    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/r_state_reg[1]_0[0]
    SLICE_X33Y50         LUT5 (Prop_lut5_I3_O)        0.045    -0.193 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/r_data_reg_next[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/r_data_reg_next[7]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/r_data_reg_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.830    -0.859    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aclk
    SLICE_X33Y50         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/r_data_reg_next_reg[7]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.092    -0.258    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/r_data_reg_next_reg[7]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/RDATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.280ns (64.562%)  route 0.154ns (35.438%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.561    -0.620    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X36Y54         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_reg[2][1]/Q
                         net (fo=1, routed)           0.154    -0.326    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_reg_n_0_[2][1]
    SLICE_X35Y55         LUT6 (Prop_lut6_I1_O)        0.045    -0.281 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_inferred__111/RDATA[1]_i_4/O
                         net (fo=1, routed)           0.000    -0.281    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_inferred__111/RDATA[1]_i_4_n_0
    SLICE_X35Y55         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.210 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_inferred__111/RDATA_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_inferred__111/RDATA_reg[1]_i_2_n_0
    SLICE_X35Y55         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.187 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory_inferred__111/RDATA_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/slave_memory__0[1]
    SLICE_X35Y55         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/RDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.828    -0.861    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X35Y55         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/RDATA_reg[1]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.105    -0.252    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/RDATA_reg[1]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.456%)  route 0.232ns (58.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.564    -0.617    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X38Y48         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_next_reg[2]/Q
                         net (fo=1, routed)           0.232    -0.222    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_next_reg_n_0_[2]
    SLICE_X38Y51         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.830    -0.859    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X38Y51         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[2]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X38Y51         FDCE (Hold_fdce_C_D)         0.052    -0.298    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/WDATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/write_data_reg_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.227ns (52.540%)  route 0.205ns (47.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.564    -0.617    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aclk
    SLICE_X36Y47         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/WDATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/WDATA_reg[5]/Q
                         net (fo=1, routed)           0.205    -0.284    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/write_data_reg_next_reg[31]_0[5]
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.099    -0.185 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/write_data_reg_next[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/write_data_reg_next[5]
    SLICE_X35Y47         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/write_data_reg_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.832    -0.858    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X35Y47         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/write_data_reg_next_reg[5]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.092    -0.262    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/write_data_reg_next_reg[5]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/w_strb_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/WSTRB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.564    -0.617    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aclk
    SLICE_X33Y47         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/w_strb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/w_strb_reg_reg[3]/Q
                         net (fo=2, routed)           0.281    -0.195    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/w_strb_reg[3]
    SLICE_X36Y47         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/WSTRB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.833    -0.857    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aclk
    SLICE_X36Y47         FDRE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/WSTRB_reg[3]/C
                         clock pessimism              0.503    -0.353    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.078    -0.275    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/WSTRB_reg[3]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      micro_blaze_AMBA_BUS_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y32     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y32     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y32     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y32     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y31     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y31     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y31     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y31     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y31     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y31     micro_blaze_AMBA_BUS_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_micro_blaze_AMBA_BUS_clk_wiz_0_0
  To Clock:  clkfbout_micro_blaze_AMBA_BUS_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_micro_blaze_AMBA_BUS_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
  To Clock:  clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.749ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.419ns (8.667%)  route 4.415ns (91.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.563    -0.949    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         4.415     3.886    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aresetn
    SLICE_X48Y48         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.452     8.457    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X48Y48         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[10]/C
                         clock pessimism              0.492     8.948    
                         clock uncertainty           -0.074     8.874    
    SLICE_X48Y48         FDCE (Recov_fdce_C_CLR)     -0.580     8.294    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.419ns (8.667%)  route 4.415ns (91.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.563    -0.949    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         4.415     3.886    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aresetn
    SLICE_X48Y48         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.452     8.457    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X48Y48         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[11]/C
                         clock pessimism              0.492     8.948    
                         clock uncertainty           -0.074     8.874    
    SLICE_X48Y48         FDCE (Recov_fdce_C_CLR)     -0.580     8.294    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.419ns (8.667%)  route 4.415ns (91.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.563    -0.949    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         4.415     3.886    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aresetn
    SLICE_X48Y48         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.452     8.457    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X48Y48         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[9]/C
                         clock pessimism              0.492     8.948    
                         clock uncertainty           -0.074     8.874    
    SLICE_X48Y48         FDCE (Recov_fdce_C_CLR)     -0.580     8.294    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/aw_addr_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.419ns (8.654%)  route 4.423ns (91.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.563    -0.949    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         4.423     3.893    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aresetn
    SLICE_X50Y45         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/aw_addr_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.452     8.457    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aclk
    SLICE_X50Y45         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/aw_addr_reg_reg[11]/C
                         clock pessimism              0.492     8.948    
                         clock uncertainty           -0.074     8.874    
    SLICE_X50Y45         FDCE (Recov_fdce_C_CLR)     -0.494     8.380    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/aw_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/aw_addr_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.419ns (8.654%)  route 4.423ns (91.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.563    -0.949    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         4.423     3.893    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aresetn
    SLICE_X50Y45         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/aw_addr_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.452     8.457    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aclk
    SLICE_X50Y45         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/aw_addr_reg_reg[15]/C
                         clock pessimism              0.492     8.948    
                         clock uncertainty           -0.074     8.874    
    SLICE_X50Y45         FDCE (Recov_fdce_C_CLR)     -0.494     8.380    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/aw_addr_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.419ns (9.222%)  route 4.125ns (90.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.563    -0.949    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         4.125     3.595    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aresetn
    SLICE_X48Y47         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.452     8.457    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X48Y47         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[13]/C
                         clock pessimism              0.492     8.948    
                         clock uncertainty           -0.074     8.874    
    SLICE_X48Y47         FDCE (Recov_fdce_C_CLR)     -0.580     8.294    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.419ns (9.222%)  route 4.125ns (90.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.563    -0.949    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         4.125     3.595    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aresetn
    SLICE_X48Y47         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.452     8.457    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X48Y47         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[14]/C
                         clock pessimism              0.492     8.948    
                         clock uncertainty           -0.074     8.874    
    SLICE_X48Y47         FDCE (Recov_fdce_C_CLR)     -0.580     8.294    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.419ns (9.222%)  route 4.125ns (90.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.563    -0.949    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         4.125     3.595    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aresetn
    SLICE_X48Y47         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.452     8.457    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X48Y47         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[15]/C
                         clock pessimism              0.492     8.948    
                         clock uncertainty           -0.074     8.874    
    SLICE_X48Y47         FDCE (Recov_fdce_C_CLR)     -0.580     8.294    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.419ns (9.222%)  route 4.125ns (90.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.563    -0.949    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         4.125     3.595    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aresetn
    SLICE_X48Y47         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.452     8.457    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X48Y47         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[8]/C
                         clock pessimism              0.492     8.948    
                         clock uncertainty           -0.074     8.874    
    SLICE_X48Y47         FDCE (Recov_fdce_C_CLR)     -0.580     8.294    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@10.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.419ns (9.230%)  route 4.120ns (90.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 8.457 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.563    -0.949    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.530 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         4.120     3.591    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aresetn
    SLICE_X49Y47         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        1.452     8.457    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X49Y47         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[12]/C
                         clock pessimism              0.492     8.948    
                         clock uncertainty           -0.074     8.874    
    SLICE_X49Y47         FDCE (Recov_fdce_C_CLR)     -0.580     8.294    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.294    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                  4.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.128ns (14.689%)  route 0.743ns (85.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.561    -0.620    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         0.743     0.251    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aresetn
    SLICE_X41Y48         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.834    -0.856    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X41Y48         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[28]/C
                         clock pessimism              0.503    -0.352    
    SLICE_X41Y48         FDCE (Remov_fdce_C_CLR)     -0.146    -0.498    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.128ns (14.689%)  route 0.743ns (85.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.561    -0.620    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         0.743     0.251    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aresetn
    SLICE_X41Y48         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.834    -0.856    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X41Y48         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[30]/C
                         clock pessimism              0.503    -0.352    
    SLICE_X41Y48         FDCE (Remov_fdce_C_CLR)     -0.146    -0.498    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.128ns (14.689%)  route 0.743ns (85.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.561    -0.620    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         0.743     0.251    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aresetn
    SLICE_X41Y48         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.834    -0.856    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X41Y48         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[31]/C
                         clock pessimism              0.503    -0.352    
    SLICE_X41Y48         FDCE (Remov_fdce_C_CLR)     -0.146    -0.498    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.128ns (14.689%)  route 0.743ns (85.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.561    -0.620    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         0.743     0.251    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aresetn
    SLICE_X41Y48         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.834    -0.856    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X41Y48         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[4]/C
                         clock pessimism              0.503    -0.352    
    SLICE_X41Y48         FDCE (Remov_fdce_C_CLR)     -0.146    -0.498    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.128ns (14.689%)  route 0.743ns (85.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.561    -0.620    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         0.743     0.251    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aresetn
    SLICE_X41Y48         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.834    -0.856    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X41Y48         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[5]/C
                         clock pessimism              0.503    -0.352    
    SLICE_X41Y48         FDCE (Remov_fdce_C_CLR)     -0.146    -0.498    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/aw_addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/ar_addr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.128ns (19.135%)  route 0.541ns (80.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.561    -0.620    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         0.541     0.049    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aresetn
    SLICE_X30Y46         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/ar_addr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.832    -0.858    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aclk
    SLICE_X30Y46         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/ar_addr_reg_reg[0]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X30Y46         FDCE (Remov_fdce_C_CLR)     -0.121    -0.704    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/ar_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/ar_addr_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.128ns (19.135%)  route 0.541ns (80.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.561    -0.620    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         0.541     0.049    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aresetn
    SLICE_X30Y46         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/ar_addr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.832    -0.858    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aclk
    SLICE_X30Y46         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/ar_addr_reg_reg[3]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X30Y46         FDCE (Remov_fdce_C_CLR)     -0.121    -0.704    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/ar_addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/ar_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.128ns (19.135%)  route 0.541ns (80.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.561    -0.620    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         0.541     0.049    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aresetn
    SLICE_X30Y46         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/ar_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.832    -0.858    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aclk
    SLICE_X30Y46         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/ar_state_reg[1]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X30Y46         FDCE (Remov_fdce_C_CLR)     -0.121    -0.704    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/ar_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/ar_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.128ns (19.135%)  route 0.541ns (80.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.561    -0.620    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         0.541     0.049    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aresetn
    SLICE_X30Y46         FDPE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/ar_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.832    -0.858    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/s00_axi_aclk
    SLICE_X30Y46         FDPE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/ar_state_reg[0]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X30Y46         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.708    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_MASTER/ar_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/ar_addr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns - clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.128ns (14.297%)  route 0.767ns (85.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.561    -0.620    micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X29Y38         FDRE                                         r  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  micro_blaze_AMBA_BUS_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=261, routed)         0.767     0.275    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aresetn
    SLICE_X31Y51         FDCE                                         f  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/ar_addr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_in1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clk_out1_micro_blaze_AMBA_BUS_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  micro_blaze_AMBA_BUS_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2040, routed)        0.830    -0.859    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/s00_axi_aclk
    SLICE_X31Y51         FDCE                                         r  micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/ar_addr_reg_reg[0]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X31Y51         FDCE (Remov_fdce_C_CLR)     -0.146    -0.496    micro_blaze_AMBA_BUS_i/myip_axi_led_on_off_0/inst/myip_axi_led_on_off_v1_0_S00_AXI_inst/DUT_slave/ar_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.771    





