// Seed: 775516256
module module_0 (
    output wor id_0,
    output supply0 id_1
);
  wire id_4;
  wire id_5;
  wor  id_6 = 1, id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output tri id_2,
    input tri id_3,
    input tri0 id_4,
    output tri0 id_5,
    output wor id_6,
    input wand id_7,
    output wire id_8,
    input uwire id_9,
    input supply1 id_10,
    input tri id_11,
    input wire id_12,
    input supply0 id_13,
    input uwire id_14,
    input wor id_15,
    input tri id_16,
    output tri id_17,
    input tri0 id_18,
    output tri id_19,
    input uwire id_20,
    input uwire id_21,
    output tri id_22,
    input tri1 id_23
);
  wire id_25;
  module_0 modCall_1 (
      id_19,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
