Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Dec 29 00:08:18 2023
| Host             : Alaina running 64-bit major release  (build 9200)
| Command          : report_power -file top_module_power_routed.rpt -pb top_module_power_summary_routed.pb -rpx top_module_power_routed.rpx
| Design           : top_module
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 72.535 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 72.048                           |
| Device Static (W)        | 0.487                            |
| Effective TJA (C/W)      | 4.8                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    18.530 |     9412 |       --- |             --- |
|   LUT as Logic |    15.501 |     4747 |     20800 |           22.82 |
|   CARRY4       |     2.332 |      929 |      8150 |           11.40 |
|   Register     |     0.676 |     2884 |     41600 |            6.93 |
|   F7/F8 Muxes  |     0.015 |       58 |     32600 |            0.18 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      201 |       --- |             --- |
| Signals        |    16.895 |     7552 |       --- |             --- |
| Block RAM      |     0.319 |      1.5 |        50 |            3.00 |
| I/O            |    36.303 |       57 |       210 |           27.14 |
| Static Power   |     0.487 |          |           |                 |
| Total          |    72.535 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    36.118 |      35.777 |      0.342 |
| Vccaux    |       1.800 |     1.382 |       1.328 |      0.053 |
| Vcco33    |       3.300 |    10.260 |      10.259 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.034 |       0.024 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| top_module          |    72.048 |
|   c                 |     0.235 |
|   m1                |     1.966 |
|     cl1             |     0.329 |
|     d1              |     0.168 |
|     d2              |     0.168 |
|     d3              |     0.175 |
|     d4              |     0.200 |
|     getdata         |     0.206 |
|     gm              |     0.161 |
|     ledd            |     0.000 |
|     s1              |     0.033 |
|     td              |     0.512 |
|   m2                |     8.423 |
|     ft              |     0.906 |
|       td            |     0.905 |
|     gm              |     6.741 |
|     ll              |    <0.001 |
|     play            |     0.777 |
|       h             |     0.169 |
|       l             |     0.165 |
|       m             |     0.221 |
|   m3                |     7.620 |
|     acc             |     0.083 |
|     c2              |     0.612 |
|     clear_btn       |     0.140 |
|     debounce0       |     0.218 |
|     debounce1       |     0.223 |
|     debounce2       |     0.225 |
|     debounce20      |     0.196 |
|     debounce21      |     0.199 |
|     debounce22      |     0.194 |
|     debounce23      |     0.209 |
|     debounce24      |     0.205 |
|     debounce25      |     0.199 |
|     debounce26      |     0.202 |
|     debounce27      |     0.204 |
|     debounce3       |     0.245 |
|     debounce4       |     0.217 |
|     debounce5       |     0.226 |
|     debounce6       |     0.238 |
|     debounce7       |     0.214 |
|     debouncehb      |     0.140 |
|     debouncelb      |     0.146 |
|     debouncemb      |     0.147 |
|     evalbutton      |     0.129 |
|     gm              |     0.059 |
|     idlelearnbutton |     0.159 |
|     l7              |     0.605 |
|     learnbutton     |     0.173 |
|     song1           |    <0.001 |
|     song2           |     0.002 |
|     ssdebounce      |     0.143 |
|     tb              |     0.765 |
|     update_btn      |     0.145 |
|     user_btn        |     0.152 |
|   m4                |    15.474 |
|     fpt             |     9.105 |
|       ft            |     0.682 |
|         td          |     0.680 |
|       gm            |     7.484 |
|       ll            |    <0.001 |
|       play          |     0.938 |
|         h           |     0.207 |
|         l           |     0.212 |
|         m           |     0.170 |
|     gm              |     0.178 |
|     h               |     0.230 |
|     l               |     0.216 |
|     left_btn        |     0.188 |
|     m               |     0.174 |
|     s0              |     0.197 |
|     s00             |     0.217 |
|     s1              |     0.196 |
|     s11             |     0.216 |
|     s2              |     0.200 |
|     s22             |     0.221 |
|     s3              |     0.197 |
|     s33             |     0.213 |
|     s4              |     0.209 |
|     s44             |     0.221 |
|     s5              |     0.207 |
|     s55             |     0.223 |
|     s6              |     0.198 |
|     s66             |     0.224 |
|     s7              |     0.202 |
|     s77             |     0.217 |
|     sm              |     0.056 |
|     ss0             |     0.177 |
|     ss1             |     0.161 |
|     ss2             |     0.248 |
|     ss3             |     0.168 |
|     ss4             |     0.166 |
|     ss5             |     0.163 |
|     ss6             |     0.169 |
|     ss7             |     0.169 |
|   r                 |     0.207 |
|   sm                |     1.040 |
|     td              |     0.973 |
+---------------------+-----------+


