// Seed: 2184677707
module module_0 #(
    parameter id_6 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire _id_6;
  output wire id_5;
  inout wire id_4;
  assign module_1.id_2 = 0;
  output wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  logic [id_6  !=  -1 : 1] id_11;
endmodule
module module_1 #(
    parameter id_7 = 32'd91
) (
    output uwire id_0,
    input  tri0  id_1,
    output wor   id_2,
    output logic id_3,
    output wire  id_4
);
  wire id_6;
  parameter id_7 = 1;
  assign id_6 = id_6;
  wire [id_7 : -1] id_8;
  always
    if (id_7) begin : LABEL_0
      id_3 <= ~1;
    end
  logic id_9 = id_9[1];
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6,
      id_8,
      id_6,
      id_7,
      id_6,
      id_8,
      id_8,
      id_8
  );
  wire id_10;
  assign id_4 = id_10;
  wire id_11;
  ;
  parameter id_12 = -1'h0;
  assign id_3 = id_9;
endmodule
