

================================================================
== Vivado HLS Report for 'MatcherRee'
================================================================
* Date:           Fri Feb 22 12:51:04 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        matchedRee
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    9|    9|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 

* FSM state operations: 

 <State 1> : 0.48ns
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%currentState_load = load i1* @currentState, align 1" [matchedRee/matched.cpp:75]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %currentState_load, label %_ifconv, label %0" [matchedRee/matched.cpp:82]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %start_V_read, label %1, label %._crit_edge252" [matchedRee/matched.cpp:84]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [matchedRee/matched.cpp:85]
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)" [matchedRee/matched.cpp:90]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 2> : 7.15ns
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)" [matchedRee/matched.cpp:90]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i1 } %empty, 0" [matchedRee/matched.cpp:90]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%buffQ_V_14_load = load i16* @buffQ_V_14, align 4" [matchedRee/matched.cpp:94]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%buffQ_V_13_load = load i16* @buffQ_V_13, align 2" [matchedRee/matched.cpp:94]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "store i16 %buffQ_V_13_load, i16* @buffQ_V_14, align 4" [matchedRee/matched.cpp:94]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%buffQ_V_12_load = load i16* @buffQ_V_12, align 8" [matchedRee/matched.cpp:94]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "store i16 %buffQ_V_12_load, i16* @buffQ_V_13, align 2" [matchedRee/matched.cpp:94]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%buffQ_V_11_load = load i16* @buffQ_V_11, align 2" [matchedRee/matched.cpp:94]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "store i16 %buffQ_V_11_load, i16* @buffQ_V_12, align 8" [matchedRee/matched.cpp:94]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%buffQ_V_10_load = load i16* @buffQ_V_10, align 4" [matchedRee/matched.cpp:94]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "store i16 %buffQ_V_10_load, i16* @buffQ_V_11, align 2" [matchedRee/matched.cpp:94]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%buffQ_V_9_load = load i16* @buffQ_V_9, align 2" [matchedRee/matched.cpp:94]
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "store i16 %buffQ_V_9_load, i16* @buffQ_V_10, align 4" [matchedRee/matched.cpp:94]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%buffQ_V_8_load = load i16* @buffQ_V_8, align 16" [matchedRee/matched.cpp:94]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "store i16 %buffQ_V_8_load, i16* @buffQ_V_9, align 2" [matchedRee/matched.cpp:94]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%buffQ_V_7_load = load i16* @buffQ_V_7, align 2" [matchedRee/matched.cpp:94]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "store i16 %buffQ_V_7_load, i16* @buffQ_V_8, align 16" [matchedRee/matched.cpp:94]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%buffQ_V_6_load = load i16* @buffQ_V_6, align 4" [matchedRee/matched.cpp:94]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "store i16 %buffQ_V_6_load, i16* @buffQ_V_7, align 2" [matchedRee/matched.cpp:94]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%buffI_V_6_load = load i16* @buffI_V_6, align 4" [matchedRee/matched.cpp:95]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "store i16 %buffI_V_6_load, i16* @buffI_V_7, align 2" [matchedRee/matched.cpp:95]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%buffQ_V_5_load = load i16* @buffQ_V_5, align 2" [matchedRee/matched.cpp:94]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "store i16 %buffQ_V_5_load, i16* @buffQ_V_6, align 4" [matchedRee/matched.cpp:94]
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%buffI_V_5_load = load i16* @buffI_V_5, align 2" [matchedRee/matched.cpp:95]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "store i16 %buffI_V_5_load, i16* @buffI_V_6, align 4" [matchedRee/matched.cpp:95]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%buffQ_V_4_load = load i16* @buffQ_V_4, align 8" [matchedRee/matched.cpp:94]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "store i16 %buffQ_V_4_load, i16* @buffQ_V_5, align 2" [matchedRee/matched.cpp:94]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%buffI_V_4_load = load i16* @buffI_V_4, align 8" [matchedRee/matched.cpp:95]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "store i16 %buffI_V_4_load, i16* @buffI_V_5, align 2" [matchedRee/matched.cpp:95]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%buffQ_V_3_load = load i16* @buffQ_V_3, align 2" [matchedRee/matched.cpp:94]
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "store i16 %buffQ_V_3_load, i16* @buffQ_V_4, align 8" [matchedRee/matched.cpp:94]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%buffI_V_3_load = load i16* @buffI_V_3, align 2" [matchedRee/matched.cpp:95]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "store i16 %buffI_V_3_load, i16* @buffI_V_4, align 8" [matchedRee/matched.cpp:95]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%buffQ_V_2_load = load i16* @buffQ_V_2, align 4" [matchedRee/matched.cpp:94]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "store i16 %buffQ_V_2_load, i16* @buffQ_V_3, align 2" [matchedRee/matched.cpp:94]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%buffI_V_2_load = load i16* @buffI_V_2, align 4" [matchedRee/matched.cpp:95]
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "store i16 %buffI_V_2_load, i16* @buffI_V_3, align 2" [matchedRee/matched.cpp:95]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%buffQ_V_1_load = load i16* @buffQ_V_1, align 2" [matchedRee/matched.cpp:94]
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "store i16 %buffQ_V_1_load, i16* @buffQ_V_2, align 4" [matchedRee/matched.cpp:94]
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%buffI_V_1_load = load i16* @buffI_V_1, align 2" [matchedRee/matched.cpp:95]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "store i16 %buffI_V_1_load, i16* @buffI_V_2, align 4" [matchedRee/matched.cpp:95]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%buffQ_V_0_load = load i16* @buffQ_V_0, align 16" [matchedRee/matched.cpp:94]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "store i16 %buffQ_V_0_load, i16* @buffQ_V_1, align 2" [matchedRee/matched.cpp:94]
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%buffI_V_0_load = load i16* @buffI_V_0, align 16" [matchedRee/matched.cpp:95]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "store i16 %buffI_V_0_load, i16* @buffI_V_1, align 2" [matchedRee/matched.cpp:95]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %tmp_data_V_1 to i11" [matchedRee/matched.cpp:90]
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_7 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp, i5 0)" [matchedRee/matched.cpp:98]
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "store i16 %tmp_7, i16* @buffQ_V_0, align 16" [matchedRee/matched.cpp:98]
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_PartSelect.i11.i32.i32.i32(i32 %tmp_data_V_1, i32 16, i32 26)" [matchedRee/matched.cpp:90]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_1, i5 0)" [matchedRee/matched.cpp:99]
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "store i16 %tmp_9, i16* @buffI_V_0, align 16" [matchedRee/matched.cpp:99]
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i16 %buffQ_V_14_load to i15" [matchedRee/matched.cpp:94]
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl1 = call i21 @_ssdm_op_BitConcatenate.i21.i15.i6(i15 %tmp_2, i6 0)" [matchedRee/matched.cpp:103]
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl2 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %buffQ_V_14_load, i4 0)" [matchedRee/matched.cpp:103]
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl2_cast = sext i20 %p_shl2 to i21" [matchedRee/matched.cpp:103]
ST_2 : Operation 72 [1/1] (1.58ns)   --->   "%p_Val2_6 = sub i21 %p_shl1, %p_shl2_cast" [matchedRee/matched.cpp:103]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i16 %buffQ_V_13_load to i15" [matchedRee/matched.cpp:94]
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl = call i21 @_ssdm_op_BitConcatenate.i21.i15.i6(i15 %tmp_3, i6 0)" [matchedRee/matched.cpp:103]
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl3 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %buffQ_V_13_load, i4 0)" [matchedRee/matched.cpp:103]
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl3_cast = sext i20 %p_shl3 to i21" [matchedRee/matched.cpp:103]
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_Val2_6_1 = add i21 %p_shl3_cast, %p_shl" [matchedRee/matched.cpp:103]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_6, i32 5, i32 20)" [matchedRee/matched.cpp:103]
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_13_1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_4, i5 0)" [matchedRee/matched.cpp:103]
ST_2 : Operation 80 [1/1] (2.61ns) (root node of TernaryAdder)   --->   "%p_Val2_7_1 = add i21 %p_Val2_6_1, %tmp_13_1" [matchedRee/matched.cpp:103]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = sext i16 %buffQ_V_12_load to i21" [matchedRee/matched.cpp:103]
ST_2 : Operation 82 [1/1] (2.84ns)   --->   "%p_Val2_6_2 = mul i21 118, %OP1_V_2_cast" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_5 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_7_1, i32 5, i32 20)" [matchedRee/matched.cpp:103]
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_13_2 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_5, i5 0)" [matchedRee/matched.cpp:103]
ST_2 : Operation 85 [1/1] (2.95ns)   --->   "%p_Val2_7_2 = add i21 %p_Val2_6_2, %tmp_13_2" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_7_2, i32 5, i32 20)" [matchedRee/matched.cpp:103]

 <State 3> : 8.74ns
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = sext i16 %buffQ_V_11_load to i21" [matchedRee/matched.cpp:103]
ST_3 : Operation 88 [1/1] (2.84ns)   --->   "%p_Val2_6_3 = mul i21 156, %OP1_V_3_cast" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_13_3 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_6, i5 0)" [matchedRee/matched.cpp:103]
ST_3 : Operation 90 [1/1] (2.95ns)   --->   "%p_Val2_7_3 = add i21 %p_Val2_6_3, %tmp_13_3" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = sext i16 %buffQ_V_10_load to i21" [matchedRee/matched.cpp:103]
ST_3 : Operation 92 [1/1] (2.84ns)   --->   "%p_Val2_6_4 = mul i21 169, %OP1_V_4_cast" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_7_3, i32 5, i32 20)" [matchedRee/matched.cpp:103]
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_13_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_8, i5 0)" [matchedRee/matched.cpp:103]
ST_3 : Operation 95 [1/1] (2.95ns)   --->   "%p_Val2_7_4 = add i21 %p_Val2_6_4, %tmp_13_4" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_10 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_7_4, i32 5, i32 20)" [matchedRee/matched.cpp:103]

 <State 4> : 8.74ns
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%OP1_V_5_cast = sext i16 %buffQ_V_9_load to i21" [matchedRee/matched.cpp:103]
ST_4 : Operation 98 [1/1] (2.84ns)   --->   "%p_Val2_6_5 = mul i21 204, %OP1_V_5_cast" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_13_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_10, i5 0)" [matchedRee/matched.cpp:103]
ST_4 : Operation 100 [1/1] (2.95ns)   --->   "%p_Val2_7_5 = add i21 %p_Val2_6_5, %tmp_13_5" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%OP1_V_6_cast = sext i16 %buffQ_V_8_load to i21" [matchedRee/matched.cpp:103]
ST_4 : Operation 102 [1/1] (2.84ns)   --->   "%p_Val2_6_6 = mul i21 182, %OP1_V_6_cast" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_11 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_7_5, i32 5, i32 20)" [matchedRee/matched.cpp:103]
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_13_6 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_11, i5 0)" [matchedRee/matched.cpp:103]
ST_4 : Operation 105 [1/1] (2.95ns)   --->   "%p_Val2_7_6 = add i21 %p_Val2_6_6, %tmp_13_6" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_12 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_7_6, i32 5, i32 20)" [matchedRee/matched.cpp:103]

 <State 5> : 8.74ns
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%OP1_V_7_cast = sext i16 %buffQ_V_7_load to i21" [matchedRee/matched.cpp:103]
ST_5 : Operation 108 [1/1] (2.84ns)   --->   "%p_Val2_6_7 = mul i21 140, %OP1_V_7_cast" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_13_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_12, i5 0)" [matchedRee/matched.cpp:103]
ST_5 : Operation 110 [1/1] (2.95ns)   --->   "%p_Val2_7_7 = add i21 %p_Val2_6_7, %tmp_13_7" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%OP1_V_8_cast = sext i16 %buffQ_V_6_load to i21" [matchedRee/matched.cpp:103]
ST_5 : Operation 112 [1/1] (2.84ns)   --->   "%p_Val2_6_8 = mul i21 121, %OP1_V_8_cast" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_13 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_7_7, i32 5, i32 20)" [matchedRee/matched.cpp:103]
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_13_8 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_13, i5 0)" [matchedRee/matched.cpp:103]
ST_5 : Operation 115 [1/1] (2.95ns)   --->   "%p_Val2_7_8 = add i21 %p_Val2_6_8, %tmp_13_8" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_14 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_7_8, i32 5, i32 20)" [matchedRee/matched.cpp:103]

 <State 6> : 8.74ns
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%OP1_V_9_cast = sext i16 %buffQ_V_5_load to i21" [matchedRee/matched.cpp:103]
ST_6 : Operation 118 [1/1] (2.84ns)   --->   "%p_Val2_6_9 = mul i21 92, %OP1_V_9_cast" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_13_9 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_14, i5 0)" [matchedRee/matched.cpp:103]
ST_6 : Operation 120 [1/1] (2.95ns)   --->   "%p_Val2_7_9 = add i21 %p_Val2_6_9, %tmp_13_9" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i16 %buffQ_V_4_load to i21" [matchedRee/matched.cpp:103]
ST_6 : Operation 122 [1/1] (2.84ns)   --->   "%p_Val2_6_s = mul i21 73, %OP1_V_cast" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_15 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_7_9, i32 5, i32 20)" [matchedRee/matched.cpp:103]
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_13_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_15, i5 0)" [matchedRee/matched.cpp:103]
ST_6 : Operation 125 [1/1] (2.95ns)   --->   "%p_Val2_7_s = add i21 %p_Val2_6_s, %tmp_13_s" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_16 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_7_s, i32 5, i32 20)" [matchedRee/matched.cpp:103]

 <State 7> : 8.74ns
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%OP1_V_10_cast = sext i16 %buffQ_V_3_load to i21" [matchedRee/matched.cpp:103]
ST_7 : Operation 128 [1/1] (2.84ns)   --->   "%p_Val2_6_10 = mul i21 105, %OP1_V_10_cast" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_13_10 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_16, i5 0)" [matchedRee/matched.cpp:103]
ST_7 : Operation 130 [1/1] (2.95ns)   --->   "%p_Val2_7_10 = add i21 %p_Val2_6_10, %tmp_13_10" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%OP1_V_11_cast = sext i16 %buffQ_V_2_load to i21" [matchedRee/matched.cpp:103]
ST_7 : Operation 132 [1/1] (2.84ns)   --->   "%p_Val2_6_11 = mul i21 147, %OP1_V_11_cast" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_17 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_7_10, i32 5, i32 20)" [matchedRee/matched.cpp:103]
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_13_11 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_17, i5 0)" [matchedRee/matched.cpp:103]
ST_7 : Operation 135 [1/1] (2.95ns)   --->   "%p_Val2_7_11 = add i21 %p_Val2_6_11, %tmp_13_11" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_18 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_7_11, i32 5, i32 20)" [matchedRee/matched.cpp:103]

 <State 8> : 8.74ns
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%OP1_V_12_cast = sext i16 %buffQ_V_1_load to i21" [matchedRee/matched.cpp:103]
ST_8 : Operation 138 [1/1] (2.84ns)   --->   "%p_Val2_6_12 = mul i21 179, %OP1_V_12_cast" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_13_12 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_18, i5 0)" [matchedRee/matched.cpp:103]
ST_8 : Operation 140 [1/1] (2.95ns)   --->   "%p_Val2_7_12 = add i21 %p_Val2_6_12, %tmp_13_12" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%OP1_V_13_cast = sext i16 %buffQ_V_0_load to i21" [matchedRee/matched.cpp:103]
ST_8 : Operation 142 [1/1] (2.84ns)   --->   "%p_Val2_6_13 = mul i21 211, %OP1_V_13_cast" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_19 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_7_12, i32 5, i32 20)" [matchedRee/matched.cpp:103]
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_13_13 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_19, i5 0)" [matchedRee/matched.cpp:103]
ST_8 : Operation 145 [1/1] (2.95ns)   --->   "%p_Val2_7_13 = add i21 %p_Val2_6_13, %tmp_13_13" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%OP1_V_14_cast = sext i16 %tmp_7 to i25" [matchedRee/matched.cpp:103]
ST_8 : Operation 147 [1/1] (5.79ns)   --->   "%p_Val2_6_14 = mul i25 208, %OP1_V_14_cast" [matchedRee/matched.cpp:103]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_20 = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_7_13, i32 5, i32 20)" [matchedRee/matched.cpp:103]

 <State 9> : 4.05ns
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%p_Val2_6_14_cast = sext i25 %p_Val2_6_14 to i32" [matchedRee/matched.cpp:103]
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_13_14 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_20, i5 0)" [matchedRee/matched.cpp:103]
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_13_14_cast = sext i21 %tmp_13_14 to i33" [matchedRee/matched.cpp:103]
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_141_s = zext i32 %p_Val2_6_14_cast to i33" [matchedRee/matched.cpp:103]
ST_9 : Operation 153 [1/1] (1.78ns)   --->   "%p_Val2_7_14 = add nsw i33 %tmp_141_s, %tmp_13_14_cast" [matchedRee/matched.cpp:103]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%ret_V = call i11 @_ssdm_op_PartSelect.i11.i33.i32.i32(i33 %p_Val2_7_14, i32 10, i32 20)" [matchedRee/matched.cpp:109]
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_7_14, i32 20)" [matchedRee/matched.cpp:109]
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%p_Result_2 = call i5 @_ssdm_op_PartSelect.i5.i33.i32.i32(i33 %p_Val2_7_14, i32 5, i32 9)" [matchedRee/matched.cpp:109]
ST_9 : Operation 157 [1/1] (1.11ns)   --->   "%tmp_s = icmp eq i5 %p_Result_2, 0" [matchedRee/matched.cpp:109]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (1.42ns)   --->   "%ret_V_1 = add i11 1, %ret_V" [matchedRee/matched.cpp:109]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%p_s = select i1 %tmp_s, i11 %ret_V, i11 %ret_V_1" [matchedRee/matched.cpp:109]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.84ns) (out node of the LUT)   --->   "%p_1 = select i1 %tmp_21, i11 %p_s, i11 %ret_V" [matchedRee/matched.cpp:109]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%loc_V_1_trunc = sext i11 %p_1 to i16" [matchedRee/matched.cpp:109]
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 0, i16 %loc_V_1_trunc)" [matchedRee/matched.cpp:109]
ST_9 : Operation 163 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %p_Result_s, i1 undef)" [matchedRee/matched.cpp:112]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 10> : 0.00ns
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !120"
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !124"
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !128"
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !132"
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !136"
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @MatcherRee_str) nounwind"
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [matchedRee/matched.cpp:36]
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [matchedRee/matched.cpp:38]
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [matchedRee/matched.cpp:39]
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [matchedRee/matched.cpp:40]
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [matchedRee/matched.cpp:41]
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str)" [matchedRee/matched.cpp:43]
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str)" [matchedRee/matched.cpp:46]
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [matchedRee/matched.cpp:51]
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [matchedRee/matched.cpp:53]
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str) nounwind" [matchedRee/matched.cpp:75]
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [matchedRee/matched.cpp:79]
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "br label %._crit_edge252" [matchedRee/matched.cpp:87]
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "br label %._crit_edge251" [matchedRee/matched.cpp:88]
ST_10 : Operation 183 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %p_Result_s, i1 undef)" [matchedRee/matched.cpp:112]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "br label %._crit_edge251" [matchedRee/matched.cpp:113]
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "ret void" [matchedRee/matched.cpp:116]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.479ns
The critical path consists of the following:
	'load' operation ('currentState_load', matchedRee/matched.cpp:75) on static variable 'currentState' [46]  (0 ns)
	blocking operation 0.479 ns on control path)

 <State 2>: 7.15ns
The critical path consists of the following:
	'load' operation ('buffQ_V_14_load', matchedRee/matched.cpp:94) on static variable 'buffQ_V_14' [60]  (0 ns)
	'sub' operation ('p_Val2_6', matchedRee/matched.cpp:103) [113]  (1.58 ns)
	'add' operation ('p_Val2_7_1', matchedRee/matched.cpp:103) [121]  (2.62 ns)
	'add' operation ('p_Val2_7_2', matchedRee/matched.cpp:103) [126]  (2.95 ns)

 <State 3>: 8.74ns
The critical path consists of the following:
	'mul' operation ('p_Val2_6_3', matchedRee/matched.cpp:103) [128]  (2.84 ns)
	'add' operation ('p_Val2_7_3', matchedRee/matched.cpp:103) [131]  (2.95 ns)
	'add' operation ('p_Val2_7_4', matchedRee/matched.cpp:103) [136]  (2.95 ns)

 <State 4>: 8.74ns
The critical path consists of the following:
	'mul' operation ('p_Val2_6_5', matchedRee/matched.cpp:103) [138]  (2.84 ns)
	'add' operation ('p_Val2_7_5', matchedRee/matched.cpp:103) [141]  (2.95 ns)
	'add' operation ('p_Val2_7_6', matchedRee/matched.cpp:103) [146]  (2.95 ns)

 <State 5>: 8.74ns
The critical path consists of the following:
	'mul' operation ('p_Val2_6_7', matchedRee/matched.cpp:103) [148]  (2.84 ns)
	'add' operation ('p_Val2_7_7', matchedRee/matched.cpp:103) [151]  (2.95 ns)
	'add' operation ('p_Val2_7_8', matchedRee/matched.cpp:103) [156]  (2.95 ns)

 <State 6>: 8.74ns
The critical path consists of the following:
	'mul' operation ('p_Val2_6_9', matchedRee/matched.cpp:103) [158]  (2.84 ns)
	'add' operation ('p_Val2_7_9', matchedRee/matched.cpp:103) [161]  (2.95 ns)
	'add' operation ('p_Val2_7_s', matchedRee/matched.cpp:103) [166]  (2.95 ns)

 <State 7>: 8.74ns
The critical path consists of the following:
	'mul' operation ('p_Val2_6_10', matchedRee/matched.cpp:103) [168]  (2.84 ns)
	'add' operation ('p_Val2_7_10', matchedRee/matched.cpp:103) [171]  (2.95 ns)
	'add' operation ('p_Val2_7_11', matchedRee/matched.cpp:103) [176]  (2.95 ns)

 <State 8>: 8.74ns
The critical path consists of the following:
	'mul' operation ('p_Val2_6_12', matchedRee/matched.cpp:103) [178]  (2.84 ns)
	'add' operation ('p_Val2_7_12', matchedRee/matched.cpp:103) [181]  (2.95 ns)
	'add' operation ('p_Val2_7_13', matchedRee/matched.cpp:103) [186]  (2.95 ns)

 <State 9>: 4.05ns
The critical path consists of the following:
	'add' operation ('p_Val2_7_14', matchedRee/matched.cpp:103) [194]  (1.78 ns)
	'add' operation ('ret.V', matchedRee/matched.cpp:109) [199]  (1.43 ns)
	'select' operation ('p_s', matchedRee/matched.cpp:109) [200]  (0 ns)
	'select' operation ('p_1', matchedRee/matched.cpp:109) [201]  (0.84 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
