RISCV CoRR
"Rfe PosRR Fre"
Cycle=Rfe PosRR Fre
Relax=
Safe=Rfe Fre PosRR
Generator=diy7 (version 7.55)
Com=Rf Fr
Orig=Rfe PosRR Fre
{
uint64_t x; uint64_t 1:x7; uint64_t 1:x5;

0:x5=1; 0:x6=x;
1:x6=x;
}
 P0          | P1          ;
 sd x5,0(x6) | ld x5,0(x6) ;
             | ld x7,0(x6) ;
exists (not (x=1 /\ (1:x5=0 /\ (1:x7=0 \/ 1:x7=1) \/ 1:x5=1 /\ 1:x7=1)))
