/*
 * Copyright (C) 2013 Boundary Devices
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */
/*
 * Kingston D2516EC4BXGGB
 * 15 row + 3 bank + 10 col + 0 rank + 3 width = 31 = 2 GB
 * tRCD 13125 ps
 * tRP 13125 ps
 * tCL 13125 ps
 * 500.21M DDR clock = .50021G = 1999.1ps/clocks
 * 13125ps / 1999.1ps/clocks = 6.56 clocks
 */

DATA 4, MX6_MMDC_P0_MDPDC, 0x00020036
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008000
/*
 * tRFC:0x82		(260000/1999.1) = 130.05 = 131(0x83) clocks
 * tXS:0x87		(270000/1999.1) = 135.06 = 136(0x88) clocks
 * tXP:b'011'		(6000/1999.1) = 3.001 = 4 clocks
 * tXPDLL:b'1100'	(24000/1999.1) = 12.005 = 13(0x0d) clocks
 * tFAW:b'11001'	(50000/1999.1) = 25.011 = 26(0x1a) clocks
 * tCL:b'0100'		(13125/1999.1) = 6.565 = 7 clocks
 */
DATA 4, MX6_MMDC_P0_MDCFG0, 0x82877994
/*
 * tRCD:b'110'		(13125/1999.1) = 6.565 = 7 clocks
 * tRP:b'110'		(13125/1999.1) = 6.565 = 7 clocks
 * tRC:b'11001'		(50625/1999.1) = 25.323 = 26(0x1a) clocks
 * tRAS:b'10010'	(37500/1999.1) = 18.758 = 19(0x13) clocks
 * tRPA:b'1' 		(tRP[+1]) = 8 clocks
 * b'000'
 * tWR:b'111'		(15000/1999.1) = 7.503 = 8 clocks
 * tMRD:b'1011'		(min 4,12) = 12(0xc) clocks
 * b'00'
 * tCWL:b'100'		(tCL-1) = 6 clocks
 */
DATA 4, MX6_MMDC_P0_MDCFG1, 0xDB328F64
/*
 * b'0000000'
 * tDLLK:0x1ff(9 bits), 512(0x200) clocks (Jedec for DDR3)
 * b'0000000'
 * tRTP:b'011': 4 clocks	(7500/1999.1) = 3.751 = 4 clocks
 * tWTR:same bank b'011'	(7500/1999.1) = 3.751 = 4 clocks
 * tRRD:b'101': 6 clocks	(10000/1999.1) = 5.002 = 6 clocks
 */
DATA 4, MX6_MMDC_P0_MDCFG2, 0x01FF00DD
/*
 * RTW_SAME: 2 cycles,
 * WTR_DIFF: 3 cycles,
 * WTW_DIFF: 3 cycles,
 * RTW_DIFF: 2 cycles,
 * RTR_DIFF: 2 cycles
 */
DATA 4, MX6_MMDC_P0_MDRWD, 0x0f9f26d2
/*
 * tXPR:0x87	 	(270000/1999.1) = 135.061 = 136(0x88) cycles
 * SDE_to_RST:0x10: 14 cycles, (Jedec)
 * RST_to_CKE:0x23: 33 cycles	(Jedec)
 */
DATA 4, MX6_MMDC_P0_MDOR, 0x00871023
DATA 4, MX6_MMDC_P0_MDOTC, 0x09444040
DATA 4, MX6_MMDC_P0_MDPDC, 0x00025576
/* end of CS0 US 0x90000000-1  */
DATA 4, MX6_MMDC_P0_MDASP, 0x00000047
/* row:15 bits */
DATA 4, MX6_MMDC_P0_MDCTL, 0x841A0000	/* row 15 bits, CS1 not enabled */
DATA 4, MX6_MMDC_P0_MDSCR, 0x04088032	/* MR2, tCWL=6, RZQ/2 */
DATA 4, MX6_MMDC_P0_MDSCR, 0x00008033	/* MR3 */
DATA 4, MX6_MMDC_P0_MDSCR, 0x00428031	/* MR1 Rtt=RZQ/2 OD=RZQ/7*/
/* A12 - 1 dll on(fast exit), CAS 7 */
DATA 4, MX6_MMDC_P0_MDSCR, 0x19308030	/* MR0 FastExit, tWR=8, Dll reset, tCL=7  */
DATA 4, MX6_MMDC_P0_MDSCR, 0x04008040
/* force a calibration */
DATA 4, MX6_MMDC_P0_MPZQHWCTRL, 0xA1390003
DATA 4, MX6_MMDC_P1_MPZQHWCTRL, 0xA1390003
/* 8 refreshes at a time */
DATA 4, MX6_MMDC_P0_MDREF, 0x00007800
DATA 4, MX6_MMDC_P0_MPODTCTRL, 0x00022227
DATA 4, MX6_MMDC_P1_MPODTCTRL, 0x00022227
DATA 4, MX6_MMDC_P0_MPDGCTRL0, 0x431b032c
DATA 4, MX6_MMDC_P0_MPDGCTRL1, 0x0314030c
DATA 4, MX6_MMDC_P1_MPDGCTRL0, 0x03220331
DATA 4, MX6_MMDC_P1_MPDGCTRL1, 0x0319025d
DATA 4, MX6_MMDC_P0_MPRDDLCTL, 0x45363c47
DATA 4, MX6_MMDC_P1_MPRDDLCTL, 0x3f393648
DATA 4, MX6_MMDC_P0_MPWRDLCTL, 0x3a3d4035
DATA 4, MX6_MMDC_P1_MPWRDLCTL, 0x4334473f
DATA 4, MX6_MMDC_P0_MPWLDECTRL0, 0x0012001a
DATA 4, MX6_MMDC_P0_MPWLDECTRL1, 0x001c0016
DATA 4, MX6_MMDC_P1_MPWLDECTRL0, 0x000f0022
DATA 4, MX6_MMDC_P1_MPWLDECTRL1, 0x000a0017
DATA 4, MX6_MMDC_P0_MPMUR0, 0x00000800
DATA 4, MX6_MMDC_P1_MPMUR0, 0x00000800
DATA 4, MX6_MMDC_P0_MDSCR, 0x00000000
DATA 4, MX6_MMDC_P0_MAPSR, 0x00011006
