<?xml version="1.0" encoding="utf-8"?>
<!-- HMAC is: 8bb014702851d88362f6712e54d9ba938249c6f489d384e7cc849a361e03fae7 -->
<chipwatcher version="3.01" project_name="LVDS_7_1" chip_name="PH1P35MDG324">
	<instance name="test_case" id="0" ipgen="false">
		<clock clk_name="I_clk_dup_1"/>
		<config bram_name="test_case/wrapper_cwc_top/U_cwc_ram" debughub_name="" input_pipe_num="0" output_pipe_num="0" pwr_on_trigger="enable" sample_depth="8192"/>
		<signal_vec>
			<watcher_nodes>
				<net name="O_true_flag_led" op="equal" const="false" trig="enable" data="enable" mask="enable" cond="any"/>
				<bus name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[6:0]" radix="bin" op="dont_care">
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[6]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[5]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[4]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[3]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[2]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[1]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_pdata[0]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
				</bus>
				<bus name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_ndata[6:0]" radix="bin" op="dont_care">
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_ndata[6]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_ndata[5]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_ndata[4]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_ndata[3]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_ndata[2]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_ndata[1]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_parrall_1_7/S_diff_ndata[0]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
				</bus>
				<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_error_dect/O_error_flag" op="equal" const="false" trig="enable" data="enable" mask="enable" cond="any"/>
				<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_valid" op="equal" const="false" trig="enable" data="enable" mask="enable" cond="any"/>
				<bus name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data[6:0]" radix="bin" op="dont_care">
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data[6]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data[5]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data[4]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data[3]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data[2]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data[1]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u0_lvds_lane/u_lvds_rx_byte_align/O_align_data[0]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
				</bus>
				<net name="u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/O_align_valid" op="equal" const="false" trig="enable" data="enable" mask="enable" cond="any"/>
				<bus name="u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/O_align_data[6:0]" radix="bin" op="dont_care">
					<net name="u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/O_align_data[6]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/O_align_data[5]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/O_align_data[4]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/O_align_data[3]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/O_align_data[2]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/O_align_data[1]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
					<net name="u_lvds_rx_wrapper/u1_lvds_lane/u_lvds_rx_byte_align/O_align_data[0]" const="false" data="enable" trig="enable" mask="enable" cond="low"/>
				</bus>
				<net name="u_lvds_rx_wrapper/u2_lvds_lane/u_lvds_rx_byte_align/O_align_valid" op="equal" const="false" trig="enable" data="enable" mask="enable" cond="any"/>
				<net name="u_lvds_rx_wrapper/u3_lvds_lane/u_lvds_rx_byte_align/O_align_valid" op="equal" const="false" trig="enable" data="enable" mask="enable" cond="any"/>
			</watcher_nodes>
		</signal_vec>
		<trigger name="test_case_trigger" position="128">
			<condition level="1" enabled="yes" type="basic_or"/>
		</trigger>
		<logic_eram name="test_case/wrapper_cwc_top/U_cwc_ram" width="34" depth="8192">
			<phy_eram name="test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_82" wid="0X0000020f" rid="0X0000020f" model_type="AL_PHY_ERAM" width_a="2" width_b="2" debuggable="enable" initialized="enable" width="2" depth="8192" address_offset="0" data_offset="30" address_step="1" num_section="1" section_size="34" width_per_section="2" bytes_in_per_section="1" working_mode_depth="8192" working_mode_width="2" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_76" wid="0X00000210" rid="0X00000210" model_type="AL_PHY_ERAM" width_a="5" width_b="5" debuggable="enable" initialized="enable" width="5" depth="4096" address_offset="4096" data_offset="25" address_step="1" num_section="1" section_size="34" width_per_section="5" bytes_in_per_section="1" working_mode_depth="4096" working_mode_width="5" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_22" wid="0X0000020e" rid="0X0000020e" model_type="AL_PHY_ERAM" width_a="5" width_b="5" debuggable="enable" initialized="enable" width="5" depth="4096" address_offset="0" data_offset="10" address_step="1" num_section="1" section_size="34" width_per_section="5" bytes_in_per_section="1" working_mode_depth="4096" working_mode_width="5" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_58" wid="0X0000020d" rid="0X0000020d" model_type="AL_PHY_ERAM" width_a="5" width_b="5" debuggable="enable" initialized="enable" width="5" depth="4096" address_offset="4096" data_offset="10" address_step="1" num_section="1" section_size="34" width_per_section="5" bytes_in_per_section="1" working_mode_depth="4096" working_mode_width="5" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_46" wid="0X00000207" rid="0X00000207" model_type="AL_PHY_ERAM" width_a="5" width_b="5" debuggable="enable" initialized="enable" width="5" depth="4096" address_offset="4096" data_offset="0" address_step="1" num_section="1" section_size="34" width_per_section="5" bytes_in_per_section="1" working_mode_depth="4096" working_mode_width="5" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_40" wid="0X00000211" rid="0X00000211" model_type="AL_PHY_ERAM" width_a="5" width_b="5" debuggable="enable" initialized="enable" width="5" depth="4096" address_offset="0" data_offset="25" address_step="1" num_section="1" section_size="34" width_per_section="5" bytes_in_per_section="1" working_mode_depth="4096" working_mode_width="5" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_10" wid="0X0000020c" rid="0X0000020c" model_type="AL_PHY_ERAM" width_a="5" width_b="5" debuggable="enable" initialized="enable" width="5" depth="4096" address_offset="0" data_offset="0" address_step="1" num_section="1" section_size="34" width_per_section="5" bytes_in_per_section="1" working_mode_depth="4096" working_mode_width="5" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_85" wid="0X0000022c" rid="0X0000022c" model_type="AL_PHY_ERAM" width_a="2" width_b="2" debuggable="enable" initialized="enable" width="2" depth="8192" address_offset="0" data_offset="32" address_step="1" num_section="1" section_size="34" width_per_section="2" bytes_in_per_section="1" working_mode_depth="8192" working_mode_width="2" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_70" wid="0X00000225" rid="0X00000225" model_type="AL_PHY_ERAM" width_a="5" width_b="5" debuggable="enable" initialized="enable" width="5" depth="4096" address_offset="4096" data_offset="20" address_step="1" num_section="1" section_size="34" width_per_section="5" bytes_in_per_section="1" working_mode_depth="4096" working_mode_width="5" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_52" wid="0X00000223" rid="0X00000223" model_type="AL_PHY_ERAM" width_a="5" width_b="5" debuggable="enable" initialized="enable" width="5" depth="4096" address_offset="4096" data_offset="5" address_step="1" num_section="1" section_size="34" width_per_section="5" bytes_in_per_section="1" working_mode_depth="4096" working_mode_width="5" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_64" wid="0X00000227" rid="0X00000227" model_type="AL_PHY_ERAM" width_a="5" width_b="5" debuggable="enable" initialized="enable" width="5" depth="4096" address_offset="4096" data_offset="15" address_step="1" num_section="1" section_size="34" width_per_section="5" bytes_in_per_section="1" working_mode_depth="4096" working_mode_width="5" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_28" wid="0X00000226" rid="0X00000226" model_type="AL_PHY_ERAM" width_a="5" width_b="5" debuggable="enable" initialized="enable" width="5" depth="4096" address_offset="0" data_offset="15" address_step="1" num_section="1" section_size="34" width_per_section="5" bytes_in_per_section="1" working_mode_depth="4096" working_mode_width="5" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_34" wid="0X00000224" rid="0X00000224" model_type="AL_PHY_ERAM" width_a="5" width_b="5" debuggable="enable" initialized="enable" width="5" depth="4096" address_offset="0" data_offset="20" address_step="1" num_section="1" section_size="34" width_per_section="5" bytes_in_per_section="1" working_mode_depth="4096" working_mode_width="5" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="test_case/wrapper_cwc_top/U_cwc_ram/ramread0_syn_16" wid="0X00000222" rid="0X00000222" model_type="AL_PHY_ERAM" width_a="5" width_b="5" debuggable="enable" initialized="enable" width="5" depth="4096" address_offset="0" data_offset="5" address_step="1" num_section="1" section_size="34" width_per_section="5" bytes_in_per_section="1" working_mode_depth="4096" working_mode_width="5" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
		</logic_eram>
	</instance>
</chipwatcher>
