
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006275                       # Number of seconds simulated
sim_ticks                                  6274739500                       # Number of ticks simulated
final_tick                                 6274739500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 180692                       # Simulator instruction rate (inst/s)
host_op_rate                                   356545                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              105790115                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662416                       # Number of bytes of host memory used
host_seconds                                    59.31                       # Real time elapsed on the host
sim_insts                                    10717426                       # Number of instructions simulated
sim_ops                                      21147787                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   6274739500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           36608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          150528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              187136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        36608                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          36608                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              572                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2352                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2924                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            5834186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           23989522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               29823708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       5834186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5834186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           5834186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          23989522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              29823708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       572.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2352.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001178250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 5910                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2924                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2924                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  187136                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   187136                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                341                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                155                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                160                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                141                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                195                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                187                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                138                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                144                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               166                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               175                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               232                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               217                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     6274659500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2924                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2659                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      208                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       46                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          342                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     541.192982                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    340.942970                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    410.412714                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            68     19.88%     19.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           57     16.67%     36.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           37     10.82%     47.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           13      3.80%     51.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           19      5.56%     56.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           11      3.22%     59.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      1.75%     61.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            6      1.75%     63.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          125     36.55%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           342                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        36608                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       150528                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 5834186.423197329044                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 23989521.796084124595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          572                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2352                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     28200250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     72619500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     49301.14                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     30875.64                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      45994750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                100819750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    14620000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15730.08                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34480.08                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         29.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      29.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.23                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.23                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2572                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  87.96                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2145916.38                       # Average gap between requests
system.mem_ctrl.pageHitRate                     87.96                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1235220                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    641355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10360140                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              23537580                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2441760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        103297110                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         49716480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1414867200                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1638058125                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             261.055957                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            6216736500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       4578500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       13520000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    5860767000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    129471250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       39867750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    226535000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1278060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    656535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10517220                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          23356320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              21737520                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1622880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         79879230                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         28862400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1437819720                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1605733725                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             255.904444                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            6222615000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2708000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        9880000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    5972496000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     75159750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       39313250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    175182500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6274739500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2483815                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2483815                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             16684                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2041095                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  417070                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                753                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2041095                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1425901                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           615194                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3330                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6274739500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     3527890                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1912863                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           253                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            65                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6274739500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6274739500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1770579                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           258                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   197                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6274739500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         12549480                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              52469                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       10878174                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2483815                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1842971                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      12439581                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   33784                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  166                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1171                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   1770370                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   240                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           12510284                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.713999                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.576776                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   803573      6.42%      6.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1970806     15.75%     22.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  9735905     77.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             12510284                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.197922                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.866823                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   144201                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                703373                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  11513906                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                131912                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  16892                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               21390586                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  16892                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   225069                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  187253                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3992                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  11531930                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                545148                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               21363097                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                  30884                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1607                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 356053                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents            85522                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            25317896                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              52387834                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         30607283                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             92331                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              25075284                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   242612                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                209                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            208                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    258161                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3539215                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1926948                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            345331                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            59571                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   21329792                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1485                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  21264671                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             16830                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          183489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       256334                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            189                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      12510284                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.699775                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.580250                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              791903      6.33%      6.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2172091     17.36%     23.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             9546290     76.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12510284                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    245      0.06%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2103      0.48%      0.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                   1231      0.28%      0.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   2702      0.62%      1.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  4193      0.96%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 418688     95.63%     98.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8672      1.98%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3547      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15780676     74.21%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  127      0.00%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1332      0.01%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 401      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  374      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4368      0.02%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 5802      0.03%     74.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7742      0.04%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                9244      0.04%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3515285     16.53%     90.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1898901      8.93%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           18019      0.08%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          18667      0.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               21264671                       # Type of FU issued
system.cpu.iq.rate                           1.694466                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      437834                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020590                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           55350052                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          21435957                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     21152720                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              144238                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              78848                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        65085                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               21621996                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   76962                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           359671                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        20839                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        24629                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  16892                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    3933                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4567                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            21331277                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3539215                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1926948                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1285                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     40                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4432                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12383                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         4661                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                17044                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              21234363                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3527436                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             30308                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5440143                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2454262                       # Number of branches executed
system.cpu.iew.exec_stores                    1912707                       # Number of stores executed
system.cpu.iew.exec_rate                     1.692051                       # Inst execution rate
system.cpu.iew.wb_sent                       21232107                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      21217805                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  15068414                       # num instructions producing a value
system.cpu.iew.wb_consumers                  21724438                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.690732                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.693616                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          152634                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1296                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             16852                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     12490994                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.693043                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.591125                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       853721      6.83%      6.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2126759     17.03%     23.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9510514     76.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     12490994                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10717426                       # Number of instructions committed
system.cpu.commit.committedOps               21147787                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5420695                       # Number of memory references committed
system.cpu.commit.loads                       3518376                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2451606                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      62294                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  21123340                       # Number of committed integer instructions.
system.cpu.commit.function_calls               407707                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2639      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15696247     74.22%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             124      0.00%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1330      0.01%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            401      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            4152      0.02%     74.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            5304      0.03%     74.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            7136      0.03%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           9199      0.04%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3503138     16.57%     90.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1883698      8.91%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        15238      0.07%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        18621      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          21147787                       # Class of committed instruction
system.cpu.commit.bw_lim_events               9510514                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     24280901                       # The number of ROB reads
system.cpu.rob.rob_writes                    42620132                       # The number of ROB writes
system.cpu.timesIdled                             380                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           39196                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10717426                       # Number of Instructions Simulated
system.cpu.committedOps                      21147787                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.170942                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.170942                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.854014                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.854014                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 30392958                       # number of integer regfile reads
system.cpu.int_regfile_writes                16824216                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     84052                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    40355                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  10911256                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8309241                       # number of cc regfile writes
system.cpu.misc_regfile_reads                10652682                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6274739500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.956117                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5068694                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4759                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1065.075436                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.956117                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994055                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994055                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          40568287                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         40568287                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6274739500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3165266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3165266                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1898156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1898156                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data          513                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           513                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data      5063422                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5063422                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5063935                       # number of overall hits
system.cpu.dcache.overall_hits::total         5063935                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2172                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2172                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         4318                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4318                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           16                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data         6490                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6490                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6506                       # number of overall misses
system.cpu.dcache.overall_misses::total          6506                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     46893500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     46893500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    204979999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    204979999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    251873499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    251873499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    251873499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    251873499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3167438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3167438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1902474                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1902474                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          529                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          529                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5069912                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5069912                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5070441                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5070441                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000686                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000686                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002270                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002270                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.030246                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.030246                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001280                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001280                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001283                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001283                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21590.009208                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21590.009208                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47471.051181                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47471.051181                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38809.475963                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38809.475963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38714.033046                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38714.033046                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          447                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4176                       # number of writebacks
system.cpu.dcache.writebacks::total              4176                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1741                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1741                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1744                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1744                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          431                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          431                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4315                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4759                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4759                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16655000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16655000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    200494000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    200494000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       149500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       149500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    217149000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    217149000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    217298500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    217298500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000136                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.024575                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024575                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000936                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000936                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000939                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000939                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38642.691415                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38642.691415                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46464.426419                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46464.426419                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45754.108723                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45754.108723                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45660.537928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45660.537928                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4247                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6274739500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           358.217585                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1770291                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               575                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3078.766957                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   358.217585                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.699644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.699644                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          266                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14163535                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14163535                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6274739500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1769716                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1769716                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1769716                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1769716                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1769716                       # number of overall hits
system.cpu.icache.overall_hits::total         1769716                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          654                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           654                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          654                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            654                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          654                       # number of overall misses
system.cpu.icache.overall_misses::total           654                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62782500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62782500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     62782500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62782500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62782500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62782500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1770370                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1770370                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1770370                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1770370                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1770370                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1770370                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000369                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000369                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000369                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000369                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000369                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000369                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95997.706422                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95997.706422                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95997.706422                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95997.706422                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95997.706422                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95997.706422                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           79                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           79                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           79                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          575                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          575                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          575                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          575                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          575                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     56678500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56678500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     56678500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56678500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     56678500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56678500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000325                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000325                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000325                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000325                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000325                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000325                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98571.304348                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98571.304348                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98571.304348                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98571.304348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98571.304348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98571.304348                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.l2bus.snoop_filter.tot_requests           9671                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         4342                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   6274739500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1019                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4176                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               166                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               4315                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              4315                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1019                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1240                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13765                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   15005                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        36800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       571840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   608640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 5                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               5339                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001124                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.033508                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     5333     99.89%     99.89% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      0.11%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 5339                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             13187500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1437500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            11897500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   6274739500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2610.409970                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   9510                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2924                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.252394                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   371.693430                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2238.716540                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.090745                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.546562                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.637307                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2919                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2625                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.712646                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                79004                       # Number of tag accesses
system.l2cache.tags.data_accesses               79004                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   6274739500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         4176                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         4176                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         2097                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2097                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          310                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          313                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               3                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            2407                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2410                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              3                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           2407                       # number of overall hits
system.l2cache.overall_hits::total               2410                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data         2218                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2218                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          572                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          134                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          706                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           572                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2352                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2924                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          572                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2352                       # number of overall misses
system.l2cache.overall_misses::total             2924                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    173047000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    173047000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     55780000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     13011000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     68791000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     55780000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    186058000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    241838000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     55780000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    186058000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    241838000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         4176                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         4176                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         4315                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         4315                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          575                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          444                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1019                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          575                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         4759                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            5334                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          575                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         4759                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           5334                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.514021                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.514021                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.994783                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.301802                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.692836                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.994783                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.494221                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.548181                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.994783                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.494221                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.548181                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 78019.386835                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 78019.386835                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 97517.482517                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 97097.014925                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 97437.677054                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 97517.482517                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 79106.292517                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 82707.934337                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 97517.482517                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 79106.292517                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 82707.934337                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data         2218                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2218                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          572                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          134                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          706                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          572                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2352                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2924                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          572                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2352                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2924                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    168611000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    168611000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     54636000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     12743000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     67379000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     54636000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    181354000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    235990000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     54636000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    181354000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    235990000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.514021                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.514021                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.994783                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.301802                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.692836                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.994783                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.494221                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.548181                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.994783                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.494221                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.548181                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 76019.386835                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 76019.386835                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 95517.482517                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95097.014925                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 95437.677054                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 95517.482517                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 77106.292517                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 80707.934337                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 95517.482517                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 77106.292517                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 80707.934337                       # average overall mshr miss latency
system.l2cache.replacements                         5                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2928                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   6274739500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 706                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               2218                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              2218                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            706                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         5852                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       187136                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2924                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2924    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2924                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1464000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             7310000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   6274739500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2612.588191                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2924                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2924                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   373.870526                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  2238.717665                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.011410                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.068320                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.079730                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2924                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2630                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.089233                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                49708                       # Number of tag accesses
system.l3cache.tags.data_accesses               49708                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   6274739500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data         2218                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           2218                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          572                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          134                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          706                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           572                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2352                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2924                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          572                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2352                       # number of overall misses
system.l3cache.overall_misses::total             2924                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    148649000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    148649000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     49488000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     11537000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     61025000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     49488000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    160186000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    209674000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     49488000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    160186000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    209674000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data         2218                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         2218                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          572                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          134                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          706                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          572                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         2352                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2924                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          572                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         2352                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2924                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 67019.386835                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 67019.386835                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 86517.482517                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 86097.014925                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 86437.677054                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 86517.482517                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 68106.292517                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 71707.934337                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 86517.482517                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 68106.292517                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 71707.934337                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data         2218                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         2218                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          572                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          134                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          706                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          572                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2352                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2924                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          572                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2352                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2924                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    144213000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    144213000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     48344000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     11269000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     59613000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     48344000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    155482000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    203826000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     48344000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    155482000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    203826000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 65019.386835                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 65019.386835                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 84517.482517                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84097.014925                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 84437.677054                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 84517.482517                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 66106.292517                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 69707.934337                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 84517.482517                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 66106.292517                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 69707.934337                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2924                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6274739500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                706                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2218                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2218                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           706                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         5848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         5848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       187136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       187136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  187136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2924                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2924    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2924                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1462000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            7976250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
