Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Wed Dec 14 01:18:35 2022
| Host         : UbuntuSeniorLab running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file System_wrapper_timing_summary_routed.rpt -pb System_wrapper_timing_summary_routed.pb -rpx System_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : System_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       43          
HPDR-1     Warning           Port pin direction inconsistency  1           
HPDR-2     Warning           Port pin INOUT inconsistency      2           
TIMING-18  Warning           Missing input or output delay     19          
TIMING-20  Warning           Non-clocked latch                 32          
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (139)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (139)
5. checking no_input_delay (9)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (139)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: System_i/AXI_PS2_Keyboard_0/U0/ps2/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: System_i/AXI_PS2_Keyboard_0/U0/ps2/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: System_i/AXI_PS2_Keyboard_0/U0/ps2/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (139)
--------------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.462        0.000                      0                 3212        0.042        0.000                      0                 3212        3.020        0.000                       0                  1452  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_fpga_0   {0.000 10.000}     20.000          50.000          
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.462        0.000                      0                 3179        0.042        0.000                      0                 3179        3.020        0.000                       0                  1452  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.979        0.000                      0                   33        0.843        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 2.337ns (37.547%)  route 3.887ns (62.453%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 15.313 - 10.000 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.892     5.990    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     6.468 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          1.021     7.489    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][8]
    SLICE_X33Y92         LUT3 (Prop_lut3_I1_O)        0.295     7.784 f  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.449     8.233    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.124     8.357 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=32, routed)          0.659     9.016    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0
    SLICE_X34Y92         LUT3 (Prop_lut3_I2_O)        0.124     9.140 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=18, routed)          0.768     9.908    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.124    10.032 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000    10.032    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.565 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.565    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.682 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.682    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.901 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[8]_i_3/O[0]
                         net (fo=1, routed)           0.990    11.891    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.323    12.214 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_2/O
                         net (fo=1, routed)           0.000    12.214    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X31Y93         FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.525    15.313    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y93         FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.323    15.637    
                         clock uncertainty           -0.035    15.601    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.075    15.676    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.676    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  3.462    

Slack (MET) :             3.684ns  (required time - arrival time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 2.328ns (38.793%)  route 3.673ns (61.207%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 15.312 - 10.000 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.892     5.990    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     6.468 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          1.021     7.489    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][8]
    SLICE_X33Y92         LUT3 (Prop_lut3_I1_O)        0.295     7.784 f  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.449     8.233    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.124     8.357 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=32, routed)          0.659     9.016    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0
    SLICE_X34Y92         LUT3 (Prop_lut3_I2_O)        0.124     9.140 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=18, routed)          0.768     9.908    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.124    10.032 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000    10.032    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.565 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.565    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.880 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.776    11.656    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X28Y92         LUT3 (Prop_lut3_I0_O)        0.335    11.991 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    11.991    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X28Y92         FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.524    15.312    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y92         FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.323    15.636    
                         clock uncertainty           -0.035    15.600    
    SLICE_X28Y92         FDRE (Setup_fdre_C_D)        0.075    15.675    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  3.684    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 2.218ns (37.575%)  route 3.685ns (62.425%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 15.312 - 10.000 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.892     5.990    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.478     6.468 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          1.021     7.489    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][8]
    SLICE_X33Y92         LUT3 (Prop_lut3_I1_O)        0.295     7.784 f  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.449     8.233    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.124     8.357 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=32, routed)          0.659     9.016    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0
    SLICE_X34Y92         LUT3 (Prop_lut3_I2_O)        0.124     9.140 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2/O
                         net (fo=18, routed)          0.768     9.908    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y92         LUT4 (Prop_lut4_I3_O)        0.124    10.032 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000    10.032    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.565 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.565    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.784 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.787    11.572    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.321    11.893 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000    11.893    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X31Y92         FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.524    15.312    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y92         FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.323    15.636    
                         clock uncertainty           -0.035    15.600    
    SLICE_X31Y92         FDRE (Setup_fdre_C_D)        0.075    15.675    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 2.167ns (37.956%)  route 3.542ns (62.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 15.267 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.737     5.835    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.287     8.456    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I1_O)        0.150     8.606 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.594     9.200    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.351     9.551 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=36, routed)          0.853    10.404    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X46Y98         LUT6 (Prop_lut6_I0_O)        0.332    10.736 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6[31]_i_1/O
                         net (fo=8, routed)           0.808    11.544    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.479    15.267    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y95         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[28]/C
                         clock pessimism              0.424    15.691    
                         clock uncertainty           -0.035    15.655    
    SLICE_X43Y95         FDRE (Setup_fdre_C_CE)      -0.205    15.450    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[28]
  -------------------------------------------------------------------
                         required time                         15.450    
                         arrival time                         -11.544    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 2.167ns (38.120%)  route 3.518ns (61.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 15.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.737     5.835    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.287     8.456    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I1_O)        0.150     8.606 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.594     9.200    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.351     9.551 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=36, routed)          1.034    10.585    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X49Y98         LUT6 (Prop_lut6_I0_O)        0.332    10.917 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[31]_i_1/O
                         net (fo=8, routed)           0.603    11.519    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0
    SLICE_X49Y98         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.478    15.266    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y98         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[25]/C
                         clock pessimism              0.424    15.690    
                         clock uncertainty           -0.035    15.654    
    SLICE_X49Y98         FDRE (Setup_fdre_C_CE)      -0.205    15.449    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[25]
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 2.167ns (38.120%)  route 3.518ns (61.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 15.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.737     5.835    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.287     8.456    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I1_O)        0.150     8.606 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.594     9.200    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.351     9.551 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=36, routed)          1.034    10.585    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X49Y98         LUT6 (Prop_lut6_I0_O)        0.332    10.917 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[31]_i_1/O
                         net (fo=8, routed)           0.603    11.519    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0
    SLICE_X49Y98         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.478    15.266    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y98         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[29]/C
                         clock pessimism              0.424    15.690    
                         clock uncertainty           -0.035    15.654    
    SLICE_X49Y98         FDRE (Setup_fdre_C_CE)      -0.205    15.449    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[29]
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 2.167ns (38.120%)  route 3.518ns (61.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 15.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.737     5.835    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.287     8.456    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I1_O)        0.150     8.606 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.594     9.200    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.351     9.551 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=36, routed)          1.034    10.585    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X49Y98         LUT6 (Prop_lut6_I0_O)        0.332    10.917 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[31]_i_1/O
                         net (fo=8, routed)           0.603    11.519    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0
    SLICE_X49Y98         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.478    15.266    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y98         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[30]/C
                         clock pessimism              0.424    15.690    
                         clock uncertainty           -0.035    15.654    
    SLICE_X49Y98         FDRE (Setup_fdre_C_CE)      -0.205    15.449    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[30]
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 2.167ns (38.120%)  route 3.518ns (61.880%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 15.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.737     5.835    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.287     8.456    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I1_O)        0.150     8.606 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.594     9.200    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.351     9.551 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=36, routed)          1.034    10.585    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X49Y98         LUT6 (Prop_lut6_I0_O)        0.332    10.917 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[31]_i_1/O
                         net (fo=8, routed)           0.603    11.519    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0
    SLICE_X49Y98         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.478    15.266    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y98         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[31]/C
                         clock pessimism              0.424    15.690    
                         clock uncertainty           -0.035    15.654    
    SLICE_X49Y98         FDRE (Setup_fdre_C_CE)      -0.205    15.449    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7_reg[31]
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.679ns  (logic 2.167ns (38.155%)  route 3.512ns (61.845%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns = ( 15.265 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.737     5.835    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.287     8.456    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I1_O)        0.150     8.606 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.594     9.200    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.351     9.551 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=36, routed)          0.792    10.343    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X43Y98         LUT6 (Prop_lut6_I0_O)        0.332    10.675 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.839    11.514    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X48Y95         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.477    15.265    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y95         FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.424    15.689    
                         clock uncertainty           -0.035    15.653    
    SLICE_X48Y95         FDRE (Setup_fdre_C_CE)      -0.205    15.448    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 2.126ns (38.909%)  route 3.338ns (61.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.263ns = ( 15.263 - 10.000 ) 
    Source Clock Delay      (SCD):    5.835ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.737     5.835    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     7.169 r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.069     8.238    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y95         LUT5 (Prop_lut5_I1_O)        0.116     8.354 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.744     9.098    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X36Y93         LUT4 (Prop_lut4_I3_O)        0.320     9.418 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=4, routed)           0.821    10.239    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X37Y91         LUT4 (Prop_lut4_I0_O)        0.356    10.595 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.704    11.299    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/p_1_in[2]
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.475    15.263    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.424    15.687    
                         clock uncertainty           -0.035    15.651    
    SLICE_X44Y88         FDRE (Setup_fdre_C_CE)      -0.413    15.238    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -11.299    
  -------------------------------------------------------------------
                         slack                                  3.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.781%)  route 0.194ns (60.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.549     1.659    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y87         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.128     1.787 r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=2, routed)           0.194     1.981    System_i/axi_gpio_0/U0/gpio_core_1/gpio_io_i_d2[1]
    SLICE_X44Y87         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.820     2.187    System_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y87         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/C
                         clock pessimism             -0.261     1.925    
    SLICE_X44Y87         FDRE (Hold_fdre_C_D)         0.013     1.938    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.656     1.766    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.930 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     2.059    System_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.885     2.251    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.261     1.990    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.990    System_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.576     1.686    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y94         FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.128     1.814 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.104     1.918    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y95         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.844     2.211    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.508     1.702    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.832    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.557%)  route 0.175ns (48.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.659     1.769    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.910 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.175     2.085    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[19]
    SLICE_X28Y98         LUT4 (Prop_lut4_I3_O)        0.045     2.130 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     2.130    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X28Y98         FDRE                                         r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.845     2.212    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y98         FDRE                                         r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.261     1.950    
    SLICE_X28Y98         FDRE (Hold_fdre_C_D)         0.092     2.042    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.407%)  route 0.223ns (57.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.639     1.749    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y100        FDRE                                         r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.913 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.223     2.136    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X34Y98         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.826     2.193    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.261     1.931    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     2.046    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/shift_l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.246ns (54.975%)  route 0.201ns (45.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.548     1.658    System_i/AXI_PS2_Keyboard_0/U0/ps2/s00_axi_aclk
    SLICE_X50Y84         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.148     1.806 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.201     2.008    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/Q[0]
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.098     2.106 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/shift_l_i_1/O
                         net (fo=1, routed)           0.000     2.106    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0_n_3
    SLICE_X49Y84         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/shift_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.818     2.185    System_i/AXI_PS2_Keyboard_0/U0/ps2/s00_axi_aclk
    SLICE_X49Y84         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/shift_l_reg/C
                         clock pessimism             -0.261     1.923    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.091     2.014    System_i/AXI_PS2_Keyboard_0/U0/ps2/shift_l_reg
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.557     1.667    System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.128     1.795 r  System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.114     1.909    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y91         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.824     2.191    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.507     1.683    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.813    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.303%)  route 0.177ns (55.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.576     1.686    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y93         FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.827 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.177     2.004    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y96         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.843     2.210    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.490     1.719    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.902    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.656     1.766    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.907 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.189     2.096    System_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.885     2.251    System_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  System_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.261     1.990    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.990    System_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.724%)  route 0.159ns (49.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.659     1.769    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y102        FDRE                                         r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.164     1.933 r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.159     2.093    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y101        SRL16E                                       r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.930     2.297    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.494     1.802    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.985    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_125Mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_125Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X37Y94    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X38Y91    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X38Y91    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X38Y91    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X38Y91    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y93    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y90    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y90    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y93    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y93    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y91    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y91    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y93    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y93    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y93    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y93    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y90    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y90    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y93    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y93    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y93    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y93    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y93    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y93    System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.456ns (12.829%)  route 3.098ns (87.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.296ns = ( 15.296 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.648     5.746    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456     6.202 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          3.098     9.300    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X31Y74         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.508    15.296    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X31Y74         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[10]/C
                         clock pessimism              0.424    15.720    
                         clock uncertainty           -0.035    15.684    
    SLICE_X31Y74         FDCE (Recov_fdce_C_CLR)     -0.405    15.279    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[10]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.456ns (12.829%)  route 3.098ns (87.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.296ns = ( 15.296 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.648     5.746    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456     6.202 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          3.098     9.300    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X31Y74         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.508    15.296    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X31Y74         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[11]/C
                         clock pessimism              0.424    15.720    
                         clock uncertainty           -0.035    15.684    
    SLICE_X31Y74         FDCE (Recov_fdce_C_CLR)     -0.405    15.279    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[11]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.456ns (12.829%)  route 3.098ns (87.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.296ns = ( 15.296 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.648     5.746    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456     6.202 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          3.098     9.300    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X31Y74         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.508    15.296    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X31Y74         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[12]/C
                         clock pessimism              0.424    15.720    
                         clock uncertainty           -0.035    15.684    
    SLICE_X31Y74         FDCE (Recov_fdce_C_CLR)     -0.405    15.279    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[12]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.456ns (14.219%)  route 2.751ns (85.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 15.298 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.648     5.746    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456     6.202 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.751     8.953    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X31Y73         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.510    15.298    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X31Y73         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[5]/C
                         clock pessimism              0.424    15.722    
                         clock uncertainty           -0.035    15.686    
    SLICE_X31Y73         FDCE (Recov_fdce_C_CLR)     -0.405    15.281    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[5]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.456ns (14.219%)  route 2.751ns (85.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 15.298 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.648     5.746    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456     6.202 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.751     8.953    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X31Y73         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.510    15.298    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X31Y73         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[7]/C
                         clock pessimism              0.424    15.722    
                         clock uncertainty           -0.035    15.686    
    SLICE_X31Y73         FDCE (Recov_fdce_C_CLR)     -0.405    15.281    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[7]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.456ns (14.219%)  route 2.751ns (85.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 15.298 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.648     5.746    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456     6.202 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.751     8.953    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X31Y73         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.510    15.298    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X31Y73         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[9]/C
                         clock pessimism              0.424    15.722    
                         clock uncertainty           -0.035    15.686    
    SLICE_X31Y73         FDCE (Recov_fdce_C_CLR)     -0.405    15.281    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[9]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.953    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/clk_div_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.456ns (14.295%)  route 2.734ns (85.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 15.299 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.648     5.746    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456     6.202 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.734     8.936    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y72         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.511    15.299    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y72         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/clk_div_reg/C
                         clock pessimism              0.424    15.723    
                         clock uncertainty           -0.035    15.687    
    SLICE_X29Y72         FDCE (Recov_fdce_C_CLR)     -0.405    15.282    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.456ns (14.295%)  route 2.734ns (85.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 15.299 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.648     5.746    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456     6.202 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.734     8.936    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y72         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.511    15.299    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y72         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[1]/C
                         clock pessimism              0.424    15.723    
                         clock uncertainty           -0.035    15.687    
    SLICE_X29Y72         FDCE (Recov_fdce_C_CLR)     -0.405    15.282    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[1]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.456ns (14.719%)  route 2.642ns (85.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 15.298 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.648     5.746    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456     6.202 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.642     8.844    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y73         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.510    15.298    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y73         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[6]/C
                         clock pessimism              0.424    15.722    
                         clock uncertainty           -0.035    15.686    
    SLICE_X29Y73         FDCE (Recov_fdce_C_CLR)     -0.405    15.281    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[6]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.456ns (14.719%)  route 2.642ns (85.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 15.298 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.648     5.746    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456     6.202 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          2.642     8.844    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X29Y73         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.510    15.298    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X29Y73         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[8]/C
                         clock pessimism              0.424    15.722    
                         clock uncertainty           -0.035    15.686    
    SLICE_X29Y73         FDCE (Recov_fdce_C_CLR)     -0.405    15.281    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[8]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  6.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.741%)  route 0.654ns (82.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.805 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.654     2.459    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X31Y78         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.832     2.199    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X31Y78         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[0]/C
                         clock pessimism             -0.490     1.708    
    SLICE_X31Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.741%)  route 0.654ns (82.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.805 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.654     2.459    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X31Y78         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.832     2.199    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X31Y78         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[25]/C
                         clock pessimism             -0.490     1.708    
    SLICE_X31Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.741%)  route 0.654ns (82.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.805 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.654     2.459    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X31Y78         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.832     2.199    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X31Y78         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[28]/C
                         clock pessimism             -0.490     1.708    
    SLICE_X31Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.741%)  route 0.654ns (82.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.805 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.654     2.459    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X31Y78         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.832     2.199    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X31Y78         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[30]/C
                         clock pessimism             -0.490     1.708    
    SLICE_X31Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.741%)  route 0.654ns (82.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.805 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.654     2.459    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X31Y78         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.832     2.199    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X31Y78         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[31]/C
                         clock pessimism             -0.490     1.708    
    SLICE_X31Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.141ns (15.138%)  route 0.790ns (84.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.805 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.790     2.596    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X31Y76         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.829     2.196    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X31Y76         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[17]/C
                         clock pessimism             -0.490     1.705    
    SLICE_X31Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.141ns (15.138%)  route 0.790ns (84.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.805 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.790     2.596    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X31Y76         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.829     2.196    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X31Y76         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[18]/C
                         clock pessimism             -0.490     1.705    
    SLICE_X31Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.141ns (15.138%)  route 0.790ns (84.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.805 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.790     2.596    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X31Y76         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.829     2.196    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X31Y76         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[19]/C
                         clock pessimism             -0.490     1.705    
    SLICE_X31Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.141ns (15.138%)  route 0.790ns (84.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.805 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.790     2.596    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X31Y76         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.829     2.196    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X31Y76         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[20]/C
                         clock pessimism             -0.490     1.705    
    SLICE_X31Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.141ns (14.902%)  route 0.805ns (85.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.805 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.805     2.610    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X31Y77         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.831     2.198    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/s00_axi_aclk
    SLICE_X31Y77         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[24]/C
                         clock pessimism             -0.490     1.707    
    SLICE_X31Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.615    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_div_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.995    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_tri_i[0]
                            (input port)
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.453ns  (logic 1.489ns (27.305%)  route 3.964ns (72.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.964     5.453    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X42Y86         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.474     5.262    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y86         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btn_tri_i[2]
                            (input port)
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.318ns  (logic 1.510ns (28.397%)  route 3.808ns (71.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  btn_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.808     5.318    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X52Y87         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.462     5.250    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y87         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btn_tri_i[1]
                            (input port)
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.290ns  (logic 1.485ns (28.066%)  route 3.805ns (71.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  btn_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           3.805     5.290    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X46Y87         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.474     5.262    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y87         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btn_tri_i[3]
                            (input port)
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 1.569ns (34.399%)  route 2.993ns (65.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[3]
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  btn_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.993     4.562    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X45Y86         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.473     5.261    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y86         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 System_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.796ns  (logic 0.124ns (6.904%)  route 1.672ns (93.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  System_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.672     1.672    System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y82         LUT1 (Prop_lut1_I0_O)        0.124     1.796 r  System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.796    System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y82         FDRE                                         r  System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.471     5.259    System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 System_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.045ns (6.437%)  route 0.654ns (93.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  System_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.654     0.654    System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.699 r  System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.699    System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y82         FDRE                                         r  System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.816     2.183    System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y82         FDRE                                         r  System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btn_tri_i[3]
                            (input port)
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.745ns  (logic 0.336ns (19.266%)  route 1.409ns (80.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  btn_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.409     1.745    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X45Y86         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.819     2.186    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y86         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btn_tri_i[1]
                            (input port)
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.083ns  (logic 0.252ns (12.122%)  route 1.830ns (87.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  btn_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.830     2.083    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X46Y87         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.820     2.187    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y87         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btn_tri_i[2]
                            (input port)
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.107ns  (logic 0.278ns (13.176%)  route 1.830ns (86.824%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[2]
    K19                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  btn_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.830     2.107    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X52Y87         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.816     2.183    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X52Y87         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btn_tri_i[0]
                            (input port)
  Destination:            System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.131ns  (logic 0.257ns (12.045%)  route 1.874ns (87.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btn_tri_i[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btn_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.874     2.131    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X42Y86         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.819     2.186    System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y86         FDRE                                         r  System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.933ns  (logic 2.148ns (73.241%)  route 0.785ns (26.759%))
  Logic Levels:           9  (CARRY4=8 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.785     1.241    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.915 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.029 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.143 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.143    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.257 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.257    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.371 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.371    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.485 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.485    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.599 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.599    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.933 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.933    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1_n_6
    SLICE_X40Y96         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.127ns (73.048%)  route 0.785ns (26.952%))
  Logic Levels:           9  (CARRY4=8 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.785     1.241    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.915 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.029 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.143 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.143    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.257 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.257    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.371 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.371    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.485 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.485    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.599 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.599    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.912 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.912    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1_n_4
    SLICE_X40Y96         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.838ns  (logic 2.053ns (72.345%)  route 0.785ns (27.655%))
  Logic Levels:           9  (CARRY4=8 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.785     1.241    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.915 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.029 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.143 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.143    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.257 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.257    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.371 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.371    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.485 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.485    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.599 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.599    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.838 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.838    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1_n_5
    SLICE_X40Y96         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.822ns  (logic 2.037ns (72.188%)  route 0.785ns (27.812%))
  Logic Levels:           9  (CARRY4=8 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.785     1.241    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.915 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.029 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.143 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.143    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.257 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.257    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.371 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.371    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.485 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.485    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.599 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.599    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.822 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.822    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]_i_1_n_7
    SLICE_X40Y96         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.819ns  (logic 2.034ns (72.158%)  route 0.785ns (27.842%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.785     1.241    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.915 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.029 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.143 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.143    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.257 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.257    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.371 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.371    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.485 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.485    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.819 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.819    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_6
    SLICE_X40Y95         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.798ns  (logic 2.013ns (71.950%)  route 0.785ns (28.051%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.785     1.241    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.915 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.029 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.143 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.143    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.257 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.257    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.371 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.371    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.485 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.485    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.798 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.798    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_4
    SLICE_X40Y95         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.724ns  (logic 1.939ns (71.187%)  route 0.785ns (28.813%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.785     1.241    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.915 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.029 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.143 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.143    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.257 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.257    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.371 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.371    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.485 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.485    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.724 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.724    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_5
    SLICE_X40Y95         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.708ns  (logic 1.923ns (71.017%)  route 0.785ns (28.983%))
  Logic Levels:           8  (CARRY4=7 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.785     1.241    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.915 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.029 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.143 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.143    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.257 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.257    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.371 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.371    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.485 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.485    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.708 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.708    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]_i_1_n_7
    SLICE_X40Y95         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.705ns  (logic 1.920ns (70.985%)  route 0.785ns (29.015%))
  Logic Levels:           7  (CARRY4=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.785     1.241    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.915 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.029 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.143 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.143    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.257 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.257    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.371 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.371    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.705 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.705    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_6
    SLICE_X40Y94         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.684ns  (logic 1.899ns (70.758%)  route 0.785ns (29.242%))
  Logic Levels:           7  (CARRY4=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.785     1.241    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/D[1]
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.915 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]_i_1_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.029 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.029    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]_i_1_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.143 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.143    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[8]_i_1_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.257 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.257    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]_i_1_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.371 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.371    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[16]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.684 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.684    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]_i_1_n_4
    SLICE_X40Y94         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[7]/C
    SLICE_X40Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[7]/Q
                         net (fo=2, routed)           0.113     0.254    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[7]
    SLICE_X41Y89         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.257%)  route 0.124ns (46.743%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[6]/C
    SLICE_X40Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[6]/Q
                         net (fo=2, routed)           0.124     0.265    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[6]
    SLICE_X41Y89         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.062%)  route 0.125ns (46.938%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/C
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/Q
                         net (fo=2, routed)           0.125     0.266    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[2]
    SLICE_X41Y89         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]/C
    SLICE_X40Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[12]/Q
                         net (fo=2, routed)           0.132     0.273    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[12]
    SLICE_X38Y92         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.065%)  route 0.165ns (53.935%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/C
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/Q
                         net (fo=2, routed)           0.165     0.306    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[1]
    SLICE_X42Y89         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.105%)  route 0.172ns (54.895%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[5]/C
    SLICE_X40Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[5]/Q
                         net (fo=2, routed)           0.172     0.313    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[5]
    SLICE_X42Y89         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.438%)  route 0.176ns (55.562%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[3]/C
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[3]/Q
                         net (fo=2, routed)           0.176     0.317    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[3]
    SLICE_X42Y89         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.981%)  route 0.180ns (56.019%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[13]/C
    SLICE_X40Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[13]/Q
                         net (fo=2, routed)           0.180     0.321    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[13]
    SLICE_X39Y94         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.681%)  route 0.189ns (57.319%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[14]/C
    SLICE_X40Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[14]/Q
                         net (fo=2, routed)           0.189     0.330    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[14]
    SLICE_X39Y94         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.556%)  route 0.190ns (57.444%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[15]/C
    SLICE_X40Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[15]/Q
                         net (fo=2, routed)           0.190     0.331    System_i/AXI_PS2_Keyboard_0/U0/ps2/q[15]
    SLICE_X38Y92         LDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.632ns  (logic 4.434ns (46.031%)  route 5.199ns (53.969%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.648     5.746    System_i/AXI_PS2_Keyboard_0/U0/ps2/s00_axi_aclk
    SLICE_X46Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     6.264 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[1]/Q
                         net (fo=2, routed)           0.673     6.937    System_i/AXI_PS2_Keyboard_0/U0/data_reg0_0[1]
    SLICE_X46Y88         LUT2 (Prop_lut2_I1_O)        0.146     7.083 r  System_i/AXI_PS2_Keyboard_0/U0/ascii[1]_INST_0/O
                         net (fo=2, routed)           4.525    11.608    ascii_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         3.770    15.378 r  ascii_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.378    ascii[1]
    V17                                                               r  ascii[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/uart_0/U0/Inst_uart_master/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.441ns  (logic 4.078ns (43.195%)  route 5.363ns (56.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.647     5.745    System_i/uart_0/U0/Inst_uart_master/clk_i
    SLICE_X48Y88         FDPE                                         r  System_i/uart_0/U0/Inst_uart_master/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDPE (Prop_fdpe_C_Q)         0.456     6.201 r  System_i/uart_0/U0/Inst_uart_master/tx_reg/Q
                         net (fo=1, routed)           5.363    11.564    uart_tx_OBUF
    W8                   OBUF (Prop_obuf_I_O)         3.622    15.186 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    15.186    uart_tx
    W8                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.970ns  (logic 4.150ns (46.270%)  route 4.820ns (53.730%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.843     5.941    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X41Y103        FDCE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDCE (Prop_fdce_C_Q)         0.456     6.397 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_ena_reg/Q
                         net (fo=2, routed)           0.961     7.358    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_ena_reg_0
    SLICE_X41Y105        LUT2 (Prop_lut2_I0_O)        0.124     7.482 f  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/LCD_SCL_IOBUF_inst_i_2/O
                         net (fo=1, routed)           3.859    11.340    System_i/AXI_I2C_LCD_Transmit_0/LCD_SCL_IOBUF_inst/T
    H15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.570    14.911 r  System_i/AXI_I2C_LCD_Transmit_0/LCD_SCL_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.911    LCD_SCL
    H15                                                               r  LCD_SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.914ns  (logic 4.520ns (50.703%)  route 4.394ns (49.297%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.843     5.941    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X40Y103        FDCE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDCE (Prop_fdce_C_Q)         0.419     6.360 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.759     7.119    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[8]_0[2]
    SLICE_X42Y102        LUT4 (Prop_lut4_I1_O)        0.325     7.444 f  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/enz_0_INST_0/O
                         net (fo=1, routed)           3.635    11.079    LCD_SDA_TRI
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.776    14.855 r  LCD_SDA_OBUFT_inst/O
                         net (fo=0)                   0.000    14.855    LCD_SDA
    J15                                                               r  LCD_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/break_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            break_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.085ns  (logic 4.301ns (47.345%)  route 4.784ns (52.655%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.645     5.743    System_i/AXI_PS2_Keyboard_0/U0/ps2/s00_axi_aclk
    SLICE_X48Y85         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/break_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.419     6.162 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/break_reg_reg/Q
                         net (fo=3, routed)           1.024     7.185    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/data_reg0_7
    SLICE_X46Y89         LUT2 (Prop_lut2_I1_O)        0.299     7.484 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/break_o_INST_0/O
                         net (fo=1, routed)           3.760    11.245    break_o_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.583    14.828 r  break_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.828    break_o
    T14                                                               r  break_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.913ns  (logic 4.450ns (49.931%)  route 4.463ns (50.069%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.648     5.746    System_i/AXI_PS2_Keyboard_0/U0/ps2/s00_axi_aclk
    SLICE_X46Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     6.264 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[6]/Q
                         net (fo=2, routed)           0.833     7.097    System_i/AXI_PS2_Keyboard_0/U0/data_reg0_0[6]
    SLICE_X46Y89         LUT2 (Prop_lut2_I1_O)        0.150     7.247 r  System_i/AXI_PS2_Keyboard_0/U0/ascii[6]_INST_0/O
                         net (fo=2, routed)           3.629    10.876    ascii_OBUF[6]
    T15                  OBUF (Prop_obuf_I_O)         3.782    14.659 r  ascii_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.659    ascii[6]
    T15                                                               r  ascii[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 4.373ns (49.430%)  route 4.474ns (50.570%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.648     5.746    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456     6.202 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=9, routed)           0.846     7.048    System_i/AXI_PS2_Keyboard_0/U0/command_reg[2]
    SLICE_X46Y88         LUT2 (Prop_lut2_I0_O)        0.153     7.201 r  System_i/AXI_PS2_Keyboard_0/U0/ascii[5]_INST_0/O
                         net (fo=2, routed)           3.628    10.829    ascii_OBUF[5]
    P14                  OBUF (Prop_obuf_I_O)         3.764    14.593 r  ascii_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.593    ascii[5]
    P14                                                               r  ascii[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.802ns  (logic 4.200ns (47.719%)  route 4.601ns (52.281%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.648     5.746    System_i/AXI_PS2_Keyboard_0/U0/ps2/s00_axi_aclk
    SLICE_X46Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     6.264 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[0]/Q
                         net (fo=2, routed)           0.533     6.797    System_i/AXI_PS2_Keyboard_0/U0/data_reg0_0[0]
    SLICE_X46Y88         LUT2 (Prop_lut2_I1_O)        0.124     6.921 r  System_i/AXI_PS2_Keyboard_0/U0/ascii[0]_INST_0/O
                         net (fo=2, routed)           4.068    10.989    ascii_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.558    14.547 r  ascii_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.547    ascii[0]
    V18                                                               r  ascii[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.770ns  (logic 4.282ns (48.823%)  route 4.488ns (51.177%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.646     5.744    System_i/AXI_PS2_Keyboard_0/U0/ps2/s00_axi_aclk
    SLICE_X46Y86         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.518     6.262 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code_reg[2]/Q
                         net (fo=2, routed)           0.806     7.067    System_i/AXI_PS2_Keyboard_0/U0/data_reg0_0[2]
    SLICE_X46Y88         LUT2 (Prop_lut2_I1_O)        0.124     7.191 r  System_i/AXI_PS2_Keyboard_0/U0/ascii[2]_INST_0/O
                         net (fo=2, routed)           3.682    10.874    ascii_OBUF[2]
    U15                  OBUF (Prop_obuf_I_O)         3.640    14.513 r  ascii_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.513    ascii[2]
    U15                                                               r  ascii[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ascii[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.704ns  (logic 4.110ns (47.218%)  route 4.594ns (52.782%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.648     5.746    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.456     6.202 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=9, routed)           0.846     7.048    System_i/AXI_PS2_Keyboard_0/U0/command_reg[2]
    SLICE_X46Y88         LUT2 (Prop_lut2_I0_O)        0.124     7.172 r  System_i/AXI_PS2_Keyboard_0/U0/ascii[4]_INST_0/O
                         net (fo=2, routed)           3.748    10.920    ascii_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         3.530    14.450 r  ascii_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.450    ascii[4]
    R14                                                               r  ascii[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_data/result_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.128ns (40.503%)  route 0.188ns (59.497%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.545     1.655    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_data/s00_axi_aclk
    SLICE_X52Y81         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_data/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.128     1.783 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_data/result_reg/Q
                         net (fo=2, routed)           0.188     1.971    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_data_n_0
    SLICE_X53Y82         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.304%)  route 0.185ns (56.696%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.555     1.665    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y90         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.185     1.991    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X40Y89         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.304%)  route 0.185ns (56.696%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.555     1.665    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y90         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.185     1.991    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X40Y89         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.304%)  route 0.185ns (56.696%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.555     1.665    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y90         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.185     1.991    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X40Y89         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.304%)  route 0.185ns (56.696%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.555     1.665    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y90         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.185     1.991    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X40Y89         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.872%)  route 0.204ns (59.128%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.555     1.665    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y90         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.204     2.010    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X40Y90         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.872%)  route 0.204ns (59.128%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.555     1.665    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y90         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.204     2.010    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X40Y90         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.872%)  route 0.204ns (59.128%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.555     1.665    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y90         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.204     2.010    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X40Y90         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.872%)  route 0.204ns (59.128%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.555     1.665    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y90         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=33, routed)          0.204     2.010    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[0]
    SLICE_X40Y90         FDCE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.141ns (32.731%)  route 0.290ns (67.269%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.554     1.664    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y88         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.805 f  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=66, routed)          0.290     2.095    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/Q[1]
    SLICE_X40Y94         FDCE                                         f  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_timer_0/count_timer_reg[20]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/bit_cnt_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.012ns  (logic 1.592ns (22.696%)  route 5.421ns (77.304%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.640     5.107    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X48Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.231 f  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          1.781     7.012    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X39Y101        FDPE                                         f  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/bit_cnt_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.654     5.442    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X39Y101        FDPE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.996ns  (logic 1.592ns (22.748%)  route 5.405ns (77.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.640     5.107    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X48Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.231 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          1.765     6.996    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X47Y105        FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.652     5.440    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X47Y105        FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[22]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.996ns  (logic 1.592ns (22.748%)  route 5.405ns (77.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.640     5.107    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X48Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.231 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          1.765     6.996    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X47Y105        FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.652     5.440    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X47Y105        FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[23]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.996ns  (logic 1.592ns (22.748%)  route 5.405ns (77.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.640     5.107    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X48Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.231 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          1.765     6.996    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X47Y105        FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.652     5.440    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X47Y105        FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[24]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.996ns  (logic 1.592ns (22.748%)  route 5.405ns (77.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.640     5.107    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X48Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.231 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          1.765     6.996    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X47Y105        FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.652     5.440    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X47Y105        FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[25]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.996ns  (logic 1.592ns (22.748%)  route 5.405ns (77.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.640     5.107    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X48Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.231 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          1.765     6.996    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X47Y105        FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.652     5.440    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X47Y105        FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[26]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.996ns  (logic 1.592ns (22.748%)  route 5.405ns (77.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.640     5.107    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X48Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.231 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          1.765     6.996    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X47Y105        FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.652     5.440    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X47Y105        FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[27]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.996ns  (logic 1.592ns (22.748%)  route 5.405ns (77.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.640     5.107    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X48Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.231 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          1.765     6.996    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X47Y105        FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.652     5.440    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X47Y105        FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[28]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.996ns  (logic 1.592ns (22.748%)  route 5.405ns (77.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.640     5.107    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X48Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.231 r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          1.765     6.996    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X47Y105        FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.652     5.440    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X47Y105        FDRE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[29]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.996ns  (logic 1.592ns (22.749%)  route 5.405ns (77.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.640     5.107    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X48Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.231 f  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          1.765     6.996    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0
    SLICE_X40Y108        FDCE                                         f  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        1.652     5.440    System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X40Y108        FDCE                                         r  System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.203ns (78.956%)  route 0.054ns (21.044%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         LDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[23]/G
    SLICE_X39Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[23]/Q
                         net (fo=1, routed)           0.054     0.212    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[23]
    SLICE_X38Y99         LUT4 (Prop_lut4_I0_O)        0.045     0.257 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     0.257    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X38Y99         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.825     2.192    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.223ns (81.654%)  route 0.050ns (18.346%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         LDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[3]/G
    SLICE_X42Y89         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[3]/Q
                         net (fo=1, routed)           0.050     0.228    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[3]
    SLICE_X43Y89         LUT5 (Prop_lut5_I0_O)        0.045     0.273 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.273    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X43Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.822     2.189    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.203ns (69.975%)  route 0.087ns (30.025%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         LDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[13]/G
    SLICE_X39Y94         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[13]/Q
                         net (fo=1, routed)           0.087     0.245    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[13]
    SLICE_X38Y94         LUT4 (Prop_lut4_I2_O)        0.045     0.290 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.290    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X38Y94         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.824     2.191    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y94         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.203ns (69.496%)  route 0.089ns (30.504%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         LDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[25]/G
    SLICE_X39Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[25]/Q
                         net (fo=1, routed)           0.089     0.247    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[25]
    SLICE_X38Y99         LUT4 (Prop_lut4_I0_O)        0.045     0.292 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     0.292    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X38Y99         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.825     2.192    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.203ns (68.541%)  route 0.093ns (31.459%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         LDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[22]/G
    SLICE_X39Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[22]/Q
                         net (fo=1, routed)           0.093     0.251    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[22]
    SLICE_X37Y97         LUT4 (Prop_lut4_I2_O)        0.045     0.296 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.296    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X37Y97         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.825     2.192    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y97         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.203ns (67.697%)  route 0.097ns (32.303%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        LDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[24]/G
    SLICE_X41Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[24]/Q
                         net (fo=1, routed)           0.097     0.255    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[24]
    SLICE_X40Y100        LUT4 (Prop_lut4_I0_O)        0.045     0.300 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     0.300    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X40Y100        FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.911     2.278    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.203ns (64.741%)  route 0.111ns (35.259%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         LDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[4]/G
    SLICE_X41Y89         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[4]/Q
                         net (fo=1, routed)           0.111     0.269    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[4]
    SLICE_X39Y89         LUT5 (Prop_lut5_I0_O)        0.045     0.314 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.314    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X39Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.822     2.189    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y89         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.203ns (63.554%)  route 0.116ns (36.446%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         LDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[16]/G
    SLICE_X39Y94         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[16]/Q
                         net (fo=1, routed)           0.116     0.274    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[16]
    SLICE_X38Y96         LUT4 (Prop_lut4_I2_O)        0.045     0.319 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     0.319    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X38Y96         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.824     2.191    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y96         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.199ns (60.507%)  route 0.130ns (39.493%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[4]/C
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.199     0.199 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_word_reg[4]/Q
                         net (fo=3, routed)           0.130     0.329    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/p_4_in
    SLICE_X53Y83         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.813     2.180    System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/s00_axi_aclk
    SLICE_X53Y83         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_reg[3]/C

Slack:                    inf
  Source:                 System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.223ns (67.746%)  route 0.106ns (32.254%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         LDCE                         0.000     0.000 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[9]/G
    SLICE_X38Y92         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  System_i/AXI_PS2_Keyboard_0/U0/ps2/timer_reg_reg[9]/Q
                         net (fo=1, routed)           0.106     0.284    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/timer[9]
    SLICE_X38Y93         LUT4 (Prop_lut4_I2_O)        0.045     0.329 r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     0.329    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X38Y93         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_125Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_125Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_125Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_125Mhz_IBUF_BUFG_inst/O
                         net (fo=1452, routed)        0.824     2.191    System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y93         FDRE                                         r  System_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C





