{"Processors":  [
	{
		"Processor ID": "316",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "Q9100",
		"Processor Date": "",
		"Processor Clock [MHz]": "2260.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "45.0",
		"Instruction set width": "",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.175",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.175",
		"FO4 Source": ""
	},
	{
		"Processor ID": "329",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "",
		"Processor Model": "Q9500",
		"Processor Date": "",
		"Processor Clock [MHz]": "2830.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "456.0",
		"Die size (mm^2)": "164",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": ""
	},
	{
		"Processor ID": "344",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "Q9000",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "45.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.175",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.175",
		"FO4 Source": ""
	},
	{
		"Processor ID": "349",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "",
		"Processor Model": "Q9400S",
		"Processor Date": "",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "456.0",
		"Die size (mm^2)": "164",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": ""
	},
	{
		"Processor ID": "350",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "",
		"Processor Model": "Q9550S",
		"Processor Date": "",
		"Processor Clock [MHz]": "2830.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": ""
	},
	{
		"Processor ID": "351",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "",
		"Processor Model": "Q8200S",
		"Processor Date": "",
		"Processor Clock [MHz]": "2330.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "456.0",
		"Die size (mm^2)": "164",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": ""
	},
	{
		"Processor ID": "363",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "",
		"Processor Model": "Q8400S",
		"Processor Date": "",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "456.0",
		"Die size (mm^2)": "164",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": ""
	},
	{
		"Processor ID": "378",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "",
		"Processor Model": "Q9505",
		"Processor Date": "",
		"Processor Clock [MHz]": "2830.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "",
		"Transistors (millions)": "456.0",
		"Die size (mm^2)": "164",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "379",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "",
		"Processor Model": "Q9505S",
		"Processor Date": "",
		"Processor Clock [MHz]": "2830.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "456.0",
		"Die size (mm^2)": "164",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "1122",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Kentsfield",
		"Microarchitecture": "Core:Kentsfield",
		"Processor Model": "Q6600",
		"Processor Date": "2007-01-01",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "105.0",
		"Instruction set width": "64",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "16.399695119117307",
		"SpecFp2006 (average base)": "15.147937153289222",
		"x400_perlbench": "17.3",
		"x401_bzip2": "12.9",
		"x403_gcc": "11.0",
		"x429_mcf": "23.44866733953126",
		"x445_gobmk": "16.099999999999998",
		"x456_hmmer": "12.64990118538481",
		"x458_sjeng": "14.449913494550755",
		"x462_libquantum": "25.78429754715067",
		"x464_h264ref": "24.649949290008692",
		"x471_omnetpp": "14.54922678357857",
		"x473_astar": "12.349898785010346",
		"x483_xalancbmk": "19.64942747257538",
		"x410_bwaves": "23.51680250374187",
		"x416_gamess": "13.049904214207858",
		"x433_milc": "11.793218390244455",
		"x434_zeusmp": "14.699659860010367",
		"x435_gromacs": "13.9",
		"x436_cactusadm": "16.898816526609192",
		"x437_leslie3d": "14.687749997872377",
		"x444_namd": "12.449899597988733",
		"x447_dealii": "17.349927953740902",
		"x450_soplex": "14.64581851587681",
		"x453_povray": "17.24992753607968",
		"x454_calculix": "11.049886877249016",
		"x459_gemsfdtd": "12.838224176263632",
		"x465_tonto": "13.4",
		"x470_lbm": "15.946159412222118",
		"x481_wrf": "17.797471730557685",
		"x482_sphinx3": "21.89977168830762",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1123",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Kentsfield",
		"Microarchitecture": "Core:Kentsfield",
		"Processor Model": "Q6700",
		"Processor Date": "2007-04-01",
		"Processor Clock [MHz]": "2667.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "105.0",
		"Instruction set width": "64",
		"Transistors (millions)": "582.0",
		"Die size (mm^2)": "286",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "17.616272828415333",
		"SpecFp2006 (average base)": "16.259694412603277",
		"x400_perlbench": "18.331868386158696",
		"x401_bzip2": "14.232092001183553",
		"x403_gcc": "13.300495581435541",
		"x429_mcf": "23.716234492747354",
		"x445_gobmk": "17.53021609714793",
		"x456_hmmer": "12.996448734115779",
		"x458_sjeng": "16.12653828242819",
		"x462_libquantum": "26.844238956229404",
		"x464_h264ref": "27.664687589277243",
		"x471_omnetpp": "14.556623618336491",
		"x473_astar": "13.2997493687106",
		"x483_xalancbmk": "20.79205194356677",
		"x410_bwaves": "23.331555420088613",
		"x416_gamess": "16.05820467341508",
		"x433_milc": "11.456780433812382",
		"x434_zeusmp": "16.1199321052829",
		"x435_gromacs": "15.850134507776579",
		"x436_cactusadm": "23.558376670378127",
		"x437_leslie3d": "14.344228720833202",
		"x444_namd": "13.765129352327458",
		"x447_dealii": "17.6661807548012",
		"x450_soplex": "14.396295343289044",
		"x453_povray": "19.187013788002726",
		"x454_calculix": "12.660030996532448",
		"x459_gemsfdtd": "12.828063427225931",
		"x465_tonto": "14.493017644982421",
		"x470_lbm": "15.561484538829086",
		"x481_wrf": "18.41013933921647",
		"x482_sphinx3": "22.33983709496879",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "8192",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1124",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Core:Yorkfield",
		"Processor Model": "Q8200",
		"Processor Date": "2008-08-01",
		"Processor Clock [MHz]": "2330.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "456.0",
		"Die size (mm^2)": "164",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "18.300000000000004",
		"SpecFp2006 (average base)": "17.7",
		"x400_perlbench": "15.0",
		"x401_bzip2": "11.6",
		"x403_gcc": "14.2",
		"x429_mcf": "24.1",
		"x445_gobmk": "15.5",
		"x456_hmmer": "13.2",
		"x458_sjeng": "16.1",
		"x462_libquantum": "108.0",
		"x464_h264ref": "25.4",
		"x471_omnetpp": "13.3",
		"x473_astar": "11.4",
		"x483_xalancbmk": "17.2",
		"x410_bwaves": "29.8",
		"x416_gamess": "14.1",
		"x433_milc": "19.0",
		"x434_zeusmp": "20.0",
		"x435_gromacs": "14.3",
		"x436_cactusadm": "36.7",
		"x437_leslie3d": "16.0",
		"x444_namd": "12.0",
		"x447_dealii": "16.7",
		"x450_soplex": "13.9",
		"x453_povray": "17.6",
		"x454_calculix": "15.1",
		"x459_gemsfdtd": "17.4",
		"x465_tonto": "14.4",
		"x470_lbm": "20.3",
		"x481_wrf": "17.8",
		"x482_sphinx3": "18.6",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1125",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Core:Yorkfield",
		"Processor Model": "Q8300",
		"Processor Date": "2008-11-01",
		"Processor Clock [MHz]": "2500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "456.0",
		"Die size (mm^2)": "164",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "19.4",
		"SpecFp2006 (average base)": "18.600000000000005",
		"x400_perlbench": "16.1",
		"x401_bzip2": "12.4",
		"x403_gcc": "15.3",
		"x429_mcf": "25.0",
		"x445_gobmk": "16.6",
		"x456_hmmer": "14.1",
		"x458_sjeng": "17.3",
		"x462_libquantum": "109.0",
		"x464_h264ref": "27.2",
		"x471_omnetpp": "13.8",
		"x473_astar": "12.1",
		"x483_xalancbmk": "18.3",
		"x410_bwaves": "29.8",
		"x416_gamess": "15.1",
		"x433_milc": "19.6",
		"x434_zeusmp": "21.1",
		"x435_gromacs": "15.4",
		"x436_cactusadm": "38.8",
		"x437_leslie3d": "16.6",
		"x444_namd": "12.9",
		"x447_dealii": "17.9",
		"x450_soplex": "14.4",
		"x453_povray": "19.1",
		"x454_calculix": "16.2",
		"x459_gemsfdtd": "17.7",
		"x465_tonto": "15.3",
		"x470_lbm": "20.4",
		"x481_wrf": "18.8",
		"x482_sphinx3": "19.6",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1126",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Core:Yorkfield",
		"Processor Model": "Q8400",
		"Processor Date": "2009-04-01",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "456.0",
		"Die size (mm^2)": "164",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "19.999999999999996",
		"SpecFp2006 (average base)": "19.299999999999997",
		"x400_perlbench": "17.0",
		"x401_bzip2": "12.7",
		"x403_gcc": "15.5",
		"x429_mcf": "25.4",
		"x445_gobmk": "17.6",
		"x456_hmmer": "14.9",
		"x458_sjeng": "18.3",
		"x462_libquantum": "101.0",
		"x464_h264ref": "29.0",
		"x471_omnetpp": "14.0",
		"x473_astar": "12.7",
		"x483_xalancbmk": "19.0",
		"x410_bwaves": "29.9",
		"x416_gamess": "16.1",
		"x433_milc": "19.8",
		"x434_zeusmp": "22.0",
		"x435_gromacs": "16.4",
		"x436_cactusadm": "40.3",
		"x437_leslie3d": "16.9",
		"x444_namd": "13.7",
		"x447_dealii": "19.0",
		"x450_soplex": "14.7",
		"x453_povray": "20.6",
		"x454_calculix": "17.2",
		"x459_gemsfdtd": "17.8",
		"x465_tonto": "16.2",
		"x470_lbm": "20.4",
		"x481_wrf": "19.6",
		"x482_sphinx3": "20.2",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1127",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Core:Yorkfield",
		"Processor Model": "Q9300",
		"Processor Date": "2008-03-01",
		"Processor Clock [MHz]": "2500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "456.0",
		"Die size (mm^2)": "164",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "17.500000000000004",
		"SpecFp2006 (average base)": "16.899999999999995",
		"x400_perlbench": "15.6",
		"x401_bzip2": "12.8",
		"x403_gcc": "15.8",
		"x429_mcf": "23.0",
		"x445_gobmk": "16.1",
		"x456_hmmer": "13.1",
		"x458_sjeng": "15.2",
		"x462_libquantum": "44.2",
		"x464_h264ref": "25.7",
		"x471_omnetpp": "14.6",
		"x473_astar": "12.0",
		"x483_xalancbmk": "18.5",
		"x410_bwaves": "28.3",
		"x416_gamess": "15.1",
		"x433_milc": "13.1",
		"x434_zeusmp": "17.5",
		"x435_gromacs": "14.8",
		"x436_cactusadm": "32.1",
		"x437_leslie3d": "16.4",
		"x444_namd": "12.9",
		"x447_dealii": "15.9",
		"x450_soplex": "14.3",
		"x453_povray": "18.5",
		"x454_calculix": "11.5",
		"x459_gemsfdtd": "14.6",
		"x465_tonto": "15.7",
		"x470_lbm": "15.6",
		"x481_wrf": "21.1",
		"x482_sphinx3": "21.1",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1128",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Core:Yorkfield",
		"Processor Model": "Q9400",
		"Processor Date": "2008-08-01",
		"Processor Clock [MHz]": "2666.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "456.0",
		"Die size (mm^2)": "164",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "20.899999999999995",
		"SpecFp2006 (average base)": "19.499999999999996",
		"x400_perlbench": "17.3",
		"x401_bzip2": "13.8",
		"x403_gcc": "16.1",
		"x429_mcf": "27.4",
		"x445_gobmk": "17.7",
		"x456_hmmer": "15.1",
		"x458_sjeng": "18.4",
		"x462_libquantum": "118.0",
		"x464_h264ref": "29.3",
		"x471_omnetpp": "14.9",
		"x473_astar": "13.3",
		"x483_xalancbmk": "19.8",
		"x410_bwaves": "29.3",
		"x416_gamess": "16.1",
		"x433_milc": "19.5",
		"x434_zeusmp": "22.1",
		"x435_gromacs": "16.5",
		"x436_cactusadm": "41.8",
		"x437_leslie3d": "17.2",
		"x444_namd": "13.7",
		"x447_dealii": "19.1",
		"x450_soplex": "15.5",
		"x453_povray": "20.4",
		"x454_calculix": "17.2",
		"x459_gemsfdtd": "17.6",
		"x465_tonto": "16.4",
		"x470_lbm": "20.0",
		"x481_wrf": "19.7",
		"x482_sphinx3": "21.4",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1129",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Core:Yorkfield",
		"Processor Model": "Q9450",
		"Processor Date": "2008-03-01",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "20.803679082936977",
		"SpecFp2006 (average base)": "19.789035864290273",
		"x400_perlbench": "17.16390483527547",
		"x401_bzip2": "14.831028159506701",
		"x403_gcc": "17.992076759773326",
		"x429_mcf": "28.685293164712245",
		"x445_gobmk": "17.597744201243884",
		"x456_hmmer": "14.35721773467262",
		"x458_sjeng": "17.098487149997577",
		"x462_libquantum": "77.72099530526677",
		"x464_h264ref": "28.42275172139471",
		"x471_omnetpp": "17.407562661347452",
		"x473_astar": "14.061673492164608",
		"x483_xalancbmk": "21.197964679411065",
		"x410_bwaves": "32.41607760208213",
		"x416_gamess": "16.983916738089132",
		"x433_milc": "15.688330273564514",
		"x434_zeusmp": "20.434007099770824",
		"x435_gromacs": "16.523258292603384",
		"x436_cactusadm": "38.07807033627395",
		"x437_leslie3d": "19.207074758245557",
		"x444_namd": "13.799758449878299",
		"x447_dealii": "17.27297058836295",
		"x450_soplex": "17.328068749625984",
		"x453_povray": "20.197359390799676",
		"x454_calculix": "14.273918586794297",
		"x459_gemsfdtd": "17.94371720123916",
		"x465_tonto": "17.760563704614043",
		"x470_lbm": "22.04500017756143",
		"x481_wrf": "22.42092538654089",
		"x482_sphinx3": "27.558904042537826",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1130",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Core:Yorkfield",
		"Processor Model": "Q9550",
		"Processor Date": "2008-03-01",
		"Processor Clock [MHz]": "2830.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "21.795897440817402",
		"SpecFp2006 (average base)": "20.62117406841855",
		"x400_perlbench": "18.196549682048044",
		"x401_bzip2": "15.730725392848573",
		"x403_gcc": "18.82276930371232",
		"x429_mcf": "29.682697657918506",
		"x445_gobmk": "18.664125220894128",
		"x456_hmmer": "15.257996343870824",
		"x458_sjeng": "18.096133805857438",
		"x462_libquantum": "76.81474326331089",
		"x464_h264ref": "30.22220528211356",
		"x471_omnetpp": "17.908274110341033",
		"x473_astar": "14.861939103784874",
		"x483_xalancbmk": "22.330759833163246",
		"x410_bwaves": "32.479319071563594",
		"x416_gamess": "18.081739364600487",
		"x433_milc": "15.837628628441959",
		"x434_zeusmp": "21.332485860431554",
		"x435_gromacs": "17.650588354153754",
		"x436_cactusadm": "40.11506451985752",
		"x437_leslie3d": "19.670564231195492",
		"x444_namd": "14.666364548413997",
		"x447_dealii": "18.299579951937943",
		"x450_soplex": "17.789633318939966",
		"x453_povray": "21.430785168120856",
		"x454_calculix": "15.137113215908046",
		"x459_gemsfdtd": "18.071505688231078",
		"x465_tonto": "18.727794750185097",
		"x470_lbm": "22.2601364410669",
		"x481_wrf": "23.356218816274392",
		"x482_sphinx3": "28.990686664519565",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1131",
		"Designer": "Intel",
		"Processor Family": "Core 2 Quad",
		"Processor Code Name": "Yorkfield",
		"Microarchitecture": "Core:Yorkfield",
		"Processor Model": "Q9650",
		"Processor Date": "2008-08-01",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "4",
		"TDP": "95.0",
		"Instruction set width": "64",
		"Transistors (millions)": "820.0",
		"Die size (mm^2)": "214",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "23.85092783097476",
		"SpecFp2006 (average base)": "22.00361855079516",
		"x400_perlbench": "19.324178847360596",
		"x401_bzip2": "16.965818283808247",
		"x403_gcc": "18.238773354208",
		"x429_mcf": "31.82361285647433",
		"x445_gobmk": "20.166611509384765",
		"x456_hmmer": "16.62512766781565",
		"x458_sjeng": "19.93085455419185",
		"x462_libquantum": "115.01449092757271",
		"x464_h264ref": "32.59058907596837",
		"x471_omnetpp": "18.574157660363916",
		"x473_astar": "15.96152735679669",
		"x483_xalancbmk": "23.799439762722823",
		"x410_bwaves": "32.81436016060634",
		"x416_gamess": "19.14959289424436",
		"x433_milc": "18.35917421207902",
		"x434_zeusmp": "23.764927273425698",
		"x435_gromacs": "18.861363921262726",
		"x436_cactusadm": "45.05118619954609",
		"x437_leslie3d": "20.37644339706131",
		"x444_namd": "15.565742269469467",
		"x447_dealii": "20.105278186134207",
		"x450_soplex": "18.740464484766026",
		"x453_povray": "22.966327538492237",
		"x454_calculix": "17.884569997305594",
		"x459_gemsfdtd": "19.249125501398982",
		"x465_tonto": "19.29182092333017",
		"x470_lbm": "22.072419748804965",
		"x481_wrf": "23.47015980125536",
		"x482_sphinx3": "30.229966016739038",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "12288",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	}
]}} 
