# Wallace-Tree-multiplier
This project implements a high-speed Wallace Tree Multiplier using Verilog HDL.  
The design reduces multiplication delay by parallel partial product reduction using carry-save adders.  
It is fully synthesizable and optimized for RTL-level VLSI design.  
