==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 2.5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.2ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] Analyzing design file '/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/TOE/common_utilities/common_utilities.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.75 seconds. CPU system time: 2.05 seconds. Elapsed time: 12.94 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 15,347 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,696 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,285 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,534 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/UDP_prj/ultrascale_plus/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'SocketTable' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:419:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:59:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_1' is marked as complete unroll implied by the pipeline pragma (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:105:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_1' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:59:26) in function 'TableHandler' completely with a factor of 16 (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_1' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:105:23) in function 'byteSwap<32>' completely with a factor of 4 (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:101:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_1' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:105:23) in function 'byteSwap<16>' completely with a factor of 2 (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.hpp:101:0)
INFO: [HLS 214-178] Inlining function 'axis_udp<512>::axis_udp(ap_uint<512>, ap_uint<64>, ap_uint<1>)' into 'udpRxEngine(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<axis_udp<512>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> byteSwap<16>(ap_uint<16>)' into 'udpRxEngine(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<axis_udp<512>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> byteSwap<32>(ap_uint<32>)' into 'udpRxEngine(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<axis_udp<512>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'udpMetadata::udpMetadata(ap_uint<32>, ap_uint<32>, ap_uint<16>, ap_uint<16>, ap_uint<1>)' into 'udpRxEngine(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<axis_udp<512>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> byteSwap<32>(ap_uint<32>)' into 'TableHandler(hls::stream<udpMetadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<tableResponse, 0>&, hls::stream<udpMetadata, 0>&, socket_table*, ap_uint<16>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'userMetadata::userMetadata(ap_uint<32>, ap_uint<32>, ap_uint<16>, ap_uint<16>)' into 'TableHandler(hls::stream<udpMetadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<tableResponse, 0>&, hls::stream<udpMetadata, 0>&, socket_table*, ap_uint<16>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'udpMetadata::udpMetadata(ap_uint<32>, ap_uint<32>, ap_uint<16>, ap_uint<16>, ap_uint<1>)' into 'TableHandler(hls::stream<udpMetadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<tableResponse, 0>&, hls::stream<udpMetadata, 0>&, socket_table*, ap_uint<16>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'axis_udp<512>::axis_udp(ap_uint<512>, ap_uint<64>, ap_uint<1>)' into 'appGetMetaData(hls::stream<hls::axis<ap_uint<512>, 96ul, 0ul, 16ul>, 0>&, hls::stream<axis_udp<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:235:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> byteSwap<16>(ap_uint<16>)' into 'udpTxEngine(hls::stream<axis_udp<512>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:284:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<32> byteSwap<32>(ap_uint<32>)' into 'udpTxEngine(hls::stream<axis_udp<512>, 0>&, hls::stream<udpMetadata, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:284:0)
INFO: [HLS 214-248] Applying array_partition to 'SocketTable.0': Complete partitioning on dimension 1. (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:419:0)
INFO: [HLS 214-248] Applying array_partition to 'SocketTable.1': Complete partitioning on dimension 1. (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:419:0)
INFO: [HLS 214-248] Applying array_partition to 'SocketTable.2': Complete partitioning on dimension 1. (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:419:0)
INFO: [HLS 214-248] Applying array_partition to 'SocketTable.3': Complete partitioning on dimension 1. (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:419:0)
INFO: [HLS 214-364] Automatically inlining function 'keep2len(ap_uint<64>)' to improve effectiveness of pipeline pragma in function 'appGetMetaData(hls::stream<hls::axis<ap_uint<512>, 96ul, 0ul, 16ul>, 0>&, hls::stream<axis_udp<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:257:39)
INFO: [HLS 214-364] Automatically inlining function 'keep2len(ap_uint<64>)' to improve effectiveness of pipeline pragma in function 'appGetMetaData(hls::stream<hls::axis<ap_uint<512>, 96ul, 0ul, 16ul>, 0>&, hls::stream<axis_udp<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<ap_uint<16>, 0>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:269:51)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.95 seconds. Elapsed time: 8.5 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.199 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'udp' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:407:1), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'udpRxEngine'
	 'TableHandler'
	 'rxEngPacketDropper'
	 'appGetMetaData'
	 'udpTxEngine'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/TOE/common_utilities/common_utilities.cpp:42:6) to (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:271:17) in function 'appGetMetaData'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/TOE/common_utilities/common_utilities.cpp:42:6) to (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:258:17) in function 'appGetMetaData'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:57:16) to (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:72:5) in function 'TableHandler'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.226 GB.
WARNING: [HLS 200-657] Generating channel agmdIdOut that flows backwards in the dataflow region.
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for udp because entry_proc has non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'udp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udpRxEngine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'udpRxEngine'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'udpRxEngine'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TableHandler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'TableHandler'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'TableHandler'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.295 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rxEngPacketDropper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rxEngPacketDropper'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'rxEngPacketDropper'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.295 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'appGetMetaData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'appGetMetaData'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'appGetMetaData'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udpTxEngine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'udpTxEngine'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'udpTxEngine'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_rxEngPacketDropper_U0 (from udpRxEngine_U0 to rxEngPacketDropper_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_udpTxEngine_U0 (from appGetMetaData_U0 to udpTxEngine_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udpRxEngine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ure_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'udpRxEngine' pipeline 'udpRxEngine' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'udpRxEngine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TableHandler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'TableHandler' pipeline 'TableHandler' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'TableHandler'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rxEngPacketDropper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'repd_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_drop' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_id' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_user_myIP' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_user_theirIP' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_user_myPort' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_user_theirPort' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rxEngPacketDropper' pipeline 'rxEngPacketDropper' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rxEngPacketDropper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'appGetMetaData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'agmd_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lenCount' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'appGetMetaData' pipeline 'appGetMetaData' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'appGetMetaData'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udpTxEngine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ute_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currMetaData_theirIP' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currMetaData_myIP' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currMetaData_theirPort' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currMetaData_myPort' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ip_len' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'udp_len' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'udpTxEngine' pipeline 'udpTxEngine' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'udpTxEngine'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.1 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/rxUdpDataIn_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/rxUdpDataIn_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/rxUdpDataIn_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/rxUdpDataIn_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/txUdpDataOut_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/txUdpDataOut_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/txUdpDataOut_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/txUdpDataOut_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataOutApp_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataOutApp_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataOutApp_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataOutApp_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataOutApp_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataOutApp_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataInApp_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataInApp_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataInApp_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataInApp_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataInApp_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataInApp_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/myIpAddress' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirIP_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_theirPort_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_myPort_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_9' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_10' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_14' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_valid_15' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/numberSockets' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'udp' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'SocketTable_theirIP_0', 'SocketTable_theirIP_1', 'SocketTable_theirIP_2', 'SocketTable_theirIP_3', 'SocketTable_theirIP_4', 'SocketTable_theirIP_5', 'SocketTable_theirIP_6', 'SocketTable_theirIP_7', 'SocketTable_theirIP_8', 'SocketTable_theirIP_9', 'SocketTable_theirIP_10', 'SocketTable_theirIP_11', 'SocketTable_theirIP_12', 'SocketTable_theirIP_13', 'SocketTable_theirIP_14', 'SocketTable_theirIP_15', 'SocketTable_theirPort_0', 'SocketTable_theirPort_1', 'SocketTable_theirPort_2', 'SocketTable_theirPort_3', 'SocketTable_theirPort_4', 'SocketTable_theirPort_5', 'SocketTable_theirPort_6', 'SocketTable_theirPort_7', 'SocketTable_theirPort_8', 'SocketTable_theirPort_9', 'SocketTable_theirPort_10', 'SocketTable_theirPort_11', 'SocketTable_theirPort_12', 'SocketTable_theirPort_13', 'SocketTable_theirPort_14', 'SocketTable_theirPort_15', 'SocketTable_myPort_0', 'SocketTable_myPort_1', 'SocketTable_myPort_2', 'SocketTable_myPort_3', 'SocketTable_myPort_4', 'SocketTable_myPort_5', 'SocketTable_myPort_6', 'SocketTable_myPort_7', 'SocketTable_myPort_8', 'SocketTable_myPort_9', 'SocketTable_myPort_10', 'SocketTable_myPort_11', 'SocketTable_myPort_12', 'SocketTable_myPort_13', 'SocketTable_myPort_14', 'SocketTable_myPort_15', 'SocketTable_valid_0', 'SocketTable_valid_1', 'SocketTable_valid_2', 'SocketTable_valid_3', 'SocketTable_valid_4', 'SocketTable_valid_5', 'SocketTable_valid_6', 'SocketTable_valid_7', 'SocketTable_valid_8', 'SocketTable_valid_9', 'SocketTable_valid_10', 'SocketTable_valid_11', 'SocketTable_valid_12', 'SocketTable_valid_13', 'SocketTable_valid_14', 'SocketTable_valid_15' and 'numberSockets' to AXI-Lite port s_axilite.
INFO: [RTGEN 206-100] Finished creating RTL model for 'udp'.
INFO: [RTMG 210-285] Implementing FIFO 'myIpAddress_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_0_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_1_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_2_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_3_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_4_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_5_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_6_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_7_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_8_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_9_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_10_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_11_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_12_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_13_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_14_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirIP_15_c_U(udp_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_0_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_1_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_2_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_3_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_4_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_5_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_6_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_7_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_8_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_9_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_10_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_11_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_12_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_13_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_14_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_theirPort_15_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_0_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_1_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_2_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_3_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_4_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_5_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_6_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_7_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_8_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_9_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_10_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_11_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_12_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_13_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_14_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_myPort_15_c_U(udp_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_0_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_1_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_2_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_3_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_4_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_5_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_6_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_7_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_8_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_9_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_10_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_11_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_12_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_13_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_14_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_valid_15_c_U(udp_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ureMetaData_U(udp_fifo_w128_d32_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ureDataPayload_U(udp_fifo_w1024_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rthDropFifo_U(udp_fifo_w160_d32_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'agmdIdOut_U(udp_fifo_w16_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'txthMetaData_U(udp_fifo_w128_d32_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'agmdDataOut_U(udp_fifo_w1024_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'agmdpayloadLenOut_U(udp_fifo_w16_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_TableHandler_U0_U(udp_start_for_TableHandler_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_rxEngPacketDropper_U0_U(udp_start_for_rxEngPacketDropper_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_udpTxEngine_U0_U(udp_start_for_udpTxEngine_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.342 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.56 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.44 seconds; current allocated memory: 1.359 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for udp.
INFO: [VLOG 209-307] Generating Verilog RTL for udp.
INFO: [HLS 200-789] **** Estimated Fmax: 439.75 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29.68 seconds. CPU system time: 3.31 seconds. Elapsed time: 36.91 seconds; current allocated memory: 173.793 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file UDP_prj/ultrascale_plus/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.2 seconds. CPU system time: 1.16 seconds. Elapsed time: 20.39 seconds; current allocated memory: 7.621 MB.
