vcs \
-PP \
-sverilog \
-debug_all \
+lint=TFIPC-L \
+libext+.sv+.v+.vs \
+warn=noISALS \
+vcs+lic+wait \
-timescale=1ns/1ps \
-assert svaext \
+incdir+. \
+incdir+$RTL_CAD_ROOT/synopsys/designcompiler/M-2016.12-SP3/dw/sim_ver \
+incdir+/p/hdk/rtl/proj_tools/nebulon_data/shdk74/17.39.01_real_agents_nebww40/include \
-v ../hqm_AW_map.sv \
-y /p/hdk/cad/ctech/c2v17ww20b_hdk145/source/v \
-y /p/hdk/cad/ctech/ctech_exp_c2v17ww24e_sdg/source/v \
-y $RTL_CAD_ROOT/synopsys/designcompiler/M-2016.12-SP3/dw/sim_ver \
/p/hdk/cad/ctech/c2v17ww20b_hdk145/source/v/ctech_1_to_2_map.sv \
-y /p/hdk/rtl/cad/x86-64_linux26/dt/sva_lib/6.0p1/SVA_LIB \
+incdir+/p/hdk/rtl/cad/x86-64_linux26/dt/sva_lib/6.0p1/SVA_LIB \
-y ../../../subIP/sip/AW/src/rtl \
+incdir+../../../subIP/sip/AW/src/rtl \
-y ../../../src/rtl \
+incdir+../../../src/rtl \
../../../subIP/sip/AW/src/rtl/hqm_AW_pkg.sv \
../../../src/rtl/hqm_pkg.sv \
../../../src/rtl/hqm_core_pkg.sv \
+define+INTEL_INST_ON \
+error+200 \
hqm_AW_clock_control_tb.sv \
