Time resolution is 1 ps
$stop called at time : 2120 ns : File "F:/FPGA/Verilog_design/seq_check_1011001/tb/tb.v" Line 44
