Release 14.7 par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WEDASP78::  Tue May 13 15:26:19 2014

par -w -intstyle ise -pl high -rl high -xe n -t 1 ADAT_Out_Test_map.ncd
ADAT_Out_Test.ncd ADAT_Out_Test.pcf 


Constraints file: ADAT_Out_Test.pcf.
Loading device for application Rf_Device from file '3s200a.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "ADAT_Out_Test" is an NCD, version 3.2, device xc3s200a, package vq100, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.42 2013-10-13".



Design Summary Report:

 Number of External IOBs                          11 out of 68     16%

   Number of External Input IOBs                  1

      Number of External Input IBUFs              1
        Number of LOCed External Input IBUFs      1 out of 1     100%


   Number of External Output IOBs                10

      Number of External Output IOBs              7
        Number of LOCed External Output IOBs      5 out of 7      71%

      Number of External Output IOBLRs            3
        Number of LOCed External Output IOBLRs    3 out of 3     100%


   Number of External Bidir IOBs                  0


   Number of BUFGMUXs                        3 out of 24     12%
   Number of DCMs                            1 out of 4      25%
   Number of RAMB16BWEs                      5 out of 16     31%
   Number of Slices                        434 out of 1792   24%
      Number of SLICEMs                     72 out of 896     8%



Overall effort level (-ol):   Not applicable because -pl and -rl switches are used
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 

Starting Router


Phase  1  : 3262 unrouted;      REAL time: 7 secs 

Phase  2  : 2966 unrouted;      REAL time: 7 secs 

Phase  3  : 943 unrouted;      REAL time: 7 secs 

Phase  4  : 943 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 8 secs 

Updating file: ADAT_Out_Test.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 9 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 9 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 9 secs 
WARNING:Route:455 - CLK Net:DEBUG_ADAT_TAKT_OBUF may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 9 secs 
Total CPU time to Router completion: 9 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|DEBUG_ADAT_TAKT_OBUF |              |      |      |            |             |
|                     | BUFGMUX_X1Y10| No   |  119 |  0.118     |  0.989      |
+---------------------+--------------+------+------+------------+-------------+
|IN_PLATINENTAKT_IBUF |              |      |      |            |             |
|                   G | BUFGMUX_X2Y11| No   |   18 |  0.109     |  0.983      |
+---------------------+--------------+------+------+------------+-------------+
|INST_DYNAMISCHERADAT |              |      |      |            |             |
|       PUFFER/BR_CLK |         Local|      |    9 |  0.605     |  1.690      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_in_Platinentakt = PERIOD TIMEGRP "in_P | SETUP       |    14.350ns|     5.650ns|       0|           0
  latinentakt" 20 ns HIGH 50%               | HOLD        |     0.965ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_INST_ENKODERTESTCLOCK_CLKFX_BUF = PERI | SETUP       |    62.635ns|    20.698ns|       0|           0
  OD TIMEGRP         "INST_ENKODERTESTCLOCK | HOLD        |     0.855ns|            |       0|           0
  _CLKFX_BUF" TS_in_Platinentakt / 0.24 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_in_Platinentakt
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_in_Platinentakt             |     20.000ns|      6.000ns|      4.968ns|            0|            0|         1414|      5356060|
| TS_INST_ENKODERTESTCLOCK_CLKFX|     83.333ns|     20.698ns|          N/A|            0|            0|      5356060|            0|
| _BUF                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 secs 
Total CPU time to PAR completion: 9 secs 

Peak Memory Usage:  202 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 0

Writing design to file ADAT_Out_Test.ncd



PAR done!
