# GRU Neural Network Based Equalizer on FPGA

This project implements a **Gated Recurrent Unit (GRU)** based **neural network equalizer** for BPSK communication systems, deployed on an **Intel DE10-Lite FPGA**.  
The GRU model was trained using **PyTorch**, and the trained weights were quantized and integrated into FPGA logic for real-time signal equalization.

---

## ðŸš€ Project Overview

| Parameter | Description |
|------------|--------------|
| **Modulation** | BPSK |
| **Model Inputs** | 3 input features, sequence length 3 |
| **GRU Architecture** | 3 neurons, single layer |
| **Hardware Platform** | Intel DE10-Lite FPGA |
| **Logic Utilization** | 24,670 Logic Blocks |
| **Inference Latency** | 86 Âµs per sequence |
| **Test Accuracy** | < 1% error across 8 test cases |

---

## âš™ï¸ Implementation Workflow

1. **Model Training (Python + PyTorch)**
   - Designed a lightweight GRU model for channel equalization.
   - Trained on noisy BPSK sequences generated in Python.
   - Exported trained weights for fixed-point FPGA implementation.

2. **Hardware Deployment**
   - Weights converted and integrated into HDL.
   - Implemented custom GRU cell using Verilog.
   - Deployed on **Intel DE10-Lite FPGA** using **Intel Quartus Prime**.
   - Measured real-time inference using onboard testbench.

3. **Testing**
   - Evaluated on 8 channel scenarios (AWGN + mild multipath).
   - Achieved <1% symbol error rate on all test cases.

---

## âœ… Simulation & Hardware Validation Results

The FPGA implementation of the GRU-based equalizer was verified using a **gate-level Verilog testbench**.  
All 8 test cases passed successfully with less than **0.6% prediction error**, validating the correctness of weight mapping, arithmetic, and control FSM timing.

### ðŸ”¬ Testbench Log Summary

| Test Case | Predicted | Expected | Abs. Error | Result |
|------------|------------|-----------|-------------|----------|
| 0 | 0.998079 | 1.000071 | 0.001992 | âœ… PASS |
| 1 | 0.998477 | 0.999508 | 0.001031 | âœ… PASS |
| 2 | 0.998028 | 1.000284 | 0.002256 | âœ… PASS |
| 3 | -1.004128 | -0.998272 | 0.005856 | âœ… PASS |
| 4 | 1.002403 | 1.000745 | 0.001659 | âœ… PASS |
| 5 | 0.998400 | 0.999283 | 0.000883 | âœ… PASS |
| 6 | -1.004687 | -0.998748 | 0.005939 | âœ… PASS |
| 7 | 1.002257 | 1.000832 | 0.001425 | âœ… PASS |

**Simulation Summary:**  
âœ… **Passed 8/8 test cases**  
âš¡ **Average absolute error:** 0.0029 (~0.29%)  
ðŸ§® **Maximum deviation:** 0.0059 (~0.6%)  
ðŸ•’ **Total simulation time:** ~995 Âµs equivalent (gate-level)

---

## ðŸ§© Tools and Technologies

- **PyTorch** â€“ GRU model design and training  
- **NumPy, Matplotlib** â€“ Data generation and visualization  
- **Intel Quartus Prime** â€“ FPGA synthesis and deployment  
- **Verilog** â€“ Custom GRU cell and equalizer logic implementation  
- **Python â†’ HDL workflow** â€“ Quantized weight integration

---

## ðŸ§  Key Highlights

- Designed a compact GRU NN optimized for FPGA logic constraints.  
- Achieved real-time equalization at microsecond-scale latency.  
- Demonstrated generalization across multiple BPSK test scenarios.  
- Balanced accuracy and resource utilization effectively.

---


## ðŸ“· FPGA Output Gallery

Below are hardware results for all **9 test cases (0â€“8)**:

| Test Case | FPGA Output | Status | Error Tier |
|------------|-------------|---------|-------------|
| **0** | ![case0](./docs/fpga_validation/case0.jpg) | âœ… PASS | <1% |
| **1** | ![case1](./docs/fpga_validation/case1.jpg) | âœ… PASS | <0.3% |
| **2** | ![case2](./docs/fpga_validation/case2.jpg) | âœ… PASS | <1% |
| **3** | ![case3](./docs/fpga_validation/case3.jpg) | âœ… PASS | <0.3% |
| **4** | ![case4](./docs/fpga_validation/case4.jpg) | âœ… PASS | <1% |
| **5** | ![case5](./docs/fpga_validation/case5.jpg) | âœ… PASS | <0.3% |
| **6** | ![case6](./docs/fpga_validation/case6.jpg) | âœ… PASS | <1% |
| **7** | ![case7](./docs/fpga_validation/case7.jpg) | âœ… PASS | <0.3% |
| **8** | ![case8](./docs/fpga_validation/case8.jpg) | âœ… PASS | <1% |

*(All test cases passed successfully with â‰¤0.6% absolute prediction error.)*

---

### âš™ï¸ Hardware Summary

| Metric | Value |
|--------|--------|
| FPGA Board | Intel DE10-Lite |
| Logic Utilization | 24,670 Logic Blocks |
| Inference Time | 86 Âµs |
| Model | GRU (3 neurons, 3 inputs, 3 sequence length) |
| Frameworks | PyTorch (training) â†’ Verilog (deployment) |
| Verification | 9 hardware test cases (0â€“8) passed with <1% error |

---

### ðŸ§© Directory Layout for FPGA Results
