Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 25 15:48:39 2018
| Host         : LAPTOP-88VN4TC1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.821        0.000                      0                  205        0.188        0.000                      0                  205        3.000        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100MHz             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.821        0.000                      0                  205        0.188        0.000                      0                  205       19.363        0.000                       0                    67  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 image1/xball_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        14.682ns  (logic 7.919ns (53.937%)  route 6.763ns (46.063%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.235 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 18.908 - 19.863 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.321 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.554    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.593 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.255    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.351 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.557    18.908    image1/clk_out1
    SLICE_X11Y56         FDRE                                         r  image1/xball_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.459    19.367 r  image1/xball_reg[4]/Q
                         net (fo=3, routed)           0.879    20.245    image1/red4__1_0[4]
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124    20.369 r  image1/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    20.369    image1/i__carry__0_i_4__5_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.882 r  image1/red5_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.882    image1/red5_inferred__13/i__carry__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.121 r  image1/red5_inferred__13/i__carry__1/O[2]
                         net (fo=8, routed)           0.738    21.859    image1/red5_inferred__13/i__carry__1_n_5
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.028    25.887 r  image1/red4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    25.889    image1/red4__1_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    27.407 r  image1/red3__2/P[16]
                         net (fo=2, routed)           1.357    28.764    image1/red3__2_n_89
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.124    28.888 r  image1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    28.888    image1/i__carry__1_i_6_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.401 r  image1/red2_inferred__0/i__carry__1/CO[3]
                         net (fo=6, routed)           1.853    31.254    image1/red_reg[3]_1[0]
    SLICE_X5Y61          LUT3 (Prop_lut3_I1_O)        0.124    31.378 r  image1/red[3]_i_8/O
                         net (fo=2, routed)           0.671    32.049    vga1/red3__2
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.124    32.173 r  vga1/red[3]_i_1/O
                         net (fo=6, routed)           0.881    33.054    vga1/E[0]
    SLICE_X2Y61          LUT5 (Prop_lut5_I1_O)        0.153    33.207 r  vga1/blue[3]_i_1/O
                         net (fo=1, routed)           0.382    33.590    image1/blue_reg[3]_0
    SLICE_X2Y61          FDRE                                         r  image1/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.506    38.235    image1/clk_out1
    SLICE_X2Y61          FDRE                                         r  image1/blue_reg[3]/C
                         clock pessimism              0.562    38.797    
                         clock uncertainty           -0.164    38.633    
    SLICE_X2Y61          FDRE (Setup_fdre_C_D)       -0.223    38.410    image1/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.410    
                         arrival time                         -33.590    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 image1/xball_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        14.350ns  (logic 8.118ns (56.571%)  route 6.232ns (43.429%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.232 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 18.908 - 19.863 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.321 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.554    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.593 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.255    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.351 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.557    18.908    image1/clk_out1
    SLICE_X11Y56         FDRE                                         r  image1/xball_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.459    19.367 r  image1/xball_reg[4]/Q
                         net (fo=3, routed)           0.879    20.245    image1/red4__1_0[4]
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124    20.369 r  image1/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    20.369    image1/i__carry__0_i_4__5_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.882 r  image1/red5_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.882    image1/red5_inferred__13/i__carry__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.121 r  image1/red5_inferred__13/i__carry__1/O[2]
                         net (fo=8, routed)           0.738    21.859    image1/red5_inferred__13/i__carry__1_n_5
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.028    25.887 r  image1/red4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    25.889    image1/red4__1_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    27.407 r  image1/red3__2/P[16]
                         net (fo=2, routed)           1.357    28.764    image1/red3__2_n_89
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.124    28.888 r  image1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    28.888    image1/i__carry__1_i_6_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.401 r  image1/red2_inferred__0/i__carry__1/CO[3]
                         net (fo=6, routed)           1.853    31.254    image1/red_reg[3]_1[0]
    SLICE_X5Y61          LUT3 (Prop_lut3_I1_O)        0.150    31.404 r  image1/green[1]_i_2/O
                         net (fo=2, routed)           0.838    32.242    vga1/vcount_reg[2]_0
    SLICE_X3Y62          LUT4 (Prop_lut4_I0_O)        0.326    32.568 r  vga1/red[1]_i_2/O
                         net (fo=1, routed)           0.565    33.134    vga1/red[1]_i_2_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.124    33.258 r  vga1/red[1]_i_1/O
                         net (fo=1, routed)           0.000    33.258    image1/D[0]
    SLICE_X4Y62          FDRE                                         r  image1/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.503    38.232    image1/clk_out1
    SLICE_X4Y62          FDRE                                         r  image1/red_reg[1]/C
                         clock pessimism              0.562    38.794    
                         clock uncertainty           -0.164    38.630    
    SLICE_X4Y62          FDRE (Setup_fdre_C_D)        0.029    38.659    image1/red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.659    
                         arrival time                         -33.258    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 image1/xball_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        13.847ns  (logic 7.766ns (56.086%)  route 6.081ns (43.914%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.232 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 18.908 - 19.863 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.321 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.554    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.593 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.255    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.351 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.557    18.908    image1/clk_out1
    SLICE_X11Y56         FDRE                                         r  image1/xball_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.459    19.367 r  image1/xball_reg[4]/Q
                         net (fo=3, routed)           0.879    20.245    image1/red4__1_0[4]
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124    20.369 r  image1/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    20.369    image1/i__carry__0_i_4__5_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.882 r  image1/red5_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.882    image1/red5_inferred__13/i__carry__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.121 r  image1/red5_inferred__13/i__carry__1/O[2]
                         net (fo=8, routed)           0.738    21.859    image1/red5_inferred__13/i__carry__1_n_5
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.028    25.887 r  image1/red4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    25.889    image1/red4__1_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    27.407 r  image1/red3__2/P[16]
                         net (fo=2, routed)           1.357    28.764    image1/red3__2_n_89
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.124    28.888 r  image1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    28.888    image1/i__carry__1_i_6_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.401 r  image1/red2_inferred__0/i__carry__1/CO[3]
                         net (fo=6, routed)           1.853    31.254    image1/red_reg[3]_1[0]
    SLICE_X5Y61          LUT3 (Prop_lut3_I1_O)        0.124    31.378 r  image1/red[3]_i_8/O
                         net (fo=2, routed)           0.671    32.049    vga1/red3__2
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.124    32.173 r  vga1/red[3]_i_1/O
                         net (fo=6, routed)           0.581    32.754    image1/E[0]
    SLICE_X4Y62          FDRE                                         r  image1/red_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.503    38.232    image1/clk_out1
    SLICE_X4Y62          FDRE                                         r  image1/red_reg[1]/C
                         clock pessimism              0.562    38.794    
                         clock uncertainty           -0.164    38.630    
    SLICE_X4Y62          FDRE (Setup_fdre_C_CE)      -0.205    38.425    image1/red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.425    
                         arrival time                         -32.754    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 image1/xball_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        13.766ns  (logic 7.766ns (56.416%)  route 6.000ns (43.584%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.233 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 18.908 - 19.863 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.321 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.554    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.593 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.255    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.351 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.557    18.908    image1/clk_out1
    SLICE_X11Y56         FDRE                                         r  image1/xball_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.459    19.367 r  image1/xball_reg[4]/Q
                         net (fo=3, routed)           0.879    20.245    image1/red4__1_0[4]
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124    20.369 r  image1/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    20.369    image1/i__carry__0_i_4__5_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.882 r  image1/red5_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.882    image1/red5_inferred__13/i__carry__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.121 r  image1/red5_inferred__13/i__carry__1/O[2]
                         net (fo=8, routed)           0.738    21.859    image1/red5_inferred__13/i__carry__1_n_5
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.028    25.887 r  image1/red4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    25.889    image1/red4__1_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    27.407 r  image1/red3__2/P[16]
                         net (fo=2, routed)           1.357    28.764    image1/red3__2_n_89
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.124    28.888 r  image1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    28.888    image1/i__carry__1_i_6_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.401 r  image1/red2_inferred__0/i__carry__1/CO[3]
                         net (fo=6, routed)           1.853    31.254    image1/red_reg[3]_1[0]
    SLICE_X5Y61          LUT3 (Prop_lut3_I1_O)        0.124    31.378 r  image1/red[3]_i_8/O
                         net (fo=2, routed)           0.671    32.049    vga1/red3__2
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.124    32.173 r  vga1/red[3]_i_1/O
                         net (fo=6, routed)           0.500    32.673    image1/E[0]
    SLICE_X4Y61          FDRE                                         r  image1/green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.504    38.233    image1/clk_out1
    SLICE_X4Y61          FDRE                                         r  image1/green_reg[3]/C
                         clock pessimism              0.562    38.795    
                         clock uncertainty           -0.164    38.631    
    SLICE_X4Y61          FDRE (Setup_fdre_C_CE)      -0.205    38.426    image1/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                         -32.673    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 image1/xball_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        13.766ns  (logic 7.766ns (56.416%)  route 6.000ns (43.584%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.233 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 18.908 - 19.863 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.321 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.554    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.593 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.255    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.351 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.557    18.908    image1/clk_out1
    SLICE_X11Y56         FDRE                                         r  image1/xball_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.459    19.367 r  image1/xball_reg[4]/Q
                         net (fo=3, routed)           0.879    20.245    image1/red4__1_0[4]
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124    20.369 r  image1/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    20.369    image1/i__carry__0_i_4__5_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.882 r  image1/red5_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.882    image1/red5_inferred__13/i__carry__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.121 r  image1/red5_inferred__13/i__carry__1/O[2]
                         net (fo=8, routed)           0.738    21.859    image1/red5_inferred__13/i__carry__1_n_5
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.028    25.887 r  image1/red4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    25.889    image1/red4__1_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    27.407 r  image1/red3__2/P[16]
                         net (fo=2, routed)           1.357    28.764    image1/red3__2_n_89
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.124    28.888 r  image1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    28.888    image1/i__carry__1_i_6_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.401 r  image1/red2_inferred__0/i__carry__1/CO[3]
                         net (fo=6, routed)           1.853    31.254    image1/red_reg[3]_1[0]
    SLICE_X5Y61          LUT3 (Prop_lut3_I1_O)        0.124    31.378 r  image1/red[3]_i_8/O
                         net (fo=2, routed)           0.671    32.049    vga1/red3__2
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.124    32.173 r  vga1/red[3]_i_1/O
                         net (fo=6, routed)           0.500    32.673    image1/E[0]
    SLICE_X4Y61          FDRE                                         r  image1/red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.504    38.233    image1/clk_out1
    SLICE_X4Y61          FDRE                                         r  image1/red_reg[3]/C
                         clock pessimism              0.562    38.795    
                         clock uncertainty           -0.164    38.631    
    SLICE_X4Y61          FDRE (Setup_fdre_C_CE)      -0.205    38.426    image1/red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                         -32.673    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 image1/xball_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        13.919ns  (logic 7.890ns (56.686%)  route 6.029ns (43.314%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.235 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 18.908 - 19.863 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.321 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.554    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.593 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.255    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.351 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.557    18.908    image1/clk_out1
    SLICE_X11Y56         FDRE                                         r  image1/xball_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.459    19.367 r  image1/xball_reg[4]/Q
                         net (fo=3, routed)           0.879    20.245    image1/red4__1_0[4]
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124    20.369 r  image1/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    20.369    image1/i__carry__0_i_4__5_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.882 r  image1/red5_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.882    image1/red5_inferred__13/i__carry__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.121 r  image1/red5_inferred__13/i__carry__1/O[2]
                         net (fo=8, routed)           0.738    21.859    image1/red5_inferred__13/i__carry__1_n_5
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.028    25.887 r  image1/red4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    25.889    image1/red4__1_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    27.407 r  image1/red3__2/P[16]
                         net (fo=2, routed)           1.357    28.764    image1/red3__2_n_89
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.124    28.888 r  image1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    28.888    image1/i__carry__1_i_6_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.401 r  image1/red2_inferred__0/i__carry__1/CO[3]
                         net (fo=6, routed)           1.853    31.254    image1/red_reg[3]_1[0]
    SLICE_X5Y61          LUT3 (Prop_lut3_I1_O)        0.124    31.378 r  image1/red[3]_i_8/O
                         net (fo=2, routed)           0.671    32.049    vga1/red3__2
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.124    32.173 r  vga1/red[3]_i_1/O
                         net (fo=6, routed)           0.529    32.702    vga1/E[0]
    SLICE_X2Y61          LUT6 (Prop_lut6_I3_O)        0.124    32.826 r  vga1/blue[2]_i_1/O
                         net (fo=1, routed)           0.000    32.826    image1/blue_reg[2]_1
    SLICE_X2Y61          FDRE                                         r  image1/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.506    38.235    image1/clk_out1
    SLICE_X2Y61          FDRE                                         r  image1/blue_reg[2]/C
                         clock pessimism              0.562    38.797    
                         clock uncertainty           -0.164    38.633    
    SLICE_X2Y61          FDRE (Setup_fdre_C_D)        0.077    38.710    image1/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.710    
                         arrival time                         -32.826    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 image1/xball_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/green_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        13.668ns  (logic 7.766ns (56.818%)  route 5.902ns (43.182%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.234 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 18.908 - 19.863 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.321 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.554    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.593 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.255    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.351 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.557    18.908    image1/clk_out1
    SLICE_X11Y56         FDRE                                         r  image1/xball_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.459    19.367 r  image1/xball_reg[4]/Q
                         net (fo=3, routed)           0.879    20.245    image1/red4__1_0[4]
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124    20.369 r  image1/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    20.369    image1/i__carry__0_i_4__5_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.882 r  image1/red5_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.882    image1/red5_inferred__13/i__carry__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.121 r  image1/red5_inferred__13/i__carry__1/O[2]
                         net (fo=8, routed)           0.738    21.859    image1/red5_inferred__13/i__carry__1_n_5
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.028    25.887 r  image1/red4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    25.889    image1/red4__1_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    27.407 r  image1/red3__2/P[16]
                         net (fo=2, routed)           1.357    28.764    image1/red3__2_n_89
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.124    28.888 r  image1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    28.888    image1/i__carry__1_i_6_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.401 r  image1/red2_inferred__0/i__carry__1/CO[3]
                         net (fo=6, routed)           1.853    31.254    image1/red_reg[3]_1[0]
    SLICE_X5Y61          LUT3 (Prop_lut3_I1_O)        0.124    31.378 r  image1/red[3]_i_8/O
                         net (fo=2, routed)           0.671    32.049    vga1/red3__2
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.124    32.173 r  vga1/red[3]_i_1/O
                         net (fo=6, routed)           0.403    32.576    image1/E[0]
    SLICE_X2Y62          FDRE                                         r  image1/green_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.505    38.234    image1/clk_out1
    SLICE_X2Y62          FDRE                                         r  image1/green_reg[1]/C
                         clock pessimism              0.562    38.796    
                         clock uncertainty           -0.164    38.632    
    SLICE_X2Y62          FDRE (Setup_fdre_C_CE)      -0.169    38.463    image1/green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                         -32.576    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 image1/xball_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        13.651ns  (logic 8.385ns (61.425%)  route 5.266ns (38.575%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.234 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.956ns = ( 18.907 - 19.863 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.321 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.554    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.593 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.255    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.351 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.556    18.907    image1/clk_out1
    SLICE_X11Y57         FDRE                                         r  image1/xball_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.459    19.366 r  image1/xball_reg[0]/Q
                         net (fo=3, routed)           0.460    19.826    vga1/xball_reg[9][0]
    SLICE_X10Y55         LUT2 (Prop_lut2_I1_O)        0.124    19.950 r  vga1/i__carry_i_4__12/O
                         net (fo=1, routed)           0.000    19.950    image1/hcount_reg[3][0]
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.463 r  image1/red5_inferred__11/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.463    image1/red5_inferred__11/i__carry_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.580 r  image1/red5_inferred__11/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.580    image1/red5_inferred__11/i__carry__0_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.819 r  image1/red5_inferred__11/i__carry__1/O[2]
                         net (fo=8, routed)           0.735    21.553    image1/red5_inferred__11/i__carry__1_n_5
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.028    25.581 r  image1/red4/PCOUT[47]
                         net (fo=1, routed)           0.002    25.583    image1/red4_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    27.101 r  image1/red3__1/P[2]
                         net (fo=2, routed)           1.155    28.256    image1/red3__1_n_103
    SLICE_X12Y57         LUT4 (Prop_lut4_I2_O)        0.124    28.380 r  image1/red2_carry_i_7/O
                         net (fo=1, routed)           0.000    28.380    image1/red2_carry_i_7_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.913 r  image1/red2_carry/CO[3]
                         net (fo=1, routed)           0.000    28.913    image1/red2_carry_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.030 r  image1/red2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.030    image1/red2_carry__0_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.147 r  image1/red2_carry__1/CO[3]
                         net (fo=6, routed)           1.343    30.490    image1/red_reg[3]_0[0]
    SLICE_X6Y61          LUT2 (Prop_lut2_I0_O)        0.124    30.614 f  image1/blue[2]_i_2/O
                         net (fo=3, routed)           0.601    31.215    vga1/red3__1_2
    SLICE_X3Y62          LUT6 (Prop_lut6_I2_O)        0.124    31.339 r  vga1/green[1]_i_7/O
                         net (fo=1, routed)           0.518    31.858    vga1/green[1]_i_7_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.124    31.982 r  vga1/green[1]_i_3/O
                         net (fo=1, routed)           0.452    32.433    vga1/green[1]_i_3_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I2_O)        0.124    32.557 r  vga1/green[1]_i_1/O
                         net (fo=1, routed)           0.000    32.557    image1/vcount_reg[2]_0[0]
    SLICE_X2Y62          FDRE                                         r  image1/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.505    38.234    image1/clk_out1
    SLICE_X2Y62          FDRE                                         r  image1/green_reg[1]/C
                         clock pessimism              0.562    38.796    
                         clock uncertainty           -0.164    38.632    
    SLICE_X2Y62          FDRE (Setup_fdre_C_D)        0.077    38.709    image1/green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                         -32.557    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.545ns  (required time - arrival time)
  Source:                 image1/xball_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        13.210ns  (logic 7.996ns (60.532%)  route 5.214ns (39.468%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.233 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 18.908 - 19.863 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.321 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.554    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.593 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.255    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.351 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.557    18.908    image1/clk_out1
    SLICE_X11Y56         FDRE                                         r  image1/xball_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.459    19.367 r  image1/xball_reg[4]/Q
                         net (fo=3, routed)           0.879    20.245    image1/red4__1_0[4]
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124    20.369 r  image1/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    20.369    image1/i__carry__0_i_4__5_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.882 r  image1/red5_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.882    image1/red5_inferred__13/i__carry__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.121 r  image1/red5_inferred__13/i__carry__1/O[2]
                         net (fo=8, routed)           0.738    21.859    image1/red5_inferred__13/i__carry__1_n_5
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.028    25.887 r  image1/red4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    25.889    image1/red4__1_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    27.407 r  image1/red3__2/P[16]
                         net (fo=2, routed)           1.357    28.764    image1/red3__2_n_89
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.124    28.888 r  image1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    28.888    image1/i__carry__1_i_6_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.401 r  image1/red2_inferred__0/i__carry__1/CO[3]
                         net (fo=6, routed)           2.076    31.477    image1/red_reg[3]_1[0]
    SLICE_X4Y61          LUT3 (Prop_lut3_I0_O)        0.152    31.629 f  image1/green[3]_i_2/O
                         net (fo=1, routed)           0.162    31.791    vga1/red3__2_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I2_O)        0.326    32.117 r  vga1/green[3]_i_1/O
                         net (fo=1, routed)           0.000    32.117    image1/vcount_reg[2]_0[1]
    SLICE_X4Y61          FDRE                                         r  image1/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.504    38.233    image1/clk_out1
    SLICE_X4Y61          FDRE                                         r  image1/green_reg[3]/C
                         clock pessimism              0.562    38.795    
                         clock uncertainty           -0.164    38.631    
    SLICE_X4Y61          FDRE (Setup_fdre_C_D)        0.031    38.662    image1/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                         -32.117    
  -------------------------------------------------------------------
                         slack                                  6.545    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 image1/xball_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.863ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        12.898ns  (logic 7.766ns (60.209%)  route 5.132ns (39.791%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.233 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 18.908 - 19.863 ) 
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.321 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.554    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.593 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.255    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.351 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.557    18.908    image1/clk_out1
    SLICE_X11Y56         FDRE                                         r  image1/xball_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.459    19.367 r  image1/xball_reg[4]/Q
                         net (fo=3, routed)           0.879    20.245    image1/red4__1_0[4]
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124    20.369 r  image1/i__carry__0_i_4__5/O
                         net (fo=1, routed)           0.000    20.369    image1/i__carry__0_i_4__5_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.882 r  image1/red5_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.882    image1/red5_inferred__13/i__carry__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.121 r  image1/red5_inferred__13/i__carry__1/O[2]
                         net (fo=8, routed)           0.738    21.859    image1/red5_inferred__13/i__carry__1_n_5
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      4.028    25.887 r  image1/red4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    25.889    image1/red4__1_n_106
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    27.407 r  image1/red3__2/P[16]
                         net (fo=2, routed)           1.357    28.764    image1/red3__2_n_89
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.124    28.888 r  image1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000    28.888    image1/i__carry__1_i_6_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.401 r  image1/red2_inferred__0/i__carry__1/CO[3]
                         net (fo=6, routed)           1.877    31.278    vga1/red3__2_2[0]
    SLICE_X4Y61          LUT6 (Prop_lut6_I2_O)        0.124    31.402 r  vga1/red[3]_i_14/O
                         net (fo=1, routed)           0.280    31.682    vga1/red[3]_i_14_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124    31.806 r  vga1/red[3]_i_2/O
                         net (fo=1, routed)           0.000    31.806    image1/D[1]
    SLICE_X4Y61          FDRE                                         r  image1/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    W5                                                0.000    39.725 r  clk100MHz (IN)
                         net (fo=0)                   0.000    39.725    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.113 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.275    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.058 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.639    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.730 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          1.504    38.233    image1/clk_out1
    SLICE_X4Y61          FDRE                                         r  image1/red_reg[3]/C
                         clock pessimism              0.562    38.795    
                         clock uncertainty           -0.164    38.631    
    SLICE_X4Y61          FDRE (Setup_fdre_C_D)        0.031    38.662    image1/red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.662    
                         arrival time                         -31.806    
  -------------------------------------------------------------------
                         slack                                  6.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 image1/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.778%)  route 0.110ns (40.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.591    -0.590    image1/clk_out1
    SLICE_X2Y61          FDRE                                         r  image1/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  image1/blue_reg[2]/Q
                         net (fo=2, routed)           0.110    -0.316    vga1/tmpblue[0]
    SLICE_X1Y60          FDRE                                         r  vga1/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.861    -0.828    vga1/clk_out1
    SLICE_X1Y60          FDRE                                         r  vga1/blue_reg[2]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.070    -0.504    vga1/blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 image1/RamCounter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/RamCounter_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        0.332ns  (logic 0.215ns (64.855%)  route 0.117ns (35.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 19.007 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 19.245 - 19.863 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.089 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.529    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    18.170 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.656    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.682 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.564    19.245    image1/clk_out1
    SLICE_X12Y54         FDRE                                         r  image1/RamCounter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.167    19.412 r  image1/RamCounter_reg[0]/Q
                         net (fo=10, routed)          0.117    19.529    image1/RamCounter_reg__0[0]
    SLICE_X13Y54         LUT4 (Prop_lut4_I3_O)        0.048    19.577 r  image1/RamCounter[3]_i_2/O
                         net (fo=1, routed)           0.000    19.577    image1/plusOp[3]
    SLICE_X13Y54         FDRE                                         r  image1/RamCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.277 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.757    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    17.615 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    18.144    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.173 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.833    19.007    image1/clk_out1
    SLICE_X13Y54         FDRE                                         r  image1/RamCounter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.252    19.258    
    SLICE_X13Y54         FDRE (Hold_fdre_C_D)         0.114    19.372    image1/RamCounter_reg[3]
  -------------------------------------------------------------------
                         required time                        -19.372    
                         arrival time                          19.577    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 image1/RamCounter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/RamCounter_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 19.007 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 19.245 - 19.863 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.089 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.529    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    18.170 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.656    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.682 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.564    19.245    image1/clk_out1
    SLICE_X12Y54         FDRE                                         r  image1/RamCounter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.167    19.412 r  image1/RamCounter_reg[0]/Q
                         net (fo=10, routed)          0.117    19.529    image1/RamCounter_reg__0[0]
    SLICE_X13Y54         LUT3 (Prop_lut3_I1_O)        0.045    19.574 r  image1/RamCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    19.574    image1/plusOp[2]
    SLICE_X13Y54         FDRE                                         r  image1/RamCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.277 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.757    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    17.615 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    18.144    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.173 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.833    19.007    image1/clk_out1
    SLICE_X13Y54         FDRE                                         r  image1/RamCounter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.252    19.258    
    SLICE_X13Y54         FDRE (Hold_fdre_C_D)         0.098    19.356    image1/RamCounter_reg[2]
  -------------------------------------------------------------------
                         required time                        -19.356    
                         arrival time                          19.574    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.807%)  route 0.166ns (44.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.559    -0.622    vga1/clk_out1
    SLICE_X14Y66         FDRE                                         r  vga1/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  vga1/hcount_reg[2]/Q
                         net (fo=60, routed)          0.166    -0.293    vga1/red4[2]
    SLICE_X14Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.248 r  vga1/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    vga1/hcount[6]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  vga1/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.827    -0.862    vga1/clk_out1
    SLICE_X14Y65         FDRE                                         r  vga1/hcount_reg[6]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X14Y65         FDRE (Hold_fdre_C_D)         0.120    -0.487    vga1/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 image1/RamCounter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/addr_ram_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        0.278ns  (logic 0.151ns (54.231%)  route 0.127ns (45.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 19.007 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 19.245 - 19.863 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.089 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.529    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    18.170 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.656    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.682 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.564    19.245    image1/clk_out1
    SLICE_X12Y54         FDRE                                         r  image1/RamCounter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.151    19.396 r  image1/RamCounter_reg[1]/Q
                         net (fo=9, routed)           0.127    19.524    image1/RamCounter_reg__0[1]
    SLICE_X12Y55         FDRE                                         r  image1/addr_ram_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.277 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.757    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    17.615 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    18.144    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.173 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.833    19.007    image1/clk_out1
    SLICE_X12Y55         FDRE                                         r  image1/addr_ram_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.255    19.261    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.003    19.264    image1/addr_ram_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.264    
                         arrival time                          19.524    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 image1/blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.591    -0.590    image1/clk_out1
    SLICE_X2Y61          FDRE                                         r  image1/blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  image1/blue_reg[2]/Q
                         net (fo=2, routed)           0.175    -0.251    vga1/tmpblue[0]
    SLICE_X2Y61          LUT6 (Prop_lut6_I4_O)        0.045    -0.206 r  vga1/blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    image1/blue_reg[2]_1
    SLICE_X2Y61          FDRE                                         r  image1/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.861    -0.828    image1/clk_out1
    SLICE_X2Y61          FDRE                                         r  image1/blue_reg[2]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.120    -0.470    image1/blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 image1/RamCounter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/RamCounter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        0.408ns  (logic 0.210ns (51.532%)  route 0.198ns (48.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 19.007 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 19.245 - 19.863 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.089 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.529    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    18.170 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.656    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.682 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.564    19.245    image1/clk_out1
    SLICE_X12Y54         FDRE                                         r  image1/RamCounter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.167    19.412 r  image1/RamCounter_reg[0]/Q
                         net (fo=10, routed)          0.198    19.610    image1/RamCounter_reg__0[0]
    SLICE_X12Y54         LUT2 (Prop_lut2_I1_O)        0.043    19.653 r  image1/RamCounter[1]_i_1/O
                         net (fo=1, routed)           0.000    19.653    image1/plusOp[1]
    SLICE_X12Y54         FDRE                                         r  image1/RamCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.277 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.757    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    17.615 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    18.144    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.173 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.833    19.007    image1/clk_out1
    SLICE_X12Y54         FDRE                                         r  image1/RamCounter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.239    19.245    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.135    19.380    image1/RamCounter_reg[1]
  -------------------------------------------------------------------
                         required time                        -19.380    
                         arrival time                          19.653    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.587    -0.594    vga1/clk_out1
    SLICE_X6Y65          FDRE                                         r  vga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  vga1/hcount_reg[7]/Q
                         net (fo=66, routed)          0.200    -0.231    vga1/red4[7]
    SLICE_X6Y65          LUT4 (Prop_lut4_I2_O)        0.043    -0.188 r  vga1/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    vga1/plusOp[8]
    SLICE_X6Y65          FDRE                                         r  vga1/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.855    -0.834    vga1/clk_out1
    SLICE_X6Y65          FDRE                                         r  vga1/hcount_reg[8]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X6Y65          FDRE (Hold_fdre_C_D)         0.131    -0.463    vga1/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 image1/RamCounter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            image1/addr_ram_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@19.863ns - clk_out1_clk_wiz_0 fall@19.863ns)
  Data Path Delay:        0.363ns  (logic 0.167ns (46.066%)  route 0.196ns (53.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 19.007 - 19.863 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 19.245 - 19.863 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.089 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.529    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    18.170 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    18.656    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    18.682 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.564    19.245    image1/clk_out1
    SLICE_X12Y54         FDRE                                         r  image1/RamCounter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.167    19.412 r  image1/RamCounter_reg[0]/Q
                         net (fo=10, routed)          0.196    19.608    image1/RamCounter_reg__0[0]
    SLICE_X12Y55         FDRE                                         r  image1/addr_ram_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     19.863    19.863 f  
    W5                                                0.000    19.863 f  clk100MHz (IN)
                         net (fo=0)                   0.000    19.863    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.277 f  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.757    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    17.615 f  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    18.144    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    18.173 f  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.833    19.007    image1/clk_out1
    SLICE_X12Y55         FDRE                                         r  image1/addr_ram_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.255    19.261    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.063    19.324    image1/addr_ram_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.324    
                         arrival time                          19.608    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga1/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vga1/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.586    -0.595    vga1/clk_out1
    SLICE_X6Y66          FDRE                                         r  vga1/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  vga1/hcount_reg[9]/Q
                         net (fo=63, routed)          0.211    -0.221    vga1/red4[9]
    SLICE_X6Y66          LUT5 (Prop_lut5_I0_O)        0.043    -0.178 r  vga1/hcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.178    vga1/plusOp[9]
    SLICE_X6Y66          FDRE                                         r  vga1/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk1/clk1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk1/clk1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk1/clk1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk1/clk1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk1/clk1/inst/clkout1_buf/O
                         net (fo=70, routed)          0.855    -0.835    vga1/clk_out1
    SLICE_X6Y66          FDRE                                         r  vga1/hcount_reg[9]/C
                         clock pessimism              0.240    -0.595    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.133    -0.462    vga1/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk1/clk1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.725      37.149     RAMB18_X0Y22     memory1/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.725      37.149     RAMB18_X0Y22     memory1/ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk1/clk1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X12Y54     image1/RamCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X12Y54     image1/RamCounter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X13Y54     image1/RamCounter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X13Y54     image1/RamCounter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X12Y55     image1/addr_ram_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X12Y55     image1/addr_ram_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y61      image1/blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y61      image1/blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X2Y62      image1/green_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y61      image1/green_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y61      image1/green_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y62      image1/red_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y61      image1/red_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X4Y61      image1/red_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y58      vga1/blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X1Y58      vga1/blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y54     image1/RamCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y54     image1/RamCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     image1/RamCounter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X13Y54     image1/RamCounter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y55     image1/addr_ram_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y55     image1/addr_ram_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y55     image1/addr_ram_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X12Y55     image1/addr_ram_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X11Y56     image1/xball_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X11Y56     image1/xball_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk1/clk1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk1/clk1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk1/clk1/inst/mmcm_adv_inst/CLKFBOUT



