Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 10 15:44:45 2019
| Host         : DESKTOP-DD43441 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.879        0.000                      0                   54        0.216        0.000                      0                   54        3.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.879        0.000                      0                   54        0.216        0.000                      0                   54        3.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_976562_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.966ns (25.055%)  route 2.890ns (74.945%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 13.611 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.043     6.117    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y121       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.419     6.536 f  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/Q
                         net (fo=2, routed)           0.830     7.366    design_1_i/RGB_LED_0/inst/counter_976562[12]
    SLICE_X111Y120       LUT4 (Prop_lut4_I1_O)        0.299     7.665 f  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8/O
                         net (fo=1, routed)           0.789     8.454    design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8_n_0
    SLICE_X113Y120       LUT5 (Prop_lut5_I2_O)        0.124     8.578 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_4/O
                         net (fo=24, routed)          0.621     9.199    design_1_i/RGB_LED_0/inst/state0
    SLICE_X112Y118       LUT5 (Prop_lut5_I4_O)        0.124     9.323 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_1/O
                         net (fo=20, routed)          0.649     9.972    design_1_i/RGB_LED_0/inst/counter_9765620
    SLICE_X113Y122       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.846    13.611    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y122       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[11]/C
                         clock pessimism              0.481    14.092    
                         clock uncertainty           -0.035    14.056    
    SLICE_X113Y122       FDRE (Setup_fdre_C_CE)      -0.205    13.851    design_1_i/RGB_LED_0/inst/counter_976562_reg[11]
  -------------------------------------------------------------------
                         required time                         13.851    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_976562_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.966ns (25.055%)  route 2.890ns (74.945%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 13.611 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.043     6.117    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y121       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.419     6.536 f  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/Q
                         net (fo=2, routed)           0.830     7.366    design_1_i/RGB_LED_0/inst/counter_976562[12]
    SLICE_X111Y120       LUT4 (Prop_lut4_I1_O)        0.299     7.665 f  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8/O
                         net (fo=1, routed)           0.789     8.454    design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8_n_0
    SLICE_X113Y120       LUT5 (Prop_lut5_I2_O)        0.124     8.578 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_4/O
                         net (fo=24, routed)          0.621     9.199    design_1_i/RGB_LED_0/inst/state0
    SLICE_X112Y118       LUT5 (Prop_lut5_I4_O)        0.124     9.323 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_1/O
                         net (fo=20, routed)          0.649     9.972    design_1_i/RGB_LED_0/inst/counter_9765620
    SLICE_X113Y122       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.846    13.611    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y122       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[13]/C
                         clock pessimism              0.481    14.092    
                         clock uncertainty           -0.035    14.056    
    SLICE_X113Y122       FDRE (Setup_fdre_C_CE)      -0.205    13.851    design_1_i/RGB_LED_0/inst/counter_976562_reg[13]
  -------------------------------------------------------------------
                         required time                         13.851    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_976562_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.966ns (25.055%)  route 2.890ns (74.945%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 13.611 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.043     6.117    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y121       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.419     6.536 f  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/Q
                         net (fo=2, routed)           0.830     7.366    design_1_i/RGB_LED_0/inst/counter_976562[12]
    SLICE_X111Y120       LUT4 (Prop_lut4_I1_O)        0.299     7.665 f  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8/O
                         net (fo=1, routed)           0.789     8.454    design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8_n_0
    SLICE_X113Y120       LUT5 (Prop_lut5_I2_O)        0.124     8.578 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_4/O
                         net (fo=24, routed)          0.621     9.199    design_1_i/RGB_LED_0/inst/state0
    SLICE_X112Y118       LUT5 (Prop_lut5_I4_O)        0.124     9.323 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_1/O
                         net (fo=20, routed)          0.649     9.972    design_1_i/RGB_LED_0/inst/counter_9765620
    SLICE_X113Y122       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.846    13.611    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y122       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[16]/C
                         clock pessimism              0.481    14.092    
                         clock uncertainty           -0.035    14.056    
    SLICE_X113Y122       FDRE (Setup_fdre_C_CE)      -0.205    13.851    design_1_i/RGB_LED_0/inst/counter_976562_reg[16]
  -------------------------------------------------------------------
                         required time                         13.851    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_976562_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.966ns (25.055%)  route 2.890ns (74.945%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.611ns = ( 13.611 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.043     6.117    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y121       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.419     6.536 f  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/Q
                         net (fo=2, routed)           0.830     7.366    design_1_i/RGB_LED_0/inst/counter_976562[12]
    SLICE_X111Y120       LUT4 (Prop_lut4_I1_O)        0.299     7.665 f  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8/O
                         net (fo=1, routed)           0.789     8.454    design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8_n_0
    SLICE_X113Y120       LUT5 (Prop_lut5_I2_O)        0.124     8.578 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_4/O
                         net (fo=24, routed)          0.621     9.199    design_1_i/RGB_LED_0/inst/state0
    SLICE_X112Y118       LUT5 (Prop_lut5_I4_O)        0.124     9.323 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_1/O
                         net (fo=20, routed)          0.649     9.972    design_1_i/RGB_LED_0/inst/counter_9765620
    SLICE_X113Y122       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.846    13.611    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y122       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[9]/C
                         clock pessimism              0.481    14.092    
                         clock uncertainty           -0.035    14.056    
    SLICE_X113Y122       FDRE (Setup_fdre_C_CE)      -0.205    13.851    design_1_i/RGB_LED_0/inst/counter_976562_reg[9]
  -------------------------------------------------------------------
                         required time                         13.851    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_976562_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_976562_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 1.958ns (48.092%)  route 2.113ns (51.908%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.045     6.119    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y119       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.456     6.575 r  design_1_i/RGB_LED_0/inst/counter_976562_reg[1]/Q
                         net (fo=2, routed)           0.863     7.437    design_1_i/RGB_LED_0/inst/counter_976562[1]
    SLICE_X112Y119       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.074 r  design_1_i/RGB_LED_0/inst/counter_976562_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.074    design_1_i/RGB_LED_0/inst/counter_976562_reg[4]_i_2_n_0
    SLICE_X112Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  design_1_i/RGB_LED_0/inst/counter_976562_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.191    design_1_i/RGB_LED_0/inst/counter_976562_reg[8]_i_2_n_0
    SLICE_X112Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.308    design_1_i/RGB_LED_0/inst/counter_976562_reg[12]_i_2_n_0
    SLICE_X112Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.425 r  design_1_i/RGB_LED_0/inst/counter_976562_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.425    design_1_i/RGB_LED_0/inst/counter_976562_reg[16]_i_2_n_0
    SLICE_X112Y123       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.644 r  design_1_i/RGB_LED_0/inst/counter_976562_reg[19]_i_5/O[0]
                         net (fo=1, routed)           1.251     9.895    design_1_i/RGB_LED_0/inst/data0[17]
    SLICE_X113Y120       LUT2 (Prop_lut2_I0_O)        0.295    10.190 r  design_1_i/RGB_LED_0/inst/counter_976562[17]_i_1/O
                         net (fo=1, routed)           0.000    10.190    design_1_i/RGB_LED_0/inst/counter_976562[17]_i_1_n_0
    SLICE_X113Y120       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.849    13.614    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y120       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[17]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X113Y120       FDRE (Setup_fdre_C_D)        0.029    14.088    design_1_i/RGB_LED_0/inst/counter_976562_reg[17]
  -------------------------------------------------------------------
                         required time                         14.088    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_976562_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.966ns (25.964%)  route 2.754ns (74.036%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.043     6.117    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y121       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.419     6.536 f  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/Q
                         net (fo=2, routed)           0.830     7.366    design_1_i/RGB_LED_0/inst/counter_976562[12]
    SLICE_X111Y120       LUT4 (Prop_lut4_I1_O)        0.299     7.665 f  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8/O
                         net (fo=1, routed)           0.789     8.454    design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8_n_0
    SLICE_X113Y120       LUT5 (Prop_lut5_I2_O)        0.124     8.578 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_4/O
                         net (fo=24, routed)          0.621     9.199    design_1_i/RGB_LED_0/inst/state0
    SLICE_X112Y118       LUT5 (Prop_lut5_I4_O)        0.124     9.323 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_1/O
                         net (fo=20, routed)          0.514     9.837    design_1_i/RGB_LED_0/inst/counter_9765620
    SLICE_X111Y120       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.849    13.614    design_1_i/RGB_LED_0/inst/clk
    SLICE_X111Y120       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[0]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X111Y120       FDRE (Setup_fdre_C_CE)      -0.205    13.854    design_1_i/RGB_LED_0/inst/counter_976562_reg[0]
  -------------------------------------------------------------------
                         required time                         13.854    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_976562_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.966ns (26.091%)  route 2.736ns (73.909%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.043     6.117    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y121       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.419     6.536 f  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/Q
                         net (fo=2, routed)           0.830     7.366    design_1_i/RGB_LED_0/inst/counter_976562[12]
    SLICE_X111Y120       LUT4 (Prop_lut4_I1_O)        0.299     7.665 f  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8/O
                         net (fo=1, routed)           0.789     8.454    design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8_n_0
    SLICE_X113Y120       LUT5 (Prop_lut5_I2_O)        0.124     8.578 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_4/O
                         net (fo=24, routed)          0.621     9.199    design_1_i/RGB_LED_0/inst/state0
    SLICE_X112Y118       LUT5 (Prop_lut5_I4_O)        0.124     9.323 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_1/O
                         net (fo=20, routed)          0.496     9.819    design_1_i/RGB_LED_0/inst/counter_9765620
    SLICE_X113Y120       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.849    13.614    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y120       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[17]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X113Y120       FDRE (Setup_fdre_C_CE)      -0.205    13.854    design_1_i/RGB_LED_0/inst/counter_976562_reg[17]
  -------------------------------------------------------------------
                         required time                         13.854    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_976562_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.966ns (26.091%)  route 2.736ns (73.909%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.043     6.117    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y121       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.419     6.536 f  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/Q
                         net (fo=2, routed)           0.830     7.366    design_1_i/RGB_LED_0/inst/counter_976562[12]
    SLICE_X111Y120       LUT4 (Prop_lut4_I1_O)        0.299     7.665 f  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8/O
                         net (fo=1, routed)           0.789     8.454    design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8_n_0
    SLICE_X113Y120       LUT5 (Prop_lut5_I2_O)        0.124     8.578 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_4/O
                         net (fo=24, routed)          0.621     9.199    design_1_i/RGB_LED_0/inst/state0
    SLICE_X112Y118       LUT5 (Prop_lut5_I4_O)        0.124     9.323 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_1/O
                         net (fo=20, routed)          0.496     9.819    design_1_i/RGB_LED_0/inst/counter_9765620
    SLICE_X113Y120       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.849    13.614    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y120       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[19]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X113Y120       FDRE (Setup_fdre_C_CE)      -0.205    13.854    design_1_i/RGB_LED_0/inst/counter_976562_reg[19]
  -------------------------------------------------------------------
                         required time                         13.854    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_976562_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.966ns (26.091%)  route 2.736ns (73.909%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.043     6.117    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y121       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.419     6.536 f  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/Q
                         net (fo=2, routed)           0.830     7.366    design_1_i/RGB_LED_0/inst/counter_976562[12]
    SLICE_X111Y120       LUT4 (Prop_lut4_I1_O)        0.299     7.665 f  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8/O
                         net (fo=1, routed)           0.789     8.454    design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8_n_0
    SLICE_X113Y120       LUT5 (Prop_lut5_I2_O)        0.124     8.578 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_4/O
                         net (fo=24, routed)          0.621     9.199    design_1_i/RGB_LED_0/inst/state0
    SLICE_X112Y118       LUT5 (Prop_lut5_I4_O)        0.124     9.323 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_1/O
                         net (fo=20, routed)          0.496     9.819    design_1_i/RGB_LED_0/inst/counter_9765620
    SLICE_X113Y120       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.849    13.614    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y120       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[5]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X113Y120       FDRE (Setup_fdre_C_CE)      -0.205    13.854    design_1_i/RGB_LED_0/inst/counter_976562_reg[5]
  -------------------------------------------------------------------
                         required time                         13.854    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_976562_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.966ns (26.091%)  route 2.736ns (73.909%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          2.043     6.117    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y121       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.419     6.536 f  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/Q
                         net (fo=2, routed)           0.830     7.366    design_1_i/RGB_LED_0/inst/counter_976562[12]
    SLICE_X111Y120       LUT4 (Prop_lut4_I1_O)        0.299     7.665 f  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8/O
                         net (fo=1, routed)           0.789     8.454    design_1_i/RGB_LED_0/inst/counter_976562[19]_i_8_n_0
    SLICE_X113Y120       LUT5 (Prop_lut5_I2_O)        0.124     8.578 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_4/O
                         net (fo=24, routed)          0.621     9.199    design_1_i/RGB_LED_0/inst/state0
    SLICE_X112Y118       LUT5 (Prop_lut5_I4_O)        0.124     9.323 r  design_1_i/RGB_LED_0/inst/counter_976562[19]_i_1/O
                         net (fo=20, routed)          0.496     9.819    design_1_i/RGB_LED_0/inst/counter_9765620
    SLICE_X113Y120       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.849    13.614    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y120       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[6]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X113Y120       FDRE (Setup_fdre_C_CE)      -0.205    13.854    design_1_i/RGB_LED_0/inst/counter_976562_reg[6]
  -------------------------------------------------------------------
                         required time                         13.854    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  4.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.033%)  route 0.165ns (46.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.713     1.800    design_1_i/RGB_LED_0/inst/clk
    SLICE_X111Y116       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.141     1.941 r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/Q
                         net (fo=12, routed)          0.165     2.105    design_1_i/RGB_LED_0/inst/counter_256_reg[1]
    SLICE_X112Y116       LUT6 (Prop_lut6_I2_O)        0.045     2.150 r  design_1_i/RGB_LED_0/inst/counter_256[5]_i_1/O
                         net (fo=1, routed)           0.000     2.150    design_1_i/RGB_LED_0/inst/p_0_in__0[5]
    SLICE_X112Y116       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.987     2.329    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y116       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
                         clock pessimism             -0.516     1.814    
    SLICE_X112Y116       FDRE (Hold_fdre_C_D)         0.121     1.935    design_1_i/RGB_LED_0/inst/counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/G_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.288%)  route 0.191ns (50.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.712     1.799    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y117       FDRE                                         r  design_1_i/RGB_LED_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141     1.940 r  design_1_i/RGB_LED_0/inst/state_reg[0]/Q
                         net (fo=8, routed)           0.191     2.131    design_1_i/RGB_LED_0/inst/state[0]
    SLICE_X112Y117       LUT6 (Prop_lut6_I2_O)        0.045     2.176 r  design_1_i/RGB_LED_0/inst/G_out_i_1/O
                         net (fo=1, routed)           0.000     2.176    design_1_i/RGB_LED_0/inst/G_out_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  design_1_i/RGB_LED_0/inst/G_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.986     2.328    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y117       FDRE                                         r  design_1_i/RGB_LED_0/inst/G_out_reg/C
                         clock pessimism             -0.516     1.813    
    SLICE_X112Y117       FDRE (Hold_fdre_C_D)         0.120     1.933    design_1_i/RGB_LED_0/inst/G_out_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/B_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.406%)  route 0.190ns (50.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.712     1.799    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y117       FDRE                                         r  design_1_i/RGB_LED_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141     1.940 r  design_1_i/RGB_LED_0/inst/state_reg[1]/Q
                         net (fo=9, routed)           0.190     2.130    design_1_i/RGB_LED_0/inst/state[1]
    SLICE_X111Y117       LUT6 (Prop_lut6_I2_O)        0.045     2.175 r  design_1_i/RGB_LED_0/inst/B_out_i_1/O
                         net (fo=1, routed)           0.000     2.175    design_1_i/RGB_LED_0/inst/B_out_i_1_n_0
    SLICE_X111Y117       FDRE                                         r  design_1_i/RGB_LED_0/inst/B_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.986     2.328    design_1_i/RGB_LED_0/inst/clk
    SLICE_X111Y117       FDRE                                         r  design_1_i/RGB_LED_0/inst/B_out_reg/C
                         clock pessimism             -0.517     1.812    
    SLICE_X111Y117       FDRE (Hold_fdre_C_D)         0.091     1.903    design_1_i/RGB_LED_0/inst/B_out_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.226ns (62.008%)  route 0.138ns (37.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.712     1.799    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y117       FDRE                                         r  design_1_i/RGB_LED_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.128     1.927 f  design_1_i/RGB_LED_0/inst/state_reg[2]/Q
                         net (fo=8, routed)           0.138     2.065    design_1_i/RGB_LED_0/inst/state[2]
    SLICE_X110Y117       LUT4 (Prop_lut4_I0_O)        0.098     2.163 r  design_1_i/RGB_LED_0/inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.163    design_1_i/RGB_LED_0/inst/state[1]_i_1_n_0
    SLICE_X110Y117       FDRE                                         r  design_1_i/RGB_LED_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.986     2.328    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y117       FDRE                                         r  design_1_i/RGB_LED_0/inst/state_reg[1]/C
                         clock pessimism             -0.530     1.799    
    SLICE_X110Y117       FDRE (Hold_fdre_C_D)         0.092     1.891    design_1_i/RGB_LED_0/inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/R_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.944%)  route 0.202ns (52.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.712     1.799    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y117       FDRE                                         r  design_1_i/RGB_LED_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141     1.940 r  design_1_i/RGB_LED_0/inst/state_reg[1]/Q
                         net (fo=9, routed)           0.202     2.142    design_1_i/RGB_LED_0/inst/state[1]
    SLICE_X111Y118       LUT6 (Prop_lut6_I2_O)        0.045     2.187 r  design_1_i/RGB_LED_0/inst/R_out_i_1/O
                         net (fo=1, routed)           0.000     2.187    design_1_i/RGB_LED_0/inst/p_0_in
    SLICE_X111Y118       FDRE                                         r  design_1_i/RGB_LED_0/inst/R_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.985     2.327    design_1_i/RGB_LED_0/inst/clk
    SLICE_X111Y118       FDRE                                         r  design_1_i/RGB_LED_0/inst/R_out_reg/C
                         clock pessimism             -0.516     1.812    
    SLICE_X111Y118       FDRE (Hold_fdre_C_D)         0.091     1.903    design_1_i/RGB_LED_0/inst/R_out_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.184ns (47.226%)  route 0.206ns (52.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.713     1.800    design_1_i/RGB_LED_0/inst/clk
    SLICE_X111Y116       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.141     1.941 r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/Q
                         net (fo=12, routed)          0.206     2.146    design_1_i/RGB_LED_0/inst/counter_256_reg[1]
    SLICE_X111Y116       LUT3 (Prop_lut3_I1_O)        0.043     2.189 r  design_1_i/RGB_LED_0/inst/counter_256[2]_i_1/O
                         net (fo=1, routed)           0.000     2.189    design_1_i/RGB_LED_0/inst/p_0_in__0[2]
    SLICE_X111Y116       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.987     2.329    design_1_i/RGB_LED_0/inst/clk
    SLICE_X111Y116       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
                         clock pessimism             -0.530     1.800    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.104     1.904    design_1_i/RGB_LED_0/inst/counter_256_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.711     1.798    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y118       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDRE (Prop_fdre_C_Q)         0.164     1.962 r  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/Q
                         net (fo=10, routed)          0.200     2.161    design_1_i/RGB_LED_0/inst/counter_256_reg[7]
    SLICE_X112Y118       LUT4 (Prop_lut4_I0_O)        0.045     2.206 r  design_1_i/RGB_LED_0/inst/counter_256[7]_i_1/O
                         net (fo=1, routed)           0.000     2.206    design_1_i/RGB_LED_0/inst/p_0_in__0[7]
    SLICE_X112Y118       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.985     2.327    design_1_i/RGB_LED_0/inst/clk
    SLICE_X112Y118       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/C
                         clock pessimism             -0.530     1.798    
    SLICE_X112Y118       FDRE (Hold_fdre_C_D)         0.120     1.918    design_1_i/RGB_LED_0/inst/counter_256_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_976562_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_976562_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.187ns (47.392%)  route 0.208ns (52.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.709     1.796    design_1_i/RGB_LED_0/inst/clk
    SLICE_X111Y120       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDRE (Prop_fdre_C_Q)         0.141     1.937 f  design_1_i/RGB_LED_0/inst/counter_976562_reg[0]/Q
                         net (fo=3, routed)           0.208     2.144    design_1_i/RGB_LED_0/inst/counter_976562[0]
    SLICE_X111Y120       LUT2 (Prop_lut2_I0_O)        0.046     2.190 r  design_1_i/RGB_LED_0/inst/counter_976562[0]_i_1/O
                         net (fo=1, routed)           0.000     2.190    design_1_i/RGB_LED_0/inst/counter_976562[0]_i_1_n_0
    SLICE_X111Y120       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.983     2.325    design_1_i/RGB_LED_0/inst/clk
    SLICE_X111Y120       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_976562_reg[0]/C
                         clock pessimism             -0.530     1.796    
    SLICE_X111Y120       FDRE (Hold_fdre_C_D)         0.105     1.901    design_1_i/RGB_LED_0/inst/counter_976562_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.713     1.800    design_1_i/RGB_LED_0/inst/clk
    SLICE_X111Y116       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.141     1.941 r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/Q
                         net (fo=12, routed)          0.204     2.144    design_1_i/RGB_LED_0/inst/counter_256_reg[1]
    SLICE_X111Y116       LUT2 (Prop_lut2_I1_O)        0.045     2.189 r  design_1_i/RGB_LED_0/inst/counter_256[1]_i_1/O
                         net (fo=1, routed)           0.000     2.189    design_1_i/RGB_LED_0/inst/p_0_in__0[1]
    SLICE_X111Y116       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.987     2.329    design_1_i/RGB_LED_0/inst/clk
    SLICE_X111Y116       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                         clock pessimism             -0.530     1.800    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.091     1.891    design_1_i/RGB_LED_0/inst/counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.917%)  route 0.219ns (54.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.712     1.799    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y117       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y117       FDRE (Prop_fdre_C_Q)         0.141     1.940 r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/Q
                         net (fo=11, routed)          0.219     2.159    design_1_i/RGB_LED_0/inst/counter_256_reg[6]
    SLICE_X110Y117       LUT6 (Prop_lut6_I0_O)        0.045     2.204 r  design_1_i/RGB_LED_0/inst/counter_256[6]_i_1/O
                         net (fo=1, routed)           0.000     2.204    design_1_i/RGB_LED_0/inst/p_0_in__0[6]
    SLICE_X110Y117       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.986     2.328    design_1_i/RGB_LED_0/inst/clk
    SLICE_X110Y117       FDRE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                         clock pessimism             -0.530     1.799    
    SLICE_X110Y117       FDRE (Hold_fdre_C_D)         0.091     1.890    design_1_i/RGB_LED_0/inst/counter_256_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y117  design_1_i/RGB_LED_0/inst/B_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y117  design_1_i/RGB_LED_0/inst/G_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y118  design_1_i/RGB_LED_0/inst/R_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y116  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y116  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y116  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y116  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y116  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y116  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y116  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y116  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y116  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y116  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y116  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y116  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  design_1_i/RGB_LED_0/inst/counter_976562_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  design_1_i/RGB_LED_0/inst/counter_976562_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  design_1_i/RGB_LED_0/inst/counter_976562_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  design_1_i/RGB_LED_0/inst/counter_976562_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y117  design_1_i/RGB_LED_0/inst/B_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y117  design_1_i/RGB_LED_0/inst/B_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y117  design_1_i/RGB_LED_0/inst/G_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y117  design_1_i/RGB_LED_0/inst/G_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y118  design_1_i/RGB_LED_0/inst/R_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y118  design_1_i/RGB_LED_0/inst/R_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y116  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y116  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y116  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y116  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C



