verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../zybo_pynq.gen/sources_1/bd/zybo_taylor/ipshared/ec67/hdl" --include "../../../../zybo_pynq.gen/sources_1/bd/zybo_taylor/ipshared/570d/hdl" --include "../../../../zybo_pynq.gen/sources_1/bd/zybo_taylor/ipshared/434f/hdl" \
"../../../bd/zybo_taylor/ip/zybo_taylor_processing_system7_0_0/sim/zybo_taylor_processing_system7_0_0.v" \
"../../../bd/zybo_taylor/ip/zybo_taylor_xbar_0/sim/zybo_taylor_xbar_0.v" \
"../../../bd/zybo_taylor/ip/zybo_taylor_xbar_1/sim/zybo_taylor_xbar_1.v" \
"../../../bd/zybo_taylor/ip/zybo_taylor_axis_data_fifo_0_0/sim/zybo_taylor_axis_data_fifo_0_0.v" \
"../../../bd/zybo_taylor/ipshared/28e6/hdl/taylor_ip_v1_2_S00_AXI.v" \
"../../../bd/zybo_taylor/ipshared/28e6/hdl/taylor_ip_v1_2.v" \
"../../../bd/zybo_taylor/ip/zybo_taylor_taylor_ip_0_0/sim/zybo_taylor_taylor_ip_0_0.v" \
"../../../bd/zybo_taylor/ip/zybo_taylor_auto_pc_0/sim/zybo_taylor_auto_pc_0.v" \
"../../../bd/zybo_taylor/ip/zybo_taylor_s00_mmu_0/sim/zybo_taylor_s00_mmu_0.v" \
"../../../bd/zybo_taylor/ip/zybo_taylor_auto_us_0/sim/zybo_taylor_auto_us_0.v" \
"../../../bd/zybo_taylor/ip/zybo_taylor_auto_us_1/sim/zybo_taylor_auto_us_1.v" \
"../../../bd/zybo_taylor/ip/zybo_taylor_auto_pc_1/sim/zybo_taylor_auto_pc_1.v" \
"../../../bd/zybo_taylor/sim/zybo_taylor.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
