# DE2_DOCKER_FPGA


## Languages
1. VHDL
2. Verilog

- Altera DE2

<div style="text-align: center"><table><tr>
<td style="text-align: center">
 
<img src="https://github.com/JAICHANGPARK/DE2_DOCKER_FPGA/blob/master/img/20180918/20180918_215910.jpg" width="300">
 
</td>
<td style="text-align: center">
<img src="https://github.com/JAICHANGPARK/DE2_DOCKER_VHDL_FPGA/blob/master/img/20180918/20180918_224113.jpg" width="300">
</td>

</tr></table></div>
