

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6'
================================================================
* Date:           Fri Nov 18 14:59:28 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4100|     4100|  41.000 us|  41.000 us|  4100|  4100|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_162_5_VITIS_LOOP_163_6  |     4098|     4098|         4|          1|          1|  4096|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_6 = alloca i32 1"   --->   Operation 7 'alloca' 'j_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 8 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten6"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i_6"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_6"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc55"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i13 %indvar_flatten6" [center-max-sharing/src/correlation.cpp:162]   --->   Operation 18 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%icmp_ln162 = icmp_eq  i13 %indvar_flatten6_load, i13 4096" [center-max-sharing/src/correlation.cpp:162]   --->   Operation 19 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.82ns)   --->   "%add_ln162 = add i13 %indvar_flatten6_load, i13 1" [center-max-sharing/src/correlation.cpp:162]   --->   Operation 20 'add' 'add_ln162' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %fpga_resource_limit_hint.for.inc55.1_begin, void %for.end60.exitStub" [center-max-sharing/src/correlation.cpp:162]   --->   Operation 21 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_6_load = load i7 %j_6" [center-max-sharing/src/correlation.cpp:163]   --->   Operation 22 'load' 'j_6_load' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_6_load = load i7 %i_6" [center-max-sharing/src/correlation.cpp:162]   --->   Operation 23 'load' 'i_6_load' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.81ns)   --->   "%icmp_ln163 = icmp_eq  i7 %j_6_load, i7 64" [center-max-sharing/src/correlation.cpp:163]   --->   Operation 24 'icmp' 'icmp_ln163' <Predicate = (!icmp_ln162)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.36ns)   --->   "%select_ln169 = select i1 %icmp_ln163, i7 0, i7 %j_6_load" [center-max-sharing/src/correlation.cpp:169]   --->   Operation 25 'select' 'select_ln169' <Predicate = (!icmp_ln162)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%add_ln162_1 = add i7 %i_6_load, i7 1" [center-max-sharing/src/correlation.cpp:162]   --->   Operation 26 'add' 'add_ln162_1' <Predicate = (!icmp_ln162)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%select_ln169_1 = select i1 %icmp_ln163, i7 %add_ln162_1, i7 %i_6_load" [center-max-sharing/src/correlation.cpp:169]   --->   Operation 27 'select' 'select_ln169_1' <Predicate = (!icmp_ln162)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [center-max-sharing/src/correlation.cpp:163]   --->   Operation 28 'specregionbegin' 'rbegin8' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [center-max-sharing/src/correlation.cpp:163]   --->   Operation 29 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [center-max-sharing/src/correlation.cpp:163]   --->   Operation 30 'specregionbegin' 'rbegin1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln169, i32 1, i32 5" [center-max-sharing/src/correlation.cpp:169]   --->   Operation 31 'partselect' 'lshr_ln9' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i5 %lshr_ln9" [center-max-sharing/src/correlation.cpp:169]   --->   Operation 32 'zext' 'zext_ln169' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i7 %select_ln169_1" [center-max-sharing/src/correlation.cpp:169]   --->   Operation 33 'trunc' 'trunc_ln169' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln169, i5 %lshr_ln9" [center-max-sharing/src/correlation.cpp:169]   --->   Operation 34 'bitconcatenate' 'add_ln1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln169_1 = zext i11 %add_ln1" [center-max-sharing/src/correlation.cpp:169]   --->   Operation 35 'zext' 'zext_ln169_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln169_1" [center-max-sharing/src/correlation.cpp:169]   --->   Operation 36 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln169_1" [center-max-sharing/src/correlation.cpp:169]   --->   Operation 37 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln169_1 = trunc i7 %select_ln169" [center-max-sharing/src/correlation.cpp:169]   --->   Operation 38 'trunc' 'trunc_ln169_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [center-max-sharing/src/correlation.cpp:169]   --->   Operation 39 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln162)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [center-max-sharing/src/correlation.cpp:169]   --->   Operation 40 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln162)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln169" [center-max-sharing/src/correlation.cpp:170]   --->   Operation 41 'getelementptr' 'reg_file_4_0_addr' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln169" [center-max-sharing/src/correlation.cpp:170]   --->   Operation 42 'getelementptr' 'reg_file_4_1_addr' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [center-max-sharing/src/correlation.cpp:170]   --->   Operation 43 'load' 'reg_file_4_0_load' <Predicate = (!icmp_ln162)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [center-max-sharing/src/correlation.cpp:170]   --->   Operation 44 'load' 'reg_file_4_1_load' <Predicate = (!icmp_ln162)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %trunc_ln169_1, void %arrayidx4416.case.0, void %arrayidx4416.case.1" [center-max-sharing/src/correlation.cpp:171]   --->   Operation 45 'br' 'br_ln171' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specresourcelimit_ln172 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_22, void @empty_22, void @empty_22" [center-max-sharing/src/correlation.cpp:172]   --->   Operation 46 'specresourcelimit' 'specresourcelimit_ln172' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin1" [center-max-sharing/src/correlation.cpp:172]   --->   Operation 47 'specregionend' 'rend22' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specresourcelimit_ln172 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_0, void @empty_22, void @empty_22, void @empty_22" [center-max-sharing/src/correlation.cpp:172]   --->   Operation 48 'specresourcelimit' 'specresourcelimit_ln172' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [center-max-sharing/src/correlation.cpp:172]   --->   Operation 49 'specregionend' 'rend20' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specresourcelimit_ln172 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_23, void @empty_22, void @empty_22, void @empty_22" [center-max-sharing/src/correlation.cpp:172]   --->   Operation 50 'specresourcelimit' 'specresourcelimit_ln172' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin8" [center-max-sharing/src/correlation.cpp:172]   --->   Operation 51 'specregionend' 'rend18' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.77ns)   --->   "%add_ln163 = add i7 %select_ln169, i7 1" [center-max-sharing/src/correlation.cpp:163]   --->   Operation 52 'add' 'add_ln163' <Predicate = (!icmp_ln162)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln163 = store i13 %add_ln162, i13 %indvar_flatten6" [center-max-sharing/src/correlation.cpp:163]   --->   Operation 53 'store' 'store_ln163' <Predicate = (!icmp_ln162)> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln163 = store i7 %select_ln169_1, i7 %i_6" [center-max-sharing/src/correlation.cpp:163]   --->   Operation 54 'store' 'store_ln163' <Predicate = (!icmp_ln162)> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln163 = store i7 %add_ln163, i7 %j_6" [center-max-sharing/src/correlation.cpp:163]   --->   Operation 55 'store' 'store_ln163' <Predicate = (!icmp_ln162)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln163 = br void %for.inc55" [center-max-sharing/src/correlation.cpp:163]   --->   Operation 56 'br' 'br_ln163' <Predicate = (!icmp_ln162)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 57 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [center-max-sharing/src/correlation.cpp:169]   --->   Operation 57 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 58 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [center-max-sharing/src/correlation.cpp:169]   --->   Operation 58 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%val1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln169_1" [center-max-sharing/src/correlation.cpp:169]   --->   Operation 59 'mux' 'val1' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [center-max-sharing/src/correlation.cpp:170]   --->   Operation 60 'load' 'reg_file_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [center-max-sharing/src/correlation.cpp:170]   --->   Operation 61 'load' 'reg_file_4_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_0_load, i16 %reg_file_4_1_load, i1 %trunc_ln169_1" [center-max-sharing/src/correlation.cpp:170]   --->   Operation 62 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.09>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln115 = bitcast i16 %tmp_s" [center-max-sharing/src/correlation.cpp:115]   --->   Operation 63 'bitcast' 'bitcast_ln115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.18ns)   --->   "%xor_ln1498 = xor i16 %bitcast_ln115, i16 32768"   --->   Operation 64 'xor' 'xor_ln1498' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%val2 = bitcast i16 %xor_ln1498" [center-max-sharing/src/correlation.cpp:117]   --->   Operation 65 'bitcast' 'val2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (5.90ns)   --->   "%add1 = hadd i16 %val1, i16 %val2" [center-max-sharing/src/correlation.cpp:171]   --->   Operation 66 'hadd' 'add1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln162)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_162_5_VITIS_LOOP_163_6_str"   --->   Operation 67 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 68 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [center-max-sharing/src/correlation.cpp:168]   --->   Operation 69 'specpipeline' 'specpipeline_ln168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [center-max-sharing/src/correlation.cpp:132]   --->   Operation 70 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (5.90ns)   --->   "%add1 = hadd i16 %val1, i16 %val2" [center-max-sharing/src/correlation.cpp:171]   --->   Operation 71 'hadd' 'add1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 %add1, i11 %reg_file_2_0_addr" [center-max-sharing/src/correlation.cpp:171]   --->   Operation 72 'store' 'store_ln171' <Predicate = (!trunc_ln169_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln171 = br void %fpga_resource_limit_hint.for.inc55.3_end" [center-max-sharing/src/correlation.cpp:171]   --->   Operation 73 'br' 'br_ln171' <Predicate = (!trunc_ln169_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln171 = store i16 %add1, i11 %reg_file_2_1_addr" [center-max-sharing/src/correlation.cpp:171]   --->   Operation 74 'store' 'store_ln171' <Predicate = (trunc_ln169_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln171 = br void %fpga_resource_limit_hint.for.inc55.3_end" [center-max-sharing/src/correlation.cpp:171]   --->   Operation 75 'br' 'br_ln171' <Predicate = (trunc_ln169_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.41ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'load' operation ('j_6_load', center-max-sharing/src/correlation.cpp:163) on local variable 'j' [22]  (0 ns)
	'icmp' operation ('icmp_ln163', center-max-sharing/src/correlation.cpp:163) [26]  (0.817 ns)
	'select' operation ('select_ln169', center-max-sharing/src/correlation.cpp:169) [27]  (0.36 ns)
	'getelementptr' operation ('reg_file_2_0_addr', center-max-sharing/src/correlation.cpp:169) [40]  (0 ns)
	'load' operation ('reg_file_2_0_load', center-max-sharing/src/correlation.cpp:169) on array 'reg_file_2_0' [43]  (1.24 ns)

 <State 2>: 1.66ns
The critical path consists of the following:
	'load' operation ('reg_file_2_0_load', center-max-sharing/src/correlation.cpp:169) on array 'reg_file_2_0' [43]  (1.24 ns)
	'mux' operation ('val1', center-max-sharing/src/correlation.cpp:169) [45]  (0.427 ns)

 <State 3>: 6.09ns
The critical path consists of the following:
	'xor' operation ('xor_ln1498') [52]  (0.187 ns)
	'hadd' operation ('add1', center-max-sharing/src/correlation.cpp:171) [54]  (5.9 ns)

 <State 4>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add1', center-max-sharing/src/correlation.cpp:171) [54]  (5.9 ns)
	'store' operation ('store_ln171', center-max-sharing/src/correlation.cpp:171) of variable 'add1', center-max-sharing/src/correlation.cpp:171 on array 'reg_file_2_0' [57]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
