/*******************************************************************************
* File Name: cydevice_trm.h
* 
* PSoC Creator  4.2
*
* Description:
* This file provides all of the address values for the entire PSoC device.
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#if !defined(CYDEVICE_TRM_H)
#define CYDEVICE_TRM_H
#define CYDEV_FLASH_BASE 0x00000000u
#define CYDEV_FLASH_SIZE 0x00020000u
#define CYREG_FLASH_DATA_MBASE 0x00000000u
#define CYREG_FLASH_DATA_MSIZE 0x00040000u
#define CYDEV_SFLASH_BASE 0x0ffff000u
#define CYDEV_SFLASH_SIZE 0x00001000u
#define CYREG_SFLASH_PROT_ROW0 0x0ffff000u
#define CYFLD_SFLASH_DATA8__OFFSET 0x00000000u
#define CYFLD_SFLASH_DATA8__SIZE 0x00000008u
#define CYREG_SFLASH_PROT_ROW1 0x0ffff001u
#define CYREG_SFLASH_PROT_ROW2 0x0ffff002u
#define CYREG_SFLASH_PROT_ROW3 0x0ffff003u
#define CYREG_SFLASH_PROT_ROW4 0x0ffff004u
#define CYREG_SFLASH_PROT_ROW5 0x0ffff005u
#define CYREG_SFLASH_PROT_ROW6 0x0ffff006u
#define CYREG_SFLASH_PROT_ROW7 0x0ffff007u
#define CYREG_SFLASH_PROT_ROW8 0x0ffff008u
#define CYREG_SFLASH_PROT_ROW9 0x0ffff009u
#define CYREG_SFLASH_PROT_ROW10 0x0ffff00au
#define CYREG_SFLASH_PROT_ROW11 0x0ffff00bu
#define CYREG_SFLASH_PROT_ROW12 0x0ffff00cu
#define CYREG_SFLASH_PROT_ROW13 0x0ffff00du
#define CYREG_SFLASH_PROT_ROW14 0x0ffff00eu
#define CYREG_SFLASH_PROT_ROW15 0x0ffff00fu
#define CYREG_SFLASH_PROT_ROW16 0x0ffff010u
#define CYREG_SFLASH_PROT_ROW17 0x0ffff011u
#define CYREG_SFLASH_PROT_ROW18 0x0ffff012u
#define CYREG_SFLASH_PROT_ROW19 0x0ffff013u
#define CYREG_SFLASH_PROT_ROW20 0x0ffff014u
#define CYREG_SFLASH_PROT_ROW21 0x0ffff015u
#define CYREG_SFLASH_PROT_ROW22 0x0ffff016u
#define CYREG_SFLASH_PROT_ROW23 0x0ffff017u
#define CYREG_SFLASH_PROT_ROW24 0x0ffff018u
#define CYREG_SFLASH_PROT_ROW25 0x0ffff019u
#define CYREG_SFLASH_PROT_ROW26 0x0ffff01au
#define CYREG_SFLASH_PROT_ROW27 0x0ffff01bu
#define CYREG_SFLASH_PROT_ROW28 0x0ffff01cu
#define CYREG_SFLASH_PROT_ROW29 0x0ffff01du
#define CYREG_SFLASH_PROT_ROW30 0x0ffff01eu
#define CYREG_SFLASH_PROT_ROW31 0x0ffff01fu
#define CYREG_SFLASH_PROT_ROW32 0x0ffff020u
#define CYREG_SFLASH_PROT_ROW33 0x0ffff021u
#define CYREG_SFLASH_PROT_ROW34 0x0ffff022u
#define CYREG_SFLASH_PROT_ROW35 0x0ffff023u
#define CYREG_SFLASH_PROT_ROW36 0x0ffff024u
#define CYREG_SFLASH_PROT_ROW37 0x0ffff025u
#define CYREG_SFLASH_PROT_ROW38 0x0ffff026u
#define CYREG_SFLASH_PROT_ROW39 0x0ffff027u
#define CYREG_SFLASH_PROT_ROW40 0x0ffff028u
#define CYREG_SFLASH_PROT_ROW41 0x0ffff029u
#define CYREG_SFLASH_PROT_ROW42 0x0ffff02au
#define CYREG_SFLASH_PROT_ROW43 0x0ffff02bu
#define CYREG_SFLASH_PROT_ROW44 0x0ffff02cu
#define CYREG_SFLASH_PROT_ROW45 0x0ffff02du
#define CYREG_SFLASH_PROT_ROW46 0x0ffff02eu
#define CYREG_SFLASH_PROT_ROW47 0x0ffff02fu
#define CYREG_SFLASH_PROT_ROW48 0x0ffff030u
#define CYREG_SFLASH_PROT_ROW49 0x0ffff031u
#define CYREG_SFLASH_PROT_ROW50 0x0ffff032u
#define CYREG_SFLASH_PROT_ROW51 0x0ffff033u
#define CYREG_SFLASH_PROT_ROW52 0x0ffff034u
#define CYREG_SFLASH_PROT_ROW53 0x0ffff035u
#define CYREG_SFLASH_PROT_ROW54 0x0ffff036u
#define CYREG_SFLASH_PROT_ROW55 0x0ffff037u
#define CYREG_SFLASH_PROT_ROW56 0x0ffff038u
#define CYREG_SFLASH_PROT_ROW57 0x0ffff039u
#define CYREG_SFLASH_PROT_ROW58 0x0ffff03au
#define CYREG_SFLASH_PROT_ROW59 0x0ffff03bu
#define CYREG_SFLASH_PROT_ROW60 0x0ffff03cu
#define CYREG_SFLASH_PROT_ROW61 0x0ffff03du
#define CYREG_SFLASH_PROT_ROW62 0x0ffff03eu
#define CYREG_SFLASH_PROT_ROW63 0x0ffff03fu
#define CYREG_SFLASH_PROT_PROTECTION 0x0ffff0ffu
#define CYFLD_SFLASH_PROT_LEVEL__OFFSET 0x00000000u
#define CYFLD_SFLASH_PROT_LEVEL__SIZE 0x00000002u
#define CYVAL_SFLASH_PROT_LEVEL_VIRGIN 0x00000001u
#define CYVAL_SFLASH_PROT_LEVEL_OPEN 0x00000000u
#define CYVAL_SFLASH_PROT_LEVEL_PROTECTED 0x00000002u
#define CYVAL_SFLASH_PROT_LEVEL_KILL 0x00000003u
#define CYREG_SFLASH_AV_PAIRS_8B0 0x0ffff100u
#define CYREG_SFLASH_AV_PAIRS_8B1 0x0ffff101u
#define CYREG_SFLASH_AV_PAIRS_8B2 0x0ffff102u
#define CYREG_SFLASH_AV_PAIRS_8B3 0x0ffff103u
#define CYREG_SFLASH_AV_PAIRS_8B4 0x0ffff104u
#define CYREG_SFLASH_AV_PAIRS_8B5 0x0ffff105u
#define CYREG_SFLASH_AV_PAIRS_8B6 0x0ffff106u
#define CYREG_SFLASH_AV_PAIRS_8B7 0x0ffff107u
#define CYREG_SFLASH_AV_PAIRS_8B8 0x0ffff108u
#define CYREG_SFLASH_AV_PAIRS_8B9 0x0ffff109u
#define CYREG_SFLASH_AV_PAIRS_8B10 0x0ffff10au
#define CYREG_SFLASH_AV_PAIRS_8B11 0x0ffff10bu
#define CYREG_SFLASH_AV_PAIRS_8B12 0x0ffff10cu
#define CYREG_SFLASH_AV_PAIRS_8B13 0x0ffff10du
#define CYREG_SFLASH_AV_PAIRS_8B14 0x0ffff10eu
#define CYREG_SFLASH_AV_PAIRS_8B15 0x0ffff10fu
#define CYREG_SFLASH_AV_PAIRS_8B16 0x0ffff110u
#define CYREG_SFLASH_AV_PAIRS_8B17 0x0ffff111u
#define CYREG_SFLASH_AV_PAIRS_8B18 0x0ffff112u
#define CYREG_SFLASH_AV_PAIRS_8B19 0x0ffff113u
#define CYREG_SFLASH_AV_PAIRS_8B20 0x0ffff114u
#define CYREG_SFLASH_AV_PAIRS_8B21 0x0ffff115u
#define CYREG_SFLASH_AV_PAIRS_8B22 0x0ffff116u
#define CYREG_SFLASH_AV_PAIRS_8B23 0x0ffff117u
#define CYREG_SFLASH_AV_PAIRS_8B24 0x0ffff118u
#define CYREG_SFLASH_AV_PAIRS_8B25 0x0ffff119u
#define CYREG_SFLASH_AV_PAIRS_8B26 0x0ffff11au
#define CYREG_SFLASH_AV_PAIRS_8B27 0x0ffff11bu
#define CYREG_SFLASH_AV_PAIRS_8B28 0x0ffff11cu
#define CYREG_SFLASH_AV_PAIRS_8B29 0x0ffff11du
#define CYREG_SFLASH_AV_PAIRS_8B30 0x0ffff11eu
#define CYREG_SFLASH_AV_PAIRS_8B31 0x0ffff11fu
#define CYREG_SFLASH_AV_PAIRS_8B32 0x0ffff120u
#define CYREG_SFLASH_AV_PAIRS_8B33 0x0ffff121u
#define CYREG_SFLASH_AV_PAIRS_8B34 0x0ffff122u
#define CYREG_SFLASH_AV_PAIRS_8B35 0x0ffff123u
#define CYREG_SFLASH_AV_PAIRS_8B36 0x0ffff124u
#define CYREG_SFLASH_AV_PAIRS_8B37 0x0ffff125u
#define CYREG_SFLASH_AV_PAIRS_8B38 0x0ffff126u
#define CYREG_SFLASH_AV_PAIRS_8B39 0x0ffff127u
#define CYREG_SFLASH_AV_PAIRS_8B40 0x0ffff128u
#define CYREG_SFLASH_AV_PAIRS_8B41 0x0ffff129u
#define CYREG_SFLASH_AV_PAIRS_8B42 0x0ffff12au
#define CYREG_SFLASH_AV_PAIRS_8B43 0x0ffff12bu
#define CYREG_SFLASH_AV_PAIRS_8B44 0x0ffff12cu
#define CYREG_SFLASH_AV_PAIRS_8B45 0x0ffff12du
#define CYREG_SFLASH_AV_PAIRS_8B46 0x0ffff12eu
#define CYREG_SFLASH_AV_PAIRS_8B47 0x0ffff12fu
#define CYREG_SFLASH_AV_PAIRS_8B48 0x0ffff130u
#define CYREG_SFLASH_AV_PAIRS_8B49 0x0ffff131u
#define CYREG_SFLASH_AV_PAIRS_8B50 0x0ffff132u
#define CYREG_SFLASH_AV_PAIRS_8B51 0x0ffff133u
#define CYREG_SFLASH_AV_PAIRS_8B52 0x0ffff134u
#define CYREG_SFLASH_AV_PAIRS_8B53 0x0ffff135u
#define CYREG_SFLASH_AV_PAIRS_8B54 0x0ffff136u
#define CYREG_SFLASH_AV_PAIRS_8B55 0x0ffff137u
#define CYREG_SFLASH_AV_PAIRS_8B56 0x0ffff138u
#define CYREG_SFLASH_AV_PAIRS_8B57 0x0ffff139u
#define CYREG_SFLASH_AV_PAIRS_8B58 0x0ffff13au
#define CYREG_SFLASH_AV_PAIRS_8B59 0x0ffff13bu
#define CYREG_SFLASH_AV_PAIRS_8B60 0x0ffff13cu
#define CYREG_SFLASH_AV_PAIRS_8B61 0x0ffff13du
#define CYREG_SFLASH_AV_PAIRS_8B62 0x0ffff13eu
#define CYREG_SFLASH_AV_PAIRS_8B63 0x0ffff13fu
#define CYREG_SFLASH_AV_PAIRS_8B64 0x0ffff140u
#define CYREG_SFLASH_AV_PAIRS_8B65 0x0ffff141u
#define CYREG_SFLASH_AV_PAIRS_8B66 0x0ffff142u
#define CYREG_SFLASH_AV_PAIRS_8B67 0x0ffff143u
#define CYREG_SFLASH_AV_PAIRS_8B68 0x0ffff144u
#define CYREG_SFLASH_AV_PAIRS_8B69 0x0ffff145u
#define CYREG_SFLASH_AV_PAIRS_8B70 0x0ffff146u
#define CYREG_SFLASH_AV_PAIRS_8B71 0x0ffff147u
#define CYREG_SFLASH_AV_PAIRS_8B72 0x0ffff148u
#define CYREG_SFLASH_AV_PAIRS_8B73 0x0ffff149u
#define CYREG_SFLASH_AV_PAIRS_8B74 0x0ffff14au
#define CYREG_SFLASH_AV_PAIRS_8B75 0x0ffff14bu
#define CYREG_SFLASH_AV_PAIRS_8B76 0x0ffff14cu
#define CYREG_SFLASH_AV_PAIRS_8B77 0x0ffff14du
#define CYREG_SFLASH_AV_PAIRS_8B78 0x0ffff14eu
#define CYREG_SFLASH_AV_PAIRS_8B79 0x0ffff14fu
#define CYREG_SFLASH_AV_PAIRS_8B80 0x0ffff150u
#define CYREG_SFLASH_AV_PAIRS_8B81 0x0ffff151u
#define CYREG_SFLASH_AV_PAIRS_8B82 0x0ffff152u
#define CYREG_SFLASH_AV_PAIRS_8B83 0x0ffff153u
#define CYREG_SFLASH_AV_PAIRS_8B84 0x0ffff154u
#define CYREG_SFLASH_AV_PAIRS_8B85 0x0ffff155u
#define CYREG_SFLASH_AV_PAIRS_8B86 0x0ffff156u
#define CYREG_SFLASH_AV_PAIRS_8B87 0x0ffff157u
#define CYREG_SFLASH_AV_PAIRS_8B88 0x0ffff158u
#define CYREG_SFLASH_AV_PAIRS_8B89 0x0ffff159u
#define CYREG_SFLASH_AV_PAIRS_8B90 0x0ffff15au
#define CYREG_SFLASH_AV_PAIRS_8B91 0x0ffff15bu
#define CYREG_SFLASH_AV_PAIRS_8B92 0x0ffff15cu
#define CYREG_SFLASH_AV_PAIRS_8B93 0x0ffff15du
#define CYREG_SFLASH_AV_PAIRS_8B94 0x0ffff15eu
#define CYREG_SFLASH_AV_PAIRS_8B95 0x0ffff15fu
#define CYREG_SFLASH_AV_PAIRS_8B96 0x0ffff160u
#define CYREG_SFLASH_AV_PAIRS_8B97 0x0ffff161u
#define CYREG_SFLASH_AV_PAIRS_8B98 0x0ffff162u
#define CYREG_SFLASH_AV_PAIRS_8B99 0x0ffff163u
#define CYREG_SFLASH_AV_PAIRS_8B100 0x0ffff164u
#define CYREG_SFLASH_AV_PAIRS_8B101 0x0ffff165u
#define CYREG_SFLASH_AV_PAIRS_8B102 0x0ffff166u
#define CYREG_SFLASH_AV_PAIRS_8B103 0x0ffff167u
#define CYREG_SFLASH_AV_PAIRS_8B104 0x0ffff168u
#define CYREG_SFLASH_AV_PAIRS_8B105 0x0ffff169u
#define CYREG_SFLASH_AV_PAIRS_8B106 0x0ffff16au
#define CYREG_SFLASH_AV_PAIRS_8B107 0x0ffff16bu
#define CYREG_SFLASH_AV_PAIRS_8B108 0x0ffff16cu
#define CYREG_SFLASH_AV_PAIRS_8B109 0x0ffff16du
#define CYREG_SFLASH_AV_PAIRS_8B110 0x0ffff16eu
#define CYREG_SFLASH_AV_PAIRS_8B111 0x0ffff16fu
#define CYREG_SFLASH_AV_PAIRS_8B112 0x0ffff170u
#define CYREG_SFLASH_AV_PAIRS_8B113 0x0ffff171u
#define CYREG_SFLASH_AV_PAIRS_8B114 0x0ffff172u
#define CYREG_SFLASH_AV_PAIRS_8B115 0x0ffff173u
#define CYREG_SFLASH_AV_PAIRS_8B116 0x0ffff174u
#define CYREG_SFLASH_AV_PAIRS_8B117 0x0ffff175u
#define CYREG_SFLASH_AV_PAIRS_8B118 0x0ffff176u
#define CYREG_SFLASH_AV_PAIRS_8B119 0x0ffff177u
#define CYREG_SFLASH_AV_PAIRS_8B120 0x0ffff178u
#define CYREG_SFLASH_AV_PAIRS_8B121 0x0ffff179u
#define CYREG_SFLASH_AV_PAIRS_8B122 0x0ffff17au
#define CYREG_SFLASH_AV_PAIRS_8B123 0x0ffff17bu
#define CYREG_SFLASH_AV_PAIRS_8B124 0x0ffff17cu
#define CYREG_SFLASH_AV_PAIRS_8B125 0x0ffff17du
#define CYREG_SFLASH_AV_PAIRS_8B126 0x0ffff17eu
#define CYREG_SFLASH_AV_PAIRS_8B127 0x0ffff17fu
#define CYREG_SFLASH_USBMODE_IMO_GAIN_TRIM 0x0ffff1c0u
#define CYFLD_SFLASH_CLK_IMO_TRIM4__OFFSET 0x00000000u
#define CYFLD_SFLASH_CLK_IMO_TRIM4__SIZE 0x00000005u
#define CYREG_SFLASH_USBMODE_IMO_TEMPCO 0x0ffff1c1u
#define CYFLD_SFLASH_WR_BG_TRIM5__OFFSET 0x00000000u
#define CYFLD_SFLASH_WR_BG_TRIM5__SIZE 0x00000006u
#define CYREG_SFLASH_CU_IMO_TRIM_USBMODE_24 0x0ffff1c2u
#define CYREG_SFLASH_CU_IMO_TRIM_USBMODE_48 0x0ffff1c3u
#define CYREG_SFLASH_AV_PAIRS_32B0 0x0ffff200u
#define CYFLD_SFLASH_DATA32__OFFSET 0x00000000u
#define CYFLD_SFLASH_DATA32__SIZE 0x00000020u
#define CYREG_SFLASH_AV_PAIRS_32B1 0x0ffff204u
#define CYREG_SFLASH_AV_PAIRS_32B2 0x0ffff208u
#define CYREG_SFLASH_AV_PAIRS_32B3 0x0ffff20cu
#define CYREG_SFLASH_AV_PAIRS_32B4 0x0ffff210u
#define CYREG_SFLASH_AV_PAIRS_32B5 0x0ffff214u
#define CYREG_SFLASH_AV_PAIRS_32B6 0x0ffff218u
#define CYREG_SFLASH_AV_PAIRS_32B7 0x0ffff21cu
#define CYREG_SFLASH_AV_PAIRS_32B8 0x0ffff220u
#define CYREG_SFLASH_AV_PAIRS_32B9 0x0ffff224u
#define CYREG_SFLASH_AV_PAIRS_32B10 0x0ffff228u
#define CYREG_SFLASH_AV_PAIRS_32B11 0x0ffff22cu
#define CYREG_SFLASH_AV_PAIRS_32B12 0x0ffff230u
#define CYREG_SFLASH_AV_PAIRS_32B13 0x0ffff234u
#define CYREG_SFLASH_AV_PAIRS_32B14 0x0ffff238u
#define CYREG_SFLASH_AV_PAIRS_32B15 0x0ffff23cu
#define CYREG_SFLASH_SILICON_ID 0x0ffff244u
#define CYFLD_SFLASH_ID__OFFSET 0x00000000u
#define CYFLD_SFLASH_ID__SIZE 0x00000010u
#define CYREG_SFLASH_HIB_KEY_DELAY 0x0ffff250u
#define CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET 0x00000000u
#define CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE 0x0000000au
#define CYREG_SFLASH_DPSLP_KEY_DELAY 0x0ffff252u
#define CYREG_SFLASH_SWD_CONFIG 0x0ffff254u
#define CYFLD_SFLASH_SWD_SELECT__OFFSET 0x00000000u
#define CYFLD_SFLASH_SWD_SELECT__SIZE 0x00000001u
#define CYREG_SFLASH_INITIAL_SPCIF_TRIM_M1_DAC0 0x0ffff255u
#define CYFLD_SFLASH_IDAC__OFFSET 0x00000000u
#define CYFLD_SFLASH_IDAC__SIZE 0x00000005u
#define CYFLD_SFLASH_SLOPE__OFFSET 0x00000005u
#define CYFLD_SFLASH_SLOPE__SIZE 0x00000003u
#define CYREG_SFLASH_SWD_LISTEN 0x0ffff258u
#define CYFLD_SFLASH_CYCLES__OFFSET 0x00000000u
#define CYFLD_SFLASH_CYCLES__SIZE 0x00000020u
#define CYREG_SFLASH_FLASH_START 0x0ffff25cu
#define CYFLD_SFLASH_ADDRESS__OFFSET 0x00000000u
#define CYFLD_SFLASH_ADDRESS__SIZE 0x00000020u
#define CYREG_SFLASH_CSD_TRIM1_HVIDAC 0x0ffff260u
#define CYFLD_SFLASH_TRIM8__OFFSET 0x00000000u
#define CYFLD_SFLASH_TRIM8__SIZE 0x00000008u
#define CYREG_SFLASH_CSD_TRIM2_HVIDAC 0x0ffff261u
#define CYREG_SFLASH_CSD_TRIM1_CSD 0x0ffff262u
#define CYREG_SFLASH_CSD_TRIM2_CSD 0x0ffff263u
#define CYREG_SFLASH_SAR_TEMP_MULTIPLIER 0x0ffff264u
#define CYFLD_SFLASH_TEMP_MULTIPLIER__OFFSET 0x00000000u
#define CYFLD_SFLASH_TEMP_MULTIPLIER__SIZE 0x00000010u
#define CYREG_SFLASH_SAR_TEMP_OFFSET 0x0ffff266u
#define CYFLD_SFLASH_TEMP_OFFSET__OFFSET 0x00000000u
#define CYFLD_SFLASH_TEMP_OFFSET__SIZE 0x00000010u
#define CYREG_SFLASH_PROT_VIRGINKEY0 0x0ffff270u
#define CYFLD_SFLASH_KEY8__OFFSET 0x00000000u
#define CYFLD_SFLASH_KEY8__SIZE 0x00000008u
#define CYREG_SFLASH_PROT_VIRGINKEY1 0x0ffff271u
#define CYREG_SFLASH_PROT_VIRGINKEY2 0x0ffff272u
#define CYREG_SFLASH_PROT_VIRGINKEY3 0x0ffff273u
#define CYREG_SFLASH_PROT_VIRGINKEY4 0x0ffff274u
#define CYREG_SFLASH_PROT_VIRGINKEY5 0x0ffff275u
#define CYREG_SFLASH_PROT_VIRGINKEY6 0x0ffff276u
#define CYREG_SFLASH_PROT_VIRGINKEY7 0x0ffff277u
#define CYREG_SFLASH_DIE_LOT0 0x0ffff278u
#define CYFLD_SFLASH_LOT__OFFSET 0x00000000u
#define CYFLD_SFLASH_LOT__SIZE 0x00000008u
#define CYREG_SFLASH_DIE_LOT1 0x0ffff279u
#define CYREG_SFLASH_DIE_LOT2 0x0ffff27au
#define CYREG_SFLASH_DIE_WAFER 0x0ffff27bu
#define CYFLD_SFLASH_WAFER__OFFSET 0x00000000u
#define CYFLD_SFLASH_WAFER__SIZE 0x00000008u
#define CYREG_SFLASH_DIE_X 0x0ffff27cu
#define CYFLD_SFLASH_X__OFFSET 0x00000000u
#define CYFLD_SFLASH_X__SIZE 0x00000008u
#define CYREG_SFLASH_DIE_Y 0x0ffff27du
#define CYFLD_SFLASH_Y__OFFSET 0x00000000u
#define CYFLD_SFLASH_Y__SIZE 0x00000008u
#define CYREG_SFLASH_DIE_SORT 0x0ffff27eu
#define CYFLD_SFLASH_S1_PASS__OFFSET 0x00000000u
#define CYFLD_SFLASH_S1_PASS__SIZE 0x00000001u
#define CYFLD_SFLASH_S2_PASS__OFFSET 0x00000001u
#define CYFLD_SFLASH_S2_PASS__SIZE 0x00000001u
#define CYFLD_SFLASH_S3_PASS__OFFSET 0x00000002u
#define CYFLD_SFLASH_S3_PASS__SIZE 0x00000001u
#define CYFLD_SFLASH_CRI_PASS__OFFSET 0x00000003u
#define CYFLD_SFLASH_CRI_PASS__SIZE 0x00000001u
#define CYFLD_SFLASH_CHI_PASS__OFFSET 0x00000004u
#define CYFLD_SFLASH_CHI_PASS__SIZE 0x00000001u
#define CYFLD_SFLASH_ENG_PASS__OFFSET 0x00000005u
#define CYFLD_SFLASH_ENG_PASS__SIZE 0x00000001u
#define CYREG_SFLASH_DIE_MINOR 0x0ffff27fu
#define CYFLD_SFLASH_MINOR__OFFSET 0x00000000u
#define CYFLD_SFLASH_MINOR__SIZE 0x00000008u
#define CYREG_SFLASH_CSD1_TRIM1_HVIDAC 0x0ffff280u
#define CYREG_SFLASH_CSD1_TRIM2_HVIDAC 0x0ffff281u
#define CYREG_SFLASH_CSD1_TRIM1_CSD 0x0ffff282u
#define CYREG_SFLASH_CSD1_TRIM2_CSD 0x0ffff283u
#define CYREG_SFLASH_IMO_TRIM_USBMODE_24 0x0ffff33eu
#define CYFLD_SFLASH_TRIM_24__OFFSET 0x00000000u
#define CYFLD_SFLASH_TRIM_24__SIZE 0x00000008u
#define CYREG_SFLASH_IMO_TRIM_USBMODE_48 0x0ffff33fu
#define CYREG_SFLASH_IMO_MAXF0 0x0ffff340u
#define CYFLD_SFLASH_MAXFREQ__OFFSET 0x00000000u
#define CYFLD_SFLASH_MAXFREQ__SIZE 0x00000006u
#define CYREG_SFLASH_IMO_ABS0 0x0ffff341u
#define CYFLD_SFLASH_ABS_TRIM_IMO__OFFSET 0x00000000u
#define CYFLD_SFLASH_ABS_TRIM_IMO__SIZE 0x00000006u
#define CYREG_SFLASH_IMO_TMPCO0 0x0ffff342u
#define CYFLD_SFLASH_TMPCO_TRIM_IMO__OFFSET 0x00000000u
#define CYFLD_SFLASH_TMPCO_TRIM_IMO__SIZE 0x00000006u
#define CYREG_SFLASH_IMO_MAXF1 0x0ffff343u
#define CYREG_SFLASH_IMO_ABS1 0x0ffff344u
#define CYREG_SFLASH_IMO_TMPCO1 0x0ffff345u
#define CYREG_SFLASH_IMO_MAXF2 0x0ffff346u
#define CYREG_SFLASH_IMO_ABS2 0x0ffff347u
#define CYREG_SFLASH_IMO_TMPCO2 0x0ffff348u
#define CYREG_SFLASH_IMO_MAXF3 0x0ffff349u
#define CYREG_SFLASH_IMO_ABS3 0x0ffff34au
#define CYREG_SFLASH_IMO_TMPCO3 0x0ffff34bu
#define CYREG_SFLASH_IMO_ABS4 0x0ffff34cu
#define CYREG_SFLASH_IMO_TMPCO4 0x0ffff34du
#define CYREG_SFLASH_IMO_TRIM0 0x0ffff350u
#define CYFLD_SFLASH_OFFSET__OFFSET 0x00000000u
#define CYFLD_SFLASH_OFFSET__SIZE 0x00000008u
#define CYREG_SFLASH_IMO_TRIM1 0x0ffff351u
#define CYREG_SFLASH_IMO_TRIM2 0x0ffff352u
#define CYREG_SFLASH_IMO_TRIM3 0x0ffff353u
#define CYREG_SFLASH_IMO_TRIM4 0x0ffff354u
#define CYREG_SFLASH_IMO_TRIM5 0x0ffff355u
#define CYREG_SFLASH_IMO_TRIM6 0x0ffff356u
#define CYREG_SFLASH_IMO_TRIM7 0x0ffff357u
#define CYREG_SFLASH_IMO_TRIM8 0x0ffff358u
#define CYREG_SFLASH_IMO_TRIM9 0x0ffff359u
#define CYREG_SFLASH_IMO_TRIM10 0x0ffff35au
#define CYREG_SFLASH_IMO_TRIM11 0x0ffff35bu
#define CYREG_SFLASH_IMO_TRIM12 0x0ffff35cu
#define CYREG_SFLASH_IMO_TRIM13 0x0ffff35du
#define CYREG_SFLASH_IMO_TRIM14 0x0ffff35eu
#define CYREG_SFLASH_IMO_TRIM15 0x0ffff35fu
#define CYREG_SFLASH_IMO_TRIM16 0x0ffff360u
#define CYREG_SFLASH_IMO_TRIM17 0x0ffff361u
#define CYREG_SFLASH_IMO_TRIM18 0x0ffff362u
#define CYREG_SFLASH_IMO_TRIM19 0x0ffff363u
#define CYREG_SFLASH_IMO_TRIM20 0x0ffff364u
#define CYREG_SFLASH_IMO_TRIM21 0x0ffff365u
#define CYREG_SFLASH_IMO_TRIM22 0x0ffff366u
#define CYREG_SFLASH_IMO_TRIM23 0x0ffff367u
#define CYREG_SFLASH_IMO_TRIM24 0x0ffff368u
#define CYREG_SFLASH_IMO_TRIM25 0x0ffff369u
#define CYREG_SFLASH_IMO_TRIM26 0x0ffff36au
#define CYREG_SFLASH_IMO_TRIM27 0x0ffff36bu
#define CYREG_SFLASH_IMO_TRIM28 0x0ffff36cu
#define CYREG_SFLASH_IMO_TRIM29 0x0ffff36du
#define CYREG_SFLASH_IMO_TRIM30 0x0ffff36eu
#define CYREG_SFLASH_IMO_TRIM31 0x0ffff36fu
#define CYREG_SFLASH_IMO_TRIM32 0x0ffff370u
#define CYREG_SFLASH_IMO_TRIM33 0x0ffff371u
#define CYREG_SFLASH_IMO_TRIM34 0x0ffff372u
#define CYREG_SFLASH_IMO_TRIM35 0x0ffff373u
#define CYREG_SFLASH_IMO_TRIM36 0x0ffff374u
#define CYREG_SFLASH_IMO_TRIM37 0x0ffff375u
#define CYREG_SFLASH_IMO_TRIM38 0x0ffff376u
#define CYREG_SFLASH_IMO_TRIM39 0x0ffff377u
#define CYREG_SFLASH_IMO_TRIM40 0x0ffff378u
#define CYREG_SFLASH_IMO_TRIM41 0x0ffff379u
#define CYREG_SFLASH_IMO_TRIM42 0x0ffff37au
#define CYREG_SFLASH_IMO_TRIM43 0x0ffff37bu
#define CYREG_SFLASH_IMO_TRIM44 0x0ffff37cu
#define CYREG_SFLASH_IMO_TRIM45 0x0ffff37du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH0 0x0ffff400u
#define CYFLD_SFLASH_BYTE_MEM__OFFSET 0x00000000u
#define CYFLD_SFLASH_BYTE_MEM__SIZE 0x00000008u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1 0x0ffff401u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH2 0x0ffff402u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH3 0x0ffff403u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH4 0x0ffff404u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH5 0x0ffff405u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH6 0x0ffff406u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH7 0x0ffff407u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH8 0x0ffff408u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH9 0x0ffff409u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH10 0x0ffff40au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH11 0x0ffff40bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH12 0x0ffff40cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH13 0x0ffff40du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH14 0x0ffff40eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH15 0x0ffff40fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH16 0x0ffff410u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH17 0x0ffff411u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH18 0x0ffff412u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH19 0x0ffff413u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH20 0x0ffff414u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH21 0x0ffff415u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH22 0x0ffff416u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH23 0x0ffff417u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH24 0x0ffff418u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH25 0x0ffff419u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH26 0x0ffff41au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH27 0x0ffff41bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH28 0x0ffff41cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH29 0x0ffff41du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH30 0x0ffff41eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH31 0x0ffff41fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH32 0x0ffff420u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH33 0x0ffff421u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH34 0x0ffff422u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH35 0x0ffff423u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH36 0x0ffff424u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH37 0x0ffff425u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH38 0x0ffff426u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH39 0x0ffff427u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH40 0x0ffff428u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH41 0x0ffff429u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH42 0x0ffff42au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH43 0x0ffff42bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH44 0x0ffff42cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH45 0x0ffff42du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH46 0x0ffff42eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH47 0x0ffff42fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH48 0x0ffff430u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH49 0x0ffff431u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH50 0x0ffff432u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH51 0x0ffff433u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH52 0x0ffff434u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH53 0x0ffff435u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH54 0x0ffff436u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH55 0x0ffff437u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH56 0x0ffff438u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH57 0x0ffff439u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH58 0x0ffff43au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH59 0x0ffff43bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH60 0x0ffff43cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH61 0x0ffff43du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH62 0x0ffff43eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH63 0x0ffff43fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH64 0x0ffff440u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH65 0x0ffff441u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH66 0x0ffff442u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH67 0x0ffff443u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH68 0x0ffff444u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH69 0x0ffff445u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH70 0x0ffff446u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH71 0x0ffff447u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH72 0x0ffff448u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH73 0x0ffff449u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH74 0x0ffff44au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH75 0x0ffff44bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH76 0x0ffff44cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH77 0x0ffff44du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH78 0x0ffff44eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH79 0x0ffff44fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH80 0x0ffff450u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH81 0x0ffff451u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH82 0x0ffff452u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH83 0x0ffff453u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH84 0x0ffff454u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH85 0x0ffff455u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH86 0x0ffff456u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH87 0x0ffff457u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH88 0x0ffff458u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH89 0x0ffff459u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH90 0x0ffff45au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH91 0x0ffff45bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH92 0x0ffff45cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH93 0x0ffff45du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH94 0x0ffff45eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH95 0x0ffff45fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH96 0x0ffff460u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH97 0x0ffff461u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH98 0x0ffff462u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH99 0x0ffff463u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH100 0x0ffff464u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH101 0x0ffff465u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH102 0x0ffff466u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH103 0x0ffff467u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH104 0x0ffff468u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH105 0x0ffff469u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH106 0x0ffff46au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH107 0x0ffff46bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH108 0x0ffff46cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH109 0x0ffff46du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH110 0x0ffff46eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH111 0x0ffff46fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH112 0x0ffff470u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH113 0x0ffff471u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH114 0x0ffff472u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH115 0x0ffff473u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH116 0x0ffff474u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH117 0x0ffff475u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH118 0x0ffff476u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH119 0x0ffff477u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH120 0x0ffff478u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH121 0x0ffff479u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH122 0x0ffff47au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH123 0x0ffff47bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH124 0x0ffff47cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH125 0x0ffff47du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH126 0x0ffff47eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH127 0x0ffff47fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH128 0x0ffff480u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH129 0x0ffff481u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH130 0x0ffff482u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH131 0x0ffff483u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH132 0x0ffff484u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH133 0x0ffff485u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH134 0x0ffff486u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH135 0x0ffff487u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH136 0x0ffff488u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH137 0x0ffff489u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH138 0x0ffff48au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH139 0x0ffff48bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH140 0x0ffff48cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH141 0x0ffff48du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH142 0x0ffff48eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH143 0x0ffff48fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH144 0x0ffff490u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH145 0x0ffff491u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH146 0x0ffff492u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH147 0x0ffff493u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH148 0x0ffff494u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH149 0x0ffff495u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH150 0x0ffff496u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH151 0x0ffff497u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH152 0x0ffff498u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH153 0x0ffff499u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH154 0x0ffff49au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH155 0x0ffff49bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH156 0x0ffff49cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH157 0x0ffff49du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH158 0x0ffff49eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH159 0x0ffff49fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH160 0x0ffff4a0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH161 0x0ffff4a1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH162 0x0ffff4a2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH163 0x0ffff4a3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH164 0x0ffff4a4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH165 0x0ffff4a5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH166 0x0ffff4a6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH167 0x0ffff4a7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH168 0x0ffff4a8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH169 0x0ffff4a9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH170 0x0ffff4aau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH171 0x0ffff4abu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH172 0x0ffff4acu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH173 0x0ffff4adu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH174 0x0ffff4aeu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH175 0x0ffff4afu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH176 0x0ffff4b0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH177 0x0ffff4b1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH178 0x0ffff4b2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH179 0x0ffff4b3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH180 0x0ffff4b4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH181 0x0ffff4b5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH182 0x0ffff4b6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH183 0x0ffff4b7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH184 0x0ffff4b8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH185 0x0ffff4b9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH186 0x0ffff4bau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH187 0x0ffff4bbu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH188 0x0ffff4bcu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH189 0x0ffff4bdu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH190 0x0ffff4beu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH191 0x0ffff4bfu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH192 0x0ffff4c0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH193 0x0ffff4c1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH194 0x0ffff4c2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH195 0x0ffff4c3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH196 0x0ffff4c4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH197 0x0ffff4c5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH198 0x0ffff4c6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH199 0x0ffff4c7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH200 0x0ffff4c8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH201 0x0ffff4c9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH202 0x0ffff4cau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH203 0x0ffff4cbu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH204 0x0ffff4ccu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH205 0x0ffff4cdu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH206 0x0ffff4ceu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH207 0x0ffff4cfu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH208 0x0ffff4d0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH209 0x0ffff4d1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH210 0x0ffff4d2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH211 0x0ffff4d3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH212 0x0ffff4d4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH213 0x0ffff4d5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH214 0x0ffff4d6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH215 0x0ffff4d7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH216 0x0ffff4d8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH217 0x0ffff4d9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH218 0x0ffff4dau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH219 0x0ffff4dbu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH220 0x0ffff4dcu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH221 0x0ffff4ddu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH222 0x0ffff4deu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH223 0x0ffff4dfu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH224 0x0ffff4e0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH225 0x0ffff4e1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH226 0x0ffff4e2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH227 0x0ffff4e3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH228 0x0ffff4e4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH229 0x0ffff4e5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH230 0x0ffff4e6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH231 0x0ffff4e7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH232 0x0ffff4e8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH233 0x0ffff4e9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH234 0x0ffff4eau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH235 0x0ffff4ebu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH236 0x0ffff4ecu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH237 0x0ffff4edu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH238 0x0ffff4eeu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH239 0x0ffff4efu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH240 0x0ffff4f0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH241 0x0ffff4f1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH242 0x0ffff4f2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH243 0x0ffff4f3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH244 0x0ffff4f4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH245 0x0ffff4f5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH246 0x0ffff4f6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH247 0x0ffff4f7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH248 0x0ffff4f8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH249 0x0ffff4f9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH250 0x0ffff4fau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH251 0x0ffff4fbu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH252 0x0ffff4fcu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH253 0x0ffff4fdu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH254 0x0ffff4feu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH255 0x0ffff4ffu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH256 0x0ffff500u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH257 0x0ffff501u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH258 0x0ffff502u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH259 0x0ffff503u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH260 0x0ffff504u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH261 0x0ffff505u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH262 0x0ffff506u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH263 0x0ffff507u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH264 0x0ffff508u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH265 0x0ffff509u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH266 0x0ffff50au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH267 0x0ffff50bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH268 0x0ffff50cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH269 0x0ffff50du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH270 0x0ffff50eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH271 0x0ffff50fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH272 0x0ffff510u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH273 0x0ffff511u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH274 0x0ffff512u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH275 0x0ffff513u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH276 0x0ffff514u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH277 0x0ffff515u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH278 0x0ffff516u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH279 0x0ffff517u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH280 0x0ffff518u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH281 0x0ffff519u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH282 0x0ffff51au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH283 0x0ffff51bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH284 0x0ffff51cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH285 0x0ffff51du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH286 0x0ffff51eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH287 0x0ffff51fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH288 0x0ffff520u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH289 0x0ffff521u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH290 0x0ffff522u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH291 0x0ffff523u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH292 0x0ffff524u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH293 0x0ffff525u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH294 0x0ffff526u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH295 0x0ffff527u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH296 0x0ffff528u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH297 0x0ffff529u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH298 0x0ffff52au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH299 0x0ffff52bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH300 0x0ffff52cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH301 0x0ffff52du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH302 0x0ffff52eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH303 0x0ffff52fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH304 0x0ffff530u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH305 0x0ffff531u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH306 0x0ffff532u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH307 0x0ffff533u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH308 0x0ffff534u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH309 0x0ffff535u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH310 0x0ffff536u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH311 0x0ffff537u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH312 0x0ffff538u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH313 0x0ffff539u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH314 0x0ffff53au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH315 0x0ffff53bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH316 0x0ffff53cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH317 0x0ffff53du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH318 0x0ffff53eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH319 0x0ffff53fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH320 0x0ffff540u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH321 0x0ffff541u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH322 0x0ffff542u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH323 0x0ffff543u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH324 0x0ffff544u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH325 0x0ffff545u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH326 0x0ffff546u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH327 0x0ffff547u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH328 0x0ffff548u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH329 0x0ffff549u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH330 0x0ffff54au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH331 0x0ffff54bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH332 0x0ffff54cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH333 0x0ffff54du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH334 0x0ffff54eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH335 0x0ffff54fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH336 0x0ffff550u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH337 0x0ffff551u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH338 0x0ffff552u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH339 0x0ffff553u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH340 0x0ffff554u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH341 0x0ffff555u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH342 0x0ffff556u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH343 0x0ffff557u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH344 0x0ffff558u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH345 0x0ffff559u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH346 0x0ffff55au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH347 0x0ffff55bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH348 0x0ffff55cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH349 0x0ffff55du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH350 0x0ffff55eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH351 0x0ffff55fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH352 0x0ffff560u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH353 0x0ffff561u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH354 0x0ffff562u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH355 0x0ffff563u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH356 0x0ffff564u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH357 0x0ffff565u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH358 0x0ffff566u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH359 0x0ffff567u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH360 0x0ffff568u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH361 0x0ffff569u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH362 0x0ffff56au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH363 0x0ffff56bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH364 0x0ffff56cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH365 0x0ffff56du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH366 0x0ffff56eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH367 0x0ffff56fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH368 0x0ffff570u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH369 0x0ffff571u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH370 0x0ffff572u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH371 0x0ffff573u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH372 0x0ffff574u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH373 0x0ffff575u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH374 0x0ffff576u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH375 0x0ffff577u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH376 0x0ffff578u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH377 0x0ffff579u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH378 0x0ffff57au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH379 0x0ffff57bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH380 0x0ffff57cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH381 0x0ffff57du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH382 0x0ffff57eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH383 0x0ffff57fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH384 0x0ffff580u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH385 0x0ffff581u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH386 0x0ffff582u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH387 0x0ffff583u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH388 0x0ffff584u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH389 0x0ffff585u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH390 0x0ffff586u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH391 0x0ffff587u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH392 0x0ffff588u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH393 0x0ffff589u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH394 0x0ffff58au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH395 0x0ffff58bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH396 0x0ffff58cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH397 0x0ffff58du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH398 0x0ffff58eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH399 0x0ffff58fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH400 0x0ffff590u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH401 0x0ffff591u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH402 0x0ffff592u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH403 0x0ffff593u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH404 0x0ffff594u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH405 0x0ffff595u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH406 0x0ffff596u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH407 0x0ffff597u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH408 0x0ffff598u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH409 0x0ffff599u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH410 0x0ffff59au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH411 0x0ffff59bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH412 0x0ffff59cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH413 0x0ffff59du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH414 0x0ffff59eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH415 0x0ffff59fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH416 0x0ffff5a0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH417 0x0ffff5a1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH418 0x0ffff5a2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH419 0x0ffff5a3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH420 0x0ffff5a4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH421 0x0ffff5a5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH422 0x0ffff5a6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH423 0x0ffff5a7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH424 0x0ffff5a8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH425 0x0ffff5a9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH426 0x0ffff5aau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH427 0x0ffff5abu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH428 0x0ffff5acu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH429 0x0ffff5adu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH430 0x0ffff5aeu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH431 0x0ffff5afu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH432 0x0ffff5b0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH433 0x0ffff5b1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH434 0x0ffff5b2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH435 0x0ffff5b3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH436 0x0ffff5b4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH437 0x0ffff5b5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH438 0x0ffff5b6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH439 0x0ffff5b7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH440 0x0ffff5b8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH441 0x0ffff5b9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH442 0x0ffff5bau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH443 0x0ffff5bbu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH444 0x0ffff5bcu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH445 0x0ffff5bdu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH446 0x0ffff5beu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH447 0x0ffff5bfu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH448 0x0ffff5c0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH449 0x0ffff5c1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH450 0x0ffff5c2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH451 0x0ffff5c3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH452 0x0ffff5c4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH453 0x0ffff5c5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH454 0x0ffff5c6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH455 0x0ffff5c7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH456 0x0ffff5c8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH457 0x0ffff5c9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH458 0x0ffff5cau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH459 0x0ffff5cbu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH460 0x0ffff5ccu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH461 0x0ffff5cdu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH462 0x0ffff5ceu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH463 0x0ffff5cfu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH464 0x0ffff5d0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH465 0x0ffff5d1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH466 0x0ffff5d2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH467 0x0ffff5d3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH468 0x0ffff5d4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH469 0x0ffff5d5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH470 0x0ffff5d6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH471 0x0ffff5d7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH472 0x0ffff5d8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH473 0x0ffff5d9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH474 0x0ffff5dau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH475 0x0ffff5dbu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH476 0x0ffff5dcu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH477 0x0ffff5ddu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH478 0x0ffff5deu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH479 0x0ffff5dfu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH480 0x0ffff5e0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH481 0x0ffff5e1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH482 0x0ffff5e2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH483 0x0ffff5e3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH484 0x0ffff5e4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH485 0x0ffff5e5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH486 0x0ffff5e6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH487 0x0ffff5e7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH488 0x0ffff5e8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH489 0x0ffff5e9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH490 0x0ffff5eau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH491 0x0ffff5ebu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH492 0x0ffff5ecu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH493 0x0ffff5edu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH494 0x0ffff5eeu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH495 0x0ffff5efu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH496 0x0ffff5f0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH497 0x0ffff5f1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH498 0x0ffff5f2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH499 0x0ffff5f3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH500 0x0ffff5f4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH501 0x0ffff5f5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH502 0x0ffff5f6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH503 0x0ffff5f7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH504 0x0ffff5f8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH505 0x0ffff5f9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH506 0x0ffff5fau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH507 0x0ffff5fbu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH508 0x0ffff5fcu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH509 0x0ffff5fdu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH510 0x0ffff5feu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH511 0x0ffff5ffu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH512 0x0ffff600u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH513 0x0ffff601u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH514 0x0ffff602u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH515 0x0ffff603u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH516 0x0ffff604u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH517 0x0ffff605u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH518 0x0ffff606u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH519 0x0ffff607u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH520 0x0ffff608u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH521 0x0ffff609u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH522 0x0ffff60au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH523 0x0ffff60bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH524 0x0ffff60cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH525 0x0ffff60du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH526 0x0ffff60eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH527 0x0ffff60fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH528 0x0ffff610u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH529 0x0ffff611u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH530 0x0ffff612u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH531 0x0ffff613u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH532 0x0ffff614u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH533 0x0ffff615u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH534 0x0ffff616u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH535 0x0ffff617u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH536 0x0ffff618u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH537 0x0ffff619u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH538 0x0ffff61au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH539 0x0ffff61bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH540 0x0ffff61cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH541 0x0ffff61du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH542 0x0ffff61eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH543 0x0ffff61fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH544 0x0ffff620u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH545 0x0ffff621u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH546 0x0ffff622u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH547 0x0ffff623u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH548 0x0ffff624u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH549 0x0ffff625u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH550 0x0ffff626u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH551 0x0ffff627u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH552 0x0ffff628u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH553 0x0ffff629u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH554 0x0ffff62au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH555 0x0ffff62bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH556 0x0ffff62cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH557 0x0ffff62du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH558 0x0ffff62eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH559 0x0ffff62fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH560 0x0ffff630u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH561 0x0ffff631u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH562 0x0ffff632u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH563 0x0ffff633u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH564 0x0ffff634u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH565 0x0ffff635u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH566 0x0ffff636u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH567 0x0ffff637u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH568 0x0ffff638u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH569 0x0ffff639u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH570 0x0ffff63au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH571 0x0ffff63bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH572 0x0ffff63cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH573 0x0ffff63du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH574 0x0ffff63eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH575 0x0ffff63fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH576 0x0ffff640u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH577 0x0ffff641u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH578 0x0ffff642u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH579 0x0ffff643u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH580 0x0ffff644u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH581 0x0ffff645u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH582 0x0ffff646u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH583 0x0ffff647u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH584 0x0ffff648u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH585 0x0ffff649u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH586 0x0ffff64au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH587 0x0ffff64bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH588 0x0ffff64cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH589 0x0ffff64du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH590 0x0ffff64eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH591 0x0ffff64fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH592 0x0ffff650u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH593 0x0ffff651u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH594 0x0ffff652u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH595 0x0ffff653u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH596 0x0ffff654u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH597 0x0ffff655u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH598 0x0ffff656u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH599 0x0ffff657u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH600 0x0ffff658u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH601 0x0ffff659u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH602 0x0ffff65au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH603 0x0ffff65bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH604 0x0ffff65cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH605 0x0ffff65du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH606 0x0ffff65eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH607 0x0ffff65fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH608 0x0ffff660u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH609 0x0ffff661u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH610 0x0ffff662u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH611 0x0ffff663u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH612 0x0ffff664u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH613 0x0ffff665u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH614 0x0ffff666u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH615 0x0ffff667u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH616 0x0ffff668u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH617 0x0ffff669u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH618 0x0ffff66au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH619 0x0ffff66bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH620 0x0ffff66cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH621 0x0ffff66du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH622 0x0ffff66eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH623 0x0ffff66fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH624 0x0ffff670u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH625 0x0ffff671u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH626 0x0ffff672u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH627 0x0ffff673u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH628 0x0ffff674u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH629 0x0ffff675u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH630 0x0ffff676u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH631 0x0ffff677u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH632 0x0ffff678u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH633 0x0ffff679u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH634 0x0ffff67au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH635 0x0ffff67bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH636 0x0ffff67cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH637 0x0ffff67du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH638 0x0ffff67eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH639 0x0ffff67fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH640 0x0ffff680u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH641 0x0ffff681u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH642 0x0ffff682u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH643 0x0ffff683u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH644 0x0ffff684u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH645 0x0ffff685u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH646 0x0ffff686u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH647 0x0ffff687u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH648 0x0ffff688u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH649 0x0ffff689u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH650 0x0ffff68au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH651 0x0ffff68bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH652 0x0ffff68cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH653 0x0ffff68du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH654 0x0ffff68eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH655 0x0ffff68fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH656 0x0ffff690u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH657 0x0ffff691u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH658 0x0ffff692u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH659 0x0ffff693u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH660 0x0ffff694u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH661 0x0ffff695u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH662 0x0ffff696u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH663 0x0ffff697u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH664 0x0ffff698u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH665 0x0ffff699u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH666 0x0ffff69au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH667 0x0ffff69bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH668 0x0ffff69cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH669 0x0ffff69du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH670 0x0ffff69eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH671 0x0ffff69fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH672 0x0ffff6a0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH673 0x0ffff6a1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH674 0x0ffff6a2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH675 0x0ffff6a3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH676 0x0ffff6a4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH677 0x0ffff6a5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH678 0x0ffff6a6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH679 0x0ffff6a7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH680 0x0ffff6a8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH681 0x0ffff6a9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH682 0x0ffff6aau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH683 0x0ffff6abu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH684 0x0ffff6acu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH685 0x0ffff6adu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH686 0x0ffff6aeu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH687 0x0ffff6afu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH688 0x0ffff6b0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH689 0x0ffff6b1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH690 0x0ffff6b2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH691 0x0ffff6b3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH692 0x0ffff6b4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH693 0x0ffff6b5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH694 0x0ffff6b6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH695 0x0ffff6b7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH696 0x0ffff6b8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH697 0x0ffff6b9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH698 0x0ffff6bau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH699 0x0ffff6bbu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH700 0x0ffff6bcu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH701 0x0ffff6bdu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH702 0x0ffff6beu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH703 0x0ffff6bfu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH704 0x0ffff6c0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH705 0x0ffff6c1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH706 0x0ffff6c2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH707 0x0ffff6c3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH708 0x0ffff6c4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH709 0x0ffff6c5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH710 0x0ffff6c6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH711 0x0ffff6c7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH712 0x0ffff6c8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH713 0x0ffff6c9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH714 0x0ffff6cau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH715 0x0ffff6cbu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH716 0x0ffff6ccu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH717 0x0ffff6cdu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH718 0x0ffff6ceu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH719 0x0ffff6cfu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH720 0x0ffff6d0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH721 0x0ffff6d1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH722 0x0ffff6d2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH723 0x0ffff6d3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH724 0x0ffff6d4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH725 0x0ffff6d5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH726 0x0ffff6d6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH727 0x0ffff6d7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH728 0x0ffff6d8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH729 0x0ffff6d9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH730 0x0ffff6dau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH731 0x0ffff6dbu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH732 0x0ffff6dcu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH733 0x0ffff6ddu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH734 0x0ffff6deu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH735 0x0ffff6dfu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH736 0x0ffff6e0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH737 0x0ffff6e1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH738 0x0ffff6e2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH739 0x0ffff6e3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH740 0x0ffff6e4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH741 0x0ffff6e5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH742 0x0ffff6e6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH743 0x0ffff6e7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH744 0x0ffff6e8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH745 0x0ffff6e9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH746 0x0ffff6eau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH747 0x0ffff6ebu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH748 0x0ffff6ecu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH749 0x0ffff6edu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH750 0x0ffff6eeu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH751 0x0ffff6efu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH752 0x0ffff6f0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH753 0x0ffff6f1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH754 0x0ffff6f2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH755 0x0ffff6f3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH756 0x0ffff6f4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH757 0x0ffff6f5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH758 0x0ffff6f6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH759 0x0ffff6f7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH760 0x0ffff6f8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH761 0x0ffff6f9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH762 0x0ffff6fau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH763 0x0ffff6fbu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH764 0x0ffff6fcu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH765 0x0ffff6fdu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH766 0x0ffff6feu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH767 0x0ffff6ffu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH768 0x0ffff700u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH769 0x0ffff701u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH770 0x0ffff702u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH771 0x0ffff703u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH772 0x0ffff704u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH773 0x0ffff705u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH774 0x0ffff706u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH775 0x0ffff707u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH776 0x0ffff708u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH777 0x0ffff709u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH778 0x0ffff70au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH779 0x0ffff70bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH780 0x0ffff70cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH781 0x0ffff70du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH782 0x0ffff70eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH783 0x0ffff70fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH784 0x0ffff710u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH785 0x0ffff711u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH786 0x0ffff712u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH787 0x0ffff713u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH788 0x0ffff714u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH789 0x0ffff715u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH790 0x0ffff716u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH791 0x0ffff717u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH792 0x0ffff718u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH793 0x0ffff719u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH794 0x0ffff71au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH795 0x0ffff71bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH796 0x0ffff71cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH797 0x0ffff71du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH798 0x0ffff71eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH799 0x0ffff71fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH800 0x0ffff720u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH801 0x0ffff721u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH802 0x0ffff722u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH803 0x0ffff723u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH804 0x0ffff724u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH805 0x0ffff725u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH806 0x0ffff726u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH807 0x0ffff727u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH808 0x0ffff728u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH809 0x0ffff729u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH810 0x0ffff72au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH811 0x0ffff72bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH812 0x0ffff72cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH813 0x0ffff72du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH814 0x0ffff72eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH815 0x0ffff72fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH816 0x0ffff730u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH817 0x0ffff731u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH818 0x0ffff732u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH819 0x0ffff733u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH820 0x0ffff734u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH821 0x0ffff735u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH822 0x0ffff736u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH823 0x0ffff737u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH824 0x0ffff738u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH825 0x0ffff739u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH826 0x0ffff73au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH827 0x0ffff73bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH828 0x0ffff73cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH829 0x0ffff73du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH830 0x0ffff73eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH831 0x0ffff73fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH832 0x0ffff740u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH833 0x0ffff741u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH834 0x0ffff742u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH835 0x0ffff743u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH836 0x0ffff744u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH837 0x0ffff745u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH838 0x0ffff746u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH839 0x0ffff747u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH840 0x0ffff748u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH841 0x0ffff749u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH842 0x0ffff74au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH843 0x0ffff74bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH844 0x0ffff74cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH845 0x0ffff74du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH846 0x0ffff74eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH847 0x0ffff74fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH848 0x0ffff750u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH849 0x0ffff751u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH850 0x0ffff752u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH851 0x0ffff753u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH852 0x0ffff754u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH853 0x0ffff755u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH854 0x0ffff756u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH855 0x0ffff757u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH856 0x0ffff758u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH857 0x0ffff759u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH858 0x0ffff75au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH859 0x0ffff75bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH860 0x0ffff75cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH861 0x0ffff75du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH862 0x0ffff75eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH863 0x0ffff75fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH864 0x0ffff760u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH865 0x0ffff761u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH866 0x0ffff762u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH867 0x0ffff763u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH868 0x0ffff764u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH869 0x0ffff765u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH870 0x0ffff766u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH871 0x0ffff767u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH872 0x0ffff768u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH873 0x0ffff769u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH874 0x0ffff76au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH875 0x0ffff76bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH876 0x0ffff76cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH877 0x0ffff76du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH878 0x0ffff76eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH879 0x0ffff76fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH880 0x0ffff770u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH881 0x0ffff771u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH882 0x0ffff772u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH883 0x0ffff773u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH884 0x0ffff774u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH885 0x0ffff775u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH886 0x0ffff776u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH887 0x0ffff777u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH888 0x0ffff778u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH889 0x0ffff779u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH890 0x0ffff77au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH891 0x0ffff77bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH892 0x0ffff77cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH893 0x0ffff77du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH894 0x0ffff77eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH895 0x0ffff77fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH896 0x0ffff780u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH897 0x0ffff781u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH898 0x0ffff782u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH899 0x0ffff783u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH900 0x0ffff784u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH901 0x0ffff785u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH902 0x0ffff786u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH903 0x0ffff787u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH904 0x0ffff788u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH905 0x0ffff789u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH906 0x0ffff78au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH907 0x0ffff78bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH908 0x0ffff78cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH909 0x0ffff78du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH910 0x0ffff78eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH911 0x0ffff78fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH912 0x0ffff790u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH913 0x0ffff791u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH914 0x0ffff792u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH915 0x0ffff793u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH916 0x0ffff794u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH917 0x0ffff795u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH918 0x0ffff796u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH919 0x0ffff797u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH920 0x0ffff798u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH921 0x0ffff799u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH922 0x0ffff79au
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH923 0x0ffff79bu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH924 0x0ffff79cu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH925 0x0ffff79du
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH926 0x0ffff79eu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH927 0x0ffff79fu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH928 0x0ffff7a0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH929 0x0ffff7a1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH930 0x0ffff7a2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH931 0x0ffff7a3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH932 0x0ffff7a4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH933 0x0ffff7a5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH934 0x0ffff7a6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH935 0x0ffff7a7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH936 0x0ffff7a8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH937 0x0ffff7a9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH938 0x0ffff7aau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH939 0x0ffff7abu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH940 0x0ffff7acu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH941 0x0ffff7adu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH942 0x0ffff7aeu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH943 0x0ffff7afu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH944 0x0ffff7b0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH945 0x0ffff7b1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH946 0x0ffff7b2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH947 0x0ffff7b3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH948 0x0ffff7b4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH949 0x0ffff7b5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH950 0x0ffff7b6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH951 0x0ffff7b7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH952 0x0ffff7b8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH953 0x0ffff7b9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH954 0x0ffff7bau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH955 0x0ffff7bbu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH956 0x0ffff7bcu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH957 0x0ffff7bdu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH958 0x0ffff7beu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH959 0x0ffff7bfu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH960 0x0ffff7c0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH961 0x0ffff7c1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH962 0x0ffff7c2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH963 0x0ffff7c3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH964 0x0ffff7c4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH965 0x0ffff7c5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH966 0x0ffff7c6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH967 0x0ffff7c7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH968 0x0ffff7c8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH969 0x0ffff7c9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH970 0x0ffff7cau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH971 0x0ffff7cbu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH972 0x0ffff7ccu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH973 0x0ffff7cdu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH974 0x0ffff7ceu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH975 0x0ffff7cfu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH976 0x0ffff7d0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH977 0x0ffff7d1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH978 0x0ffff7d2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH979 0x0ffff7d3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH980 0x0ffff7d4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH981 0x0ffff7d5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH982 0x0ffff7d6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH983 0x0ffff7d7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH984 0x0ffff7d8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH985 0x0ffff7d9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH986 0x0ffff7dau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH987 0x0ffff7dbu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH988 0x0ffff7dcu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH989 0x0ffff7ddu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH990 0x0ffff7deu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH991 0x0ffff7dfu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH992 0x0ffff7e0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH993 0x0ffff7e1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH994 0x0ffff7e2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH995 0x0ffff7e3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH996 0x0ffff7e4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH997 0x0ffff7e5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH998 0x0ffff7e6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH999 0x0ffff7e7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1000 0x0ffff7e8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1001 0x0ffff7e9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1002 0x0ffff7eau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1003 0x0ffff7ebu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1004 0x0ffff7ecu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1005 0x0ffff7edu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1006 0x0ffff7eeu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1007 0x0ffff7efu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1008 0x0ffff7f0u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1009 0x0ffff7f1u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1010 0x0ffff7f2u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1011 0x0ffff7f3u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1012 0x0ffff7f4u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1013 0x0ffff7f5u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1014 0x0ffff7f6u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1015 0x0ffff7f7u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1016 0x0ffff7f8u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1017 0x0ffff7f9u
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1018 0x0ffff7fau
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1019 0x0ffff7fbu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1020 0x0ffff7fcu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1021 0x0ffff7fdu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1022 0x0ffff7feu
#define CYREG_SFLASH_MACRO_0_FREE_SFLASH1023 0x0ffff7ffu
#define CYREG_SFLASH_ALT_PROT_ROW0 0x0ffff800u
#define CYREG_SFLASH_ALT_PROT_ROW1 0x0ffff801u
#define CYREG_SFLASH_ALT_PROT_ROW2 0x0ffff802u
#define CYREG_SFLASH_ALT_PROT_ROW3 0x0ffff803u
#define CYREG_SFLASH_ALT_PROT_ROW4 0x0ffff804u
#define CYREG_SFLASH_ALT_PROT_ROW5 0x0ffff805u
#define CYREG_SFLASH_ALT_PROT_ROW6 0x0ffff806u
#define CYREG_SFLASH_ALT_PROT_ROW7 0x0ffff807u
#define CYREG_SFLASH_ALT_PROT_ROW8 0x0ffff808u
#define CYREG_SFLASH_ALT_PROT_ROW9 0x0ffff809u
#define CYREG_SFLASH_ALT_PROT_ROW10 0x0ffff80au
#define CYREG_SFLASH_ALT_PROT_ROW11 0x0ffff80bu
#define CYREG_SFLASH_ALT_PROT_ROW12 0x0ffff80cu
#define CYREG_SFLASH_ALT_PROT_ROW13 0x0ffff80du
#define CYREG_SFLASH_ALT_PROT_ROW14 0x0ffff80eu
#define CYREG_SFLASH_ALT_PROT_ROW15 0x0ffff80fu
#define CYREG_SFLASH_ALT_PROT_ROW16 0x0ffff810u
#define CYREG_SFLASH_ALT_PROT_ROW17 0x0ffff811u
#define CYREG_SFLASH_ALT_PROT_ROW18 0x0ffff812u
#define CYREG_SFLASH_ALT_PROT_ROW19 0x0ffff813u
#define CYREG_SFLASH_ALT_PROT_ROW20 0x0ffff814u
#define CYREG_SFLASH_ALT_PROT_ROW21 0x0ffff815u
#define CYREG_SFLASH_ALT_PROT_ROW22 0x0ffff816u
#define CYREG_SFLASH_ALT_PROT_ROW23 0x0ffff817u
#define CYREG_SFLASH_ALT_PROT_ROW24 0x0ffff818u
#define CYREG_SFLASH_ALT_PROT_ROW25 0x0ffff819u
#define CYREG_SFLASH_ALT_PROT_ROW26 0x0ffff81au
#define CYREG_SFLASH_ALT_PROT_ROW27 0x0ffff81bu
#define CYREG_SFLASH_ALT_PROT_ROW28 0x0ffff81cu
#define CYREG_SFLASH_ALT_PROT_ROW29 0x0ffff81du
#define CYREG_SFLASH_ALT_PROT_ROW30 0x0ffff81eu
#define CYREG_SFLASH_ALT_PROT_ROW31 0x0ffff81fu
#define CYREG_SFLASH_ALT_PROT_ROW32 0x0ffff820u
#define CYREG_SFLASH_ALT_PROT_ROW33 0x0ffff821u
#define CYREG_SFLASH_ALT_PROT_ROW34 0x0ffff822u
#define CYREG_SFLASH_ALT_PROT_ROW35 0x0ffff823u
#define CYREG_SFLASH_ALT_PROT_ROW36 0x0ffff824u
#define CYREG_SFLASH_ALT_PROT_ROW37 0x0ffff825u
#define CYREG_SFLASH_ALT_PROT_ROW38 0x0ffff826u
#define CYREG_SFLASH_ALT_PROT_ROW39 0x0ffff827u
#define CYREG_SFLASH_ALT_PROT_ROW40 0x0ffff828u
#define CYREG_SFLASH_ALT_PROT_ROW41 0x0ffff829u
#define CYREG_SFLASH_ALT_PROT_ROW42 0x0ffff82au
#define CYREG_SFLASH_ALT_PROT_ROW43 0x0ffff82bu
#define CYREG_SFLASH_ALT_PROT_ROW44 0x0ffff82cu
#define CYREG_SFLASH_ALT_PROT_ROW45 0x0ffff82du
#define CYREG_SFLASH_ALT_PROT_ROW46 0x0ffff82eu
#define CYREG_SFLASH_ALT_PROT_ROW47 0x0ffff82fu
#define CYREG_SFLASH_ALT_PROT_ROW48 0x0ffff830u
#define CYREG_SFLASH_ALT_PROT_ROW49 0x0ffff831u
#define CYREG_SFLASH_ALT_PROT_ROW50 0x0ffff832u
#define CYREG_SFLASH_ALT_PROT_ROW51 0x0ffff833u
#define CYREG_SFLASH_ALT_PROT_ROW52 0x0ffff834u
#define CYREG_SFLASH_ALT_PROT_ROW53 0x0ffff835u
#define CYREG_SFLASH_ALT_PROT_ROW54 0x0ffff836u
#define CYREG_SFLASH_ALT_PROT_ROW55 0x0ffff837u
#define CYREG_SFLASH_ALT_PROT_ROW56 0x0ffff838u
#define CYREG_SFLASH_ALT_PROT_ROW57 0x0ffff839u
#define CYREG_SFLASH_ALT_PROT_ROW58 0x0ffff83au
#define CYREG_SFLASH_ALT_PROT_ROW59 0x0ffff83bu
#define CYREG_SFLASH_ALT_PROT_ROW60 0x0ffff83cu
#define CYREG_SFLASH_ALT_PROT_ROW61 0x0ffff83du
#define CYREG_SFLASH_ALT_PROT_ROW62 0x0ffff83eu
#define CYREG_SFLASH_ALT_PROT_ROW63 0x0ffff83fu
#define CYREG_SFLASH_ALT_PROT_ROW64 0x0ffff840u
#define CYREG_SFLASH_ALT_PROT_ROW65 0x0ffff841u
#define CYREG_SFLASH_ALT_PROT_ROW66 0x0ffff842u
#define CYREG_SFLASH_ALT_PROT_ROW67 0x0ffff843u
#define CYREG_SFLASH_ALT_PROT_ROW68 0x0ffff844u
#define CYREG_SFLASH_ALT_PROT_ROW69 0x0ffff845u
#define CYREG_SFLASH_ALT_PROT_ROW70 0x0ffff846u
#define CYREG_SFLASH_ALT_PROT_ROW71 0x0ffff847u
#define CYREG_SFLASH_ALT_PROT_ROW72 0x0ffff848u
#define CYREG_SFLASH_ALT_PROT_ROW73 0x0ffff849u
#define CYREG_SFLASH_ALT_PROT_ROW74 0x0ffff84au
#define CYREG_SFLASH_ALT_PROT_ROW75 0x0ffff84bu
#define CYREG_SFLASH_ALT_PROT_ROW76 0x0ffff84cu
#define CYREG_SFLASH_ALT_PROT_ROW77 0x0ffff84du
#define CYREG_SFLASH_ALT_PROT_ROW78 0x0ffff84eu
#define CYREG_SFLASH_ALT_PROT_ROW79 0x0ffff84fu
#define CYREG_SFLASH_ALT_PROT_ROW80 0x0ffff850u
#define CYREG_SFLASH_ALT_PROT_ROW81 0x0ffff851u
#define CYREG_SFLASH_ALT_PROT_ROW82 0x0ffff852u
#define CYREG_SFLASH_ALT_PROT_ROW83 0x0ffff853u
#define CYREG_SFLASH_ALT_PROT_ROW84 0x0ffff854u
#define CYREG_SFLASH_ALT_PROT_ROW85 0x0ffff855u
#define CYREG_SFLASH_ALT_PROT_ROW86 0x0ffff856u
#define CYREG_SFLASH_ALT_PROT_ROW87 0x0ffff857u
#define CYREG_SFLASH_ALT_PROT_ROW88 0x0ffff858u
#define CYREG_SFLASH_ALT_PROT_ROW89 0x0ffff859u
#define CYREG_SFLASH_ALT_PROT_ROW90 0x0ffff85au
#define CYREG_SFLASH_ALT_PROT_ROW91 0x0ffff85bu
#define CYREG_SFLASH_ALT_PROT_ROW92 0x0ffff85cu
#define CYREG_SFLASH_ALT_PROT_ROW93 0x0ffff85du
#define CYREG_SFLASH_ALT_PROT_ROW94 0x0ffff85eu
#define CYREG_SFLASH_ALT_PROT_ROW95 0x0ffff85fu
#define CYREG_SFLASH_ALT_PROT_ROW96 0x0ffff860u
#define CYREG_SFLASH_ALT_PROT_ROW97 0x0ffff861u
#define CYREG_SFLASH_ALT_PROT_ROW98 0x0ffff862u
#define CYREG_SFLASH_ALT_PROT_ROW99 0x0ffff863u
#define CYREG_SFLASH_ALT_PROT_ROW100 0x0ffff864u
#define CYREG_SFLASH_ALT_PROT_ROW101 0x0ffff865u
#define CYREG_SFLASH_ALT_PROT_ROW102 0x0ffff866u
#define CYREG_SFLASH_ALT_PROT_ROW103 0x0ffff867u
#define CYREG_SFLASH_ALT_PROT_ROW104 0x0ffff868u
#define CYREG_SFLASH_ALT_PROT_ROW105 0x0ffff869u
#define CYREG_SFLASH_ALT_PROT_ROW106 0x0ffff86au
#define CYREG_SFLASH_ALT_PROT_ROW107 0x0ffff86bu
#define CYREG_SFLASH_ALT_PROT_ROW108 0x0ffff86cu
#define CYREG_SFLASH_ALT_PROT_ROW109 0x0ffff86du
#define CYREG_SFLASH_ALT_PROT_ROW110 0x0ffff86eu
#define CYREG_SFLASH_ALT_PROT_ROW111 0x0ffff86fu
#define CYREG_SFLASH_ALT_PROT_ROW112 0x0ffff870u
#define CYREG_SFLASH_ALT_PROT_ROW113 0x0ffff871u
#define CYREG_SFLASH_ALT_PROT_ROW114 0x0ffff872u
#define CYREG_SFLASH_ALT_PROT_ROW115 0x0ffff873u
#define CYREG_SFLASH_ALT_PROT_ROW116 0x0ffff874u
#define CYREG_SFLASH_ALT_PROT_ROW117 0x0ffff875u
#define CYREG_SFLASH_ALT_PROT_ROW118 0x0ffff876u
#define CYREG_SFLASH_ALT_PROT_ROW119 0x0ffff877u
#define CYREG_SFLASH_ALT_PROT_ROW120 0x0ffff878u
#define CYREG_SFLASH_ALT_PROT_ROW121 0x0ffff879u
#define CYREG_SFLASH_ALT_PROT_ROW122 0x0ffff87au
#define CYREG_SFLASH_ALT_PROT_ROW123 0x0ffff87bu
#define CYREG_SFLASH_ALT_PROT_ROW124 0x0ffff87cu
#define CYREG_SFLASH_ALT_PROT_ROW125 0x0ffff87du
#define CYREG_SFLASH_ALT_PROT_ROW126 0x0ffff87eu
#define CYREG_SFLASH_ALT_PROT_ROW127 0x0ffff87fu
#define CYREG_SFLASH_ALT_PROT_ROW128 0x0ffff880u
#define CYREG_SFLASH_ALT_PROT_ROW129 0x0ffff881u
#define CYREG_SFLASH_ALT_PROT_ROW130 0x0ffff882u
#define CYREG_SFLASH_ALT_PROT_ROW131 0x0ffff883u
#define CYREG_SFLASH_ALT_PROT_ROW132 0x0ffff884u
#define CYREG_SFLASH_ALT_PROT_ROW133 0x0ffff885u
#define CYREG_SFLASH_ALT_PROT_ROW134 0x0ffff886u
#define CYREG_SFLASH_ALT_PROT_ROW135 0x0ffff887u
#define CYREG_SFLASH_ALT_PROT_ROW136 0x0ffff888u
#define CYREG_SFLASH_ALT_PROT_ROW137 0x0ffff889u
#define CYREG_SFLASH_ALT_PROT_ROW138 0x0ffff88au
#define CYREG_SFLASH_ALT_PROT_ROW139 0x0ffff88bu
#define CYREG_SFLASH_ALT_PROT_ROW140 0x0ffff88cu
#define CYREG_SFLASH_ALT_PROT_ROW141 0x0ffff88du
#define CYREG_SFLASH_ALT_PROT_ROW142 0x0ffff88eu
#define CYREG_SFLASH_ALT_PROT_ROW143 0x0ffff88fu
#define CYREG_SFLASH_ALT_PROT_ROW144 0x0ffff890u
#define CYREG_SFLASH_ALT_PROT_ROW145 0x0ffff891u
#define CYREG_SFLASH_ALT_PROT_ROW146 0x0ffff892u
#define CYREG_SFLASH_ALT_PROT_ROW147 0x0ffff893u
#define CYREG_SFLASH_ALT_PROT_ROW148 0x0ffff894u
#define CYREG_SFLASH_ALT_PROT_ROW149 0x0ffff895u
#define CYREG_SFLASH_ALT_PROT_ROW150 0x0ffff896u
#define CYREG_SFLASH_ALT_PROT_ROW151 0x0ffff897u
#define CYREG_SFLASH_ALT_PROT_ROW152 0x0ffff898u
#define CYREG_SFLASH_ALT_PROT_ROW153 0x0ffff899u
#define CYREG_SFLASH_ALT_PROT_ROW154 0x0ffff89au
#define CYREG_SFLASH_ALT_PROT_ROW155 0x0ffff89bu
#define CYREG_SFLASH_ALT_PROT_ROW156 0x0ffff89cu
#define CYREG_SFLASH_ALT_PROT_ROW157 0x0ffff89du
#define CYREG_SFLASH_ALT_PROT_ROW158 0x0ffff89eu
#define CYREG_SFLASH_ALT_PROT_ROW159 0x0ffff89fu
#define CYREG_SFLASH_ALT_PROT_ROW160 0x0ffff8a0u
#define CYREG_SFLASH_ALT_PROT_ROW161 0x0ffff8a1u
#define CYREG_SFLASH_ALT_PROT_ROW162 0x0ffff8a2u
#define CYREG_SFLASH_ALT_PROT_ROW163 0x0ffff8a3u
#define CYREG_SFLASH_ALT_PROT_ROW164 0x0ffff8a4u
#define CYREG_SFLASH_ALT_PROT_ROW165 0x0ffff8a5u
#define CYREG_SFLASH_ALT_PROT_ROW166 0x0ffff8a6u
#define CYREG_SFLASH_ALT_PROT_ROW167 0x0ffff8a7u
#define CYREG_SFLASH_ALT_PROT_ROW168 0x0ffff8a8u
#define CYREG_SFLASH_ALT_PROT_ROW169 0x0ffff8a9u
#define CYREG_SFLASH_ALT_PROT_ROW170 0x0ffff8aau
#define CYREG_SFLASH_ALT_PROT_ROW171 0x0ffff8abu
#define CYREG_SFLASH_ALT_PROT_ROW172 0x0ffff8acu
#define CYREG_SFLASH_ALT_PROT_ROW173 0x0ffff8adu
#define CYREG_SFLASH_ALT_PROT_ROW174 0x0ffff8aeu
#define CYREG_SFLASH_ALT_PROT_ROW175 0x0ffff8afu
#define CYREG_SFLASH_ALT_PROT_ROW176 0x0ffff8b0u
#define CYREG_SFLASH_ALT_PROT_ROW177 0x0ffff8b1u
#define CYREG_SFLASH_ALT_PROT_ROW178 0x0ffff8b2u
#define CYREG_SFLASH_ALT_PROT_ROW179 0x0ffff8b3u
#define CYREG_SFLASH_ALT_PROT_ROW180 0x0ffff8b4u
#define CYREG_SFLASH_ALT_PROT_ROW181 0x0ffff8b5u
#define CYREG_SFLASH_ALT_PROT_ROW182 0x0ffff8b6u
#define CYREG_SFLASH_ALT_PROT_ROW183 0x0ffff8b7u
#define CYREG_SFLASH_ALT_PROT_ROW184 0x0ffff8b8u
#define CYREG_SFLASH_ALT_PROT_ROW185 0x0ffff8b9u
#define CYREG_SFLASH_ALT_PROT_ROW186 0x0ffff8bau
#define CYREG_SFLASH_ALT_PROT_ROW187 0x0ffff8bbu
#define CYREG_SFLASH_ALT_PROT_ROW188 0x0ffff8bcu
#define CYREG_SFLASH_ALT_PROT_ROW189 0x0ffff8bdu
#define CYREG_SFLASH_ALT_PROT_ROW190 0x0ffff8beu
#define CYREG_SFLASH_ALT_PROT_ROW191 0x0ffff8bfu
#define CYREG_SFLASH_ALT_PROT_ROW192 0x0ffff8c0u
#define CYREG_SFLASH_ALT_PROT_ROW193 0x0ffff8c1u
#define CYREG_SFLASH_ALT_PROT_ROW194 0x0ffff8c2u
#define CYREG_SFLASH_ALT_PROT_ROW195 0x0ffff8c3u
#define CYREG_SFLASH_ALT_PROT_ROW196 0x0ffff8c4u
#define CYREG_SFLASH_ALT_PROT_ROW197 0x0ffff8c5u
#define CYREG_SFLASH_ALT_PROT_ROW198 0x0ffff8c6u
#define CYREG_SFLASH_ALT_PROT_ROW199 0x0ffff8c7u
#define CYREG_SFLASH_ALT_PROT_ROW200 0x0ffff8c8u
#define CYREG_SFLASH_ALT_PROT_ROW201 0x0ffff8c9u
#define CYREG_SFLASH_ALT_PROT_ROW202 0x0ffff8cau
#define CYREG_SFLASH_ALT_PROT_ROW203 0x0ffff8cbu
#define CYREG_SFLASH_ALT_PROT_ROW204 0x0ffff8ccu
#define CYREG_SFLASH_ALT_PROT_ROW205 0x0ffff8cdu
#define CYREG_SFLASH_ALT_PROT_ROW206 0x0ffff8ceu
#define CYREG_SFLASH_ALT_PROT_ROW207 0x0ffff8cfu
#define CYREG_SFLASH_ALT_PROT_ROW208 0x0ffff8d0u
#define CYREG_SFLASH_ALT_PROT_ROW209 0x0ffff8d1u
#define CYREG_SFLASH_ALT_PROT_ROW210 0x0ffff8d2u
#define CYREG_SFLASH_ALT_PROT_ROW211 0x0ffff8d3u
#define CYREG_SFLASH_ALT_PROT_ROW212 0x0ffff8d4u
#define CYREG_SFLASH_ALT_PROT_ROW213 0x0ffff8d5u
#define CYREG_SFLASH_ALT_PROT_ROW214 0x0ffff8d6u
#define CYREG_SFLASH_ALT_PROT_ROW215 0x0ffff8d7u
#define CYREG_SFLASH_ALT_PROT_ROW216 0x0ffff8d8u
#define CYREG_SFLASH_ALT_PROT_ROW217 0x0ffff8d9u
#define CYREG_SFLASH_ALT_PROT_ROW218 0x0ffff8dau
#define CYREG_SFLASH_ALT_PROT_ROW219 0x0ffff8dbu
#define CYREG_SFLASH_ALT_PROT_ROW220 0x0ffff8dcu
#define CYREG_SFLASH_ALT_PROT_ROW221 0x0ffff8ddu
#define CYREG_SFLASH_ALT_PROT_ROW222 0x0ffff8deu
#define CYREG_SFLASH_ALT_PROT_ROW223 0x0ffff8dfu
#define CYREG_SFLASH_ALT_PROT_ROW224 0x0ffff8e0u
#define CYREG_SFLASH_ALT_PROT_ROW225 0x0ffff8e1u
#define CYREG_SFLASH_ALT_PROT_ROW226 0x0ffff8e2u
#define CYREG_SFLASH_ALT_PROT_ROW227 0x0ffff8e3u
#define CYREG_SFLASH_ALT_PROT_ROW228 0x0ffff8e4u
#define CYREG_SFLASH_ALT_PROT_ROW229 0x0ffff8e5u
#define CYREG_SFLASH_ALT_PROT_ROW230 0x0ffff8e6u
#define CYREG_SFLASH_ALT_PROT_ROW231 0x0ffff8e7u
#define CYREG_SFLASH_ALT_PROT_ROW232 0x0ffff8e8u
#define CYREG_SFLASH_ALT_PROT_ROW233 0x0ffff8e9u
#define CYREG_SFLASH_ALT_PROT_ROW234 0x0ffff8eau
#define CYREG_SFLASH_ALT_PROT_ROW235 0x0ffff8ebu
#define CYREG_SFLASH_ALT_PROT_ROW236 0x0ffff8ecu
#define CYREG_SFLASH_ALT_PROT_ROW237 0x0ffff8edu
#define CYREG_SFLASH_ALT_PROT_ROW238 0x0ffff8eeu
#define CYREG_SFLASH_ALT_PROT_ROW239 0x0ffff8efu
#define CYREG_SFLASH_ALT_PROT_ROW240 0x0ffff8f0u
#define CYREG_SFLASH_ALT_PROT_ROW241 0x0ffff8f1u
#define CYREG_SFLASH_ALT_PROT_ROW242 0x0ffff8f2u
#define CYREG_SFLASH_ALT_PROT_ROW243 0x0ffff8f3u
#define CYREG_SFLASH_ALT_PROT_ROW244 0x0ffff8f4u
#define CYREG_SFLASH_ALT_PROT_ROW245 0x0ffff8f5u
#define CYREG_SFLASH_ALT_PROT_ROW246 0x0ffff8f6u
#define CYREG_SFLASH_ALT_PROT_ROW247 0x0ffff8f7u
#define CYREG_SFLASH_ALT_PROT_ROW248 0x0ffff8f8u
#define CYREG_SFLASH_ALT_PROT_ROW249 0x0ffff8f9u
#define CYREG_SFLASH_ALT_PROT_ROW250 0x0ffff8fau
#define CYREG_SFLASH_ALT_PROT_ROW251 0x0ffff8fbu
#define CYREG_SFLASH_ALT_PROT_ROW252 0x0ffff8fcu
#define CYREG_SFLASH_ALT_PROT_ROW253 0x0ffff8fdu
#define CYREG_SFLASH_ALT_PROT_ROW254 0x0ffff8feu
#define CYREG_SFLASH_ALT_PROT_ROW255 0x0ffff8ffu
#define CYREG_SFLASH_ALT_PP 0x0ffffb20u
#define CYFLD_SFLASH_PERIOD__OFFSET 0x00000000u
#define CYFLD_SFLASH_PERIOD__SIZE 0x00000018u
#define CYFLD_SFLASH_PDAC__OFFSET 0x00000018u
#define CYFLD_SFLASH_PDAC__SIZE 0x00000004u
#define CYFLD_SFLASH_NDAC__OFFSET 0x0000001cu
#define CYFLD_SFLASH_NDAC__SIZE 0x00000004u
#define CYREG_SFLASH_ALT_E 0x0ffffb24u
#define CYREG_SFLASH_ALT_P 0x0ffffb28u
#define CYREG_SFLASH_ALT_EA_E 0x0ffffb2cu
#define CYREG_SFLASH_ALT_EA_P 0x0ffffb30u
#define CYREG_SFLASH_ALT_ES_E 0x0ffffb34u
#define CYREG_SFLASH_ALT_ES_P_EO 0x0ffffb38u
#define CYREG_SFLASH_ALT_E_VCTAT 0x0ffffb3cu
#define CYFLD_SFLASH_VCTAT_SLOPE__OFFSET 0x00000000u
#define CYFLD_SFLASH_VCTAT_SLOPE__SIZE 0x00000004u
#define CYFLD_SFLASH_VCTAT_VOLTAGE__OFFSET 0x00000004u
#define CYFLD_SFLASH_VCTAT_VOLTAGE__SIZE 0x00000002u
#define CYFLD_SFLASH_VCTAT_ENABLE__OFFSET 0x00000006u
#define CYFLD_SFLASH_VCTAT_ENABLE__SIZE 0x00000001u
#define CYREG_SFLASH_ALT_P_VCTAT 0x0ffffb3du
#define CYDEV_ROM_BASE 0x10000000u
#define CYDEV_ROM_SIZE 0x00002000u
#define CYREG_ROM_DATA_MBASE 0x10000000u
#define CYREG_ROM_DATA_MSIZE 0x00002000u
#define CYDEV_SRAM_BASE 0x20000000u
#define CYDEV_SRAM_SIZE 0x00004000u
#define CYREG_SRAM_DATA_MBASE 0x20000000u
#define CYREG_SRAM_DATA_MSIZE 0x00008000u
#define CYDEV_PERI_BASE 0x40010000u
#define CYDEV_PERI_SIZE 0x00010000u
#define CYREG_PERI_DIV_CMD 0x40010000u
#define CYFLD_PERI_SEL_DIV__OFFSET 0x00000000u
#define CYFLD_PERI_SEL_DIV__SIZE 0x00000006u
#define CYFLD_PERI_SEL_TYPE__OFFSET 0x00000006u
#define CYFLD_PERI_SEL_TYPE__SIZE 0x00000002u
#define CYFLD_PERI_PA_SEL_DIV__OFFSET 0x00000008u
#define CYFLD_PERI_PA_SEL_DIV__SIZE 0x00000006u
#define CYFLD_PERI_PA_SEL_TYPE__OFFSET 0x0000000eu
#define CYFLD_PERI_PA_SEL_TYPE__SIZE 0x00000002u
#define CYFLD_PERI_DISABLE__OFFSET 0x0000001eu
#define CYFLD_PERI_DISABLE__SIZE 0x00000001u
#define CYFLD_PERI_ENABLE__OFFSET 0x0000001fu
#define CYFLD_PERI_ENABLE__SIZE 0x00000001u
#define CYREG_PERI_PCLK_CTL0 0x40010100u
/* Duplicate field name in PERI: SEL_DIV [3:0] (previous: [5:0]) */
#define CYREG_PERI_PCLK_CTL1 0x40010104u
#define CYREG_PERI_PCLK_CTL2 0x40010108u
#define CYREG_PERI_PCLK_CTL3 0x4001010cu
#define CYREG_PERI_PCLK_CTL4 0x40010110u
#define CYREG_PERI_PCLK_CTL5 0x40010114u
#define CYREG_PERI_PCLK_CTL6 0x40010118u
#define CYREG_PERI_PCLK_CTL7 0x4001011cu
#define CYREG_PERI_PCLK_CTL8 0x40010120u
#define CYREG_PERI_PCLK_CTL9 0x40010124u
#define CYREG_PERI_PCLK_CTL10 0x40010128u
#define CYREG_PERI_PCLK_CTL11 0x4001012cu
#define CYREG_PERI_PCLK_CTL12 0x40010130u
#define CYREG_PERI_PCLK_CTL13 0x40010134u
#define CYREG_PERI_PCLK_CTL14 0x40010138u
#define CYREG_PERI_PCLK_CTL15 0x4001013cu
#define CYREG_PERI_PCLK_CTL16 0x40010140u
#define CYREG_PERI_PCLK_CTL17 0x40010144u
#define CYREG_PERI_PCLK_CTL18 0x40010148u
#define CYREG_PERI_PCLK_CTL19 0x4001014cu
#define CYREG_PERI_PCLK_CTL20 0x40010150u
#define CYREG_PERI_PCLK_CTL21 0x40010154u
#define CYREG_PERI_PCLK_CTL22 0x40010158u
#define CYREG_PERI_PCLK_CTL23 0x4001015cu
#define CYREG_PERI_PCLK_CTL24 0x40010160u
#define CYREG_PERI_DIV_16_CTL0 0x40010300u
#define CYFLD_PERI_EN__OFFSET 0x00000000u
#define CYFLD_PERI_EN__SIZE 0x00000001u
#define CYFLD_PERI_INT16_DIV__OFFSET 0x00000008u
#define CYFLD_PERI_INT16_DIV__SIZE 0x00000010u
#define CYREG_PERI_DIV_16_CTL1 0x40010304u
#define CYREG_PERI_DIV_16_CTL2 0x40010308u
#define CYREG_PERI_DIV_16_CTL3 0x4001030cu
#define CYREG_PERI_DIV_16_CTL4 0x40010310u
#define CYREG_PERI_DIV_16_CTL5 0x40010314u
#define CYREG_PERI_DIV_16_CTL6 0x40010318u
#define CYREG_PERI_DIV_16_CTL7 0x4001031cu
#define CYREG_PERI_DIV_16_CTL8 0x40010320u
#define CYREG_PERI_DIV_16_CTL9 0x40010324u
#define CYREG_PERI_DIV_16_CTL10 0x40010328u
#define CYREG_PERI_DIV_16_CTL11 0x4001032cu
#define CYREG_PERI_DIV_16_CTL12 0x40010330u
#define CYREG_PERI_DIV_16_CTL13 0x40010334u
#define CYREG_PERI_DIV_16_CTL14 0x40010338u
#define CYREG_PERI_DIV_16_CTL15 0x4001033cu
#define CYREG_PERI_DIV_16_5_CTL0 0x40010400u
#define CYFLD_PERI_FRAC5_DIV__OFFSET 0x00000003u
#define CYFLD_PERI_FRAC5_DIV__SIZE 0x00000005u
#define CYREG_PERI_DIV_16_5_CTL1 0x40010404u
#define CYREG_PERI_DIV_16_5_CTL2 0x40010408u
#define CYREG_PERI_DIV_16_5_CTL3 0x4001040cu
#define CYREG_PERI_DIV_24_5_CTL 0x40010500u
#define CYFLD_PERI_INT24_DIV__OFFSET 0x00000008u
#define CYFLD_PERI_INT24_DIV__SIZE 0x00000018u
#define CYREG_PERI_TR_CTL 0x40010600u
#define CYFLD_PERI_TR_SEL__OFFSET 0x00000000u
#define CYFLD_PERI_TR_SEL__SIZE 0x00000007u
#define CYFLD_PERI_TR_GROUP__OFFSET 0x00000008u
#define CYFLD_PERI_TR_GROUP__SIZE 0x00000004u
#define CYFLD_PERI_TR_COUNT__OFFSET 0x00000010u
#define CYFLD_PERI_TR_COUNT__SIZE 0x00000008u
#define CYFLD_PERI_TR_OUT__OFFSET 0x0000001eu
#define CYFLD_PERI_TR_OUT__SIZE 0x00000001u
#define CYFLD_PERI_TR_ACT__OFFSET 0x0000001fu
#define CYFLD_PERI_TR_ACT__SIZE 0x00000001u
#define CYDEV_PERI_TR_GROUP0_BASE 0x40012000u
#define CYDEV_PERI_TR_GROUP0_SIZE 0x00000200u
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL0 0x40012000u
#define CYFLD_PERI_TR_GROUP_SEL__OFFSET 0x00000000u
#define CYFLD_PERI_TR_GROUP_SEL__SIZE 0x00000006u
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL1 0x40012004u
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL2 0x40012008u
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL3 0x4001200cu
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL4 0x40012010u
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL5 0x40012014u
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL6 0x40012018u
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL7 0x4001201cu
#define CYDEV_PERI_TR_GROUP1_BASE 0x40012200u
#define CYDEV_PERI_TR_GROUP1_SIZE 0x00000200u
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL0 0x40012200u
/* Duplicate field name in PERI_TR_GROUP: SEL [4:0] (previous: [5:0]) */
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL1 0x40012204u
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL2 0x40012208u
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL3 0x4001220cu
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL4 0x40012210u
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL5 0x40012214u
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL6 0x40012218u
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL7 0x4001221cu
#define CYDEV_PERI_TR_GROUP2_BASE 0x40012400u
#define CYDEV_PERI_TR_GROUP2_SIZE 0x00000200u
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL0 0x40012400u
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL1 0x40012404u
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL2 0x40012408u
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL3 0x4001240cu
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL4 0x40012410u
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL5 0x40012414u
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL6 0x40012418u
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL7 0x4001241cu
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL8 0x40012420u
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL9 0x40012424u
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL10 0x40012428u
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL11 0x4001242cu
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL12 0x40012430u
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL13 0x40012434u
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL14 0x40012438u
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL15 0x4001243cu
#define CYDEV_PERI_TR_GROUP3_BASE 0x40012600u
#define CYDEV_PERI_TR_GROUP3_SIZE 0x00000200u
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL0 0x40012600u
/* Duplicate field name in PERI_TR_GROUP: SEL [3:0] (previous: [4:0]) */
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL1 0x40012604u
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL2 0x40012608u
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL3 0x4001260cu
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL4 0x40012610u
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL5 0x40012614u
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL6 0x40012618u
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL7 0x4001261cu
#define CYDEV_HSIOM_BASE 0x40020000u
#define CYDEV_HSIOM_SIZE 0x00004000u
#define CYREG_HSIOM_PORT_SEL0 0x40020000u
#define CYFLD_HSIOM_IO0_SEL__OFFSET 0x00000000u
#define CYFLD_HSIOM_IO0_SEL__SIZE 0x00000004u
#define CYVAL_HSIOM_IO0_SEL_GPIO 0x00000000u
#define CYVAL_HSIOM_IO0_SEL_GPIO_DSI 0x00000001u
#define CYVAL_HSIOM_IO0_SEL_DSI_DSI 0x00000002u
#define CYVAL_HSIOM_IO0_SEL_DSI_GPIO 0x00000003u
#define CYVAL_HSIOM_IO0_SEL_CSD_SENSE 0x00000004u
#define CYVAL_HSIOM_IO0_SEL_CSD_SHIELD 0x00000005u
#define CYVAL_HSIOM_IO0_SEL_AMUXA 0x00000006u
#define CYVAL_HSIOM_IO0_SEL_AMUXB 0x00000007u
#define CYVAL_HSIOM_IO0_SEL_ACT_0 0x00000008u
#define CYVAL_HSIOM_IO0_SEL_ACT_1 0x00000009u
#define CYVAL_HSIOM_IO0_SEL_ACT_2 0x0000000au
#define CYVAL_HSIOM_IO0_SEL_ACT_3 0x0000000bu
#define CYVAL_HSIOM_IO0_SEL_LCD_COM 0x0000000cu
#define CYVAL_HSIOM_IO0_SEL_LCD_SEG 0x0000000du
#define CYVAL_HSIOM_IO0_SEL_DS_0 0x0000000cu
#define CYVAL_HSIOM_IO0_SEL_DS_1 0x0000000du
#define CYVAL_HSIOM_IO0_SEL_DS_2 0x0000000eu
#define CYVAL_HSIOM_IO0_SEL_DS_3 0x0000000fu
#define CYFLD_HSIOM_IO1_SEL__OFFSET 0x00000004u
#define CYFLD_HSIOM_IO1_SEL__SIZE 0x00000004u
#define CYFLD_HSIOM_IO2_SEL__OFFSET 0x00000008u
#define CYFLD_HSIOM_IO2_SEL__SIZE 0x00000004u
#define CYFLD_HSIOM_IO3_SEL__OFFSET 0x0000000cu
#define CYFLD_HSIOM_IO3_SEL__SIZE 0x00000004u
#define CYFLD_HSIOM_IO4_SEL__OFFSET 0x00000010u
#define CYFLD_HSIOM_IO4_SEL__SIZE 0x00000004u
#define CYFLD_HSIOM_IO5_SEL__OFFSET 0x00000014u
#define CYFLD_HSIOM_IO5_SEL__SIZE 0x00000004u
#define CYFLD_HSIOM_IO6_SEL__OFFSET 0x00000018u
#define CYFLD_HSIOM_IO6_SEL__SIZE 0x00000004u
#define CYFLD_HSIOM_IO7_SEL__OFFSET 0x0000001cu
#define CYFLD_HSIOM_IO7_SEL__SIZE 0x00000004u
#define CYREG_HSIOM_PORT_SEL1 0x40020100u
#define CYREG_HSIOM_PORT_SEL2 0x40020200u
#define CYREG_HSIOM_PORT_SEL3 0x40020300u
#define CYREG_HSIOM_PORT_SEL4 0x40020400u
#define CYREG_HSIOM_PORT_SEL5 0x40020500u
#define CYREG_HSIOM_PORT_SEL6 0x40020600u
#define CYREG_HSIOM_PORT_SEL7 0x40020700u
#define CYREG_HSIOM_PORT_SEL8 0x40020800u
#define CYREG_HSIOM_PORT_SEL9 0x40020900u
#define CYREG_HSIOM_PORT_SEL10 0x40020a00u
#define CYREG_HSIOM_PORT_SEL11 0x40020b00u
#define CYREG_HSIOM_PORT_SEL12 0x40020c00u
#define CYREG_HSIOM_PORT_SEL13 0x40020d00u
#define CYREG_HSIOM_AMUX_SPLIT_CTL0 0x40022100u
#define CYFLD_HSIOM_SWITCH_AA_SL__OFFSET 0x00000000u
#define CYFLD_HSIOM_SWITCH_AA_SL__SIZE 0x00000001u
#define CYFLD_HSIOM_SWITCH_AA_SR__OFFSET 0x00000001u
#define CYFLD_HSIOM_SWITCH_AA_SR__SIZE 0x00000001u
#define CYFLD_HSIOM_SWITCH_AA_S0__OFFSET 0x00000002u
#define CYFLD_HSIOM_SWITCH_AA_S0__SIZE 0x00000001u
#define CYFLD_HSIOM_SWITCH_BB_SL__OFFSET 0x00000004u
#define CYFLD_HSIOM_SWITCH_BB_SL__SIZE 0x00000001u
#define CYFLD_HSIOM_SWITCH_BB_SR__OFFSET 0x00000005u
#define CYFLD_HSIOM_SWITCH_BB_SR__SIZE 0x00000001u
#define CYFLD_HSIOM_SWITCH_BB_S0__OFFSET 0x00000006u
#define CYFLD_HSIOM_SWITCH_BB_S0__SIZE 0x00000001u
#define CYREG_HSIOM_AMUX_SPLIT_CTL1 0x40022104u
#define CYREG_HSIOM_AMUX_SPLIT_CTL2 0x40022108u
#define CYDEV_TST_BASE 0x40030000u
#define CYDEV_TST_SIZE 0x00010000u
#define CYREG_TST_CTRL 0x40030000u
#define CYFLD_TST_SCAN_MODE__OFFSET 0x0000001du
#define CYFLD_TST_SCAN_MODE__SIZE 0x00000001u
#define CYREG_TST_ADFT_CTRL 0x40030004u
#define CYFLD_TST_ADFT_MUX_SEL_0A__OFFSET 0x00000000u
#define CYFLD_TST_ADFT_MUX_SEL_0A__SIZE 0x00000003u
#define CYVAL_TST_ADFT_MUX_SEL_0A_NC0 0x00000000u
#define CYVAL_TST_ADFT_MUX_SEL_0A_IN1 0x00000001u
#define CYVAL_TST_ADFT_MUX_SEL_0A_IN2 0x00000002u
#define CYVAL_TST_ADFT_MUX_SEL_0A_IN3 0x00000003u
#define CYVAL_TST_ADFT_MUX_SEL_0A_IN4 0x00000004u
#define CYVAL_TST_ADFT_MUX_SEL_0A_IN5 0x00000005u
#define CYVAL_TST_ADFT_MUX_SEL_0A_IN6 0x00000006u
#define CYVAL_TST_ADFT_MUX_SEL_0A_NC7 0x00000007u
#define CYFLD_TST_ADFT_MUX_SEL_1A__OFFSET 0x00000003u
#define CYFLD_TST_ADFT_MUX_SEL_1A__SIZE 0x00000003u
#define CYFLD_TST_ADFT_MUX_SEL_0B__OFFSET 0x00000006u
#define CYFLD_TST_ADFT_MUX_SEL_0B__SIZE 0x00000003u
#define CYFLD_TST_ADFT_MUX_SEL_1B__OFFSET 0x00000009u
#define CYFLD_TST_ADFT_MUX_SEL_1B__SIZE 0x00000003u
#define CYFLD_TST_ENABLE__OFFSET 0x0000001fu
#define CYFLD_TST_ENABLE__SIZE 0x00000001u
#define CYREG_TST_DDFT_CTRL 0x40030008u
#define CYFLD_TST_DFT_SEL0__OFFSET 0x00000000u
#define CYFLD_TST_DFT_SEL0__SIZE 0x00000006u
#define CYFLD_TST_DFT_SEL1__OFFSET 0x00000008u
#define CYFLD_TST_DFT_SEL1__SIZE 0x00000006u
#define CYFLD_TST_EDGE__OFFSET 0x0000001cu
#define CYFLD_TST_EDGE__SIZE 0x00000001u
#define CYVAL_TST_EDGE_POSEDGE 0x00000000u
#define CYVAL_TST_EDGE_NEGEDGE 0x00000001u
#define CYFLD_TST_DIVIDE__OFFSET 0x0000001du
#define CYFLD_TST_DIVIDE__SIZE 0x00000002u
#define CYVAL_TST_DIVIDE_DIRECT 0x00000000u
#define CYVAL_TST_DIVIDE_DIV_BY_2 0x00000001u
#define CYVAL_TST_DIVIDE_DIV_BY_4 0x00000002u
#define CYVAL_TST_DIVIDE_DIV_BY_8 0x00000003u
#define CYREG_TST_MODE 0x40030014u
#define CYFLD_TST_SWD_CONNECTED__OFFSET 0x00000002u
#define CYFLD_TST_SWD_CONNECTED__SIZE 0x00000001u
#define CYFLD_TST_POR_BYPASS__OFFSET 0x0000001eu
#define CYFLD_TST_POR_BYPASS__SIZE 0x00000001u
#define CYFLD_TST_TEST_MODE__OFFSET 0x0000001fu
#define CYFLD_TST_TEST_MODE__SIZE 0x00000001u
#define CYREG_TST_TRIM_CNTR1 0x40030018u
#define CYFLD_TST_COUNTER__OFFSET 0x00000000u
#define CYFLD_TST_COUNTER__SIZE 0x00000010u
#define CYFLD_TST_COUNTER_DONE__OFFSET 0x0000001fu
#define CYFLD_TST_COUNTER_DONE__SIZE 0x00000001u
#define CYREG_TST_TRIM_CNTR2 0x4003001cu
#define CYDEV_GPIO_BASE 0x40040000u
#define CYDEV_GPIO_SIZE 0x00004000u
#define CYDEV_GPIO_PRT0_BASE 0x40040000u
#define CYDEV_GPIO_PRT0_SIZE 0x00000100u
#define CYREG_GPIO_PRT0_DR 0x40040000u
#define CYFLD_GPIO_PRT_DATA0__OFFSET 0x00000000u
#define CYFLD_GPIO_PRT_DATA0__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_DATA1__OFFSET 0x00000001u
#define CYFLD_GPIO_PRT_DATA1__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_DATA2__OFFSET 0x00000002u
#define CYFLD_GPIO_PRT_DATA2__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_DATA3__OFFSET 0x00000003u
#define CYFLD_GPIO_PRT_DATA3__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_DATA4__OFFSET 0x00000004u
#define CYFLD_GPIO_PRT_DATA4__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_DATA5__OFFSET 0x00000005u
#define CYFLD_GPIO_PRT_DATA5__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_DATA6__OFFSET 0x00000006u
#define CYFLD_GPIO_PRT_DATA6__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_DATA7__OFFSET 0x00000007u
#define CYFLD_GPIO_PRT_DATA7__SIZE 0x00000001u
#define CYREG_GPIO_PRT0_PS 0x40040004u
#define CYFLD_GPIO_PRT_FLT_DATA__OFFSET 0x00000008u
#define CYFLD_GPIO_PRT_FLT_DATA__SIZE 0x00000001u
#define CYREG_GPIO_PRT0_PC 0x40040008u
#define CYFLD_GPIO_PRT_DM0__OFFSET 0x00000000u
#define CYFLD_GPIO_PRT_DM0__SIZE 0x00000003u
#define CYVAL_GPIO_PRT_DM0_OFF 0x00000000u
#define CYVAL_GPIO_PRT_DM0_INPUT 0x00000001u
#define CYVAL_GPIO_PRT_DM0_0_PU 0x00000002u
#define CYVAL_GPIO_PRT_DM0_PD_1 0x00000003u
#define CYVAL_GPIO_PRT_DM0_0_Z 0x00000004u
#define CYVAL_GPIO_PRT_DM0_Z_1 0x00000005u
#define CYVAL_GPIO_PRT_DM0_0_1 0x00000006u
#define CYVAL_GPIO_PRT_DM0_PD_PU 0x00000007u
#define CYFLD_GPIO_PRT_DM1__OFFSET 0x00000003u
#define CYFLD_GPIO_PRT_DM1__SIZE 0x00000003u
#define CYFLD_GPIO_PRT_DM2__OFFSET 0x00000006u
#define CYFLD_GPIO_PRT_DM2__SIZE 0x00000003u
#define CYFLD_GPIO_PRT_DM3__OFFSET 0x00000009u
#define CYFLD_GPIO_PRT_DM3__SIZE 0x00000003u
#define CYFLD_GPIO_PRT_DM4__OFFSET 0x0000000cu
#define CYFLD_GPIO_PRT_DM4__SIZE 0x00000003u
#define CYFLD_GPIO_PRT_DM5__OFFSET 0x0000000fu
#define CYFLD_GPIO_PRT_DM5__SIZE 0x00000003u
#define CYFLD_GPIO_PRT_DM6__OFFSET 0x00000012u
#define CYFLD_GPIO_PRT_DM6__SIZE 0x00000003u
#define CYFLD_GPIO_PRT_DM7__OFFSET 0x00000015u
#define CYFLD_GPIO_PRT_DM7__SIZE 0x00000003u
#define CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET 0x00000018u
#define CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PORT_SLOW__OFFSET 0x00000019u
#define CYFLD_GPIO_PRT_PORT_SLOW__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET 0x0000001eu
#define CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE 0x00000002u
#define CYREG_GPIO_PRT0_INTR_CFG 0x4004000cu
#define CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET 0x00000000u
#define CYFLD_GPIO_PRT_EDGE0_SEL__SIZE 0x00000002u
#define CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE 0x00000000u
#define CYVAL_GPIO_PRT_EDGE0_SEL_RISING 0x00000001u
#define CYVAL_GPIO_PRT_EDGE0_SEL_FALLING 0x00000002u
#define CYVAL_GPIO_PRT_EDGE0_SEL_BOTH 0x00000003u
#define CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET 0x00000002u
#define CYFLD_GPIO_PRT_EDGE1_SEL__SIZE 0x00000002u
#define CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET 0x00000004u
#define CYFLD_GPIO_PRT_EDGE2_SEL__SIZE 0x00000002u
#define CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET 0x00000006u
#define CYFLD_GPIO_PRT_EDGE3_SEL__SIZE 0x00000002u
#define CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET 0x00000008u
#define CYFLD_GPIO_PRT_EDGE4_SEL__SIZE 0x00000002u
#define CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET 0x0000000au
#define CYFLD_GPIO_PRT_EDGE5_SEL__SIZE 0x00000002u
#define CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET 0x0000000cu
#define CYFLD_GPIO_PRT_EDGE6_SEL__SIZE 0x00000002u
#define CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET 0x0000000eu
#define CYFLD_GPIO_PRT_EDGE7_SEL__SIZE 0x00000002u
#define CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET 0x00000010u
#define CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE 0x00000002u
#define CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE 0x00000000u
#define CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING 0x00000001u
#define CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING 0x00000002u
#define CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH 0x00000003u
#define CYFLD_GPIO_PRT_FLT_SEL__OFFSET 0x00000012u
#define CYFLD_GPIO_PRT_FLT_SEL__SIZE 0x00000003u
#define CYREG_GPIO_PRT0_INTR 0x40040010u
#define CYFLD_GPIO_PRT_PS_DATA0__OFFSET 0x00000010u
#define CYFLD_GPIO_PRT_PS_DATA0__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PS_DATA1__OFFSET 0x00000011u
#define CYFLD_GPIO_PRT_PS_DATA1__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PS_DATA2__OFFSET 0x00000012u
#define CYFLD_GPIO_PRT_PS_DATA2__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PS_DATA3__OFFSET 0x00000013u
#define CYFLD_GPIO_PRT_PS_DATA3__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PS_DATA4__OFFSET 0x00000014u
#define CYFLD_GPIO_PRT_PS_DATA4__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PS_DATA5__OFFSET 0x00000015u
#define CYFLD_GPIO_PRT_PS_DATA5__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PS_DATA6__OFFSET 0x00000016u
#define CYFLD_GPIO_PRT_PS_DATA6__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PS_DATA7__OFFSET 0x00000017u
#define CYFLD_GPIO_PRT_PS_DATA7__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET 0x00000018u
#define CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE 0x00000001u
#define CYREG_GPIO_PRT0_PC2 0x40040018u
#define CYFLD_GPIO_PRT_INP_DIS0__OFFSET 0x00000000u
#define CYFLD_GPIO_PRT_INP_DIS0__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_INP_DIS1__OFFSET 0x00000001u
#define CYFLD_GPIO_PRT_INP_DIS1__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_INP_DIS2__OFFSET 0x00000002u
#define CYFLD_GPIO_PRT_INP_DIS2__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_INP_DIS3__OFFSET 0x00000003u
#define CYFLD_GPIO_PRT_INP_DIS3__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_INP_DIS4__OFFSET 0x00000004u
#define CYFLD_GPIO_PRT_INP_DIS4__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_INP_DIS5__OFFSET 0x00000005u
#define CYFLD_GPIO_PRT_INP_DIS5__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_INP_DIS6__OFFSET 0x00000006u
#define CYFLD_GPIO_PRT_INP_DIS6__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_INP_DIS7__OFFSET 0x00000007u
#define CYFLD_GPIO_PRT_INP_DIS7__SIZE 0x00000001u
#define CYREG_GPIO_PRT0_DR_SET 0x40040040u
#define CYFLD_GPIO_PRT_DATA__OFFSET 0x00000000u
#define CYFLD_GPIO_PRT_DATA__SIZE 0x00000008u
#define CYREG_GPIO_PRT0_DR_CLR 0x40040044u
#define CYREG_GPIO_PRT0_DR_INV 0x40040048u
#define CYDEV_GPIO_PRT1_BASE 0x40040100u
#define CYDEV_GPIO_PRT1_SIZE 0x00000100u
#define CYREG_GPIO_PRT1_DR 0x40040100u
#define CYREG_GPIO_PRT1_PS 0x40040104u
#define CYREG_GPIO_PRT1_PC 0x40040108u
#define CYREG_GPIO_PRT1_INTR_CFG 0x4004010cu
#define CYREG_GPIO_PRT1_INTR 0x40040110u
#define CYREG_GPIO_PRT1_PC2 0x40040118u
#define CYREG_GPIO_PRT1_DR_SET 0x40040140u
#define CYREG_GPIO_PRT1_DR_CLR 0x40040144u
#define CYREG_GPIO_PRT1_DR_INV 0x40040148u
#define CYDEV_GPIO_PRT2_BASE 0x40040200u
#define CYDEV_GPIO_PRT2_SIZE 0x00000100u
#define CYREG_GPIO_PRT2_DR 0x40040200u
#define CYREG_GPIO_PRT2_PS 0x40040204u
#define CYREG_GPIO_PRT2_PC 0x40040208u
#define CYREG_GPIO_PRT2_INTR_CFG 0x4004020cu
#define CYREG_GPIO_PRT2_INTR 0x40040210u
#define CYREG_GPIO_PRT2_PC2 0x40040218u
#define CYREG_GPIO_PRT2_DR_SET 0x40040240u
#define CYREG_GPIO_PRT2_DR_CLR 0x40040244u
#define CYREG_GPIO_PRT2_DR_INV 0x40040248u
#define CYDEV_GPIO_PRT3_BASE 0x40040300u
#define CYDEV_GPIO_PRT3_SIZE 0x00000100u
#define CYREG_GPIO_PRT3_DR 0x40040300u
#define CYREG_GPIO_PRT3_PS 0x40040304u
#define CYREG_GPIO_PRT3_PC 0x40040308u
#define CYREG_GPIO_PRT3_INTR_CFG 0x4004030cu
#define CYREG_GPIO_PRT3_INTR 0x40040310u
#define CYREG_GPIO_PRT3_PC2 0x40040318u
#define CYREG_GPIO_PRT3_DR_SET 0x40040340u
#define CYREG_GPIO_PRT3_DR_CLR 0x40040344u
#define CYREG_GPIO_PRT3_DR_INV 0x40040348u
#define CYDEV_GPIO_PRT4_BASE 0x40040400u
#define CYDEV_GPIO_PRT4_SIZE 0x00000100u
#define CYREG_GPIO_PRT4_DR 0x40040400u
#define CYREG_GPIO_PRT4_PS 0x40040404u
#define CYREG_GPIO_PRT4_PC 0x40040408u
#define CYREG_GPIO_PRT4_INTR_CFG 0x4004040cu
#define CYREG_GPIO_PRT4_INTR 0x40040410u
#define CYREG_GPIO_PRT4_PC2 0x40040418u
#define CYREG_GPIO_PRT4_DR_SET 0x40040440u
#define CYREG_GPIO_PRT4_DR_CLR 0x40040444u
#define CYREG_GPIO_PRT4_DR_INV 0x40040448u
#define CYDEV_GPIO_PRT5_BASE 0x40040500u
#define CYDEV_GPIO_PRT5_SIZE 0x00000100u
#define CYREG_GPIO_PRT5_DR 0x40040500u
#define CYREG_GPIO_PRT5_PS 0x40040504u
#define CYREG_GPIO_PRT5_PC 0x40040508u
#define CYREG_GPIO_PRT5_INTR_CFG 0x4004050cu
#define CYREG_GPIO_PRT5_INTR 0x40040510u
#define CYREG_GPIO_PRT5_PC2 0x40040518u
#define CYREG_GPIO_PRT5_DR_SET 0x40040540u
#define CYREG_GPIO_PRT5_DR_CLR 0x40040544u
#define CYREG_GPIO_PRT5_DR_INV 0x40040548u
#define CYDEV_GPIO_PRT6_BASE 0x40040600u
#define CYDEV_GPIO_PRT6_SIZE 0x00000100u
#define CYREG_GPIO_PRT6_DR 0x40040600u
#define CYREG_GPIO_PRT6_PS 0x40040604u
#define CYREG_GPIO_PRT6_PC 0x40040608u
#define CYFLD_GPIO_PRT_PORT_HYST_TRIM__OFFSET 0x0000001bu
#define CYFLD_GPIO_PRT_PORT_HYST_TRIM__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PORT_SLEW_CTL__OFFSET 0x0000001cu
#define CYFLD_GPIO_PRT_PORT_SLEW_CTL__SIZE 0x00000002u
#define CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_0 0x00000000u
#define CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_1 0x00000001u
#define CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_2 0x00000002u
#define CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_3 0x00000003u
#define CYREG_GPIO_PRT6_INTR_CFG 0x4004060cu
#define CYREG_GPIO_PRT6_INTR 0x40040610u
#define CYREG_GPIO_PRT6_PC2 0x40040618u
#define CYREG_GPIO_PRT6_DR_SET 0x40040640u
#define CYREG_GPIO_PRT6_DR_CLR 0x40040644u
#define CYREG_GPIO_PRT6_DR_INV 0x40040648u
#define CYDEV_GPIO_PRT7_BASE 0x40040700u
#define CYDEV_GPIO_PRT7_SIZE 0x00000100u
#define CYREG_GPIO_PRT7_DR 0x40040700u
#define CYREG_GPIO_PRT7_PS 0x40040704u
#define CYREG_GPIO_PRT7_PC 0x40040708u
#define CYREG_GPIO_PRT7_INTR_CFG 0x4004070cu
#define CYREG_GPIO_PRT7_INTR 0x40040710u
#define CYREG_GPIO_PRT7_PC2 0x40040718u
#define CYREG_GPIO_PRT7_DR_SET 0x40040740u
#define CYREG_GPIO_PRT7_DR_CLR 0x40040744u
#define CYREG_GPIO_PRT7_DR_INV 0x40040748u
#define CYDEV_GPIO_PRT8_BASE 0x40040800u
#define CYDEV_GPIO_PRT8_SIZE 0x00000100u
#define CYREG_GPIO_PRT8_DR 0x40040800u
#define CYREG_GPIO_PRT8_PS 0x40040804u
#define CYREG_GPIO_PRT8_PC 0x40040808u
#define CYREG_GPIO_PRT8_INTR_CFG 0x4004080cu
#define CYREG_GPIO_PRT8_INTR 0x40040810u
#define CYREG_GPIO_PRT8_PC2 0x40040818u
#define CYREG_GPIO_PRT8_DR_SET 0x40040840u
#define CYREG_GPIO_PRT8_DR_CLR 0x40040844u
#define CYREG_GPIO_PRT8_DR_INV 0x40040848u
#define CYDEV_GPIO_PRT9_BASE 0x40040900u
#define CYDEV_GPIO_PRT9_SIZE 0x00000100u
#define CYREG_GPIO_PRT9_DR 0x40040900u
#define CYREG_GPIO_PRT9_PS 0x40040904u
#define CYREG_GPIO_PRT9_PC 0x40040908u
#define CYREG_GPIO_PRT9_INTR_CFG 0x4004090cu
#define CYREG_GPIO_PRT9_INTR 0x40040910u
#define CYREG_GPIO_PRT9_PC2 0x40040918u
#define CYREG_GPIO_PRT9_DR_SET 0x40040940u
#define CYREG_GPIO_PRT9_DR_CLR 0x40040944u
#define CYREG_GPIO_PRT9_DR_INV 0x40040948u
#define CYDEV_GPIO_PRT10_BASE 0x40040a00u
#define CYDEV_GPIO_PRT10_SIZE 0x00000100u
#define CYREG_GPIO_PRT10_DR 0x40040a00u
#define CYREG_GPIO_PRT10_PS 0x40040a04u
#define CYREG_GPIO_PRT10_PC 0x40040a08u
#define CYREG_GPIO_PRT10_INTR_CFG 0x40040a0cu
#define CYREG_GPIO_PRT10_INTR 0x40040a10u
#define CYREG_GPIO_PRT10_PC2 0x40040a18u
#define CYREG_GPIO_PRT10_DR_SET 0x40040a40u
#define CYREG_GPIO_PRT10_DR_CLR 0x40040a44u
#define CYREG_GPIO_PRT10_DR_INV 0x40040a48u
#define CYDEV_GPIO_PRT11_BASE 0x40040b00u
#define CYDEV_GPIO_PRT11_SIZE 0x00000100u
#define CYREG_GPIO_PRT11_DR 0x40040b00u
#define CYREG_GPIO_PRT11_PS 0x40040b04u
#define CYREG_GPIO_PRT11_PC 0x40040b08u
#define CYREG_GPIO_PRT11_INTR_CFG 0x40040b0cu
#define CYREG_GPIO_PRT11_INTR 0x40040b10u
#define CYREG_GPIO_PRT11_PC2 0x40040b18u
#define CYREG_GPIO_PRT11_DR_SET 0x40040b40u
#define CYREG_GPIO_PRT11_DR_CLR 0x40040b44u
#define CYREG_GPIO_PRT11_DR_INV 0x40040b48u
#define CYDEV_GPIO_PRT12_BASE 0x40040c00u
#define CYDEV_GPIO_PRT12_SIZE 0x00000100u
#define CYREG_GPIO_PRT12_DR 0x40040c00u
#define CYREG_GPIO_PRT12_PS 0x40040c04u
#define CYREG_GPIO_PRT12_PC 0x40040c08u
#define CYREG_GPIO_PRT12_INTR_CFG 0x40040c0cu
#define CYREG_GPIO_PRT12_INTR 0x40040c10u
#define CYREG_GPIO_PRT12_SIO 0x40040c14u
#define CYFLD_GPIO_PRT_PAIR_VREG01_EN__OFFSET 0x00000000u
#define CYFLD_GPIO_PRT_PAIR_VREG01_EN__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PAIR_IBUF01_SEL__OFFSET 0x00000001u
#define CYFLD_GPIO_PRT_PAIR_IBUF01_SEL__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PAIR_VTRIP01_SEL__OFFSET 0x00000002u
#define CYFLD_GPIO_PRT_PAIR_VTRIP01_SEL__SIZE 0x00000001u
#define CYFLD_GPIO_PRT_PAIR_VREF01_SEL__OFFSET 0x00000003u
#define CYFLD_GPIO_PRT_PAIR_VREF01_SEL__SIZE 0x00000002u
#define CYFLD_GPIO_PRT_PAIR_VOH01_SEL__OFFSET 0x00000005u
#define CYFLD_GPIO_PRT_PAIR_VOH01_SEL__SIZE 0x00000003u
#define CYREG_GPIO_PRT12_PC2 0x40040c18u
#define CYREG_GPIO_PRT12_DR_SET 0x40040c40u
#define CYREG_GPIO_PRT12_DR_CLR 0x40040c44u
#define CYREG_GPIO_PRT12_DR_INV 0x40040c48u
#define CYDEV_GPIO_PRT13_BASE 0x40040d00u
#define CYDEV_GPIO_PRT13_SIZE 0x00000100u
#define CYREG_GPIO_PRT13_DR 0x40040d00u
#define CYREG_GPIO_PRT13_PS 0x40040d04u
#define CYREG_GPIO_PRT13_INTR_CFG 0x40040d0cu
#define CYREG_GPIO_PRT13_INTR 0x40040d10u
#define CYREG_GPIO_PRT13_DR_SET 0x40040d40u
#define CYREG_GPIO_PRT13_DR_CLR 0x40040d44u
#define CYREG_GPIO_PRT13_DR_INV 0x40040d48u
#define CYREG_GPIO_INTR_CAUSE 0x40041000u
#define CYFLD_GPIO_PORT_INT__OFFSET 0x00000000u
#define CYFLD_GPIO_PORT_INT__SIZE 0x0000000eu
#define CYDEV_PRGIO_BASE 0x40050000u
#define CYDEV_PRGIO_SIZE 0x00001000u
#define CYDEV_PRGIO_PRT0_BASE 0x40050000u
#define CYDEV_PRGIO_PRT0_SIZE 0x00000100u
#define CYREG_PRGIO_PRT0_CTL 0x40050000u
#define CYFLD_PRGIO_PRT_BYPASS__OFFSET 0x00000000u
#define CYFLD_PRGIO_PRT_BYPASS__SIZE 0x00000008u
#define CYFLD_PRGIO_PRT_CLOCK_SRC__OFFSET 0x00000008u
#define CYFLD_PRGIO_PRT_CLOCK_SRC__SIZE 0x00000005u
#define CYFLD_PRGIO_PRT_HLD_OVR__OFFSET 0x00000018u
#define CYFLD_PRGIO_PRT_HLD_OVR__SIZE 0x00000001u
#define CYFLD_PRGIO_PRT_PIPELINE_EN__OFFSET 0x00000019u
#define CYFLD_PRGIO_PRT_PIPELINE_EN__SIZE 0x00000001u
#define CYFLD_PRGIO_PRT_ENABLED__OFFSET 0x0000001fu
#define CYFLD_PRGIO_PRT_ENABLED__SIZE 0x00000001u
#define CYREG_PRGIO_PRT0_SYNC_CTL 0x40050010u
#define CYFLD_PRGIO_PRT_IO_SYNC_EN__OFFSET 0x00000000u
#define CYFLD_PRGIO_PRT_IO_SYNC_EN__SIZE 0x00000008u
#define CYFLD_PRGIO_PRT_CHIP_SYNC_EN__OFFSET 0x00000008u
#define CYFLD_PRGIO_PRT_CHIP_SYNC_EN__SIZE 0x00000008u
#define CYREG_PRGIO_PRT0_LUT_SEL0 0x40050020u
#define CYFLD_PRGIO_PRT_LUT_TR0_SEL__OFFSET 0x00000000u
#define CYFLD_PRGIO_PRT_LUT_TR0_SEL__SIZE 0x00000004u
#define CYFLD_PRGIO_PRT_LUT_TR1_SEL__OFFSET 0x00000008u
#define CYFLD_PRGIO_PRT_LUT_TR1_SEL__SIZE 0x00000004u
#define CYFLD_PRGIO_PRT_LUT_TR2_SEL__OFFSET 0x00000010u
#define CYFLD_PRGIO_PRT_LUT_TR2_SEL__SIZE 0x00000004u
#define CYREG_PRGIO_PRT0_LUT_SEL1 0x40050024u
#define CYREG_PRGIO_PRT0_LUT_SEL2 0x40050028u
#define CYREG_PRGIO_PRT0_LUT_SEL3 0x4005002cu
#define CYREG_PRGIO_PRT0_LUT_SEL4 0x40050030u
#define CYREG_PRGIO_PRT0_LUT_SEL5 0x40050034u
#define CYREG_PRGIO_PRT0_LUT_SEL6 0x40050038u
#define CYREG_PRGIO_PRT0_LUT_SEL7 0x4005003cu
#define CYREG_PRGIO_PRT0_LUT_CTL0 0x40050040u
#define CYFLD_PRGIO_PRT_LUT__OFFSET 0x00000000u
#define CYFLD_PRGIO_PRT_LUT__SIZE 0x00000008u
#define CYFLD_PRGIO_PRT_LUT_OPC__OFFSET 0x00000008u
#define CYFLD_PRGIO_PRT_LUT_OPC__SIZE 0x00000002u
#define CYREG_PRGIO_PRT0_LUT_CTL1 0x40050044u
#define CYREG_PRGIO_PRT0_LUT_CTL2 0x40050048u
#define CYREG_PRGIO_PRT0_LUT_CTL3 0x4005004cu
#define CYREG_PRGIO_PRT0_LUT_CTL4 0x40050050u
#define CYREG_PRGIO_PRT0_LUT_CTL5 0x40050054u
#define CYREG_PRGIO_PRT0_LUT_CTL6 0x40050058u
#define CYREG_PRGIO_PRT0_LUT_CTL7 0x4005005cu
#define CYREG_PRGIO_PRT0_DU_SEL 0x400500c0u
#define CYFLD_PRGIO_PRT_DU_TR0_SEL__OFFSET 0x00000000u
#define CYFLD_PRGIO_PRT_DU_TR0_SEL__SIZE 0x00000004u
#define CYFLD_PRGIO_PRT_DU_TR1_SEL__OFFSET 0x00000008u
#define CYFLD_PRGIO_PRT_DU_TR1_SEL__SIZE 0x00000004u
#define CYFLD_PRGIO_PRT_DU_TR2_SEL__OFFSET 0x00000010u
#define CYFLD_PRGIO_PRT_DU_TR2_SEL__SIZE 0x00000004u
#define CYFLD_PRGIO_PRT_DU_DATA0_SEL__OFFSET 0x00000018u
#define CYFLD_PRGIO_PRT_DU_DATA0_SEL__SIZE 0x00000002u
#define CYFLD_PRGIO_PRT_DU_DATA1_SEL__OFFSET 0x0000001cu
#define CYFLD_PRGIO_PRT_DU_DATA1_SEL__SIZE 0x00000002u
#define CYREG_PRGIO_PRT0_DU_CTL 0x400500c4u
#define CYFLD_PRGIO_PRT_DU_SIZE__OFFSET 0x00000000u
#define CYFLD_PRGIO_PRT_DU_SIZE__SIZE 0x00000003u
#define CYFLD_PRGIO_PRT_DU_OPC__OFFSET 0x00000008u
#define CYFLD_PRGIO_PRT_DU_OPC__SIZE 0x00000004u
#define CYREG_PRGIO_PRT0_DATA 0x400500f0u
#define CYFLD_PRGIO_PRT_DATA__OFFSET 0x00000000u
#define CYFLD_PRGIO_PRT_DATA__SIZE 0x00000008u
#define CYREG_PWR_CONTROL 0x400b0000u
#define CYFLD__POWER_MODE__OFFSET 0x00000000u
#define CYFLD__POWER_MODE__SIZE 0x00000004u
#define CYVAL__POWER_MODE_RESET 0x00000000u
#define CYVAL__POWER_MODE_ACTIVE 0x00000001u
#define CYVAL__POWER_MODE_SLEEP 0x00000002u
#define CYVAL__POWER_MODE_DEEP_SLEEP 0x00000003u
#define CYVAL__POWER_MODE_HIBERNATE 0x00000004u
#define CYFLD__DEBUG_SESSION__OFFSET 0x00000004u
#define CYFLD__DEBUG_SESSION__SIZE 0x00000001u
#define CYVAL__DEBUG_SESSION_NO_SESSION 0x00000000u
#define CYVAL__DEBUG_SESSION_SESSION_ACTIVE 0x00000001u
#define CYFLD__LPM_READY__OFFSET 0x00000005u
#define CYFLD__LPM_READY__SIZE 0x00000001u
#define CYFLD__EXT_VCCD__OFFSET 0x00000017u
#define CYFLD__EXT_VCCD__SIZE 0x00000001u
#define CYFLD__HVMON_ENABLE__OFFSET 0x00000018u
#define CYFLD__HVMON_ENABLE__SIZE 0x00000001u
#define CYFLD__HVMON_RELOAD__OFFSET 0x00000019u
#define CYFLD__HVMON_RELOAD__SIZE 0x00000001u
#define CYFLD__FIMO_DISABLE__OFFSET 0x0000001bu
#define CYFLD__FIMO_DISABLE__SIZE 0x00000001u
#define CYFLD__HIBERNATE_DISABLE__OFFSET 0x0000001cu
#define CYFLD__HIBERNATE_DISABLE__SIZE 0x00000001u
#define CYFLD__LFCLK_SHORT__OFFSET 0x0000001du
#define CYFLD__LFCLK_SHORT__SIZE 0x00000001u
#define CYFLD__HIBERNATE__OFFSET 0x0000001fu
#define CYFLD__HIBERNATE__SIZE 0x00000001u
#define CYVAL__HIBERNATE_DEEP_SLEEP 0x00000000u
#define CYVAL__HIBERNATE_HIBERNATE 0x00000001u
#define CYREG_PWR_INTR 0x400b0004u
#define CYFLD__LVD__OFFSET 0x00000001u
#define CYFLD__LVD__SIZE 0x00000001u
#define CYREG_PWR_INTR_MASK 0x400b0008u
#define CYREG_PWR_KEY_DELAY 0x400b000cu
#define CYFLD__WAKEUP_HOLDOFF__OFFSET 0x00000000u
#define CYFLD__WAKEUP_HOLDOFF__SIZE 0x0000000au
#define CYREG_PWR_PWRSYS_CONFIG 0x400b0010u
#define CYFLD__HIB_TEST_EN__OFFSET 0x00000008u
#define CYFLD__HIB_TEST_EN__SIZE 0x00000001u
#define CYFLD__HIB_TEST_REP__OFFSET 0x00000009u
#define CYFLD__HIB_TEST_REP__SIZE 0x00000001u
#define CYREG_PWR_BG_CONFIG 0x400b0014u
#define CYFLD__BG_DFT_EN__OFFSET 0x00000000u
#define CYFLD__BG_DFT_EN__SIZE 0x00000001u
#define CYFLD__BG_DFT_VREF_SEL__OFFSET 0x00000001u
#define CYFLD__BG_DFT_VREF_SEL__SIZE 0x00000004u
#define CYFLD__BG_DFT_CORE_SEL__OFFSET 0x00000005u
#define CYFLD__BG_DFT_CORE_SEL__SIZE 0x00000001u
#define CYFLD__BG_DFT_ICORE_SEL__OFFSET 0x00000006u
#define CYFLD__BG_DFT_ICORE_SEL__SIZE 0x00000002u
#define CYFLD__BG_DFT_VCORE_SEL__OFFSET 0x00000008u
#define CYFLD__BG_DFT_VCORE_SEL__SIZE 0x00000001u
#define CYFLD__VREF_EN__OFFSET 0x00000010u
#define CYFLD__VREF_EN__SIZE 0x00000003u
#define CYREG_PWR_VMON_CONFIG 0x400b0018u
#define CYFLD__LVD_EN__OFFSET 0x00000000u
#define CYFLD__LVD_EN__SIZE 0x00000001u
#define CYFLD__LVD_SEL__OFFSET 0x00000001u
#define CYFLD__LVD_SEL__SIZE 0x00000004u
#define CYFLD__VMON_DDFT_SEL__OFFSET 0x00000005u
#define CYFLD__VMON_DDFT_SEL__SIZE 0x00000003u
#define CYFLD__VMON_ADFT_SEL__OFFSET 0x00000008u
#define CYFLD__VMON_ADFT_SEL__SIZE 0x00000002u
#define CYREG_PWR_DFT_SELECT 0x400b001cu
#define CYFLD__TVMON1_SEL__OFFSET 0x00000000u
#define CYFLD__TVMON1_SEL__SIZE 0x00000003u
#define CYFLD__TVMON2_SEL__OFFSET 0x00000003u
#define CYFLD__TVMON2_SEL__SIZE 0x00000003u
#define CYFLD__BYPASS__OFFSET 0x00000006u
#define CYFLD__BYPASS__SIZE 0x00000001u
#define CYFLD__ACTIVE_EN__OFFSET 0x00000007u
#define CYFLD__ACTIVE_EN__SIZE 0x00000001u
#define CYFLD__ACTIVE_INRUSH_DIS__OFFSET 0x00000008u
#define CYFLD__ACTIVE_INRUSH_DIS__SIZE 0x00000001u
#define CYFLD__LPCOMP_DIS__OFFSET 0x00000009u
#define CYFLD__LPCOMP_DIS__SIZE 0x00000001u
#define CYFLD__BLEED_EN__OFFSET 0x0000000au
#define CYFLD__BLEED_EN__SIZE 0x00000001u
#define CYFLD__IPOR_EN__OFFSET 0x0000000bu
#define CYFLD__IPOR_EN__SIZE 0x00000001u
#define CYFLD__POWER_UP_RAW_BYP__OFFSET 0x0000000cu
#define CYFLD__POWER_UP_RAW_BYP__SIZE 0x00000001u
#define CYFLD__POWER_UP_RAW_CTL__OFFSET 0x0000000du
#define CYFLD__POWER_UP_RAW_CTL__SIZE 0x00000001u
#define CYFLD__DEEPSLEEP_EN__OFFSET 0x0000000eu
#define CYFLD__DEEPSLEEP_EN__SIZE 0x00000001u
#define CYFLD__RSVD_BYPASS__OFFSET 0x0000000fu
#define CYFLD__RSVD_BYPASS__SIZE 0x00000001u
#define CYFLD__NWELL_OPEN__OFFSET 0x00000010u
#define CYFLD__NWELL_OPEN__SIZE 0x00000001u
#define CYFLD__HIBERNATE_OPEN__OFFSET 0x00000011u
#define CYFLD__HIBERNATE_OPEN__SIZE 0x00000001u
#define CYFLD__DEEPSLEEP_OPEN__OFFSET 0x00000012u
#define CYFLD__DEEPSLEEP_OPEN__SIZE 0x00000001u
#define CYFLD__QUIET_OPEN__OFFSET 0x00000013u
#define CYFLD__QUIET_OPEN__SIZE 0x00000001u
#define CYFLD__LFCLK_OPEN__OFFSET 0x00000014u
#define CYFLD__LFCLK_OPEN__SIZE 0x00000001u
#define CYFLD__QUIET_EN__OFFSET 0x00000016u
#define CYFLD__QUIET_EN__SIZE 0x00000001u
#define CYFLD__BREF_EN__OFFSET 0x00000017u
#define CYFLD__BREF_EN__SIZE 0x00000001u
#define CYFLD__BREF_OUTEN__OFFSET 0x00000018u
#define CYFLD__BREF_OUTEN__SIZE 0x00000001u
#define CYFLD__BREF_REFSW__OFFSET 0x00000019u
#define CYFLD__BREF_REFSW__SIZE 0x00000001u
#define CYFLD__BREF_TESTMODE__OFFSET 0x0000001au
#define CYFLD__BREF_TESTMODE__SIZE 0x00000001u
#define CYFLD__NWELL_DIS__OFFSET 0x0000001bu
#define CYFLD__NWELL_DIS__SIZE 0x00000001u
#define CYFLD__HVMON_DFT_OVR__OFFSET 0x0000001cu
#define CYFLD__HVMON_DFT_OVR__SIZE 0x00000001u
#define CYFLD__IMO_REFGEN_DIS__OFFSET 0x0000001du
#define CYFLD__IMO_REFGEN_DIS__SIZE 0x00000001u
#define CYFLD__POWER_UP_ACTIVE__OFFSET 0x0000001eu
#define CYFLD__POWER_UP_ACTIVE__SIZE 0x00000001u
#define CYFLD__POWER_UP_HIBDPSLP__OFFSET 0x0000001fu
#define CYFLD__POWER_UP_HIBDPSLP__SIZE 0x00000001u
#define CYREG_PWR_DDFT_SELECT 0x400b0020u
#define CYFLD__DDFT1_SEL__OFFSET 0x00000000u
#define CYFLD__DDFT1_SEL__SIZE 0x00000004u
#define CYFLD__DDFT2_SEL__OFFSET 0x00000004u
#define CYFLD__DDFT2_SEL__SIZE 0x00000004u
#define CYREG_PWR_DFT_KEY 0x400b0024u
#define CYFLD__KEY16__OFFSET 0x00000000u
#define CYFLD__KEY16__SIZE 0x00000010u
#define CYFLD__HBOD_OFF_AWAKE__OFFSET 0x00000010u
#define CYFLD__HBOD_OFF_AWAKE__SIZE 0x00000001u
#define CYFLD__BODS_OFF__OFFSET 0x00000011u
#define CYFLD__BODS_OFF__SIZE 0x00000001u
#define CYFLD__DFT_MODE__OFFSET 0x00000012u
#define CYFLD__DFT_MODE__SIZE 0x00000001u
#define CYFLD__IO_DISABLE_BYPASS__OFFSET 0x00000013u
#define CYFLD__IO_DISABLE_BYPASS__SIZE 0x00000001u
#define CYFLD__VMON_PD__OFFSET 0x00000014u
#define CYFLD__VMON_PD__SIZE 0x00000001u
#define CYREG_PWR_BOD_KEY 0x400b0028u
#define CYREG_PWR_STOP 0x400b002cu
#define CYFLD__TOKEN__OFFSET 0x00000000u
#define CYFLD__TOKEN__SIZE 0x00000008u
#define CYFLD__UNLOCK__OFFSET 0x00000008u
#define CYFLD__UNLOCK__SIZE 0x00000008u
#define CYFLD__POLARITY__OFFSET 0x00000010u
#define CYFLD__POLARITY__SIZE 0x00000001u
#define CYFLD__FREEZE__OFFSET 0x00000011u
#define CYFLD__FREEZE__SIZE 0x00000001u
#define CYFLD__STOP__OFFSET 0x0000001fu
#define CYFLD__STOP__SIZE 0x00000001u
#define CYREG_CLK_SELECT 0x400b0100u
#define CYFLD__DIRECT_SEL__OFFSET 0x00000000u
#define CYFLD__DIRECT_SEL__SIZE 0x00000003u
#define CYVAL__DIRECT_SEL_IMO 0x00000000u
#define CYVAL__DIRECT_SEL_EXTCLK 0x00000001u
#define CYVAL__DIRECT_SEL_ECO 0x00000002u
#define CYVAL__DIRECT_SEL_DSI0 0x00000004u
#define CYVAL__DIRECT_SEL_DSI1 0x00000005u
#define CYVAL__DIRECT_SEL_DSI2 0x00000006u
#define CYVAL__DIRECT_SEL_DSI3 0x00000007u
#define CYFLD__DBL_SEL__OFFSET 0x00000003u
#define CYFLD__DBL_SEL__SIZE 0x00000003u
#define CYVAL__DBL_SEL_IMO 0x00000000u
#define CYVAL__DBL_SEL_EXTCLK 0x00000001u
#define CYVAL__DBL_SEL_ECO 0x00000002u
#define CYVAL__DBL_SEL_DSI0 0x00000004u
#define CYVAL__DBL_SEL_DSI1 0x00000005u
#define CYVAL__DBL_SEL_DSI2 0x00000006u
#define CYVAL__DBL_SEL_DSI3 0x00000007u
#define CYFLD__PLL_SEL__OFFSET 0x00000006u
#define CYFLD__PLL_SEL__SIZE 0x00000003u
#define CYVAL__PLL_SEL_IMO 0x00000000u
#define CYVAL__PLL_SEL_EXTCLK 0x00000001u
#define CYVAL__PLL_SEL_ECO 0x00000002u
#define CYVAL__PLL_SEL_DPLL 0x00000003u
#define CYVAL__PLL_SEL_DSI0 0x00000004u
#define CYVAL__PLL_SEL_DSI1 0x00000005u
#define CYVAL__PLL_SEL_DSI2 0x00000006u
#define CYVAL__PLL_SEL_DSI3 0x00000007u
#define CYFLD__DPLLIN_SEL__OFFSET 0x00000009u
#define CYFLD__DPLLIN_SEL__SIZE 0x00000003u
#define CYVAL__DPLLIN_SEL_IMO 0x00000000u
#define CYVAL__DPLLIN_SEL_EXTCLK 0x00000001u
#define CYVAL__DPLLIN_SEL_ECO 0x00000002u
#define CYVAL__DPLLIN_SEL_DSI0 0x00000004u
#define CYVAL__DPLLIN_SEL_DSI1 0x00000005u
#define CYVAL__DPLLIN_SEL_DSI2 0x00000006u
#define CYVAL__DPLLIN_SEL_DSI3 0x00000007u
#define CYFLD__DPLLREF_SEL__OFFSET 0x0000000cu
#define CYFLD__DPLLREF_SEL__SIZE 0x00000002u
#define CYVAL__DPLLREF_SEL_DSI0 0x00000000u
#define CYVAL__DPLLREF_SEL_DSI1 0x00000001u
#define CYVAL__DPLLREF_SEL_DSI2 0x00000002u
#define CYVAL__DPLLREF_SEL_DSI3 0x00000003u
#define CYFLD__WDT_LOCK__OFFSET 0x0000000eu
#define CYFLD__WDT_LOCK__SIZE 0x00000002u
#define CYVAL__WDT_LOCK_NO_CHG 0x00000000u
#define CYVAL__WDT_LOCK_CLR0 0x00000001u
#define CYVAL__WDT_LOCK_CLR1 0x00000002u
#define CYVAL__WDT_LOCK_SET01 0x00000003u
#define CYFLD__HFCLK_SEL__OFFSET 0x00000010u
#define CYFLD__HFCLK_SEL__SIZE 0x00000002u
#define CYVAL__HFCLK_SEL_DIRECT_SEL 0x00000000u
#define CYVAL__HFCLK_SEL_DBL 0x00000001u
#define CYVAL__HFCLK_SEL_PLL 0x00000002u
#define CYFLD__HALF_EN__OFFSET 0x00000012u
#define CYFLD__HALF_EN__SIZE 0x00000001u
#define CYFLD__SYSCLK_DIV__OFFSET 0x00000013u
#define CYFLD__SYSCLK_DIV__SIZE 0x00000003u
#define CYVAL__SYSCLK_DIV_NO_DIV 0x00000000u
#define CYVAL__SYSCLK_DIV_DIV_BY_2 0x00000001u
#define CYVAL__SYSCLK_DIV_DIV_BY_4 0x00000002u
#define CYVAL__SYSCLK_DIV_DIV_BY_8 0x00000003u
#define CYVAL__SYSCLK_DIV_DIV_BY_16 0x00000004u
#define CYVAL__SYSCLK_DIV_DIV_BY_32 0x00000005u
#define CYVAL__SYSCLK_DIV_DIV_BY_64 0x00000006u
#define CYVAL__SYSCLK_DIV_DIV_BY_128 0x00000007u
#define CYREG_CLK_ILO_CONFIG 0x400b0104u
#define CYFLD__PD_MODE__OFFSET 0x00000000u
#define CYFLD__PD_MODE__SIZE 0x00000001u
#define CYVAL__PD_MODE_SLEEP 0x00000000u
#define CYVAL__PD_MODE_COMA 0x00000001u
#define CYFLD__TURBO__OFFSET 0x00000001u
#define CYFLD__TURBO__SIZE 0x00000001u
#define CYFLD__SATBIAS__OFFSET 0x00000002u
#define CYFLD__SATBIAS__SIZE 0x00000001u
#define CYVAL__SATBIAS_SATURATED 0x00000000u
#define CYVAL__SATBIAS_SUBTHRESHOLD 0x00000001u
#define CYFLD__ENABLE__OFFSET 0x0000001fu
#define CYFLD__ENABLE__SIZE 0x00000001u
#define CYREG_CLK_IMO_CONFIG 0x400b0108u
#define CYFLD__FLASHPUMP_SEL__OFFSET 0x00000016u
#define CYFLD__FLASHPUMP_SEL__SIZE 0x00000001u
#define CYVAL__FLASHPUMP_SEL_GND 0x00000000u
#define CYVAL__FLASHPUMP_SEL_CLK36 0x00000001u
#define CYFLD__EN_FASTBIAS__OFFSET 0x00000017u
#define CYFLD__EN_FASTBIAS__SIZE 0x00000001u
#define CYFLD__TEST_FASTBIAS__OFFSET 0x00000018u
#define CYFLD__TEST_FASTBIAS__SIZE 0x00000001u
#define CYFLD__PUMP_SEL__OFFSET 0x00000019u
#define CYFLD__PUMP_SEL__SIZE 0x00000003u
#define CYVAL__PUMP_SEL_GND 0x00000000u
#define CYVAL__PUMP_SEL_IMO 0x00000001u
#define CYVAL__PUMP_SEL_DBL 0x00000002u
#define CYVAL__PUMP_SEL_CLK36 0x00000003u
#define CYVAL__PUMP_SEL_FF1 0x00000004u
#define CYFLD__TEST_USB_MODE__OFFSET 0x0000001cu
#define CYFLD__TEST_USB_MODE__SIZE 0x00000001u
#define CYFLD__EN_CLK36__OFFSET 0x0000001du
#define CYFLD__EN_CLK36__SIZE 0x00000001u
#define CYFLD__EN_CLK2X__OFFSET 0x0000001eu
#define CYFLD__EN_CLK2X__SIZE 0x00000001u
#define CYREG_CLK_IMO_SPREAD 0x400b010cu
#define CYFLD__SS_VALUE__OFFSET 0x00000000u
#define CYFLD__SS_VALUE__SIZE 0x00000005u
#define CYFLD__SS_MAX__OFFSET 0x00000008u
#define CYFLD__SS_MAX__SIZE 0x00000005u
#define CYFLD__SS_RANGE__OFFSET 0x0000001cu
#define CYFLD__SS_RANGE__SIZE 0x00000002u
#define CYVAL__SS_RANGE_M1 0x00000000u
#define CYVAL__SS_RANGE_M2 0x00000001u
#define CYVAL__SS_RANGE_M4 0x00000002u
#define CYFLD__SS_MODE__OFFSET 0x0000001eu
#define CYFLD__SS_MODE__SIZE 0x00000002u
#define CYVAL__SS_MODE_OFF 0x00000000u
#define CYVAL__SS_MODE_TRIANGLE 0x00000001u
#define CYVAL__SS_MODE_LFSR 0x00000002u
#define CYVAL__SS_MODE_DSI 0x00000003u
#define CYREG_CLK_DFT_SELECT 0x400b0110u
#define CYFLD__DFT_SEL1__OFFSET 0x00000000u
#define CYFLD__DFT_SEL1__SIZE 0x00000004u
#define CYVAL__DFT_SEL1_NC 0x00000000u
#define CYVAL__DFT_SEL1_ILO 0x00000001u
#define CYVAL__DFT_SEL1_WCO 0x00000002u
#define CYVAL__DFT_SEL1_IMO 0x00000003u
#define CYVAL__DFT_SEL1_ECO 0x00000004u
#define CYVAL__DFT_SEL1_PLL 0x00000005u
#define CYVAL__DFT_SEL1_DPLL_OUT 0x00000006u
#define CYVAL__DFT_SEL1_DPLL_REF 0x00000007u
#define CYVAL__DFT_SEL1_DBL 0x00000008u
#define CYVAL__DFT_SEL1_IMO2X 0x00000009u
#define CYVAL__DFT_SEL1_IMO36 0x0000000au
#define CYVAL__DFT_SEL1_HFCLK 0x0000000bu
#define CYVAL__DFT_SEL1_LFCLK 0x0000000cu
#define CYVAL__DFT_SEL1_SYSCLK 0x0000000du
#define CYVAL__DFT_SEL1_EXTCLK 0x0000000eu
#define CYVAL__DFT_SEL1_HALFSYSCLK 0x0000000fu
#define CYFLD__DFT_DIV1__OFFSET 0x00000004u
#define CYFLD__DFT_DIV1__SIZE 0x00000002u
#define CYVAL__DFT_DIV1_NO_DIV 0x00000000u
#define CYVAL__DFT_DIV1_DIV_BY_2 0x00000001u
#define CYVAL__DFT_DIV1_DIV_BY_4 0x00000002u
#define CYVAL__DFT_DIV1_DIV_BY_8 0x00000003u
#define CYFLD__DFT_SEL2__OFFSET 0x00000008u
#define CYFLD__DFT_SEL2__SIZE 0x00000004u
#define CYVAL__DFT_SEL2_NC 0x00000000u
#define CYVAL__DFT_SEL2_ILO 0x00000001u
#define CYVAL__DFT_SEL2_WCO 0x00000002u
#define CYVAL__DFT_SEL2_IMO 0x00000003u
#define CYVAL__DFT_SEL2_ECO 0x00000004u
#define CYVAL__DFT_SEL2_PLL 0x00000005u
#define CYVAL__DFT_SEL2_DPLL_OUT 0x00000006u
#define CYVAL__DFT_SEL2_DPLL_REF 0x00000007u
#define CYVAL__DFT_SEL2_DBL 0x00000008u
#define CYVAL__DFT_SEL2_IMO2X 0x00000009u
#define CYVAL__DFT_SEL2_IMO36 0x0000000au
#define CYVAL__DFT_SEL2_HFCLK 0x0000000bu
#define CYVAL__DFT_SEL2_LFCLK 0x0000000cu
#define CYVAL__DFT_SEL2_SYSCLK 0x0000000du
#define CYVAL__DFT_SEL2_EXTCLK 0x0000000eu
#define CYVAL__DFT_SEL2_HALFSYSCLK 0x0000000fu
#define CYFLD__DFT_DIV2__OFFSET 0x0000000cu
#define CYFLD__DFT_DIV2__SIZE 0x00000002u
#define CYVAL__DFT_DIV2_NO_DIV 0x00000000u
#define CYVAL__DFT_DIV2_DIV_BY_2 0x00000001u
#define CYVAL__DFT_DIV2_DIV_BY_4 0x00000002u
#define CYVAL__DFT_DIV2_DIV_BY_8 0x00000003u
#define CYREG_WDT_CTRLOW 0x400b0200u
#define CYFLD__WDT_CTR0__OFFSET 0x00000000u
#define CYFLD__WDT_CTR0__SIZE 0x00000010u
#define CYFLD__WDT_CTR1__OFFSET 0x00000010u
#define CYFLD__WDT_CTR1__SIZE 0x00000010u
#define CYREG_WDT_CTRHIGH 0x400b0204u
#define CYFLD__WDT_CTR2__OFFSET 0x00000000u
#define CYFLD__WDT_CTR2__SIZE 0x00000020u
#define CYREG_WDT_MATCH 0x400b0208u
#define CYFLD__WDT_MATCH0__OFFSET 0x00000000u
#define CYFLD__WDT_MATCH0__SIZE 0x00000010u
#define CYFLD__WDT_MATCH1__OFFSET 0x00000010u
#define CYFLD__WDT_MATCH1__SIZE 0x00000010u
#define CYREG_WDT_CONFIG 0x400b020cu
#define CYFLD__WDT_MODE0__OFFSET 0x00000000u
#define CYFLD__WDT_MODE0__SIZE 0x00000002u
#define CYVAL__WDT_MODE0_NOTHING 0x00000000u
#define CYVAL__WDT_MODE0_INT 0x00000001u
#define CYVAL__WDT_MODE0_RESET 0x00000002u
#define CYVAL__WDT_MODE0_INT_THEN_RESET 0x00000003u
#define CYFLD__WDT_CLEAR0__OFFSET 0x00000002u
#define CYFLD__WDT_CLEAR0__SIZE 0x00000001u
#define CYFLD__WDT_CASCADE0_1__OFFSET 0x00000003u
#define CYFLD__WDT_CASCADE0_1__SIZE 0x00000001u
#define CYFLD__WDT_MODE1__OFFSET 0x00000008u
#define CYFLD__WDT_MODE1__SIZE 0x00000002u
#define CYVAL__WDT_MODE1_NOTHING 0x00000000u
#define CYVAL__WDT_MODE1_INT 0x00000001u
#define CYVAL__WDT_MODE1_RESET 0x00000002u
#define CYVAL__WDT_MODE1_INT_THEN_RESET 0x00000003u
#define CYFLD__WDT_CLEAR1__OFFSET 0x0000000au
#define CYFLD__WDT_CLEAR1__SIZE 0x00000001u
#define CYFLD__WDT_CASCADE1_2__OFFSET 0x0000000bu
#define CYFLD__WDT_CASCADE1_2__SIZE 0x00000001u
#define CYFLD__WDT_MODE2__OFFSET 0x00000010u
#define CYFLD__WDT_MODE2__SIZE 0x00000001u
#define CYVAL__WDT_MODE2_NOTHING 0x00000000u
#define CYVAL__WDT_MODE2_INT 0x00000001u
#define CYFLD__WDT_BITS2__OFFSET 0x00000018u
#define CYFLD__WDT_BITS2__SIZE 0x00000005u
#define CYFLD__LFCLK_SEL__OFFSET 0x0000001eu
#define CYFLD__LFCLK_SEL__SIZE 0x00000002u
#define CYREG_WDT_CONTROL 0x400b0210u
#define CYFLD__WDT_ENABLE0__OFFSET 0x00000000u
#define CYFLD__WDT_ENABLE0__SIZE 0x00000001u
#define CYFLD__WDT_ENABLED0__OFFSET 0x00000001u
#define CYFLD__WDT_ENABLED0__SIZE 0x00000001u
#define CYFLD__WDT_INT0__OFFSET 0x00000002u
#define CYFLD__WDT_INT0__SIZE 0x00000001u
#define CYFLD__WDT_RESET0__OFFSET 0x00000003u
#define CYFLD__WDT_RESET0__SIZE 0x00000001u
#define CYFLD__WDT_ENABLE1__OFFSET 0x00000008u
#define CYFLD__WDT_ENABLE1__SIZE 0x00000001u
#define CYFLD__WDT_ENABLED1__OFFSET 0x00000009u
#define CYFLD__WDT_ENABLED1__SIZE 0x00000001u
#define CYFLD__WDT_INT1__OFFSET 0x0000000au
#define CYFLD__WDT_INT1__SIZE 0x00000001u
#define CYFLD__WDT_RESET1__OFFSET 0x0000000bu
#define CYFLD__WDT_RESET1__SIZE 0x00000001u
#define CYFLD__WDT_ENABLE2__OFFSET 0x00000010u
#define CYFLD__WDT_ENABLE2__SIZE 0x00000001u
#define CYFLD__WDT_ENABLED2__OFFSET 0x00000011u
#define CYFLD__WDT_ENABLED2__SIZE 0x00000001u
#define CYFLD__WDT_INT2__OFFSET 0x00000012u
#define CYFLD__WDT_INT2__SIZE 0x00000001u
#define CYFLD__WDT_RESET2__OFFSET 0x00000013u
#define CYFLD__WDT_RESET2__SIZE 0x00000001u
#define CYREG_RES_CAUSE 0x400b0300u
#define CYFLD__RESET_WDT__OFFSET 0x00000000u
#define CYFLD__RESET_WDT__SIZE 0x00000001u
#define CYFLD__RESET_DSBOD__OFFSET 0x00000001u
#define CYFLD__RESET_DSBOD__SIZE 0x00000001u
#define CYFLD__RESET_LOCKUP__OFFSET 0x00000002u
#define CYFLD__RESET_LOCKUP__SIZE 0x00000001u
#define CYFLD__RESET_PROT_FAULT__OFFSET 0x00000003u
#define CYFLD__RESET_PROT_FAULT__SIZE 0x00000001u
#define CYFLD__RESET_SOFT__OFFSET 0x00000004u
#define CYFLD__RESET_SOFT__SIZE 0x00000001u
#define CYFLD__RESET_HVBOD__OFFSET 0x00000005u
#define CYFLD__RESET_HVBOD__SIZE 0x00000001u
#define CYFLD__RESET_PBOD__OFFSET 0x00000006u
#define CYFLD__RESET_PBOD__SIZE 0x00000001u
#define CYFLD__RESET_XRES__OFFSET 0x00000007u
#define CYFLD__RESET_XRES__SIZE 0x00000001u
#define CYREG_PWR_PWRSYS_TRIM1 0x400bff00u
#define CYFLD__HIB_BIAS_TRIM__OFFSET 0x00000000u
#define CYFLD__HIB_BIAS_TRIM__SIZE 0x00000003u
#define CYFLD__BOD_TURBO_THRESH__OFFSET 0x00000003u
#define CYFLD__BOD_TURBO_THRESH__SIZE 0x00000001u
#define CYFLD__BOD_TRIM_TRIP__OFFSET 0x00000004u
#define CYFLD__BOD_TRIM_TRIP__SIZE 0x00000004u
#define CYREG_PWR_PWRSYS_TRIM2 0x400bff04u
#define CYFLD__LFCLK_TRIM_LOAD__OFFSET 0x00000000u
#define CYFLD__LFCLK_TRIM_LOAD__SIZE 0x00000002u
#define CYFLD__LFCLK_TRIM_VOLTAGE__OFFSET 0x00000002u
#define CYFLD__LFCLK_TRIM_VOLTAGE__SIZE 0x00000002u
#define CYFLD__DPSLP_TRIM_LOAD__OFFSET 0x00000004u
#define CYFLD__DPSLP_TRIM_LOAD__SIZE 0x00000002u
#define CYFLD__DPSLP_TRIM_LEAKAGE__OFFSET 0x00000006u
#define CYFLD__DPSLP_TRIM_LEAKAGE__SIZE 0x00000001u
#define CYFLD__DPSLP_TRIM_VOLTAGE__OFFSET 0x00000007u
#define CYFLD__DPSLP_TRIM_VOLTAGE__SIZE 0x00000001u
#define CYREG_PWR_PWRSYS_TRIM3 0x400bff08u
#define CYFLD__NWELL_TRIM__OFFSET 0x00000000u
#define CYFLD__NWELL_TRIM__SIZE 0x00000003u
#define CYFLD__QUIET_TRIM__OFFSET 0x00000003u
#define CYFLD__QUIET_TRIM__SIZE 0x00000005u
#define CYREG_PWR_PWRSYS_TRIM4 0x400bff0cu
#define CYFLD__HIB_TRIM_NWELL__OFFSET 0x00000000u
#define CYFLD__HIB_TRIM_NWELL__SIZE 0x00000002u
#define CYFLD__HIB_TRIM_LEAKAGE__OFFSET 0x00000002u
#define CYFLD__HIB_TRIM_LEAKAGE__SIZE 0x00000001u
#define CYFLD__HIB_TRIM_VOLTAGE__OFFSET 0x00000003u
#define CYFLD__HIB_TRIM_VOLTAGE__SIZE 0x00000001u
#define CYFLD__HIB_TRIM_REFERENCE__OFFSET 0x00000004u
#define CYFLD__HIB_TRIM_REFERENCE__SIZE 0x00000002u
#define CYREG_PWR_BG_TRIM1 0x400bff10u
#define CYFLD__INL_TRIM_MAIN__OFFSET 0x00000000u
#define CYFLD__INL_TRIM_MAIN__SIZE 0x00000003u
#define CYFLD__INL_CROSS_MAIN__OFFSET 0x00000003u
#define CYFLD__INL_CROSS_MAIN__SIZE 0x00000004u
#define CYREG_PWR_BG_TRIM2 0x400bff14u
#define CYFLD__VCTAT_SLOPE__OFFSET 0x00000000u
#define CYFLD__VCTAT_SLOPE__SIZE 0x00000004u
#define CYFLD__VCTAT_VOLTAGE__OFFSET 0x00000004u
#define CYFLD__VCTAT_VOLTAGE__SIZE 0x00000002u
#define CYFLD__VCTAT_ENABLE__OFFSET 0x00000006u
#define CYFLD__VCTAT_ENABLE__SIZE 0x00000001u
#define CYFLD__VCTAT_VOLTAGE_MSB__OFFSET 0x00000007u
#define CYFLD__VCTAT_VOLTAGE_MSB__SIZE 0x00000001u
#define CYREG_PWR_BG_TRIM3 0x400bff18u
#define CYFLD__INL_TRIM_IMO__OFFSET 0x00000000u
#define CYFLD__INL_TRIM_IMO__SIZE 0x00000003u
#define CYFLD__INL_CROSS_IMO__OFFSET 0x00000003u
#define CYFLD__INL_CROSS_IMO__SIZE 0x00000004u
#define CYREG_PWR_BG_TRIM4 0x400bff1cu
#define CYFLD__ABS_TRIM_IMO__OFFSET 0x00000000u
#define CYFLD__ABS_TRIM_IMO__SIZE 0x00000006u
#define CYREG_PWR_BG_TRIM5 0x400bff20u
#define CYFLD__TMPCO_TRIM_IMO__OFFSET 0x00000000u
#define CYFLD__TMPCO_TRIM_IMO__SIZE 0x00000006u
#define CYREG_CLK_ILO_TRIM 0x400bff24u
#define CYFLD__TRIM__OFFSET 0x00000000u
#define CYFLD__TRIM__SIZE 0x00000004u
#define CYFLD__COARSE_TRIM__OFFSET 0x00000004u
#define CYFLD__COARSE_TRIM__SIZE 0x00000004u
#define CYREG_CLK_IMO_TRIM1 0x400bff28u
#define CYFLD__OFFSET__OFFSET 0x00000000u
#define CYFLD__OFFSET__SIZE 0x00000008u
#define CYREG_CLK_IMO_TRIM2 0x400bff2cu
#define CYFLD__FREQ__OFFSET 0x00000000u
#define CYFLD__FREQ__SIZE 0x00000006u
#define CYREG_CLK_IMO_TRIM3 0x400bff30u
#define CYFLD__TRIM_CLK36__OFFSET 0x00000000u
#define CYFLD__TRIM_CLK36__SIZE 0x00000004u
#define CYREG_CLK_IMO_TRIM4 0x400bff34u
#define CYFLD__GAIN__OFFSET 0x00000000u
#define CYFLD__GAIN__SIZE 0x00000005u
#define CYFLD__FSOFFSET__OFFSET 0x00000005u
#define CYFLD__FSOFFSET__SIZE 0x00000003u
#define CYREG_PWR_RSVD_TRIM 0x400bff38u
#define CYFLD__RSVD_TRIM__OFFSET 0x00000000u
#define CYFLD__RSVD_TRIM__SIZE 0x00000004u
#define CYDEV_CLK_BASE 0x400c0000u
#define CYDEV_CLK_SIZE 0x00010000u
#define CYREG_CLK_ECO_CONFIG 0x400c0008u
#define CYFLD_CLK_CLK_EN__OFFSET 0x00000000u
#define CYFLD_CLK_CLK_EN__SIZE 0x00000001u
#define CYFLD_CLK_AGC_EN__OFFSET 0x00000001u
#define CYFLD_CLK_AGC_EN__SIZE 0x00000001u
#define CYFLD_CLK_ENABLE__OFFSET 0x0000001fu
#define CYFLD_CLK_ENABLE__SIZE 0x00000001u
#define CYREG_CLK_ECO_STATUS 0x400c000cu
#define CYFLD_CLK_WATCHDOG_ERROR__OFFSET 0x00000000u
#define CYFLD_CLK_WATCHDOG_ERROR__SIZE 0x00000001u
#define CYREG_CLK_PLL0_CONFIG 0x400c0014u
#define CYFLD_CLK_FEEDBACK_DIV__OFFSET 0x00000000u
#define CYFLD_CLK_FEEDBACK_DIV__SIZE 0x00000008u
#define CYFLD_CLK_REFERENCE_DIV__OFFSET 0x00000008u
#define CYFLD_CLK_REFERENCE_DIV__SIZE 0x00000006u
#define CYFLD_CLK_OUTPUT_DIV__OFFSET 0x0000000eu
#define CYFLD_CLK_OUTPUT_DIV__SIZE 0x00000002u
#define CYVAL_CLK_OUTPUT_DIV_PASS 0x00000000u
#define CYVAL_CLK_OUTPUT_DIV_DIV2 0x00000001u
#define CYVAL_CLK_OUTPUT_DIV_DIV4 0x00000002u
#define CYVAL_CLK_OUTPUT_DIV_DIV8 0x00000003u
#define CYFLD_CLK_ICP_SEL__OFFSET 0x00000010u
#define CYFLD_CLK_ICP_SEL__SIZE 0x00000003u
#define CYFLD_CLK_BYPASS_SEL__OFFSET 0x00000014u
#define CYFLD_CLK_BYPASS_SEL__SIZE 0x00000002u
#define CYVAL_CLK_BYPASS_SEL_AUTO 0x00000000u
#define CYVAL_CLK_BYPASS_SEL_AUTO1 0x00000001u
#define CYVAL_CLK_BYPASS_SEL_PLL_REF 0x00000002u
#define CYVAL_CLK_BYPASS_SEL_PLL_OUT 0x00000003u
#define CYFLD_CLK_ISOLATE_N__OFFSET 0x0000001eu
#define CYFLD_CLK_ISOLATE_N__SIZE 0x00000001u
#define CYREG_CLK_PLL0_STATUS 0x400c0018u
#define CYFLD_CLK_LOCKED__OFFSET 0x00000000u
#define CYFLD_CLK_LOCKED__SIZE 0x00000001u
#define CYREG_CLK_PLL0_TEST 0x400c001cu
#define CYFLD_CLK_TEST_MODE__OFFSET 0x00000000u
#define CYFLD_CLK_TEST_MODE__SIZE 0x00000003u
#define CYVAL_CLK_TEST_MODE_NORMAL 0x00000000u
#define CYVAL_CLK_TEST_MODE_TEST_VC_LKG 0x00000001u
#define CYVAL_CLK_TEST_MODE_TEST_CP_DN 0x00000002u
#define CYVAL_CLK_TEST_MODE_TEST_CP_UP 0x00000003u
#define CYVAL_CLK_TEST_MODE_USER_EXT_FL 0x00000004u
#define CYVAL_CLK_TEST_MODE_TEST_CTR_PQ 0x00000005u
#define CYVAL_CLK_TEST_MODE_TEST_LD_DLY 0x00000006u
#define CYVAL_CLK_TEST_MODE_TEST_CTR_ALT 0x00000007u
#define CYFLD_CLK_FAST_LOCK_EN__OFFSET 0x00000003u
#define CYFLD_CLK_FAST_LOCK_EN__SIZE 0x00000001u
#define CYFLD_CLK_UNLOCK_OCCURRED__OFFSET 0x00000004u
#define CYFLD_CLK_UNLOCK_OCCURRED__SIZE 0x00000001u
#define CYREG_CLK_PLL1_CONFIG 0x400c0020u
#define CYREG_CLK_PLL1_STATUS 0x400c0024u
#define CYREG_CLK_PLL1_TEST 0x400c0028u
#define CYREG_CLK_OSCINTF_CTL 0x400c0050u
#define CYFLD_CLK_PORT_SEL__OFFSET 0x00000000u
#define CYFLD_CLK_PORT_SEL__SIZE 0x00000001u
#define CYREG_CLK_PLL0_TRIM 0x400cff04u
#define CYFLD_CLK_VCO_GAIN__OFFSET 0x00000000u
#define CYFLD_CLK_VCO_GAIN__SIZE 0x00000002u
#define CYFLD_CLK_LOCK_WINDOW__OFFSET 0x00000002u
#define CYFLD_CLK_LOCK_WINDOW__SIZE 0x00000002u
#define CYVAL_CLK_LOCK_WINDOW_DELAY_25NS 0x00000000u
#define CYVAL_CLK_LOCK_WINDOW_DELAY_50NS 0x00000001u
#define CYVAL_CLK_LOCK_WINDOW_DELAY_75NS 0x00000002u
#define CYVAL_CLK_LOCK_WINDOW_DELAY_100NS 0x00000003u
#define CYFLD_CLK_LOCK_DELAY__OFFSET 0x00000004u
#define CYFLD_CLK_LOCK_DELAY__SIZE 0x00000002u
#define CYVAL_CLK_LOCK_DELAY_PFD_CLK_16 0x00000000u
#define CYVAL_CLK_LOCK_DELAY_PFD_CLK_32 0x00000001u
#define CYVAL_CLK_LOCK_DELAY_PFD_CLK_48 0x00000002u
#define CYVAL_CLK_LOCK_DELAY_PFD_CLK_64 0x00000003u
#define CYREG_CLK_PLL1_TRIM 0x400cff08u
#define CYREG_CLK_ECO_TRIM0 0x400cff0cu
#define CYFLD_CLK_WDTRIM__OFFSET 0x00000000u
#define CYFLD_CLK_WDTRIM__SIZE 0x00000002u
#define CYFLD_CLK_ATRIM__OFFSET 0x00000002u
#define CYFLD_CLK_ATRIM__SIZE 0x00000003u
#define CYREG_CLK_ECO_TRIM1 0x400cff10u
#define CYFLD_CLK_FTRIM__OFFSET 0x00000000u
#define CYFLD_CLK_FTRIM__SIZE 0x00000002u
#define CYFLD_CLK_RTRIM__OFFSET 0x00000002u
#define CYFLD_CLK_RTRIM__SIZE 0x00000002u
#define CYFLD_CLK_GTRIM__OFFSET 0x00000004u
#define CYFLD_CLK_GTRIM__SIZE 0x00000002u
#define CYREG_CLK_ECO_TRIM2 0x400cff14u
#define CYFLD_CLK_ITRIM__OFFSET 0x00000000u
#define CYFLD_CLK_ITRIM__SIZE 0x00000006u
#define CYDEV_UDB_BASE 0x400f0000u
#define CYDEV_UDB_SIZE 0x00010000u
#define CYDEV_UDB_W8_BASE 0x400f0000u
#define CYDEV_UDB_W8_SIZE 0x00001000u
#define CYREG_UDB_W8_A00 0x400f0000u
#define CYFLD_UDB_W8_A0__OFFSET 0x00000000u
#define CYFLD_UDB_W8_A0__SIZE 0x00000008u
#define CYREG_UDB_W8_A01 0x400f0001u
#define CYREG_UDB_W8_A02 0x400f0002u
#define CYREG_UDB_W8_A03 0x400f0003u
#define CYREG_UDB_W8_A04 0x400f0004u
#define CYREG_UDB_W8_A05 0x400f0005u
#define CYREG_UDB_W8_A06 0x400f0006u
#define CYREG_UDB_W8_A07 0x400f0007u
#define CYREG_UDB_W8_A10 0x400f0010u
#define CYFLD_UDB_W8_A1__OFFSET 0x00000000u
#define CYFLD_UDB_W8_A1__SIZE 0x00000008u
#define CYREG_UDB_W8_A11 0x400f0011u
#define CYREG_UDB_W8_A12 0x400f0012u
#define CYREG_UDB_W8_A13 0x400f0013u
#define CYREG_UDB_W8_A14 0x400f0014u
#define CYREG_UDB_W8_A15 0x400f0015u
#define CYREG_UDB_W8_A16 0x400f0016u
#define CYREG_UDB_W8_A17 0x400f0017u
#define CYREG_UDB_W8_D00 0x400f0020u
#define CYFLD_UDB_W8_D0__OFFSET 0x00000000u
#define CYFLD_UDB_W8_D0__SIZE 0x00000008u
#define CYREG_UDB_W8_D01 0x400f0021u
#define CYREG_UDB_W8_D02 0x400f0022u
#define CYREG_UDB_W8_D03 0x400f0023u
#define CYREG_UDB_W8_D04 0x400f0024u
#define CYREG_UDB_W8_D05 0x400f0025u
#define CYREG_UDB_W8_D06 0x400f0026u
#define CYREG_UDB_W8_D07 0x400f0027u
#define CYREG_UDB_W8_D10 0x400f0030u
#define CYFLD_UDB_W8_D1__OFFSET 0x00000000u
#define CYFLD_UDB_W8_D1__SIZE 0x00000008u
#define CYREG_UDB_W8_D11 0x400f0031u
#define CYREG_UDB_W8_D12 0x400f0032u
#define CYREG_UDB_W8_D13 0x400f0033u
#define CYREG_UDB_W8_D14 0x400f0034u
#define CYREG_UDB_W8_D15 0x400f0035u
#define CYREG_UDB_W8_D16 0x400f0036u
#define CYREG_UDB_W8_D17 0x400f0037u
#define CYREG_UDB_W8_F00 0x400f0040u
#define CYFLD_UDB_W8_F0__OFFSET 0x00000000u
#define CYFLD_UDB_W8_F0__SIZE 0x00000008u
#define CYREG_UDB_W8_F01 0x400f0041u
#define CYREG_UDB_W8_F02 0x400f0042u
#define CYREG_UDB_W8_F03 0x400f0043u
#define CYREG_UDB_W8_F04 0x400f0044u
#define CYREG_UDB_W8_F05 0x400f0045u
#define CYREG_UDB_W8_F06 0x400f0046u
#define CYREG_UDB_W8_F07 0x400f0047u
#define CYREG_UDB_W8_F10 0x400f0050u
#define CYFLD_UDB_W8_F1__OFFSET 0x00000000u
#define CYFLD_UDB_W8_F1__SIZE 0x00000008u
#define CYREG_UDB_W8_F11 0x400f0051u
#define CYREG_UDB_W8_F12 0x400f0052u
#define CYREG_UDB_W8_F13 0x400f0053u
#define CYREG_UDB_W8_F14 0x400f0054u
#define CYREG_UDB_W8_F15 0x400f0055u
#define CYREG_UDB_W8_F16 0x400f0056u
#define CYREG_UDB_W8_F17 0x400f0057u
#define CYREG_UDB_W8_ST0 0x400f0060u
#define CYFLD_UDB_W8_ST__OFFSET 0x00000000u
#define CYFLD_UDB_W8_ST__SIZE 0x00000008u
#define CYREG_UDB_W8_ST1 0x400f0061u
#define CYREG_UDB_W8_ST2 0x400f0062u
#define CYREG_UDB_W8_ST3 0x400f0063u
#define CYREG_UDB_W8_ST4 0x400f0064u
#define CYREG_UDB_W8_ST5 0x400f0065u
#define CYREG_UDB_W8_ST6 0x400f0066u
#define CYREG_UDB_W8_ST7 0x400f0067u
#define CYREG_UDB_W8_CTL0 0x400f0070u
#define CYFLD_UDB_W8_CTL__OFFSET 0x00000000u
#define CYFLD_UDB_W8_CTL__SIZE 0x00000008u
#define CYREG_UDB_W8_CTL1 0x400f0071u
#define CYREG_UDB_W8_CTL2 0x400f0072u
#define CYREG_UDB_W8_CTL3 0x400f0073u
#define CYREG_UDB_W8_CTL4 0x400f0074u
#define CYREG_UDB_W8_CTL5 0x400f0075u
#define CYREG_UDB_W8_CTL6 0x400f0076u
#define CYREG_UDB_W8_CTL7 0x400f0077u
#define CYREG_UDB_W8_MSK0 0x400f0080u
#define CYFLD_UDB_W8_MSK__OFFSET 0x00000000u
#define CYFLD_UDB_W8_MSK__SIZE 0x00000007u
#define CYREG_UDB_W8_MSK1 0x400f0081u
#define CYREG_UDB_W8_MSK2 0x400f0082u
#define CYREG_UDB_W8_MSK3 0x400f0083u
#define CYREG_UDB_W8_MSK4 0x400f0084u
#define CYREG_UDB_W8_MSK5 0x400f0085u
#define CYREG_UDB_W8_MSK6 0x400f0086u
#define CYREG_UDB_W8_MSK7 0x400f0087u
#define CYREG_UDB_W8_ACTL0 0x400f0090u
#define CYFLD_UDB_W8_FIFO0_CLR__OFFSET 0x00000000u
#define CYFLD_UDB_W8_FIFO0_CLR__SIZE 0x00000001u
#define CYVAL_UDB_W8_FIFO0_CLR_NORMAL 0x00000000u
#define CYVAL_UDB_W8_FIFO0_CLR_CLEAR 0x00000001u
#define CYFLD_UDB_W8_FIFO1_CLR__OFFSET 0x00000001u
#define CYFLD_UDB_W8_FIFO1_CLR__SIZE 0x00000001u
#define CYVAL_UDB_W8_FIFO1_CLR_NORMAL 0x00000000u
#define CYVAL_UDB_W8_FIFO1_CLR_CLEAR 0x00000001u
#define CYFLD_UDB_W8_FIFO0_LVL__OFFSET 0x00000002u
#define CYFLD_UDB_W8_FIFO0_LVL__SIZE 0x00000001u
#define CYVAL_UDB_W8_FIFO0_LVL_NORMAL 0x00000000u
#define CYVAL_UDB_W8_FIFO0_LVL_MID 0x00000001u
#define CYFLD_UDB_W8_FIFO1_LVL__OFFSET 0x00000003u
#define CYFLD_UDB_W8_FIFO1_LVL__SIZE 0x00000001u
#define CYVAL_UDB_W8_FIFO1_LVL_NORMAL 0x00000000u
#define CYVAL_UDB_W8_FIFO1_LVL_MID 0x00000001u
#define CYFLD_UDB_W8_INT_EN__OFFSET 0x00000004u
#define CYFLD_UDB_W8_INT_EN__SIZE 0x00000001u
#define CYVAL_UDB_W8_INT_EN_DISABLE 0x00000000u
#define CYVAL_UDB_W8_INT_EN_ENABLE 0x00000001u
#define CYFLD_UDB_W8_CNT_START__OFFSET 0x00000005u
#define CYFLD_UDB_W8_CNT_START__SIZE 0x00000001u
#define CYVAL_UDB_W8_CNT_START_DISABLE 0x00000000u
#define CYVAL_UDB_W8_CNT_START_ENABLE 0x00000001u
#define CYREG_UDB_W8_ACTL1 0x400f0091u
#define CYREG_UDB_W8_ACTL2 0x400f0092u
#define CYREG_UDB_W8_ACTL3 0x400f0093u
#define CYREG_UDB_W8_ACTL4 0x400f0094u
#define CYREG_UDB_W8_ACTL5 0x400f0095u
#define CYREG_UDB_W8_ACTL6 0x400f0096u
#define CYREG_UDB_W8_ACTL7 0x400f0097u
#define CYREG_UDB_W8_MC0 0x400f00a0u
#define CYFLD_UDB_W8_PLD0_MC__OFFSET 0x00000000u
#define CYFLD_UDB_W8_PLD0_MC__SIZE 0x00000004u
#define CYFLD_UDB_W8_PLD1_MC__OFFSET 0x00000004u
#define CYFLD_UDB_W8_PLD1_MC__SIZE 0x00000004u
#define CYREG_UDB_W8_MC1 0x400f00a1u
#define CYREG_UDB_W8_MC2 0x400f00a2u
#define CYREG_UDB_W8_MC3 0x400f00a3u
#define CYREG_UDB_W8_MC4 0x400f00a4u
#define CYREG_UDB_W8_MC5 0x400f00a5u
#define CYREG_UDB_W8_MC6 0x400f00a6u
#define CYREG_UDB_W8_MC7 0x400f00a7u
#define CYDEV_UDB_CAT16_BASE 0x400f1000u
#define CYDEV_UDB_CAT16_SIZE 0x00001000u
#define CYREG_UDB_CAT16_A0 0x400f1000u
#define CYFLD_UDB_CAT16_A0__OFFSET 0x00000000u
#define CYFLD_UDB_CAT16_A0__SIZE 0x00000008u
#define CYFLD_UDB_CAT16_A1__OFFSET 0x00000008u
#define CYFLD_UDB_CAT16_A1__SIZE 0x00000008u
#define CYREG_UDB_CAT16_A1 0x400f1002u
#define CYREG_UDB_CAT16_A2 0x400f1004u
#define CYREG_UDB_CAT16_A3 0x400f1006u
#define CYREG_UDB_CAT16_A4 0x400f1008u
#define CYREG_UDB_CAT16_A5 0x400f100au
#define CYREG_UDB_CAT16_A6 0x400f100cu
#define CYREG_UDB_CAT16_A7 0x400f100eu
#define CYREG_UDB_CAT16_D0 0x400f1040u
#define CYFLD_UDB_CAT16_D0__OFFSET 0x00000000u
#define CYFLD_UDB_CAT16_D0__SIZE 0x00000008u
#define CYFLD_UDB_CAT16_D1__OFFSET 0x00000008u
#define CYFLD_UDB_CAT16_D1__SIZE 0x00000008u
#define CYREG_UDB_CAT16_D1 0x400f1042u
#define CYREG_UDB_CAT16_D2 0x400f1044u
#define CYREG_UDB_CAT16_D3 0x400f1046u
#define CYREG_UDB_CAT16_D4 0x400f1048u
#define CYREG_UDB_CAT16_D5 0x400f104au
#define CYREG_UDB_CAT16_D6 0x400f104cu
#define CYREG_UDB_CAT16_D7 0x400f104eu
#define CYREG_UDB_CAT16_F0 0x400f1080u
#define CYFLD_UDB_CAT16_F0__OFFSET 0x00000000u
#define CYFLD_UDB_CAT16_F0__SIZE 0x00000008u
#define CYFLD_UDB_CAT16_F1__OFFSET 0x00000008u
#define CYFLD_UDB_CAT16_F1__SIZE 0x00000008u
#define CYREG_UDB_CAT16_F1 0x400f1082u
#define CYREG_UDB_CAT16_F2 0x400f1084u
#define CYREG_UDB_CAT16_F3 0x400f1086u
#define CYREG_UDB_CAT16_F4 0x400f1088u
#define CYREG_UDB_CAT16_F5 0x400f108au
#define CYREG_UDB_CAT16_F6 0x400f108cu
#define CYREG_UDB_CAT16_F7 0x400f108eu
#define CYREG_UDB_CAT16_CTL_ST0 0x400f10c0u
#define CYFLD_UDB_CAT16_ST__OFFSET 0x00000000u
#define CYFLD_UDB_CAT16_ST__SIZE 0x00000008u
#define CYFLD_UDB_CAT16_CTL__OFFSET 0x00000008u
#define CYFLD_UDB_CAT16_CTL__SIZE 0x00000008u
#define CYREG_UDB_CAT16_CTL_ST1 0x400f10c2u
#define CYREG_UDB_CAT16_CTL_ST2 0x400f10c4u
#define CYREG_UDB_CAT16_CTL_ST3 0x400f10c6u
#define CYREG_UDB_CAT16_CTL_ST4 0x400f10c8u
#define CYREG_UDB_CAT16_CTL_ST5 0x400f10cau
#define CYREG_UDB_CAT16_CTL_ST6 0x400f10ccu
#define CYREG_UDB_CAT16_CTL_ST7 0x400f10ceu
#define CYREG_UDB_CAT16_ACTL_MSK0 0x400f1100u
#define CYFLD_UDB_CAT16_MSK__OFFSET 0x00000000u
#define CYFLD_UDB_CAT16_MSK__SIZE 0x00000008u
#define CYFLD_UDB_CAT16_FIFO0_CLR__OFFSET 0x00000008u
#define CYFLD_UDB_CAT16_FIFO0_CLR__SIZE 0x00000001u
#define CYVAL_UDB_CAT16_FIFO0_CLR_NORMAL 0x00000000u
#define CYVAL_UDB_CAT16_FIFO0_CLR_CLEAR 0x00000001u
#define CYFLD_UDB_CAT16_FIFO1_CLR__OFFSET 0x00000009u
#define CYFLD_UDB_CAT16_FIFO1_CLR__SIZE 0x00000001u
#define CYVAL_UDB_CAT16_FIFO1_CLR_NORMAL 0x00000000u
#define CYVAL_UDB_CAT16_FIFO1_CLR_CLEAR 0x00000001u
#define CYFLD_UDB_CAT16_FIFO0_LVL__OFFSET 0x0000000au
#define CYFLD_UDB_CAT16_FIFO0_LVL__SIZE 0x00000001u
#define CYVAL_UDB_CAT16_FIFO0_LVL_NORMAL 0x00000000u
#define CYVAL_UDB_CAT16_FIFO0_LVL_MID 0x00000001u
#define CYFLD_UDB_CAT16_FIFO1_LVL__OFFSET 0x0000000bu
#define CYFLD_UDB_CAT16_FIFO1_LVL__SIZE 0x00000001u
#define CYVAL_UDB_CAT16_FIFO1_LVL_NORMAL 0x00000000u
#define CYVAL_UDB_CAT16_FIFO1_LVL_MID 0x00000001u
#define CYFLD_UDB_CAT16_INT_EN__OFFSET 0x0000000cu
#define CYFLD_UDB_CAT16_INT_EN__SIZE 0x00000001u
#define CYVAL_UDB_CAT16_INT_EN_DISABLE 0x00000000u
#define CYVAL_UDB_CAT16_INT_EN_ENABLE 0x00000001u
#define CYFLD_UDB_CAT16_CNT_START__OFFSET 0x0000000du
#define CYFLD_UDB_CAT16_CNT_START__SIZE 0x00000001u
#define CYVAL_UDB_CAT16_CNT_START_DISABLE 0x00000000u
#define CYVAL_UDB_CAT16_CNT_START_ENABLE 0x00000001u
#define CYREG_UDB_CAT16_ACTL_MSK1 0x400f1102u
#define CYREG_UDB_CAT16_ACTL_MSK2 0x400f1104u
#define CYREG_UDB_CAT16_ACTL_MSK3 0x400f1106u
#define CYREG_UDB_CAT16_ACTL_MSK4 0x400f1108u
#define CYREG_UDB_CAT16_ACTL_MSK5 0x400f110au
#define CYREG_UDB_CAT16_ACTL_MSK6 0x400f110cu
#define CYREG_UDB_CAT16_ACTL_MSK7 0x400f110eu
#define CYREG_UDB_CAT16_MC0 0x400f1140u
#define CYFLD_UDB_CAT16_PLD0_MC__OFFSET 0x00000000u
#define CYFLD_UDB_CAT16_PLD0_MC__SIZE 0x00000004u
#define CYFLD_UDB_CAT16_PLD1_MC__OFFSET 0x00000004u
#define CYFLD_UDB_CAT16_PLD1_MC__SIZE 0x00000004u
#define CYREG_UDB_CAT16_MC1 0x400f1142u
#define CYREG_UDB_CAT16_MC2 0x400f1144u
#define CYREG_UDB_CAT16_MC3 0x400f1146u
#define CYREG_UDB_CAT16_MC4 0x400f1148u
#define CYREG_UDB_CAT16_MC5 0x400f114au
#define CYREG_UDB_CAT16_MC6 0x400f114cu
#define CYREG_UDB_CAT16_MC7 0x400f114eu
#define CYDEV_UDB_W16_BASE 0x400f1000u
#define CYDEV_UDB_W16_SIZE 0x00001000u
#define CYREG_UDB_W16_A00 0x400f1000u
#define CYFLD_UDB_W16_A0_LS__OFFSET 0x00000000u
#define CYFLD_UDB_W16_A0_LS__SIZE 0x00000008u
#define CYFLD_UDB_W16_A0_MS__OFFSET 0x00000008u
#define CYFLD_UDB_W16_A0_MS__SIZE 0x00000008u
#define CYREG_UDB_W16_A01 0x400f1002u
#define CYREG_UDB_W16_A02 0x400f1004u
#define CYREG_UDB_W16_A03 0x400f1006u
#define CYREG_UDB_W16_A04 0x400f1008u
#define CYREG_UDB_W16_A05 0x400f100au
#define CYREG_UDB_W16_A06 0x400f100cu
#define CYREG_UDB_W16_A10 0x400f1020u
#define CYFLD_UDB_W16_A1_LS__OFFSET 0x00000000u
#define CYFLD_UDB_W16_A1_LS__SIZE 0x00000008u
#define CYFLD_UDB_W16_A1_MS__OFFSET 0x00000008u
#define CYFLD_UDB_W16_A1_MS__SIZE 0x00000008u
#define CYREG_UDB_W16_A11 0x400f1022u
#define CYREG_UDB_W16_A12 0x400f1024u
#define CYREG_UDB_W16_A13 0x400f1026u
#define CYREG_UDB_W16_A14 0x400f1028u
#define CYREG_UDB_W16_A15 0x400f102au
#define CYREG_UDB_W16_A16 0x400f102cu
#define CYREG_UDB_W16_D00 0x400f1040u
#define CYFLD_UDB_W16_D0_LS__OFFSET 0x00000000u
#define CYFLD_UDB_W16_D0_LS__SIZE 0x00000008u
#define CYFLD_UDB_W16_D0_MS__OFFSET 0x00000008u
#define CYFLD_UDB_W16_D0_MS__SIZE 0x00000008u
#define CYREG_UDB_W16_D01 0x400f1042u
#define CYREG_UDB_W16_D02 0x400f1044u
#define CYREG_UDB_W16_D03 0x400f1046u
#define CYREG_UDB_W16_D04 0x400f1048u
#define CYREG_UDB_W16_D05 0x400f104au
#define CYREG_UDB_W16_D06 0x400f104cu
#define CYREG_UDB_W16_D10 0x400f1060u
#define CYFLD_UDB_W16_D1_LS__OFFSET 0x00000000u
#define CYFLD_UDB_W16_D1_LS__SIZE 0x00000008u
#define CYFLD_UDB_W16_D1_MS__OFFSET 0x00000008u
#define CYFLD_UDB_W16_D1_MS__SIZE 0x00000008u
#define CYREG_UDB_W16_D11 0x400f1062u
#define CYREG_UDB_W16_D12 0x400f1064u
#define CYREG_UDB_W16_D13 0x400f1066u
#define CYREG_UDB_W16_D14 0x400f1068u
#define CYREG_UDB_W16_D15 0x400f106au
#define CYREG_UDB_W16_D16 0x400f106cu
#define CYREG_UDB_W16_F00 0x400f1080u
#define CYFLD_UDB_W16_F0_LS__OFFSET 0x00000000u
#define CYFLD_UDB_W16_F0_LS__SIZE 0x00000008u
#define CYFLD_UDB_W16_F0_MS__OFFSET 0x00000008u
#define CYFLD_UDB_W16_F0_MS__SIZE 0x00000008u
#define CYREG_UDB_W16_F01 0x400f1082u
#define CYREG_UDB_W16_F02 0x400f1084u
#define CYREG_UDB_W16_F03 0x400f1086u
#define CYREG_UDB_W16_F04 0x400f1088u
#define CYREG_UDB_W16_F05 0x400f108au
#define CYREG_UDB_W16_F06 0x400f108cu
#define CYREG_UDB_W16_F10 0x400f10a0u
#define CYFLD_UDB_W16_F1_LS__OFFSET 0x00000000u
#define CYFLD_UDB_W16_F1_LS__SIZE 0x00000008u
#define CYFLD_UDB_W16_F1_MS__OFFSET 0x00000008u
#define CYFLD_UDB_W16_F1_MS__SIZE 0x00000008u
#define CYREG_UDB_W16_F11 0x400f10a2u
#define CYREG_UDB_W16_F12 0x400f10a4u
#define CYREG_UDB_W16_F13 0x400f10a6u
#define CYREG_UDB_W16_F14 0x400f10a8u
#define CYREG_UDB_W16_F15 0x400f10aau
#define CYREG_UDB_W16_F16 0x400f10acu
#define CYREG_UDB_W16_ST0 0x400f10c0u
#define CYFLD_UDB_W16_ST_LS__OFFSET 0x00000000u
#define CYFLD_UDB_W16_ST_LS__SIZE 0x00000008u
#define CYFLD_UDB_W16_ST_MS__OFFSET 0x00000008u
#define CYFLD_UDB_W16_ST_MS__SIZE 0x00000008u
#define CYREG_UDB_W16_ST1 0x400f10c2u
#define CYREG_UDB_W16_ST2 0x400f10c4u
#define CYREG_UDB_W16_ST3 0x400f10c6u
#define CYREG_UDB_W16_ST4 0x400f10c8u
#define CYREG_UDB_W16_ST5 0x400f10cau
#define CYREG_UDB_W16_ST6 0x400f10ccu
#define CYREG_UDB_W16_CTL0 0x400f10e0u
#define CYFLD_UDB_W16_CTL_LS__OFFSET 0x00000000u
#define CYFLD_UDB_W16_CTL_LS__SIZE 0x00000008u
#define CYFLD_UDB_W16_CTL_MS__OFFSET 0x00000008u
#define CYFLD_UDB_W16_CTL_MS__SIZE 0x00000008u
#define CYREG_UDB_W16_CTL1 0x400f10e2u
#define CYREG_UDB_W16_CTL2 0x400f10e4u
#define CYREG_UDB_W16_CTL3 0x400f10e6u
#define CYREG_UDB_W16_CTL4 0x400f10e8u
#define CYREG_UDB_W16_CTL5 0x400f10eau
#define CYREG_UDB_W16_CTL6 0x400f10ecu
#define CYREG_UDB_W16_MSK0 0x400f1100u
#define CYFLD_UDB_W16_MSK_LS__OFFSET 0x00000000u
#define CYFLD_UDB_W16_MSK_LS__SIZE 0x00000007u
#define CYFLD_UDB_W16_MSK_MS__OFFSET 0x00000008u
#define CYFLD_UDB_W16_MSK_MS__SIZE 0x00000007u
#define CYREG_UDB_W16_MSK1 0x400f1102u
#define CYREG_UDB_W16_MSK2 0x400f1104u
#define CYREG_UDB_W16_MSK3 0x400f1106u
#define CYREG_UDB_W16_MSK4 0x400f1108u
#define CYREG_UDB_W16_MSK5 0x400f110au
#define CYREG_UDB_W16_MSK6 0x400f110cu
#define CYREG_UDB_W16_ACTL0 0x400f1120u
#define CYFLD_UDB_W16_FIFO0_CLR_LS__OFFSET 0x00000000u
#define CYFLD_UDB_W16_FIFO0_CLR_LS__SIZE 0x00000001u
#define CYVAL_UDB_W16_FIFO0_CLR_LS_NORMAL 0x00000000u
#define CYVAL_UDB_W16_FIFO0_CLR_LS_CLEAR 0x00000001u
#define CYFLD_UDB_W16_FIFO1_CLR_LS__OFFSET 0x00000001u
#define CYFLD_UDB_W16_FIFO1_CLR_LS__SIZE 0x00000001u
#define CYVAL_UDB_W16_FIFO1_CLR_LS_NORMAL 0x00000000u
#define CYVAL_UDB_W16_FIFO1_CLR_LS_CLEAR 0x00000001u
#define CYFLD_UDB_W16_FIFO0_LVL_LS__OFFSET 0x00000002u
#define CYFLD_UDB_W16_FIFO0_LVL_LS__SIZE 0x00000001u
#define CYVAL_UDB_W16_FIFO0_LVL_LS_NORMAL 0x00000000u
#define CYVAL_UDB_W16_FIFO0_LVL_LS_MID 0x00000001u
#define CYFLD_UDB_W16_FIFO1_LVL_LS__OFFSET 0x00000003u
#define CYFLD_UDB_W16_FIFO1_LVL_LS__SIZE 0x00000001u
#define CYVAL_UDB_W16_FIFO1_LVL_LS_NORMAL 0x00000000u
#define CYVAL_UDB_W16_FIFO1_LVL_LS_MID 0x00000001u
#define CYFLD_UDB_W16_INT_EN_LS__OFFSET 0x00000004u
#define CYFLD_UDB_W16_INT_EN_LS__SIZE 0x00000001u
#define CYVAL_UDB_W16_INT_EN_LS_DISABLE 0x00000000u
#define CYVAL_UDB_W16_INT_EN_LS_ENABLE 0x00000001u
#define CYFLD_UDB_W16_CNT_START_LS__OFFSET 0x00000005u
#define CYFLD_UDB_W16_CNT_START_LS__SIZE 0x00000001u
#define CYVAL_UDB_W16_CNT_START_LS_DISABLE 0x00000000u
#define CYVAL_UDB_W16_CNT_START_LS_ENABLE 0x00000001u
#define CYFLD_UDB_W16_FIFO0_CLR_MS__OFFSET 0x00000008u
#define CYFLD_UDB_W16_FIFO0_CLR_MS__SIZE 0x00000001u
#define CYVAL_UDB_W16_FIFO0_CLR_MS_NORMAL 0x00000000u
#define CYVAL_UDB_W16_FIFO0_CLR_MS_CLEAR 0x00000001u
#define CYFLD_UDB_W16_FIFO1_CLR_MS__OFFSET 0x00000009u
#define CYFLD_UDB_W16_FIFO1_CLR_MS__SIZE 0x00000001u
#define CYVAL_UDB_W16_FIFO1_CLR_MS_NORMAL 0x00000000u
#define CYVAL_UDB_W16_FIFO1_CLR_MS_CLEAR 0x00000001u
#define CYFLD_UDB_W16_FIFO0_LVL_MS__OFFSET 0x0000000au
#define CYFLD_UDB_W16_FIFO0_LVL_MS__SIZE 0x00000001u
#define CYVAL_UDB_W16_FIFO0_LVL_MS_NORMAL 0x00000000u
#define CYVAL_UDB_W16_FIFO0_LVL_MS_MID 0x00000001u
#define CYFLD_UDB_W16_FIFO1_LVL_MS__OFFSET 0x0000000bu
#define CYFLD_UDB_W16_FIFO1_LVL_MS__SIZE 0x00000001u
#define CYVAL_UDB_W16_FIFO1_LVL_MS_NORMAL 0x00000000u
#define CYVAL_UDB_W16_FIFO1_LVL_MS_MID 0x00000001u
#define CYFLD_UDB_W16_INT_EN_MS__OFFSET 0x0000000cu
#define CYFLD_UDB_W16_INT_EN_MS__SIZE 0x00000001u
#define CYVAL_UDB_W16_INT_EN_MS_DISABLE 0x00000000u
#define CYVAL_UDB_W16_INT_EN_MS_ENABLE 0x00000001u
#define CYFLD_UDB_W16_CNT_START_MS__OFFSET 0x0000000du
#define CYFLD_UDB_W16_CNT_START_MS__SIZE 0x00000001u
#define CYVAL_UDB_W16_CNT_START_MS_DISABLE 0x00000000u
#define CYVAL_UDB_W16_CNT_START_MS_ENABLE 0x00000001u
#define CYREG_UDB_W16_ACTL1 0x400f1122u
#define CYREG_UDB_W16_ACTL2 0x400f1124u
#define CYREG_UDB_W16_ACTL3 0x400f1126u
#define CYREG_UDB_W16_ACTL4 0x400f1128u
#define CYREG_UDB_W16_ACTL5 0x400f112au
#define CYREG_UDB_W16_ACTL6 0x400f112cu
#define CYREG_UDB_W16_MC0 0x400f1140u
#define CYFLD_UDB_W16_PLD0_MC_LS__OFFSET 0x00000000u
#define CYFLD_UDB_W16_PLD0_MC_LS__SIZE 0x00000004u
#define CYFLD_UDB_W16_PLD1_MC_LS__OFFSET 0x00000004u
#define CYFLD_UDB_W16_PLD1_MC_LS__SIZE 0x00000004u
#define CYFLD_UDB_W16_PLD0_MC_MS__OFFSET 0x00000008u
#define CYFLD_UDB_W16_PLD0_MC_MS__SIZE 0x00000004u
#define CYFLD_UDB_W16_PLD1_MC_MS__OFFSET 0x0000000cu
#define CYFLD_UDB_W16_PLD1_MC_MS__SIZE 0x00000004u
#define CYREG_UDB_W16_MC1 0x400f1142u
#define CYREG_UDB_W16_MC2 0x400f1144u
#define CYREG_UDB_W16_MC3 0x400f1146u
#define CYREG_UDB_W16_MC4 0x400f1148u
#define CYREG_UDB_W16_MC5 0x400f114au
#define CYREG_UDB_W16_MC6 0x400f114cu
#define CYDEV_UDB_W32_BASE 0x400f2000u
#define CYDEV_UDB_W32_SIZE 0x00001000u
#define CYREG_UDB_W32_A00 0x400f2000u
#define CYFLD_UDB_W32_A0_0__OFFSET 0x00000000u
#define CYFLD_UDB_W32_A0_0__SIZE 0x00000008u
#define CYFLD_UDB_W32_A0_1__OFFSET 0x00000008u
#define CYFLD_UDB_W32_A0_1__SIZE 0x00000008u
#define CYFLD_UDB_W32_A0_2__OFFSET 0x00000010u
#define CYFLD_UDB_W32_A0_2__SIZE 0x00000008u
#define CYFLD_UDB_W32_A0_3__OFFSET 0x00000018u
#define CYFLD_UDB_W32_A0_3__SIZE 0x00000008u
#define CYREG_UDB_W32_A01 0x400f2004u
#define CYREG_UDB_W32_A02 0x400f2008u
#define CYREG_UDB_W32_A03 0x400f200cu
#define CYREG_UDB_W32_A04 0x400f2010u
#define CYREG_UDB_W32_A10 0x400f2040u
#define CYFLD_UDB_W32_A1_0__OFFSET 0x00000000u
#define CYFLD_UDB_W32_A1_0__SIZE 0x00000008u
#define CYFLD_UDB_W32_A1_1__OFFSET 0x00000008u
#define CYFLD_UDB_W32_A1_1__SIZE 0x00000008u
#define CYFLD_UDB_W32_A1_2__OFFSET 0x00000010u
#define CYFLD_UDB_W32_A1_2__SIZE 0x00000008u
#define CYFLD_UDB_W32_A1_3__OFFSET 0x00000018u
#define CYFLD_UDB_W32_A1_3__SIZE 0x00000008u
#define CYREG_UDB_W32_A11 0x400f2044u
#define CYREG_UDB_W32_A12 0x400f2048u
#define CYREG_UDB_W32_A13 0x400f204cu
#define CYREG_UDB_W32_A14 0x400f2050u
#define CYREG_UDB_W32_D00 0x400f2080u
#define CYFLD_UDB_W32_D0_0__OFFSET 0x00000000u
#define CYFLD_UDB_W32_D0_0__SIZE 0x00000008u
#define CYFLD_UDB_W32_D0_1__OFFSET 0x00000008u
#define CYFLD_UDB_W32_D0_1__SIZE 0x00000008u
#define CYFLD_UDB_W32_D0_2__OFFSET 0x00000010u
#define CYFLD_UDB_W32_D0_2__SIZE 0x00000008u
#define CYFLD_UDB_W32_D0_3__OFFSET 0x00000018u
#define CYFLD_UDB_W32_D0_3__SIZE 0x00000008u
#define CYREG_UDB_W32_D01 0x400f2084u
#define CYREG_UDB_W32_D02 0x400f2088u
#define CYREG_UDB_W32_D03 0x400f208cu
#define CYREG_UDB_W32_D04 0x400f2090u
#define CYREG_UDB_W32_D10 0x400f20c0u
#define CYFLD_UDB_W32_D1_0__OFFSET 0x00000000u
#define CYFLD_UDB_W32_D1_0__SIZE 0x00000008u
#define CYFLD_UDB_W32_D1_1__OFFSET 0x00000008u
#define CYFLD_UDB_W32_D1_1__SIZE 0x00000008u
#define CYFLD_UDB_W32_D1_2__OFFSET 0x00000010u
#define CYFLD_UDB_W32_D1_2__SIZE 0x00000008u
#define CYFLD_UDB_W32_D1_3__OFFSET 0x00000018u
#define CYFLD_UDB_W32_D1_3__SIZE 0x00000008u
#define CYREG_UDB_W32_D11 0x400f20c4u
#define CYREG_UDB_W32_D12 0x400f20c8u
#define CYREG_UDB_W32_D13 0x400f20ccu
#define CYREG_UDB_W32_D14 0x400f20d0u
#define CYREG_UDB_W32_F00 0x400f2100u
#define CYFLD_UDB_W32_F0_0__OFFSET 0x00000000u
#define CYFLD_UDB_W32_F0_0__SIZE 0x00000008u
#define CYFLD_UDB_W32_F0_1__OFFSET 0x00000008u
#define CYFLD_UDB_W32_F0_1__SIZE 0x00000008u
#define CYFLD_UDB_W32_F0_2__OFFSET 0x00000010u
#define CYFLD_UDB_W32_F0_2__SIZE 0x00000008u
#define CYFLD_UDB_W32_F0_3__OFFSET 0x00000018u
#define CYFLD_UDB_W32_F0_3__SIZE 0x00000008u
#define CYREG_UDB_W32_F01 0x400f2104u
#define CYREG_UDB_W32_F02 0x400f2108u
#define CYREG_UDB_W32_F03 0x400f210cu
#define CYREG_UDB_W32_F04 0x400f2110u
#define CYREG_UDB_W32_F10 0x400f2140u
#define CYFLD_UDB_W32_F1_0__OFFSET 0x00000000u
#define CYFLD_UDB_W32_F1_0__SIZE 0x00000008u
#define CYFLD_UDB_W32_F1_1__OFFSET 0x00000008u
#define CYFLD_UDB_W32_F1_1__SIZE 0x00000008u
#define CYFLD_UDB_W32_F1_2__OFFSET 0x00000010u
#define CYFLD_UDB_W32_F1_2__SIZE 0x00000008u
#define CYFLD_UDB_W32_F1_3__OFFSET 0x00000018u
#define CYFLD_UDB_W32_F1_3__SIZE 0x00000008u
#define CYREG_UDB_W32_F11 0x400f2144u
#define CYREG_UDB_W32_F12 0x400f2148u
#define CYREG_UDB_W32_F13 0x400f214cu
#define CYREG_UDB_W32_F14 0x400f2150u
#define CYREG_UDB_W32_ST0 0x400f2180u
#define CYFLD_UDB_W32_ST_0__OFFSET 0x00000000u
#define CYFLD_UDB_W32_ST_0__SIZE 0x00000008u
#define CYFLD_UDB_W32_ST_1__OFFSET 0x00000008u
#define CYFLD_UDB_W32_ST_1__SIZE 0x00000008u
#define CYFLD_UDB_W32_ST_2__OFFSET 0x00000010u
#define CYFLD_UDB_W32_ST_2__SIZE 0x00000008u
#define CYFLD_UDB_W32_ST_3__OFFSET 0x00000018u
#define CYFLD_UDB_W32_ST_3__SIZE 0x00000008u
#define CYREG_UDB_W32_ST1 0x400f2184u
#define CYREG_UDB_W32_ST2 0x400f2188u
#define CYREG_UDB_W32_ST3 0x400f218cu
#define CYREG_UDB_W32_ST4 0x400f2190u
#define CYREG_UDB_W32_CTL0 0x400f21c0u
#define CYFLD_UDB_W32_CTL_0__OFFSET 0x00000000u
#define CYFLD_UDB_W32_CTL_0__SIZE 0x00000008u
#define CYFLD_UDB_W32_CTL_1__OFFSET 0x00000008u
#define CYFLD_UDB_W32_CTL_1__SIZE 0x00000008u
#define CYFLD_UDB_W32_CTL_2__OFFSET 0x00000010u
#define CYFLD_UDB_W32_CTL_2__SIZE 0x00000008u
#define CYFLD_UDB_W32_CTL_3__OFFSET 0x00000018u
#define CYFLD_UDB_W32_CTL_3__SIZE 0x00000008u
#define CYREG_UDB_W32_CTL1 0x400f21c4u
#define CYREG_UDB_W32_CTL2 0x400f21c8u
#define CYREG_UDB_W32_CTL3 0x400f21ccu
#define CYREG_UDB_W32_CTL4 0x400f21d0u
#define CYREG_UDB_W32_MSK0 0x400f2200u
#define CYFLD_UDB_W32_MSK_0__OFFSET 0x00000000u
#define CYFLD_UDB_W32_MSK_0__SIZE 0x00000007u
#define CYFLD_UDB_W32_MSK_1__OFFSET 0x00000008u
#define CYFLD_UDB_W32_MSK_1__SIZE 0x00000007u
#define CYFLD_UDB_W32_MSK_2__OFFSET 0x00000010u
#define CYFLD_UDB_W32_MSK_2__SIZE 0x00000007u
#define CYFLD_UDB_W32_MSK_3__OFFSET 0x00000018u
#define CYFLD_UDB_W32_MSK_3__SIZE 0x00000007u
#define CYREG_UDB_W32_MSK1 0x400f2204u
#define CYREG_UDB_W32_MSK2 0x400f2208u
#define CYREG_UDB_W32_MSK3 0x400f220cu
#define CYREG_UDB_W32_MSK4 0x400f2210u
#define CYREG_UDB_W32_ACTL0 0x400f2240u
#define CYFLD_UDB_W32_FIFO0_CLR_0__OFFSET 0x00000000u
#define CYFLD_UDB_W32_FIFO0_CLR_0__SIZE 0x00000001u
#define CYVAL_UDB_W32_FIFO0_CLR_0_NORMAL 0x00000000u
#define CYVAL_UDB_W32_FIFO0_CLR_0_CLEAR 0x00000001u
#define CYFLD_UDB_W32_FIFO1_CLR_0__OFFSET 0x00000001u
#define CYFLD_UDB_W32_FIFO1_CLR_0__SIZE 0x00000001u
#define CYVAL_UDB_W32_FIFO1_CLR_0_NORMAL 0x00000000u
#define CYVAL_UDB_W32_FIFO1_CLR_0_CLEAR 0x00000001u
#define CYFLD_UDB_W32_FIFO0_LVL_0__OFFSET 0x00000002u
#define CYFLD_UDB_W32_FIFO0_LVL_0__SIZE 0x00000001u
#define CYVAL_UDB_W32_FIFO0_LVL_0_NORMAL 0x00000000u
#define CYVAL_UDB_W32_FIFO0_LVL_0_MID 0x00000001u
#define CYFLD_UDB_W32_FIFO1_LVL_0__OFFSET 0x00000003u
#define CYFLD_UDB_W32_FIFO1_LVL_0__SIZE 0x00000001u
#define CYVAL_UDB_W32_FIFO1_LVL_0_NORMAL 0x00000000u
#define CYVAL_UDB_W32_FIFO1_LVL_0_MID 0x00000001u
#define CYFLD_UDB_W32_INT_EN_0__OFFSET 0x00000004u
#define CYFLD_UDB_W32_INT_EN_0__SIZE 0x00000001u
#define CYVAL_UDB_W32_INT_EN_0_DISABLE 0x00000000u
#define CYVAL_UDB_W32_INT_EN_0_ENABLE 0x00000001u
#define CYFLD_UDB_W32_CNT_START_0__OFFSET 0x00000005u
#define CYFLD_UDB_W32_CNT_START_0__SIZE 0x00000001u
#define CYVAL_UDB_W32_CNT_START_0_DISABLE 0x00000000u
#define CYVAL_UDB_W32_CNT_START_0_ENABLE 0x00000001u
#define CYFLD_UDB_W32_FIFO0_CLR_1__OFFSET 0x00000008u
#define CYFLD_UDB_W32_FIFO0_CLR_1__SIZE 0x00000001u
#define CYVAL_UDB_W32_FIFO0_CLR_1_NORMAL 0x00000000u
#define CYVAL_UDB_W32_FIFO0_CLR_1_CLEAR 0x00000001u
#define CYFLD_UDB_W32_FIFO1_CLR_1__OFFSET 0x00000009u
#define CYFLD_UDB_W32_FIFO1_CLR_1__SIZE 0x00000001u
#define CYVAL_UDB_W32_FIFO1_CLR_1_NORMAL 0x00000000u
#define CYVAL_UDB_W32_FIFO1_CLR_1_CLEAR 0x00000001u
#define CYFLD_UDB_W32_FIFO0_LVL_1__OFFSET 0x0000000au
#define CYFLD_UDB_W32_FIFO0_LVL_1__SIZE 0x00000001u
#define CYVAL_UDB_W32_FIFO0_LVL_1_NORMAL 0x00000000u
#define CYVAL_UDB_W32_FIFO0_LVL_1_MID 0x00000001u
#define CYFLD_UDB_W32_FIFO1_LVL_1__OFFSET 0x0000000bu
#define CYFLD_UDB_W32_FIFO1_LVL_1__SIZE 0x00000001u
#define CYVAL_UDB_W32_FIFO1_LVL_1_NORMAL 0x00000000u
#define CYVAL_UDB_W32_FIFO1_LVL_1_MID 0x00000001u
#define CYFLD_UDB_W32_INT_EN_1__OFFSET 0x0000000cu
#define CYFLD_UDB_W32_INT_EN_1__SIZE 0x00000001u
#define CYVAL_UDB_W32_INT_EN_1_DISABLE 0x00000000u
#define CYVAL_UDB_W32_INT_EN_1_ENABLE 0x00000001u
#define CYFLD_UDB_W32_CNT_START_1__OFFSET 0x0000000du
#define CYFLD_UDB_W32_CNT_START_1__SIZE 0x00000001u
#define CYVAL_UDB_W32_CNT_START_1_DISABLE 0x00000000u
#define CYVAL_UDB_W32_CNT_START_1_ENABLE 0x00000001u
#define CYFLD_UDB_W32_FIFO0_CLR_2__OFFSET 0x00000010u
#define CYFLD_UDB_W32_FIFO0_CLR_2__SIZE 0x00000001u
#define CYVAL_UDB_W32_FIFO0_CLR_2_NORMAL 0x00000000u
#define CYVAL_UDB_W32_FIFO0_CLR_2_CLEAR 0x00000001u
#define CYFLD_UDB_W32_FIFO1_CLR_2__OFFSET 0x00000011u
#define CYFLD_UDB_W32_FIFO1_CLR_2__SIZE 0x00000001u
#define CYVAL_UDB_W32_FIFO1_CLR_2_NORMAL 0x00000000u
#define CYVAL_UDB_W32_FIFO1_CLR_2_CLEAR 0x00000001u
#define CYFLD_UDB_W32_FIFO0_LVL_2__OFFSET 0x00000012u
#define CYFLD_UDB_W32_FIFO0_LVL_2__SIZE 0x00000001u
#define CYVAL_UDB_W32_FIFO0_LVL_2_NORMAL 0x00000000u
#define CYVAL_UDB_W32_FIFO0_LVL_2_MID 0x00000001u
#define CYFLD_UDB_W32_FIFO1_LVL_2__OFFSET 0x00000013u
#define CYFLD_UDB_W32_FIFO1_LVL_2__SIZE 0x00000001u
#define CYVAL_UDB_W32_FIFO1_LVL_2_NORMAL 0x00000000u
#define CYVAL_UDB_W32_FIFO1_LVL_2_MID 0x00000001u
#define CYFLD_UDB_W32_INT_EN_2__OFFSET 0x00000014u
#define CYFLD_UDB_W32_INT_EN_2__SIZE 0x00000001u
#define CYVAL_UDB_W32_INT_EN_2_DISABLE 0x00000000u
#define CYVAL_UDB_W32_INT_EN_2_ENABLE 0x00000001u
#define CYFLD_UDB_W32_CNT_START_2__OFFSET 0x00000015u
#define CYFLD_UDB_W32_CNT_START_2__SIZE 0x00000001u
#define CYVAL_UDB_W32_CNT_START_2_DISABLE 0x00000000u
#define CYVAL_UDB_W32_CNT_START_2_ENABLE 0x00000001u
#define CYFLD_UDB_W32_FIFO0_CLR_3__OFFSET 0x00000018u
#define CYFLD_UDB_W32_FIFO0_CLR_3__SIZE 0x00000001u
#define CYVAL_UDB_W32_FIFO0_CLR_3_NORMAL 0x00000000u
#define CYVAL_UDB_W32_FIFO0_CLR_3_CLEAR 0x00000001u
#define CYFLD_UDB_W32_FIFO1_CLR_3__OFFSET 0x00000019u
#define CYFLD_UDB_W32_FIFO1_CLR_3__SIZE 0x00000001u
#define CYVAL_UDB_W32_FIFO1_CLR_3_NORMAL 0x00000000u
#define CYVAL_UDB_W32_FIFO1_CLR_3_CLEAR 0x00000001u
#define CYFLD_UDB_W32_FIFO0_LVL_3__OFFSET 0x0000001au
#define CYFLD_UDB_W32_FIFO0_LVL_3__SIZE 0x00000001u
#define CYVAL_UDB_W32_FIFO0_LVL_3_NORMAL 0x00000000u
#define CYVAL_UDB_W32_FIFO0_LVL_3_MID 0x00000001u
#define CYFLD_UDB_W32_FIFO1_LVL_3__OFFSET 0x0000001bu
#define CYFLD_UDB_W32_FIFO1_LVL_3__SIZE 0x00000001u
#define CYVAL_UDB_W32_FIFO1_LVL_3_NORMAL 0x00000000u
#define CYVAL_UDB_W32_FIFO1_LVL_3_MID 0x00000001u
#define CYFLD_UDB_W32_INT_EN_3__OFFSET 0x0000001cu
#define CYFLD_UDB_W32_INT_EN_3__SIZE 0x00000001u
#define CYVAL_UDB_W32_INT_EN_3_DISABLE 0x00000000u
#define CYVAL_UDB_W32_INT_EN_3_ENABLE 0x00000001u
#define CYFLD_UDB_W32_CNT_START_3__OFFSET 0x0000001du
#define CYFLD_UDB_W32_CNT_START_3__SIZE 0x00000001u
#define CYVAL_UDB_W32_CNT_START_3_DISABLE 0x00000000u
#define CYVAL_UDB_W32_CNT_START_3_ENABLE 0x00000001u
#define CYREG_UDB_W32_ACTL1 0x400f2244u
#define CYREG_UDB_W32_ACTL2 0x400f2248u
#define CYREG_UDB_W32_ACTL3 0x400f224cu
#define CYREG_UDB_W32_ACTL4 0x400f2250u
#define CYREG_UDB_W32_MC0 0x400f2280u
#define CYFLD_UDB_W32_PLD0_MC_0__OFFSET 0x00000000u
#define CYFLD_UDB_W32_PLD0_MC_0__SIZE 0x00000004u
#define CYFLD_UDB_W32_PLD1_MC_0__OFFSET 0x00000004u
#define CYFLD_UDB_W32_PLD1_MC_0__SIZE 0x00000004u
#define CYFLD_UDB_W32_PLD0_MC_1__OFFSET 0x00000008u
#define CYFLD_UDB_W32_PLD0_MC_1__SIZE 0x00000004u
#define CYFLD_UDB_W32_PLD1_MC_1__OFFSET 0x0000000cu
#define CYFLD_UDB_W32_PLD1_MC_1__SIZE 0x00000004u
#define CYFLD_UDB_W32_PLD0_MC_2__OFFSET 0x00000010u
#define CYFLD_UDB_W32_PLD0_MC_2__SIZE 0x00000004u
#define CYFLD_UDB_W32_PLD1_MC_2__OFFSET 0x00000014u
#define CYFLD_UDB_W32_PLD1_MC_2__SIZE 0x00000004u
#define CYFLD_UDB_W32_PLD0_MC_3__OFFSET 0x00000018u
#define CYFLD_UDB_W32_PLD0_MC_3__SIZE 0x00000004u
#define CYFLD_UDB_W32_PLD1_MC_3__OFFSET 0x0000001cu
#define CYFLD_UDB_W32_PLD1_MC_3__SIZE 0x00000004u
#define CYREG_UDB_W32_MC1 0x400f2284u
#define CYREG_UDB_W32_MC2 0x400f2288u
#define CYREG_UDB_W32_MC3 0x400f228cu
#define CYREG_UDB_W32_MC4 0x400f2290u
#define CYDEV_UDB_P0_BASE 0x400f3000u
#define CYDEV_UDB_P0_SIZE 0x00000200u
#define CYDEV_UDB_P0_U0_BASE 0x400f3000u
#define CYDEV_UDB_P0_U0_SIZE 0x00000080u
#define CYREG_UDB_P0_U0_PLD_IT0 0x400f3000u
#define CYFLD_UDB_P_U_PLD0_ITxC_0__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_PLD0_ITxC_0__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ITxC_1__OFFSET 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ITxC_1__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ITxC_2__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_PLD0_ITxC_2__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ITxC_3__OFFSET 0x00000003u
#define CYFLD_UDB_P_U_PLD0_ITxC_3__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ITxC_4__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_PLD0_ITxC_4__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ITxC_5__OFFSET 0x00000005u
#define CYFLD_UDB_P_U_PLD0_ITxC_5__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ITxC_6__OFFSET 0x00000006u
#define CYFLD_UDB_P_U_PLD0_ITxC_6__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ITxC_7__OFFSET 0x00000007u
#define CYFLD_UDB_P_U_PLD0_ITxC_7__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ITxC_0__OFFSET 0x00000008u
#define CYFLD_UDB_P_U_PLD1_ITxC_0__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ITxC_1__OFFSET 0x00000009u
#define CYFLD_UDB_P_U_PLD1_ITxC_1__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ITxC_2__OFFSET 0x0000000au
#define CYFLD_UDB_P_U_PLD1_ITxC_2__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ITxC_3__OFFSET 0x0000000bu
#define CYFLD_UDB_P_U_PLD1_ITxC_3__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ITxC_4__OFFSET 0x0000000cu
#define CYFLD_UDB_P_U_PLD1_ITxC_4__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ITxC_5__OFFSET 0x0000000du
#define CYFLD_UDB_P_U_PLD1_ITxC_5__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ITxC_6__OFFSET 0x0000000eu
#define CYFLD_UDB_P_U_PLD1_ITxC_6__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ITxC_7__OFFSET 0x0000000fu
#define CYFLD_UDB_P_U_PLD1_ITxC_7__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ITxT_0__OFFSET 0x00000010u
#define CYFLD_UDB_P_U_PLD0_ITxT_0__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ITxT_1__OFFSET 0x00000011u
#define CYFLD_UDB_P_U_PLD0_ITxT_1__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ITxT_2__OFFSET 0x00000012u
#define CYFLD_UDB_P_U_PLD0_ITxT_2__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ITxT_3__OFFSET 0x00000013u
#define CYFLD_UDB_P_U_PLD0_ITxT_3__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ITxT_4__OFFSET 0x00000014u
#define CYFLD_UDB_P_U_PLD0_ITxT_4__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ITxT_5__OFFSET 0x00000015u
#define CYFLD_UDB_P_U_PLD0_ITxT_5__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ITxT_6__OFFSET 0x00000016u
#define CYFLD_UDB_P_U_PLD0_ITxT_6__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ITxT_7__OFFSET 0x00000017u
#define CYFLD_UDB_P_U_PLD0_ITxT_7__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ITxT_0__OFFSET 0x00000018u
#define CYFLD_UDB_P_U_PLD1_ITxT_0__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ITxT_1__OFFSET 0x00000019u
#define CYFLD_UDB_P_U_PLD1_ITxT_1__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ITxT_2__OFFSET 0x0000001au
#define CYFLD_UDB_P_U_PLD1_ITxT_2__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ITxT_3__OFFSET 0x0000001bu
#define CYFLD_UDB_P_U_PLD1_ITxT_3__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ITxT_4__OFFSET 0x0000001cu
#define CYFLD_UDB_P_U_PLD1_ITxT_4__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ITxT_5__OFFSET 0x0000001du
#define CYFLD_UDB_P_U_PLD1_ITxT_5__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ITxT_6__OFFSET 0x0000001eu
#define CYFLD_UDB_P_U_PLD1_ITxT_6__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ITxT_7__OFFSET 0x0000001fu
#define CYFLD_UDB_P_U_PLD1_ITxT_7__SIZE 0x00000001u
#define CYREG_UDB_P0_U0_PLD_IT1 0x400f3004u
#define CYREG_UDB_P0_U0_PLD_IT2 0x400f3008u
#define CYREG_UDB_P0_U0_PLD_IT3 0x400f300cu
#define CYREG_UDB_P0_U0_PLD_IT4 0x400f3010u
#define CYREG_UDB_P0_U0_PLD_IT5 0x400f3014u
#define CYREG_UDB_P0_U0_PLD_IT6 0x400f3018u
#define CYREG_UDB_P0_U0_PLD_IT7 0x400f301cu
#define CYREG_UDB_P0_U0_PLD_IT8 0x400f3020u
#define CYREG_UDB_P0_U0_PLD_IT9 0x400f3024u
#define CYREG_UDB_P0_U0_PLD_IT10 0x400f3028u
#define CYREG_UDB_P0_U0_PLD_IT11 0x400f302cu
#define CYREG_UDB_P0_U0_PLD_ORT0 0x400f3030u
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_0__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_0__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_1__OFFSET 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_1__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_2__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_2__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_3__OFFSET 0x00000003u
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_3__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_4__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_4__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_5__OFFSET 0x00000005u
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_5__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_6__OFFSET 0x00000006u
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_6__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_7__OFFSET 0x00000007u
#define CYFLD_UDB_P_U_PLD0_ORT_PTx_7__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_0__OFFSET 0x00000008u
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_0__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_1__OFFSET 0x00000009u
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_1__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_2__OFFSET 0x0000000au
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_2__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_3__OFFSET 0x0000000bu
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_3__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_4__OFFSET 0x0000000cu
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_4__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_5__OFFSET 0x0000000du
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_5__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_6__OFFSET 0x0000000eu
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_6__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_7__OFFSET 0x0000000fu
#define CYFLD_UDB_P_U_PLD1_ORT_PTx_7__SIZE 0x00000001u
#define CYREG_UDB_P0_U0_PLD_ORT1 0x400f3032u
#define CYREG_UDB_P0_U0_PLD_ORT2 0x400f3034u
#define CYREG_UDB_P0_U0_PLD_ORT3 0x400f3036u
#define CYREG_UDB_P0_U0_PLD_MC_CFG_CEN_CONST 0x400f3038u
#define CYFLD_UDB_P_U_PLD0_MC0_CEN__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_PLD0_MC0_CEN__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC0_CEN_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC0_CEN_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC0_DFF_C__OFFSET 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC0_DFF_C__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC0_DFF_C_NOINV 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC0_DFF_C_INVERTED 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC1_CEN__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_PLD0_MC1_CEN__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC1_CEN_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC1_CEN_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC1_DFF_C__OFFSET 0x00000003u
#define CYFLD_UDB_P_U_PLD0_MC1_DFF_C__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC1_DFF_C_NOINV 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC1_DFF_C_INVERTED 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC2_CEN__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_PLD0_MC2_CEN__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC2_CEN_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC2_CEN_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC2_DFF_C__OFFSET 0x00000005u
#define CYFLD_UDB_P_U_PLD0_MC2_DFF_C__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC2_DFF_C_NOINV 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC2_DFF_C_INVERTED 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC3_CEN__OFFSET 0x00000006u
#define CYFLD_UDB_P_U_PLD0_MC3_CEN__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC3_CEN_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC3_CEN_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC3_DFF_C__OFFSET 0x00000007u
#define CYFLD_UDB_P_U_PLD0_MC3_DFF_C__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC3_DFF_C_NOINV 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC3_DFF_C_INVERTED 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC0_CEN__OFFSET 0x00000008u
#define CYFLD_UDB_P_U_PLD1_MC0_CEN__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC0_CEN_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC0_CEN_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC0_DFF_C__OFFSET 0x00000009u
#define CYFLD_UDB_P_U_PLD1_MC0_DFF_C__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC0_DFF_C_NOINV 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC0_DFF_C_INVERTED 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC1_CEN__OFFSET 0x0000000au
#define CYFLD_UDB_P_U_PLD1_MC1_CEN__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC1_CEN_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC1_CEN_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC1_DFF_C__OFFSET 0x0000000bu
#define CYFLD_UDB_P_U_PLD1_MC1_DFF_C__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC1_DFF_C_NOINV 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC1_DFF_C_INVERTED 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC2_CEN__OFFSET 0x0000000cu
#define CYFLD_UDB_P_U_PLD1_MC2_CEN__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC2_CEN_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC2_CEN_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC2_DFF_C__OFFSET 0x0000000du
#define CYFLD_UDB_P_U_PLD1_MC2_DFF_C__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC2_DFF_C_NOINV 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC2_DFF_C_INVERTED 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC3_CEN__OFFSET 0x0000000eu
#define CYFLD_UDB_P_U_PLD1_MC3_CEN__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC3_CEN_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC3_CEN_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC3_DFF_C__OFFSET 0x0000000fu
#define CYFLD_UDB_P_U_PLD1_MC3_DFF_C__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC3_DFF_C_NOINV 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC3_DFF_C_INVERTED 0x00000001u
#define CYREG_UDB_P0_U0_PLD_MC_CFG_XORFB 0x400f303au
#define CYFLD_UDB_P_U_PLD0_MC0_XORFB__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_PLD0_MC0_XORFB__SIZE 0x00000002u
#define CYVAL_UDB_P_U_PLD0_MC0_XORFB_DFF 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC0_XORFB_CARRY 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_H 0x00000002u
#define CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_L 0x00000003u
#define CYFLD_UDB_P_U_PLD0_MC1_XORFB__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_PLD0_MC1_XORFB__SIZE 0x00000002u
#define CYVAL_UDB_P_U_PLD0_MC1_XORFB_DFF 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC1_XORFB_CARRY 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_H 0x00000002u
#define CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_L 0x00000003u
#define CYFLD_UDB_P_U_PLD0_MC2_XORFB__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_PLD0_MC2_XORFB__SIZE 0x00000002u
#define CYVAL_UDB_P_U_PLD0_MC2_XORFB_DFF 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC2_XORFB_CARRY 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_H 0x00000002u
#define CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_L 0x00000003u
#define CYFLD_UDB_P_U_PLD0_MC3_XORFB__OFFSET 0x00000006u
#define CYFLD_UDB_P_U_PLD0_MC3_XORFB__SIZE 0x00000002u
#define CYVAL_UDB_P_U_PLD0_MC3_XORFB_DFF 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC3_XORFB_CARRY 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_H 0x00000002u
#define CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_L 0x00000003u
#define CYFLD_UDB_P_U_PLD1_MC0_XORFB__OFFSET 0x00000008u
#define CYFLD_UDB_P_U_PLD1_MC0_XORFB__SIZE 0x00000002u
#define CYVAL_UDB_P_U_PLD1_MC0_XORFB_DFF 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC0_XORFB_CARRY 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_H 0x00000002u
#define CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_L 0x00000003u
#define CYFLD_UDB_P_U_PLD1_MC1_XORFB__OFFSET 0x0000000au
#define CYFLD_UDB_P_U_PLD1_MC1_XORFB__SIZE 0x00000002u
#define CYVAL_UDB_P_U_PLD1_MC1_XORFB_DFF 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC1_XORFB_CARRY 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_H 0x00000002u
#define CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_L 0x00000003u
#define CYFLD_UDB_P_U_PLD1_MC2_XORFB__OFFSET 0x0000000cu
#define CYFLD_UDB_P_U_PLD1_MC2_XORFB__SIZE 0x00000002u
#define CYVAL_UDB_P_U_PLD1_MC2_XORFB_DFF 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC2_XORFB_CARRY 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_H 0x00000002u
#define CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_L 0x00000003u
#define CYFLD_UDB_P_U_PLD1_MC3_XORFB__OFFSET 0x0000000eu
#define CYFLD_UDB_P_U_PLD1_MC3_XORFB__SIZE 0x00000002u
#define CYVAL_UDB_P_U_PLD1_MC3_XORFB_DFF 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC3_XORFB_CARRY 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_H 0x00000002u
#define CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_L 0x00000003u
#define CYREG_UDB_P0_U0_PLD_MC_SET_RESET 0x400f303cu
#define CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__OFFSET 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__OFFSET 0x00000003u
#define CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__OFFSET 0x00000005u
#define CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__OFFSET 0x00000006u
#define CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__OFFSET 0x00000007u
#define CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__OFFSET 0x00000008u
#define CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__OFFSET 0x00000009u
#define CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__OFFSET 0x0000000au
#define CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__OFFSET 0x0000000bu
#define CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__OFFSET 0x0000000cu
#define CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__OFFSET 0x0000000du
#define CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__OFFSET 0x0000000eu
#define CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__OFFSET 0x0000000fu
#define CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_ENABLE 0x00000001u
#define CYREG_UDB_P0_U0_PLD_MC_CFG_BYPASS 0x400f303eu
#define CYFLD_UDB_P_U_PLD0_MC0_BYPASS__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_PLD0_MC0_BYPASS__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC0_BYPASS_REGISTER 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC0_BYPASS_COMBINATIONAL 0x00000001u
#define CYFLD_UDB_P_U_NC1__OFFSET 0x00000001u
#define CYFLD_UDB_P_U_NC1__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC1_BYPASS__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_PLD0_MC1_BYPASS__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC1_BYPASS_REGISTER 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC1_BYPASS_COMBINATIONAL 0x00000001u
#define CYFLD_UDB_P_U_NC3__OFFSET 0x00000003u
#define CYFLD_UDB_P_U_NC3__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC2_BYPASS__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_PLD0_MC2_BYPASS__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC2_BYPASS_REGISTER 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC2_BYPASS_COMBINATIONAL 0x00000001u
#define CYFLD_UDB_P_U_NC5__OFFSET 0x00000005u
#define CYFLD_UDB_P_U_NC5__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD0_MC3_BYPASS__OFFSET 0x00000006u
#define CYFLD_UDB_P_U_PLD0_MC3_BYPASS__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_MC3_BYPASS_REGISTER 0x00000000u
#define CYVAL_UDB_P_U_PLD0_MC3_BYPASS_COMBINATIONAL 0x00000001u
#define CYFLD_UDB_P_U_NC7__OFFSET 0x00000007u
#define CYFLD_UDB_P_U_NC7__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC0_BYPASS__OFFSET 0x00000008u
#define CYFLD_UDB_P_U_PLD1_MC0_BYPASS__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC0_BYPASS_REGISTER 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC0_BYPASS_COMBINATIONAL 0x00000001u
#define CYFLD_UDB_P_U_NC9__OFFSET 0x00000009u
#define CYFLD_UDB_P_U_NC9__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC1_BYPASS__OFFSET 0x0000000au
#define CYFLD_UDB_P_U_PLD1_MC1_BYPASS__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC1_BYPASS_REGISTER 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC1_BYPASS_COMBINATIONAL 0x00000001u
#define CYFLD_UDB_P_U_NC11__OFFSET 0x0000000bu
#define CYFLD_UDB_P_U_NC11__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC2_BYPASS__OFFSET 0x0000000cu
#define CYFLD_UDB_P_U_PLD1_MC2_BYPASS__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC2_BYPASS_REGISTER 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC2_BYPASS_COMBINATIONAL 0x00000001u
#define CYFLD_UDB_P_U_NC13__OFFSET 0x0000000du
#define CYFLD_UDB_P_U_NC13__SIZE 0x00000001u
#define CYFLD_UDB_P_U_PLD1_MC3_BYPASS__OFFSET 0x0000000eu
#define CYFLD_UDB_P_U_PLD1_MC3_BYPASS__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_MC3_BYPASS_REGISTER 0x00000000u
#define CYVAL_UDB_P_U_PLD1_MC3_BYPASS_COMBINATIONAL 0x00000001u
#define CYFLD_UDB_P_U_NC15__OFFSET 0x0000000fu
#define CYFLD_UDB_P_U_NC15__SIZE 0x00000001u
#define CYREG_UDB_P0_U0_CFG0 0x400f3040u
#define CYFLD_UDB_P_U_RAD0__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_RAD0__SIZE 0x00000003u
#define CYVAL_UDB_P_U_RAD0_OFF 0x00000000u
#define CYVAL_UDB_P_U_RAD0_DP_IN0 0x00000001u
#define CYVAL_UDB_P_U_RAD0_DP_IN1 0x00000002u
#define CYVAL_UDB_P_U_RAD0_DP_IN2 0x00000003u
#define CYVAL_UDB_P_U_RAD0_DP_IN3 0x00000004u
#define CYVAL_UDB_P_U_RAD0_DP_IN4 0x00000005u
#define CYVAL_UDB_P_U_RAD0_DP_IN5 0x00000006u
#define CYVAL_UDB_P_U_RAD0_RESERVED 0x00000007u
#define CYFLD_UDB_P_U_RAD1__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_RAD1__SIZE 0x00000003u
#define CYVAL_UDB_P_U_RAD1_OFF 0x00000000u
#define CYVAL_UDB_P_U_RAD1_DP_IN0 0x00000001u
#define CYVAL_UDB_P_U_RAD1_DP_IN1 0x00000002u
#define CYVAL_UDB_P_U_RAD1_DP_IN2 0x00000003u
#define CYVAL_UDB_P_U_RAD1_DP_IN3 0x00000004u
#define CYVAL_UDB_P_U_RAD1_DP_IN4 0x00000005u
#define CYVAL_UDB_P_U_RAD1_DP_IN5 0x00000006u
#define CYVAL_UDB_P_U_RAD1_RESERVED 0x00000007u
#define CYREG_UDB_P0_U0_CFG1 0x400f3041u
#define CYFLD_UDB_P_U_RAD2__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_RAD2__SIZE 0x00000003u
#define CYVAL_UDB_P_U_RAD2_OFF 0x00000000u
#define CYVAL_UDB_P_U_RAD2_DP_IN0 0x00000001u
#define CYVAL_UDB_P_U_RAD2_DP_IN1 0x00000002u
#define CYVAL_UDB_P_U_RAD2_DP_IN2 0x00000003u
#define CYVAL_UDB_P_U_RAD2_DP_IN3 0x00000004u
#define CYVAL_UDB_P_U_RAD2_DP_IN4 0x00000005u
#define CYVAL_UDB_P_U_RAD2_DP_IN5 0x00000006u
#define CYVAL_UDB_P_U_RAD2_RESERVED 0x00000007u
#define CYFLD_UDB_P_U_DP_RTE_BYPASS0__OFFSET 0x00000003u
#define CYFLD_UDB_P_U_DP_RTE_BYPASS0__SIZE 0x00000001u
#define CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_ROUTE 0x00000000u
#define CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_BYPASS 0x00000001u
#define CYFLD_UDB_P_U_DP_RTE_BYPASS1__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_DP_RTE_BYPASS1__SIZE 0x00000001u
#define CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_ROUTE 0x00000000u
#define CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_BYPASS 0x00000001u
#define CYFLD_UDB_P_U_DP_RTE_BYPASS2__OFFSET 0x00000005u
#define CYFLD_UDB_P_U_DP_RTE_BYPASS2__SIZE 0x00000001u
#define CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_ROUTE 0x00000000u
#define CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_BYPASS 0x00000001u
#define CYFLD_UDB_P_U_DP_RTE_BYPASS3__OFFSET 0x00000006u
#define CYFLD_UDB_P_U_DP_RTE_BYPASS3__SIZE 0x00000001u
#define CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_ROUTE 0x00000000u
#define CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_BYPASS 0x00000001u
#define CYFLD_UDB_P_U_DP_RTE_BYPASS4__OFFSET 0x00000007u
#define CYFLD_UDB_P_U_DP_RTE_BYPASS4__SIZE 0x00000001u
#define CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_ROUTE 0x00000000u
#define CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_BYPASS 0x00000001u
#define CYREG_UDB_P0_U0_CFG2 0x400f3042u
#define CYFLD_UDB_P_U_F0_LD__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_F0_LD__SIZE 0x00000003u
#define CYVAL_UDB_P_U_F0_LD_OFF 0x00000000u
#define CYVAL_UDB_P_U_F0_LD_DP_IN0 0x00000001u
#define CYVAL_UDB_P_U_F0_LD_DP_IN1 0x00000002u
#define CYVAL_UDB_P_U_F0_LD_DP_IN2 0x00000003u
#define CYVAL_UDB_P_U_F0_LD_DP_IN3 0x00000004u
#define CYVAL_UDB_P_U_F0_LD_DP_IN4 0x00000005u
#define CYVAL_UDB_P_U_F0_LD_DP_IN5 0x00000006u
#define CYVAL_UDB_P_U_F0_LD_RESERVED 0x00000007u
#define CYFLD_UDB_P_U_DP_RTE_BYPASS5__OFFSET 0x00000003u
#define CYFLD_UDB_P_U_DP_RTE_BYPASS5__SIZE 0x00000001u
#define CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_ROUTE 0x00000000u
#define CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_BYPASS 0x00000001u
#define CYFLD_UDB_P_U_F1_LD__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_F1_LD__SIZE 0x00000003u
#define CYVAL_UDB_P_U_F1_LD_OFF 0x00000000u
#define CYVAL_UDB_P_U_F1_LD_DP_IN0 0x00000001u
#define CYVAL_UDB_P_U_F1_LD_DP_IN1 0x00000002u
#define CYVAL_UDB_P_U_F1_LD_DP_IN2 0x00000003u
#define CYVAL_UDB_P_U_F1_LD_DP_IN3 0x00000004u
#define CYVAL_UDB_P_U_F1_LD_DP_IN4 0x00000005u
#define CYVAL_UDB_P_U_F1_LD_DP_IN5 0x00000006u
#define CYVAL_UDB_P_U_F1_LD_RESERVED 0x00000007u
#define CYREG_UDB_P0_U0_CFG3 0x400f3043u
#define CYFLD_UDB_P_U_D0_LD__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_D0_LD__SIZE 0x00000003u
#define CYVAL_UDB_P_U_D0_LD_OFF 0x00000000u
#define CYVAL_UDB_P_U_D0_LD_DP_IN0 0x00000001u
#define CYVAL_UDB_P_U_D0_LD_DP_IN1 0x00000002u
#define CYVAL_UDB_P_U_D0_LD_DP_IN2 0x00000003u
#define CYVAL_UDB_P_U_D0_LD_DP_IN3 0x00000004u
#define CYVAL_UDB_P_U_D0_LD_DP_IN4 0x00000005u
#define CYVAL_UDB_P_U_D0_LD_DP_IN5 0x00000006u
#define CYVAL_UDB_P_U_D0_LD_RESERVED 0x00000007u
#define CYFLD_UDB_P_U_D1_LD__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_D1_LD__SIZE 0x00000003u
#define CYVAL_UDB_P_U_D1_LD_OFF 0x00000000u
#define CYVAL_UDB_P_U_D1_LD_DP_IN0 0x00000001u
#define CYVAL_UDB_P_U_D1_LD_DP_IN1 0x00000002u
#define CYVAL_UDB_P_U_D1_LD_DP_IN2 0x00000003u
#define CYVAL_UDB_P_U_D1_LD_DP_IN3 0x00000004u
#define CYVAL_UDB_P_U_D1_LD_DP_IN4 0x00000005u
#define CYVAL_UDB_P_U_D1_LD_DP_IN5 0x00000006u
#define CYVAL_UDB_P_U_D1_LD_RESERVED 0x00000007u
#define CYREG_UDB_P0_U0_CFG4 0x400f3044u
#define CYFLD_UDB_P_U_SI_MUX__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_SI_MUX__SIZE 0x00000003u
#define CYVAL_UDB_P_U_SI_MUX_OFF 0x00000000u
#define CYVAL_UDB_P_U_SI_MUX_DP_IN0 0x00000001u
#define CYVAL_UDB_P_U_SI_MUX_DP_IN1 0x00000002u
#define CYVAL_UDB_P_U_SI_MUX_DP_IN2 0x00000003u
#define CYVAL_UDB_P_U_SI_MUX_DP_IN3 0x00000004u
#define CYVAL_UDB_P_U_SI_MUX_DP_IN4 0x00000005u
#define CYVAL_UDB_P_U_SI_MUX_DP_IN5 0x00000006u
#define CYVAL_UDB_P_U_SI_MUX_RESERVED 0x00000007u
#define CYFLD_UDB_P_U_CI_MUX__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_CI_MUX__SIZE 0x00000003u
#define CYVAL_UDB_P_U_CI_MUX_OFF 0x00000000u
#define CYVAL_UDB_P_U_CI_MUX_DP_IN0 0x00000001u
#define CYVAL_UDB_P_U_CI_MUX_DP_IN1 0x00000002u
#define CYVAL_UDB_P_U_CI_MUX_DP_IN2 0x00000003u
#define CYVAL_UDB_P_U_CI_MUX_DP_IN3 0x00000004u
#define CYVAL_UDB_P_U_CI_MUX_DP_IN4 0x00000005u
#define CYVAL_UDB_P_U_CI_MUX_DP_IN5 0x00000006u
#define CYVAL_UDB_P_U_CI_MUX_RESERVED 0x00000007u
#define CYREG_UDB_P0_U0_CFG5 0x400f3045u
#define CYFLD_UDB_P_U_OUT0__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_OUT0__SIZE 0x00000004u
#define CYVAL_UDB_P_U_OUT0_CE0 0x00000000u
#define CYVAL_UDB_P_U_OUT0_CL0 0x00000001u
#define CYVAL_UDB_P_U_OUT0_Z0 0x00000002u
#define CYVAL_UDB_P_U_OUT0_FF0 0x00000003u
#define CYVAL_UDB_P_U_OUT0_CE1 0x00000004u
#define CYVAL_UDB_P_U_OUT0_CL1 0x00000005u
#define CYVAL_UDB_P_U_OUT0_Z1 0x00000006u
#define CYVAL_UDB_P_U_OUT0_FF1 0x00000007u
#define CYVAL_UDB_P_U_OUT0_OV_MSB 0x00000008u
#define CYVAL_UDB_P_U_OUT0_CO_MSB 0x00000009u
#define CYVAL_UDB_P_U_OUT0_CMSBO 0x0000000au
#define CYVAL_UDB_P_U_OUT0_SO 0x0000000bu
#define CYVAL_UDB_P_U_OUT0_F0_BLK_STAT 0x0000000cu
#define CYVAL_UDB_P_U_OUT0_F1_BLK_STAT 0x0000000du
#define CYVAL_UDB_P_U_OUT0_F0_BUS_STAT 0x0000000eu
#define CYVAL_UDB_P_U_OUT0_F1_BUS_STAT 0x0000000fu
#define CYFLD_UDB_P_U_OUT1__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_OUT1__SIZE 0x00000004u
#define CYVAL_UDB_P_U_OUT1_CE0 0x00000000u
#define CYVAL_UDB_P_U_OUT1_CL0 0x00000001u
#define CYVAL_UDB_P_U_OUT1_Z0 0x00000002u
#define CYVAL_UDB_P_U_OUT1_FF0 0x00000003u
#define CYVAL_UDB_P_U_OUT1_CE1 0x00000004u
#define CYVAL_UDB_P_U_OUT1_CL1 0x00000005u
#define CYVAL_UDB_P_U_OUT1_Z1 0x00000006u
#define CYVAL_UDB_P_U_OUT1_FF1 0x00000007u
#define CYVAL_UDB_P_U_OUT1_OV_MSB 0x00000008u
#define CYVAL_UDB_P_U_OUT1_CO_MSB 0x00000009u
#define CYVAL_UDB_P_U_OUT1_CMSBO 0x0000000au
#define CYVAL_UDB_P_U_OUT1_SO 0x0000000bu
#define CYVAL_UDB_P_U_OUT1_F0_BLK_STAT 0x0000000cu
#define CYVAL_UDB_P_U_OUT1_F1_BLK_STAT 0x0000000du
#define CYVAL_UDB_P_U_OUT1_F0_BUS_STAT 0x0000000eu
#define CYVAL_UDB_P_U_OUT1_F1_BUS_STAT 0x0000000fu
#define CYREG_UDB_P0_U0_CFG6 0x400f3046u
#define CYFLD_UDB_P_U_OUT2__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_OUT2__SIZE 0x00000004u
#define CYVAL_UDB_P_U_OUT2_CE0 0x00000000u
#define CYVAL_UDB_P_U_OUT2_CL0 0x00000001u
#define CYVAL_UDB_P_U_OUT2_Z0 0x00000002u
#define CYVAL_UDB_P_U_OUT2_FF0 0x00000003u
#define CYVAL_UDB_P_U_OUT2_CE1 0x00000004u
#define CYVAL_UDB_P_U_OUT2_CL1 0x00000005u
#define CYVAL_UDB_P_U_OUT2_Z1 0x00000006u
#define CYVAL_UDB_P_U_OUT2_FF1 0x00000007u
#define CYVAL_UDB_P_U_OUT2_OV_MSB 0x00000008u
#define CYVAL_UDB_P_U_OUT2_CO_MSB 0x00000009u
#define CYVAL_UDB_P_U_OUT2_CMSBO 0x0000000au
#define CYVAL_UDB_P_U_OUT2_SO 0x0000000bu
#define CYVAL_UDB_P_U_OUT2_F0_BLK_STAT 0x0000000cu
#define CYVAL_UDB_P_U_OUT2_F1_BLK_STAT 0x0000000du
#define CYVAL_UDB_P_U_OUT2_F0_BUS_STAT 0x0000000eu
#define CYVAL_UDB_P_U_OUT2_F1_BUS_STAT 0x0000000fu
#define CYFLD_UDB_P_U_OUT3__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_OUT3__SIZE 0x00000004u
#define CYVAL_UDB_P_U_OUT3_CE0 0x00000000u
#define CYVAL_UDB_P_U_OUT3_CL0 0x00000001u
#define CYVAL_UDB_P_U_OUT3_Z0 0x00000002u
#define CYVAL_UDB_P_U_OUT3_FF0 0x00000003u
#define CYVAL_UDB_P_U_OUT3_CE1 0x00000004u
#define CYVAL_UDB_P_U_OUT3_CL1 0x00000005u
#define CYVAL_UDB_P_U_OUT3_Z1 0x00000006u
#define CYVAL_UDB_P_U_OUT3_FF1 0x00000007u
#define CYVAL_UDB_P_U_OUT3_OV_MSB 0x00000008u
#define CYVAL_UDB_P_U_OUT3_CO_MSB 0x00000009u
#define CYVAL_UDB_P_U_OUT3_CMSBO 0x0000000au
#define CYVAL_UDB_P_U_OUT3_SO 0x0000000bu
#define CYVAL_UDB_P_U_OUT3_F0_BLK_STAT 0x0000000cu
#define CYVAL_UDB_P_U_OUT3_F1_BLK_STAT 0x0000000du
#define CYVAL_UDB_P_U_OUT3_F0_BUS_STAT 0x0000000eu
#define CYVAL_UDB_P_U_OUT3_F1_BUS_STAT 0x0000000fu
#define CYREG_UDB_P0_U0_CFG7 0x400f3047u
#define CYFLD_UDB_P_U_OUT4__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_OUT4__SIZE 0x00000004u
#define CYVAL_UDB_P_U_OUT4_CE0 0x00000000u
#define CYVAL_UDB_P_U_OUT4_CL0 0x00000001u
#define CYVAL_UDB_P_U_OUT4_Z0 0x00000002u
#define CYVAL_UDB_P_U_OUT4_FF0 0x00000003u
#define CYVAL_UDB_P_U_OUT4_CE1 0x00000004u
#define CYVAL_UDB_P_U_OUT4_CL1 0x00000005u
#define CYVAL_UDB_P_U_OUT4_Z1 0x00000006u
#define CYVAL_UDB_P_U_OUT4_FF1 0x00000007u
#define CYVAL_UDB_P_U_OUT4_OV_MSB 0x00000008u
#define CYVAL_UDB_P_U_OUT4_CO_MSB 0x00000009u
#define CYVAL_UDB_P_U_OUT4_CMSBO 0x0000000au
#define CYVAL_UDB_P_U_OUT4_SO 0x0000000bu
#define CYVAL_UDB_P_U_OUT4_F0_BLK_STAT 0x0000000cu
#define CYVAL_UDB_P_U_OUT4_F1_BLK_STAT 0x0000000du
#define CYVAL_UDB_P_U_OUT4_F0_BUS_STAT 0x0000000eu
#define CYVAL_UDB_P_U_OUT4_F1_BUS_STAT 0x0000000fu
#define CYFLD_UDB_P_U_OUT5__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_OUT5__SIZE 0x00000004u
#define CYVAL_UDB_P_U_OUT5_CE0 0x00000000u
#define CYVAL_UDB_P_U_OUT5_CL0 0x00000001u
#define CYVAL_UDB_P_U_OUT5_Z0 0x00000002u
#define CYVAL_UDB_P_U_OUT5_FF0 0x00000003u
#define CYVAL_UDB_P_U_OUT5_CE1 0x00000004u
#define CYVAL_UDB_P_U_OUT5_CL1 0x00000005u
#define CYVAL_UDB_P_U_OUT5_Z1 0x00000006u
#define CYVAL_UDB_P_U_OUT5_FF1 0x00000007u
#define CYVAL_UDB_P_U_OUT5_OV_MSB 0x00000008u
#define CYVAL_UDB_P_U_OUT5_CO_MSB 0x00000009u
#define CYVAL_UDB_P_U_OUT5_CMSBO 0x0000000au
#define CYVAL_UDB_P_U_OUT5_SO 0x0000000bu
#define CYVAL_UDB_P_U_OUT5_F0_BLK_STAT 0x0000000cu
#define CYVAL_UDB_P_U_OUT5_F1_BLK_STAT 0x0000000du
#define CYVAL_UDB_P_U_OUT5_F0_BUS_STAT 0x0000000eu
#define CYVAL_UDB_P_U_OUT5_F1_BUS_STAT 0x0000000fu
#define CYREG_UDB_P0_U0_CFG8 0x400f3048u
#define CYFLD_UDB_P_U_OUT_SYNC__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_OUT_SYNC__SIZE 0x00000006u
#define CYVAL_UDB_P_U_OUT_SYNC_REGISTERED 0x00000000u
#define CYVAL_UDB_P_U_OUT_SYNC_COMBINATIONAL 0x00000001u
#define CYFLD_UDB_P_U_NC6__OFFSET 0x00000006u
#define CYFLD_UDB_P_U_NC6__SIZE 0x00000001u
#define CYREG_UDB_P0_U0_CFG9 0x400f3049u
#define CYFLD_UDB_P_U_AMASK__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_AMASK__SIZE 0x00000008u
#define CYREG_UDB_P0_U0_CFG10 0x400f304au
#define CYFLD_UDB_P_U_CMASK0__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_CMASK0__SIZE 0x00000008u
#define CYREG_UDB_P0_U0_CFG11 0x400f304bu
#define CYREG_UDB_P0_U0_CFG12 0x400f304cu
#define CYFLD_UDB_P_U_SI_SELA__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_SI_SELA__SIZE 0x00000002u
#define CYVAL_UDB_P_U_SI_SELA_DEFAULT 0x00000000u
#define CYVAL_UDB_P_U_SI_SELA_REGISTERED 0x00000001u
#define CYVAL_UDB_P_U_SI_SELA_ROUTE 0x00000002u
#define CYVAL_UDB_P_U_SI_SELA_CHAIN 0x00000003u
#define CYFLD_UDB_P_U_SI_SELB__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_SI_SELB__SIZE 0x00000002u
#define CYVAL_UDB_P_U_SI_SELB_DEFAULT 0x00000000u
#define CYVAL_UDB_P_U_SI_SELB_REGISTERED 0x00000001u
#define CYVAL_UDB_P_U_SI_SELB_ROUTE 0x00000002u
#define CYVAL_UDB_P_U_SI_SELB_CHAIN 0x00000003u
#define CYFLD_UDB_P_U_DEF_SI__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_DEF_SI__SIZE 0x00000001u
#define CYVAL_UDB_P_U_DEF_SI_DEFAULT_0 0x00000000u
#define CYVAL_UDB_P_U_DEF_SI_DEFAULT_1 0x00000001u
#define CYFLD_UDB_P_U_AMASK_EN__OFFSET 0x00000005u
#define CYFLD_UDB_P_U_AMASK_EN__SIZE 0x00000001u
#define CYVAL_UDB_P_U_AMASK_EN_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_AMASK_EN_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_CMASK0_EN__OFFSET 0x00000006u
#define CYFLD_UDB_P_U_CMASK0_EN__SIZE 0x00000001u
#define CYVAL_UDB_P_U_CMASK0_EN_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_CMASK0_EN_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_CMASK1_EN__OFFSET 0x00000007u
#define CYFLD_UDB_P_U_CMASK1_EN__SIZE 0x00000001u
#define CYVAL_UDB_P_U_CMASK1_EN_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_CMASK1_EN_ENABLE 0x00000001u
#define CYREG_UDB_P0_U0_CFG13 0x400f304du
#define CYFLD_UDB_P_U_CI_SELA__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_CI_SELA__SIZE 0x00000002u
#define CYVAL_UDB_P_U_CI_SELA_DEFAULT 0x00000000u
#define CYVAL_UDB_P_U_CI_SELA_REGISTERED 0x00000001u
#define CYVAL_UDB_P_U_CI_SELA_ROUTE 0x00000002u
#define CYVAL_UDB_P_U_CI_SELA_CHAIN 0x00000003u
#define CYFLD_UDB_P_U_CI_SELB__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_CI_SELB__SIZE 0x00000002u
#define CYVAL_UDB_P_U_CI_SELB_DEFAULT 0x00000000u
#define CYVAL_UDB_P_U_CI_SELB_REGISTERED 0x00000001u
#define CYVAL_UDB_P_U_CI_SELB_ROUTE 0x00000002u
#define CYVAL_UDB_P_U_CI_SELB_CHAIN 0x00000003u
#define CYFLD_UDB_P_U_CMP_SELA__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_CMP_SELA__SIZE 0x00000002u
#define CYVAL_UDB_P_U_CMP_SELA_A1_D1 0x00000000u
#define CYVAL_UDB_P_U_CMP_SELA_A1_A0 0x00000001u
#define CYVAL_UDB_P_U_CMP_SELA_A0_D1 0x00000002u
#define CYVAL_UDB_P_U_CMP_SELA_A0_A0 0x00000003u
#define CYFLD_UDB_P_U_CMP_SELB__OFFSET 0x00000006u
#define CYFLD_UDB_P_U_CMP_SELB__SIZE 0x00000002u
#define CYVAL_UDB_P_U_CMP_SELB_A1_D1 0x00000000u
#define CYVAL_UDB_P_U_CMP_SELB_A1_A0 0x00000001u
#define CYVAL_UDB_P_U_CMP_SELB_A0_D1 0x00000002u
#define CYVAL_UDB_P_U_CMP_SELB_A0_A0 0x00000003u
#define CYREG_UDB_P0_U0_CFG14 0x400f304eu
#define CYFLD_UDB_P_U_CHAIN0__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_CHAIN0__SIZE 0x00000001u
#define CYVAL_UDB_P_U_CHAIN0_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_CHAIN0_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_CHAIN1__OFFSET 0x00000001u
#define CYFLD_UDB_P_U_CHAIN1__SIZE 0x00000001u
#define CYVAL_UDB_P_U_CHAIN1_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_CHAIN1_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_CHAIN_FB__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_CHAIN_FB__SIZE 0x00000001u
#define CYVAL_UDB_P_U_CHAIN_FB_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_CHAIN_FB_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_CHAIN_CMSB__OFFSET 0x00000003u
#define CYFLD_UDB_P_U_CHAIN_CMSB__SIZE 0x00000001u
#define CYVAL_UDB_P_U_CHAIN_CMSB_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_CHAIN_CMSB_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_MSB_SEL__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_MSB_SEL__SIZE 0x00000003u
#define CYVAL_UDB_P_U_MSB_SEL_BIT0 0x00000000u
#define CYVAL_UDB_P_U_MSB_SEL_BIT1 0x00000001u
#define CYVAL_UDB_P_U_MSB_SEL_BIT2 0x00000002u
#define CYVAL_UDB_P_U_MSB_SEL_BIT3 0x00000003u
#define CYVAL_UDB_P_U_MSB_SEL_BIT4 0x00000004u
#define CYVAL_UDB_P_U_MSB_SEL_BIT5 0x00000005u
#define CYVAL_UDB_P_U_MSB_SEL_BIT6 0x00000006u
#define CYVAL_UDB_P_U_MSB_SEL_BIT7 0x00000007u
#define CYFLD_UDB_P_U_MSB_EN__OFFSET 0x00000007u
#define CYFLD_UDB_P_U_MSB_EN__SIZE 0x00000001u
#define CYVAL_UDB_P_U_MSB_EN_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_MSB_EN_ENABLE 0x00000001u
#define CYREG_UDB_P0_U0_CFG15 0x400f304fu
#define CYFLD_UDB_P_U_F0_INSEL__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_F0_INSEL__SIZE 0x00000002u
#define CYVAL_UDB_P_U_F0_INSEL_INPUT 0x00000000u
#define CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A0 0x00000001u
#define CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A1 0x00000002u
#define CYVAL_UDB_P_U_F0_INSEL_OUTPUT_ALU 0x00000003u
#define CYFLD_UDB_P_U_F1_INSEL__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_F1_INSEL__SIZE 0x00000002u
#define CYVAL_UDB_P_U_F1_INSEL_INPUT 0x00000000u
#define CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A0 0x00000001u
#define CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A1 0x00000002u
#define CYVAL_UDB_P_U_F1_INSEL_OUTPUT_ALU 0x00000003u
#define CYFLD_UDB_P_U_MSB_SI__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_MSB_SI__SIZE 0x00000001u
#define CYVAL_UDB_P_U_MSB_SI_DEFAULT 0x00000000u
#define CYVAL_UDB_P_U_MSB_SI_MSB 0x00000001u
#define CYFLD_UDB_P_U_PI_DYN__OFFSET 0x00000005u
#define CYFLD_UDB_P_U_PI_DYN__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PI_DYN_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_PI_DYN_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_SHIFT_SEL__OFFSET 0x00000006u
#define CYFLD_UDB_P_U_SHIFT_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_SHIFT_SEL_SOL_MSB 0x00000000u
#define CYVAL_UDB_P_U_SHIFT_SEL_SOR 0x00000001u
#define CYFLD_UDB_P_U_PI_SEL__OFFSET 0x00000007u
#define CYFLD_UDB_P_U_PI_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PI_SEL_NORMAL 0x00000000u
#define CYVAL_UDB_P_U_PI_SEL_PARALLEL 0x00000001u
#define CYREG_UDB_P0_U0_CFG16 0x400f3050u
#define CYFLD_UDB_P_U_WRK16_CONCAT__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_WRK16_CONCAT__SIZE 0x00000001u
#define CYVAL_UDB_P_U_WRK16_CONCAT_DEFAULT 0x00000000u
#define CYVAL_UDB_P_U_WRK16_CONCAT_CONCATENATE 0x00000001u
#define CYFLD_UDB_P_U_EXT_CRCPRS__OFFSET 0x00000001u
#define CYFLD_UDB_P_U_EXT_CRCPRS__SIZE 0x00000001u
#define CYVAL_UDB_P_U_EXT_CRCPRS_INTERNAL 0x00000000u
#define CYVAL_UDB_P_U_EXT_CRCPRS_EXTERNAL 0x00000001u
#define CYFLD_UDB_P_U_FIFO_ASYNC__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_FIFO_ASYNC__SIZE 0x00000001u
#define CYVAL_UDB_P_U_FIFO_ASYNC_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_FIFO_ASYNC_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_FIFO_EDGE__OFFSET 0x00000003u
#define CYFLD_UDB_P_U_FIFO_EDGE__SIZE 0x00000001u
#define CYVAL_UDB_P_U_FIFO_EDGE_LEVEL 0x00000000u
#define CYVAL_UDB_P_U_FIFO_EDGE_EDGE 0x00000001u
#define CYFLD_UDB_P_U_FIFO_CAP__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_FIFO_CAP__SIZE 0x00000001u
#define CYVAL_UDB_P_U_FIFO_CAP_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_FIFO_CAP_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_FIFO_FAST__OFFSET 0x00000005u
#define CYFLD_UDB_P_U_FIFO_FAST__SIZE 0x00000001u
#define CYVAL_UDB_P_U_FIFO_FAST_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_FIFO_FAST_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_F0_CK_INV__OFFSET 0x00000006u
#define CYFLD_UDB_P_U_F0_CK_INV__SIZE 0x00000001u
#define CYVAL_UDB_P_U_F0_CK_INV_NORMAL 0x00000000u
#define CYVAL_UDB_P_U_F0_CK_INV_INVERT 0x00000001u
#define CYFLD_UDB_P_U_F1_CK_INV__OFFSET 0x00000007u
#define CYFLD_UDB_P_U_F1_CK_INV__SIZE 0x00000001u
#define CYVAL_UDB_P_U_F1_CK_INV_NORMAL 0x00000000u
#define CYVAL_UDB_P_U_F1_CK_INV_INVERT 0x00000001u
#define CYREG_UDB_P0_U0_CFG17 0x400f3051u
#define CYFLD_UDB_P_U_F0_DYN__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_F0_DYN__SIZE 0x00000001u
#define CYVAL_UDB_P_U_F0_DYN_STATIC 0x00000000u
#define CYVAL_UDB_P_U_F0_DYN_DYNAMIC 0x00000001u
#define CYFLD_UDB_P_U_F1_DYN__OFFSET 0x00000001u
#define CYFLD_UDB_P_U_F1_DYN__SIZE 0x00000001u
#define CYVAL_UDB_P_U_F1_DYN_STATIC 0x00000000u
#define CYVAL_UDB_P_U_F1_DYN_DYNAMIC 0x00000001u
#define CYFLD_UDB_P_U_NC2__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_NC2__SIZE 0x00000001u
#define CYFLD_UDB_P_U_FIFO_ADD_SYNC__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_FIFO_ADD_SYNC__SIZE 0x00000001u
#define CYVAL_UDB_P_U_FIFO_ADD_SYNC_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_FIFO_ADD_SYNC_ENABLE 0x00000001u
#define CYREG_UDB_P0_U0_CFG18 0x400f3052u
#define CYFLD_UDB_P_U_CTL_MD0__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_CTL_MD0__SIZE 0x00000008u
#define CYVAL_UDB_P_U_CTL_MD0_DIRECT 0x00000000u
#define CYVAL_UDB_P_U_CTL_MD0_SYNC 0x00000001u
#define CYVAL_UDB_P_U_CTL_MD0_DOUBLE_SYNC 0x00000002u
#define CYVAL_UDB_P_U_CTL_MD0_PULSE 0x00000003u
#define CYREG_UDB_P0_U0_CFG19 0x400f3053u
#define CYFLD_UDB_P_U_CTL_MD1__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_CTL_MD1__SIZE 0x00000008u
#define CYVAL_UDB_P_U_CTL_MD1_DIRECT 0x00000000u
#define CYVAL_UDB_P_U_CTL_MD1_SYNC 0x00000001u
#define CYVAL_UDB_P_U_CTL_MD1_DOUBLE_SYNC 0x00000002u
#define CYVAL_UDB_P_U_CTL_MD1_PULSE 0x00000003u
#define CYREG_UDB_P0_U0_CFG20 0x400f3054u
#define CYFLD_UDB_P_U_STAT_MD__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_STAT_MD__SIZE 0x00000008u
#define CYREG_UDB_P0_U0_CFG21 0x400f3055u
#define CYFLD_UDB_P_U_NC0__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_NC0__SIZE 0x00000001u
#define CYREG_UDB_P0_U0_CFG22 0x400f3056u
#define CYFLD_UDB_P_U_SC_OUT_CTL__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_SC_OUT_CTL__SIZE 0x00000002u
#define CYVAL_UDB_P_U_SC_OUT_CTL_CONTROL 0x00000000u
#define CYVAL_UDB_P_U_SC_OUT_CTL_PARALLEL 0x00000001u
#define CYVAL_UDB_P_U_SC_OUT_CTL_COUNTER 0x00000002u
#define CYVAL_UDB_P_U_SC_OUT_CTL_RESERVED 0x00000003u
#define CYFLD_UDB_P_U_SC_INT_MD__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_SC_INT_MD__SIZE 0x00000001u
#define CYVAL_UDB_P_U_SC_INT_MD_NORMAL 0x00000000u
#define CYVAL_UDB_P_U_SC_INT_MD_INT_MODE 0x00000001u
#define CYFLD_UDB_P_U_SC_SYNC_MD__OFFSET 0x00000003u
#define CYFLD_UDB_P_U_SC_SYNC_MD__SIZE 0x00000001u
#define CYVAL_UDB_P_U_SC_SYNC_MD_NORMAL 0x00000000u
#define CYVAL_UDB_P_U_SC_SYNC_MD_SYNC_MODE 0x00000001u
#define CYFLD_UDB_P_U_SC_EXT_RES__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_SC_EXT_RES__SIZE 0x00000001u
#define CYVAL_UDB_P_U_SC_EXT_RES_DISABLED 0x00000000u
#define CYVAL_UDB_P_U_SC_EXT_RES_ENABLED 0x00000001u
#define CYREG_UDB_P0_U0_CFG23 0x400f3057u
#define CYFLD_UDB_P_U_CNT_LD_SEL__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_CNT_LD_SEL__SIZE 0x00000002u
#define CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN0 0x00000000u
#define CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN1 0x00000001u
#define CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN2 0x00000002u
#define CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN3 0x00000003u
#define CYFLD_UDB_P_U_CNT_EN_SEL__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_CNT_EN_SEL__SIZE 0x00000002u
#define CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN4 0x00000000u
#define CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN5 0x00000001u
#define CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN6 0x00000002u
#define CYVAL_UDB_P_U_CNT_EN_SEL_SC_IO 0x00000003u
#define CYFLD_UDB_P_U_ROUTE_LD__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_ROUTE_LD__SIZE 0x00000001u
#define CYVAL_UDB_P_U_ROUTE_LD_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_ROUTE_LD_ROUTED 0x00000001u
#define CYFLD_UDB_P_U_ROUTE_EN__OFFSET 0x00000005u
#define CYFLD_UDB_P_U_ROUTE_EN__SIZE 0x00000001u
#define CYVAL_UDB_P_U_ROUTE_EN_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_ROUTE_EN_ROUTED 0x00000001u
#define CYFLD_UDB_P_U_ALT_CNT__OFFSET 0x00000006u
#define CYFLD_UDB_P_U_ALT_CNT__SIZE 0x00000001u
#define CYVAL_UDB_P_U_ALT_CNT_DEFAULT_MODE 0x00000000u
#define CYVAL_UDB_P_U_ALT_CNT_ALT_MODE 0x00000001u
#define CYREG_UDB_P0_U0_CFG24 0x400f3058u
#define CYFLD_UDB_P_U_RC_EN_SEL__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_RC_EN_SEL__SIZE 0x00000002u
#define CYVAL_UDB_P_U_RC_EN_SEL_RC_IN0 0x00000000u
#define CYVAL_UDB_P_U_RC_EN_SEL_RC_IN1 0x00000001u
#define CYVAL_UDB_P_U_RC_EN_SEL_RC_IN2 0x00000002u
#define CYVAL_UDB_P_U_RC_EN_SEL_RC_IN3 0x00000003u
#define CYFLD_UDB_P_U_RC_EN_MODE__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_RC_EN_MODE__SIZE 0x00000002u
#define CYVAL_UDB_P_U_RC_EN_MODE_OFF 0x00000000u
#define CYVAL_UDB_P_U_RC_EN_MODE_ON 0x00000001u
#define CYVAL_UDB_P_U_RC_EN_MODE_POSEDGE 0x00000002u
#define CYVAL_UDB_P_U_RC_EN_MODE_LEVEL 0x00000003u
#define CYFLD_UDB_P_U_RC_EN_INV__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_RC_EN_INV__SIZE 0x00000001u
#define CYVAL_UDB_P_U_RC_EN_INV_NOINV 0x00000000u
#define CYVAL_UDB_P_U_RC_EN_INV_INVERT 0x00000001u
#define CYFLD_UDB_P_U_RC_INV__OFFSET 0x00000005u
#define CYFLD_UDB_P_U_RC_INV__SIZE 0x00000001u
#define CYVAL_UDB_P_U_RC_INV_NOINV 0x00000000u
#define CYVAL_UDB_P_U_RC_INV_INVERT 0x00000001u
#define CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__OFFSET 0x00000006u
#define CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__SIZE 0x00000001u
#define CYFLD_UDB_P_U_RC_RES_SEL1__OFFSET 0x00000007u
#define CYFLD_UDB_P_U_RC_RES_SEL1__SIZE 0x00000001u
#define CYREG_UDB_P0_U0_CFG25 0x400f3059u
#define CYREG_UDB_P0_U0_CFG26 0x400f305au
#define CYREG_UDB_P0_U0_CFG27 0x400f305bu
#define CYREG_UDB_P0_U0_CFG28 0x400f305cu
#define CYFLD_UDB_P_U_PLD0_CK_SEL__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_PLD0_CK_SEL__SIZE 0x00000004u
#define CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK0 0x00000000u
#define CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK1 0x00000001u
#define CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK2 0x00000002u
#define CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK3 0x00000003u
#define CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK4 0x00000004u
#define CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK5 0x00000005u
#define CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK6 0x00000006u
#define CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK7 0x00000007u
#define CYVAL_UDB_P_U_PLD0_CK_SEL_EXT_CLK 0x00000008u
#define CYVAL_UDB_P_U_PLD0_CK_SEL_SYSCLK 0x00000009u
#define CYFLD_UDB_P_U_PLD1_CK_SEL__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_PLD1_CK_SEL__SIZE 0x00000004u
#define CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK0 0x00000000u
#define CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK1 0x00000001u
#define CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK2 0x00000002u
#define CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK3 0x00000003u
#define CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK4 0x00000004u
#define CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK5 0x00000005u
#define CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK6 0x00000006u
#define CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK7 0x00000007u
#define CYVAL_UDB_P_U_PLD1_CK_SEL_EXT_CLK 0x00000008u
#define CYVAL_UDB_P_U_PLD1_CK_SEL_SYSCLK 0x00000009u
#define CYREG_UDB_P0_U0_CFG29 0x400f305du
#define CYFLD_UDB_P_U_DP_CK_SEL__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_DP_CK_SEL__SIZE 0x00000004u
#define CYVAL_UDB_P_U_DP_CK_SEL_GCLK0 0x00000000u
#define CYVAL_UDB_P_U_DP_CK_SEL_GCLK1 0x00000001u
#define CYVAL_UDB_P_U_DP_CK_SEL_GCLK2 0x00000002u
#define CYVAL_UDB_P_U_DP_CK_SEL_GCLK3 0x00000003u
#define CYVAL_UDB_P_U_DP_CK_SEL_GCLK4 0x00000004u
#define CYVAL_UDB_P_U_DP_CK_SEL_GCLK5 0x00000005u
#define CYVAL_UDB_P_U_DP_CK_SEL_GCLK6 0x00000006u
#define CYVAL_UDB_P_U_DP_CK_SEL_GCLK7 0x00000007u
#define CYVAL_UDB_P_U_DP_CK_SEL_EXT_CLK 0x00000008u
#define CYVAL_UDB_P_U_DP_CK_SEL_SYSCLK 0x00000009u
#define CYFLD_UDB_P_U_SC_CK_SEL__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_SC_CK_SEL__SIZE 0x00000004u
#define CYVAL_UDB_P_U_SC_CK_SEL_GCLK0 0x00000000u
#define CYVAL_UDB_P_U_SC_CK_SEL_GCLK1 0x00000001u
#define CYVAL_UDB_P_U_SC_CK_SEL_GCLK2 0x00000002u
#define CYVAL_UDB_P_U_SC_CK_SEL_GCLK3 0x00000003u
#define CYVAL_UDB_P_U_SC_CK_SEL_GCLK4 0x00000004u
#define CYVAL_UDB_P_U_SC_CK_SEL_GCLK5 0x00000005u
#define CYVAL_UDB_P_U_SC_CK_SEL_GCLK6 0x00000006u
#define CYVAL_UDB_P_U_SC_CK_SEL_GCLK7 0x00000007u
#define CYVAL_UDB_P_U_SC_CK_SEL_EXT_CLK 0x00000008u
#define CYVAL_UDB_P_U_SC_CK_SEL_SYSCLK 0x00000009u
#define CYREG_UDB_P0_U0_CFG30 0x400f305eu
#define CYFLD_UDB_P_U_RES_SEL__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_RES_SEL__SIZE 0x00000002u
#define CYVAL_UDB_P_U_RES_SEL_RC_IN0 0x00000000u
#define CYVAL_UDB_P_U_RES_SEL_RC_IN1 0x00000001u
#define CYVAL_UDB_P_U_RES_SEL_RC_IN2 0x00000002u
#define CYVAL_UDB_P_U_RES_SEL_RC_IN3 0x00000003u
#define CYFLD_UDB_P_U_RES_POL__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_RES_POL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_RES_POL_NEGATED 0x00000000u
#define CYVAL_UDB_P_U_RES_POL_ASSERTED 0x00000001u
#define CYFLD_UDB_P_U_EN_RES_CNTCTL__OFFSET 0x00000003u
#define CYFLD_UDB_P_U_EN_RES_CNTCTL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_EN_RES_CNTCTL_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_EN_RES_CNTCTL_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_GUDB_WR__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_GUDB_WR__SIZE 0x00000001u
#define CYVAL_UDB_P_U_GUDB_WR_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_GUDB_WR_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_DP_RES_POL__OFFSET 0x00000006u
#define CYFLD_UDB_P_U_DP_RES_POL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_DP_RES_POL_NOINV 0x00000000u
#define CYVAL_UDB_P_U_DP_RES_POL_INVERT 0x00000001u
#define CYFLD_UDB_P_U_SC_RES_POL__OFFSET 0x00000007u
#define CYFLD_UDB_P_U_SC_RES_POL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_SC_RES_POL_NOINV 0x00000000u
#define CYVAL_UDB_P_U_SC_RES_POL_INVERT 0x00000001u
#define CYREG_UDB_P0_U0_CFG31 0x400f305fu
#define CYFLD_UDB_P_U_ALT_RES__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_ALT_RES__SIZE 0x00000001u
#define CYVAL_UDB_P_U_ALT_RES_COMPATIBLE 0x00000000u
#define CYVAL_UDB_P_U_ALT_RES_ALTERNATE 0x00000001u
#define CYFLD_UDB_P_U_EXT_SYNC__OFFSET 0x00000001u
#define CYFLD_UDB_P_U_EXT_SYNC__SIZE 0x00000001u
#define CYVAL_UDB_P_U_EXT_SYNC_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_EXT_SYNC_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_EN_RES_STAT__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_EN_RES_STAT__SIZE 0x00000001u
#define CYVAL_UDB_P_U_EN_RES_STAT_NEGATED 0x00000000u
#define CYVAL_UDB_P_U_EN_RES_STAT_ASSERTED 0x00000001u
#define CYFLD_UDB_P_U_EN_RES_DP__OFFSET 0x00000003u
#define CYFLD_UDB_P_U_EN_RES_DP__SIZE 0x00000001u
#define CYVAL_UDB_P_U_EN_RES_DP_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_EN_RES_DP_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_EXT_CK_SEL__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_EXT_CK_SEL__SIZE 0x00000002u
#define CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN0 0x00000000u
#define CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN1 0x00000001u
#define CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN2 0x00000002u
#define CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN3 0x00000003u
#define CYFLD_UDB_P_U_PLD0_RES_POL__OFFSET 0x00000006u
#define CYFLD_UDB_P_U_PLD0_RES_POL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD0_RES_POL_NOINV 0x00000000u
#define CYVAL_UDB_P_U_PLD0_RES_POL_INVERT 0x00000001u
#define CYFLD_UDB_P_U_PLD1_RES_POL__OFFSET 0x00000007u
#define CYFLD_UDB_P_U_PLD1_RES_POL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_PLD1_RES_POL_NOINV 0x00000000u
#define CYVAL_UDB_P_U_PLD1_RES_POL_INVERT 0x00000001u
#define CYREG_UDB_P0_U0_DCFG0 0x400f3060u
#define CYFLD_UDB_P_U_CMP_SEL__OFFSET 0x00000000u
#define CYFLD_UDB_P_U_CMP_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_CMP_SEL_CFG_A 0x00000000u
#define CYVAL_UDB_P_U_CMP_SEL_CFG_B 0x00000001u
#define CYFLD_UDB_P_U_SI_SEL__OFFSET 0x00000001u
#define CYFLD_UDB_P_U_SI_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_SI_SEL_CFG_A 0x00000000u
#define CYVAL_UDB_P_U_SI_SEL_CFG_B 0x00000001u
#define CYFLD_UDB_P_U_CI_SEL__OFFSET 0x00000002u
#define CYFLD_UDB_P_U_CI_SEL__SIZE 0x00000001u
#define CYVAL_UDB_P_U_CI_SEL_CFG_A 0x00000000u
#define CYVAL_UDB_P_U_CI_SEL_CFG_B 0x00000001u
#define CYFLD_UDB_P_U_CFB_EN__OFFSET 0x00000003u
#define CYFLD_UDB_P_U_CFB_EN__SIZE 0x00000001u
#define CYVAL_UDB_P_U_CFB_EN_DISABLE 0x00000000u
#define CYVAL_UDB_P_U_CFB_EN_ENABLE 0x00000001u
#define CYFLD_UDB_P_U_A1_WR_SRC__OFFSET 0x00000004u
#define CYFLD_UDB_P_U_A1_WR_SRC__SIZE 0x00000002u
#define CYVAL_UDB_P_U_A1_WR_SRC_NOWRITE 0x00000000u
#define CYVAL_UDB_P_U_A1_WR_SRC_ALU 0x00000001u
#define CYVAL_UDB_P_U_A1_WR_SRC_D1 0x00000002u
#define CYVAL_UDB_P_U_A1_WR_SRC_F1 0x00000003u
#define CYFLD_UDB_P_U_A0_WR_SRC__OFFSET 0x00000006u
#define CYFLD_UDB_P_U_A0_WR_SRC__SIZE 0x00000002u
#define CYVAL_UDB_P_U_A0_WR_SRC_NOWRITE 0x00000000u
#define CYVAL_UDB_P_U_A0_WR_SRC_ALU 0x00000001u
#define CYVAL_UDB_P_U_A0_WR_SRC_D0 0x00000002u
#define CYVAL_UDB_P_U_A0_WR_SRC_F0 0x00000003u
#define CYFLD_UDB_P_U_SHIFT__OFFSET 0x00000008u
#define CYFLD_UDB_P_U_SHIFT__SIZE 0x00000002u
#define CYVAL_UDB_P_U_SHIFT_NOSHIFT 0x00000000u
#define CYVAL_UDB_P_U_SHIFT_LEFT 0x00000001u
#define CYVAL_UDB_P_U_SHIFT_RIGHT 0x00000002u
#define CYVAL_UDB_P_U_SHIFT_SWAP 0x00000003u
#define CYFLD_UDB_P_U_SRC_B__OFFSET 0x0000000au
#define CYFLD_UDB_P_U_SRC_B__SIZE 0x00000002u
#define CYVAL_UDB_P_U_SRC_B_D0 0x00000000u
#define CYVAL_UDB_P_U_SRC_B_D1 0x00000001u
#define CYVAL_UDB_P_U_SRC_B_A0 0x00000002u
#define CYVAL_UDB_P_U_SRC_B_A1 0x00000003u
#define CYFLD_UDB_P_U_SRC_A__OFFSET 0x0000000cu
#define CYFLD_UDB_P_U_SRC_A__SIZE 0x00000001u
#define CYVAL_UDB_P_U_SRC_A_A0 0x00000000u
#define CYVAL_UDB_P_U_SRC_A_A1 0x00000001u
#define CYFLD_UDB_P_U_FUNC__OFFSET 0x0000000du
#define CYFLD_UDB_P_U_FUNC__SIZE 0x00000003u
#define CYVAL_UDB_P_U_FUNC_PASS 0x00000000u
#define CYVAL_UDB_P_U_FUNC_INC_A 0x00000001u
#define CYVAL_UDB_P_U_FUNC_DEC_A 0x00000002u
#define CYVAL_UDB_P_U_FUNC_ADD 0x00000003u
#define CYVAL_UDB_P_U_FUNC_SUB 0x00000004u
#define CYVAL_UDB_P_U_FUNC_XOR 0x00000005u
#define CYVAL_UDB_P_U_FUNC_AND 0x00000006u
#define CYVAL_UDB_P_U_FUNC_OR 0x00000007u
#define CYREG_UDB_P0_U0_DCFG1 0x400f3062u
#define CYREG_UDB_P0_U0_DCFG2 0x400f3064u
#define CYREG_UDB_P0_U0_DCFG3 0x400f3066u
#define CYREG_UDB_P0_U0_DCFG4 0x400f3068u
#define CYREG_UDB_P0_U0_DCFG5 0x400f306au
#define CYREG_UDB_P0_U0_DCFG6 0x400f306cu
#define CYREG_UDB_P0_U0_DCFG7 0x400f306eu
#define CYDEV_UDB_P0_U1_BASE 0x400f3080u
#define CYDEV_UDB_P0_U1_SIZE 0x00000080u
#define CYREG_UDB_P0_U1_PLD_IT0 0x400f3080u
#define CYREG_UDB_P0_U1_PLD_IT1 0x400f3084u
#define CYREG_UDB_P0_U1_PLD_IT2 0x400f3088u
#define CYREG_UDB_P0_U1_PLD_IT3 0x400f308cu
#define CYREG_UDB_P0_U1_PLD_IT4 0x400f3090u
#define CYREG_UDB_P0_U1_PLD_IT5 0x400f3094u
#define CYREG_UDB_P0_U1_PLD_IT6 0x400f3098u
#define CYREG_UDB_P0_U1_PLD_IT7 0x400f309cu
#define CYREG_UDB_P0_U1_PLD_IT8 0x400f30a0u
#define CYREG_UDB_P0_U1_PLD_IT9 0x400f30a4u
#define CYREG_UDB_P0_U1_PLD_IT10 0x400f30a8u
#define CYREG_UDB_P0_U1_PLD_IT11 0x400f30acu
#define CYREG_UDB_P0_U1_PLD_ORT0 0x400f30b0u
#define CYREG_UDB_P0_U1_PLD_ORT1 0x400f30b2u
#define CYREG_UDB_P0_U1_PLD_ORT2 0x400f30b4u
#define CYREG_UDB_P0_U1_PLD_ORT3 0x400f30b6u
#define CYREG_UDB_P0_U1_PLD_MC_CFG_CEN_CONST 0x400f30b8u
#define CYREG_UDB_P0_U1_PLD_MC_CFG_XORFB 0x400f30bau
#define CYREG_UDB_P0_U1_PLD_MC_SET_RESET 0x400f30bcu
#define CYREG_UDB_P0_U1_PLD_MC_CFG_BYPASS 0x400f30beu
#define CYREG_UDB_P0_U1_CFG0 0x400f30c0u
#define CYREG_UDB_P0_U1_CFG1 0x400f30c1u
#define CYREG_UDB_P0_U1_CFG2 0x400f30c2u
#define CYREG_UDB_P0_U1_CFG3 0x400f30c3u
#define CYREG_UDB_P0_U1_CFG4 0x400f30c4u
#define CYREG_UDB_P0_U1_CFG5 0x400f30c5u
#define CYREG_UDB_P0_U1_CFG6 0x400f30c6u
#define CYREG_UDB_P0_U1_CFG7 0x400f30c7u
#define CYREG_UDB_P0_U1_CFG8 0x400f30c8u
#define CYREG_UDB_P0_U1_CFG9 0x400f30c9u
#define CYREG_UDB_P0_U1_CFG10 0x400f30cau
#define CYREG_UDB_P0_U1_CFG11 0x400f30cbu
#define CYREG_UDB_P0_U1_CFG12 0x400f30ccu
#define CYREG_UDB_P0_U1_CFG13 0x400f30cdu
#define CYREG_UDB_P0_U1_CFG14 0x400f30ceu
#define CYREG_UDB_P0_U1_CFG15 0x400f30cfu
#define CYREG_UDB_P0_U1_CFG16 0x400f30d0u
#define CYREG_UDB_P0_U1_CFG17 0x400f30d1u
#define CYREG_UDB_P0_U1_CFG18 0x400f30d2u
#define CYREG_UDB_P0_U1_CFG19 0x400f30d3u
#define CYREG_UDB_P0_U1_CFG20 0x400f30d4u
#define CYREG_UDB_P0_U1_CFG21 0x400f30d5u
#define CYREG_UDB_P0_U1_CFG22 0x400f30d6u
#define CYREG_UDB_P0_U1_CFG23 0x400f30d7u
#define CYREG_UDB_P0_U1_CFG24 0x400f30d8u
#define CYREG_UDB_P0_U1_CFG25 0x400f30d9u
#define CYREG_UDB_P0_U1_CFG26 0x400f30dau
#define CYREG_UDB_P0_U1_CFG27 0x400f30dbu
#define CYREG_UDB_P0_U1_CFG28 0x400f30dcu
#define CYREG_UDB_P0_U1_CFG29 0x400f30ddu
#define CYREG_UDB_P0_U1_CFG30 0x400f30deu
#define CYREG_UDB_P0_U1_CFG31 0x400f30dfu
#define CYREG_UDB_P0_U1_DCFG0 0x400f30e0u
#define CYREG_UDB_P0_U1_DCFG1 0x400f30e2u
#define CYREG_UDB_P0_U1_DCFG2 0x400f30e4u
#define CYREG_UDB_P0_U1_DCFG3 0x400f30e6u
#define CYREG_UDB_P0_U1_DCFG4 0x400f30e8u
#define CYREG_UDB_P0_U1_DCFG5 0x400f30eau
#define CYREG_UDB_P0_U1_DCFG6 0x400f30ecu
#define CYREG_UDB_P0_U1_DCFG7 0x400f30eeu
#define CYDEV_UDB_P0_ROUTE_BASE 0x400f3100u
#define CYDEV_UDB_P0_ROUTE_SIZE 0x00000100u
#define CYREG_UDB_P0_ROUTE_HC0 0x400f3100u
#define CYFLD_UDB_P_ROUTE_HC_BYTE__OFFSET 0x00000000u
#define CYFLD_UDB_P_ROUTE_HC_BYTE__SIZE 0x00000008u
#define CYREG_UDB_P0_ROUTE_HC1 0x400f3101u
#define CYREG_UDB_P0_ROUTE_HC2 0x400f3102u
#define CYREG_UDB_P0_ROUTE_HC3 0x400f3103u
#define CYREG_UDB_P0_ROUTE_HC4 0x400f3104u
#define CYREG_UDB_P0_ROUTE_HC5 0x400f3105u
#define CYREG_UDB_P0_ROUTE_HC6 0x400f3106u
#define CYREG_UDB_P0_ROUTE_HC7 0x400f3107u
#define CYREG_UDB_P0_ROUTE_HC8 0x400f3108u
#define CYREG_UDB_P0_ROUTE_HC9 0x400f3109u
#define CYREG_UDB_P0_ROUTE_HC10 0x400f310au
#define CYREG_UDB_P0_ROUTE_HC11 0x400f310bu
#define CYREG_UDB_P0_ROUTE_HC12 0x400f310cu
#define CYREG_UDB_P0_ROUTE_HC13 0x400f310du
#define CYREG_UDB_P0_ROUTE_HC14 0x400f310eu
#define CYREG_UDB_P0_ROUTE_HC15 0x400f310fu
#define CYREG_UDB_P0_ROUTE_HC16 0x400f3110u
#define CYREG_UDB_P0_ROUTE_HC17 0x400f3111u
#define CYREG_UDB_P0_ROUTE_HC18 0x400f3112u
#define CYREG_UDB_P0_ROUTE_HC19 0x400f3113u
#define CYREG_UDB_P0_ROUTE_HC20 0x400f3114u
#define CYREG_UDB_P0_ROUTE_HC21 0x400f3115u
#define CYREG_UDB_P0_ROUTE_HC22 0x400f3116u
#define CYREG_UDB_P0_ROUTE_HC23 0x400f3117u
#define CYREG_UDB_P0_ROUTE_HC24 0x400f3118u
#define CYREG_UDB_P0_ROUTE_HC25 0x400f3119u
#define CYREG_UDB_P0_ROUTE_HC26 0x400f311au
#define CYREG_UDB_P0_ROUTE_HC27 0x400f311bu
#define CYREG_UDB_P0_ROUTE_HC28 0x400f311cu
#define CYREG_UDB_P0_ROUTE_HC29 0x400f311du
#define CYREG_UDB_P0_ROUTE_HC30 0x400f311eu
#define CYREG_UDB_P0_ROUTE_HC31 0x400f311fu
#define CYREG_UDB_P0_ROUTE_HC32 0x400f3120u
#define CYREG_UDB_P0_ROUTE_HC33 0x400f3121u
#define CYREG_UDB_P0_ROUTE_HC34 0x400f3122u
#define CYREG_UDB_P0_ROUTE_HC35 0x400f3123u
#define CYREG_UDB_P0_ROUTE_HC36 0x400f3124u
#define CYREG_UDB_P0_ROUTE_HC37 0x400f3125u
#define CYREG_UDB_P0_ROUTE_HC38 0x400f3126u
#define CYREG_UDB_P0_ROUTE_HC39 0x400f3127u
#define CYREG_UDB_P0_ROUTE_HC40 0x400f3128u
#define CYREG_UDB_P0_ROUTE_HC41 0x400f3129u
#define CYREG_UDB_P0_ROUTE_HC42 0x400f312au
#define CYREG_UDB_P0_ROUTE_HC43 0x400f312bu
#define CYREG_UDB_P0_ROUTE_HC44 0x400f312cu
#define CYREG_UDB_P0_ROUTE_HC45 0x400f312du
#define CYREG_UDB_P0_ROUTE_HC46 0x400f312eu
#define CYREG_UDB_P0_ROUTE_HC47 0x400f312fu
#define CYREG_UDB_P0_ROUTE_HC48 0x400f3130u
#define CYREG_UDB_P0_ROUTE_HC49 0x400f3131u
#define CYREG_UDB_P0_ROUTE_HC50 0x400f3132u
#define CYREG_UDB_P0_ROUTE_HC51 0x400f3133u
#define CYREG_UDB_P0_ROUTE_HC52 0x400f3134u
#define CYREG_UDB_P0_ROUTE_HC53 0x400f3135u
#define CYREG_UDB_P0_ROUTE_HC54 0x400f3136u
#define CYREG_UDB_P0_ROUTE_HC55 0x400f3137u
#define CYREG_UDB_P0_ROUTE_HC56 0x400f3138u
#define CYREG_UDB_P0_ROUTE_HC57 0x400f3139u
#define CYREG_UDB_P0_ROUTE_HC58 0x400f313au
#define CYREG_UDB_P0_ROUTE_HC59 0x400f313bu
#define CYREG_UDB_P0_ROUTE_HC60 0x400f313cu
#define CYREG_UDB_P0_ROUTE_HC61 0x400f313du
#define CYREG_UDB_P0_ROUTE_HC62 0x400f313eu
#define CYREG_UDB_P0_ROUTE_HC63 0x400f313fu
#define CYREG_UDB_P0_ROUTE_HC64 0x400f3140u
#define CYREG_UDB_P0_ROUTE_HC65 0x400f3141u
#define CYREG_UDB_P0_ROUTE_HC66 0x400f3142u
#define CYREG_UDB_P0_ROUTE_HC67 0x400f3143u
#define CYREG_UDB_P0_ROUTE_HC68 0x400f3144u
#define CYREG_UDB_P0_ROUTE_HC69 0x400f3145u
#define CYREG_UDB_P0_ROUTE_HC70 0x400f3146u
#define CYREG_UDB_P0_ROUTE_HC71 0x400f3147u
#define CYREG_UDB_P0_ROUTE_HC72 0x400f3148u
#define CYREG_UDB_P0_ROUTE_HC73 0x400f3149u
#define CYREG_UDB_P0_ROUTE_HC74 0x400f314au
#define CYREG_UDB_P0_ROUTE_HC75 0x400f314bu
#define CYREG_UDB_P0_ROUTE_HC76 0x400f314cu
#define CYREG_UDB_P0_ROUTE_HC77 0x400f314du
#define CYREG_UDB_P0_ROUTE_HC78 0x400f314eu
#define CYREG_UDB_P0_ROUTE_HC79 0x400f314fu
#define CYREG_UDB_P0_ROUTE_HC80 0x400f3150u
#define CYREG_UDB_P0_ROUTE_HC81 0x400f3151u
#define CYREG_UDB_P0_ROUTE_HC82 0x400f3152u
#define CYREG_UDB_P0_ROUTE_HC83 0x400f3153u
#define CYREG_UDB_P0_ROUTE_HC84 0x400f3154u
#define CYREG_UDB_P0_ROUTE_HC85 0x400f3155u
#define CYREG_UDB_P0_ROUTE_HC86 0x400f3156u
#define CYREG_UDB_P0_ROUTE_HC87 0x400f3157u
#define CYREG_UDB_P0_ROUTE_HC88 0x400f3158u
#define CYREG_UDB_P0_ROUTE_HC89 0x400f3159u
#define CYREG_UDB_P0_ROUTE_HC90 0x400f315au
#define CYREG_UDB_P0_ROUTE_HC91 0x400f315bu
#define CYREG_UDB_P0_ROUTE_HC92 0x400f315cu
#define CYREG_UDB_P0_ROUTE_HC93 0x400f315du
#define CYREG_UDB_P0_ROUTE_HC94 0x400f315eu
#define CYREG_UDB_P0_ROUTE_HC95 0x400f315fu
#define CYREG_UDB_P0_ROUTE_HC96 0x400f3160u
#define CYREG_UDB_P0_ROUTE_HC97 0x400f3161u
#define CYREG_UDB_P0_ROUTE_HC98 0x400f3162u
#define CYREG_UDB_P0_ROUTE_HC99 0x400f3163u
#define CYREG_UDB_P0_ROUTE_HC100 0x400f3164u
#define CYREG_UDB_P0_ROUTE_HC101 0x400f3165u
#define CYREG_UDB_P0_ROUTE_HC102 0x400f3166u
#define CYREG_UDB_P0_ROUTE_HC103 0x400f3167u
#define CYREG_UDB_P0_ROUTE_HC104 0x400f3168u
#define CYREG_UDB_P0_ROUTE_HC105 0x400f3169u
#define CYREG_UDB_P0_ROUTE_HC106 0x400f316au
#define CYREG_UDB_P0_ROUTE_HC107 0x400f316bu
#define CYREG_UDB_P0_ROUTE_HC108 0x400f316cu
#define CYREG_UDB_P0_ROUTE_HC109 0x400f316du
#define CYREG_UDB_P0_ROUTE_HC110 0x400f316eu
#define CYREG_UDB_P0_ROUTE_HC111 0x400f316fu
#define CYREG_UDB_P0_ROUTE_HC112 0x400f3170u
#define CYREG_UDB_P0_ROUTE_HC113 0x400f3171u
#define CYREG_UDB_P0_ROUTE_HC114 0x400f3172u
#define CYREG_UDB_P0_ROUTE_HC115 0x400f3173u
#define CYREG_UDB_P0_ROUTE_HC116 0x400f3174u
#define CYREG_UDB_P0_ROUTE_HC117 0x400f3175u
#define CYREG_UDB_P0_ROUTE_HC118 0x400f3176u
#define CYREG_UDB_P0_ROUTE_HC119 0x400f3177u
#define CYREG_UDB_P0_ROUTE_HC120 0x400f3178u
#define CYREG_UDB_P0_ROUTE_HC121 0x400f3179u
#define CYREG_UDB_P0_ROUTE_HC122 0x400f317au
#define CYREG_UDB_P0_ROUTE_HC123 0x400f317bu
#define CYREG_UDB_P0_ROUTE_HC124 0x400f317cu
#define CYREG_UDB_P0_ROUTE_HC125 0x400f317du
#define CYREG_UDB_P0_ROUTE_HC126 0x400f317eu
#define CYREG_UDB_P0_ROUTE_HC127 0x400f317fu
#define CYREG_UDB_P0_ROUTE_HV_L0 0x400f3180u
#define CYFLD_UDB_P_ROUTE_HV_BYTE__OFFSET 0x00000000u
#define CYFLD_UDB_P_ROUTE_HV_BYTE__SIZE 0x00000008u
#define CYREG_UDB_P0_ROUTE_HV_L1 0x400f3181u
#define CYREG_UDB_P0_ROUTE_HV_L2 0x400f3182u
#define CYREG_UDB_P0_ROUTE_HV_L3 0x400f3183u
#define CYREG_UDB_P0_ROUTE_HV_L4 0x400f3184u
#define CYREG_UDB_P0_ROUTE_HV_L5 0x400f3185u
#define CYREG_UDB_P0_ROUTE_HV_L6 0x400f3186u
#define CYREG_UDB_P0_ROUTE_HV_L7 0x400f3187u
#define CYREG_UDB_P0_ROUTE_HV_L8 0x400f3188u
#define CYREG_UDB_P0_ROUTE_HV_L9 0x400f3189u
#define CYREG_UDB_P0_ROUTE_HV_L10 0x400f318au
#define CYREG_UDB_P0_ROUTE_HV_L11 0x400f318bu
#define CYREG_UDB_P0_ROUTE_HV_L12 0x400f318cu
#define CYREG_UDB_P0_ROUTE_HV_L13 0x400f318du
#define CYREG_UDB_P0_ROUTE_HV_L14 0x400f318eu
#define CYREG_UDB_P0_ROUTE_HV_L15 0x400f318fu
#define CYREG_UDB_P0_ROUTE_HS0 0x400f3190u
#define CYFLD_UDB_P_ROUTE_HS_BYTE__OFFSET 0x00000000u
#define CYFLD_UDB_P_ROUTE_HS_BYTE__SIZE 0x00000008u
#define CYREG_UDB_P0_ROUTE_HS1 0x400f3191u
#define CYREG_UDB_P0_ROUTE_HS2 0x400f3192u
#define CYREG_UDB_P0_ROUTE_HS3 0x400f3193u
#define CYREG_UDB_P0_ROUTE_HS4 0x400f3194u
#define CYREG_UDB_P0_ROUTE_HS5 0x400f3195u
#define CYREG_UDB_P0_ROUTE_HS6 0x400f3196u
#define CYREG_UDB_P0_ROUTE_HS7 0x400f3197u
#define CYREG_UDB_P0_ROUTE_HS8 0x400f3198u
#define CYREG_UDB_P0_ROUTE_HS9 0x400f3199u
#define CYREG_UDB_P0_ROUTE_HS10 0x400f319au
#define CYREG_UDB_P0_ROUTE_HS11 0x400f319bu
#define CYREG_UDB_P0_ROUTE_HS12 0x400f319cu
#define CYREG_UDB_P0_ROUTE_HS13 0x400f319du
#define CYREG_UDB_P0_ROUTE_HS14 0x400f319eu
#define CYREG_UDB_P0_ROUTE_HS15 0x400f319fu
#define CYREG_UDB_P0_ROUTE_HS16 0x400f31a0u
#define CYREG_UDB_P0_ROUTE_HS17 0x400f31a1u
#define CYREG_UDB_P0_ROUTE_HS18 0x400f31a2u
#define CYREG_UDB_P0_ROUTE_HS19 0x400f31a3u
#define CYREG_UDB_P0_ROUTE_HS20 0x400f31a4u
#define CYREG_UDB_P0_ROUTE_HS21 0x400f31a5u
#define CYREG_UDB_P0_ROUTE_HS22 0x400f31a6u
#define CYREG_UDB_P0_ROUTE_HS23 0x400f31a7u
#define CYREG_UDB_P0_ROUTE_HV_R0 0x400f31a8u
#define CYREG_UDB_P0_ROUTE_HV_R1 0x400f31a9u
#define CYREG_UDB_P0_ROUTE_HV_R2 0x400f31aau
#define CYREG_UDB_P0_ROUTE_HV_R3 0x400f31abu
#define CYREG_UDB_P0_ROUTE_HV_R4 0x400f31acu
#define CYREG_UDB_P0_ROUTE_HV_R5 0x400f31adu
#define CYREG_UDB_P0_ROUTE_HV_R6 0x400f31aeu
#define CYREG_UDB_P0_ROUTE_HV_R7 0x400f31afu
#define CYREG_UDB_P0_ROUTE_HV_R8 0x400f31b0u
#define CYREG_UDB_P0_ROUTE_HV_R9 0x400f31b1u
#define CYREG_UDB_P0_ROUTE_HV_R10 0x400f31b2u
#define CYREG_UDB_P0_ROUTE_HV_R11 0x400f31b3u
#define CYREG_UDB_P0_ROUTE_HV_R12 0x400f31b4u
#define CYREG_UDB_P0_ROUTE_HV_R13 0x400f31b5u
#define CYREG_UDB_P0_ROUTE_HV_R14 0x400f31b6u
#define CYREG_UDB_P0_ROUTE_HV_R15 0x400f31b7u
#define CYREG_UDB_P0_ROUTE_PLD0IN0 0x400f31c0u
#define CYFLD_UDB_P_ROUTE_PI_TOP__OFFSET 0x00000000u
#define CYFLD_UDB_P_ROUTE_PI_TOP__SIZE 0x00000004u
#define CYFLD_UDB_P_ROUTE_PI_BOT__OFFSET 0x00000004u
#define CYFLD_UDB_P_ROUTE_PI_BOT__SIZE 0x00000004u
#define CYREG_UDB_P0_ROUTE_PLD0IN1 0x400f31c2u
#define CYREG_UDB_P0_ROUTE_PLD0IN2 0x400f31c4u
#define CYREG_UDB_P0_ROUTE_PLD1IN0 0x400f31cau
#define CYREG_UDB_P0_ROUTE_PLD1IN1 0x400f31ccu
#define CYREG_UDB_P0_ROUTE_PLD1IN2 0x400f31ceu
#define CYREG_UDB_P0_ROUTE_DPIN0 0x400f31d0u
#define CYREG_UDB_P0_ROUTE_DPIN1 0x400f31d2u
#define CYFLD_UDB_P_ROUTE_PI_TOP2__OFFSET 0x00000002u
#define CYFLD_UDB_P_ROUTE_PI_TOP2__SIZE 0x00000002u
#define CYFLD_UDB_P_ROUTE_PI_BOT2__OFFSET 0x00000004u
#define CYFLD_UDB_P_ROUTE_PI_BOT2__SIZE 0x00000002u
#define CYREG_UDB_P0_ROUTE_SCIN 0x400f31d6u
#define CYREG_UDB_P0_ROUTE_SCIOIN 0x400f31d8u
#define CYREG_UDB_P0_ROUTE_RCIN 0x400f31deu
#define CYREG_UDB_P0_ROUTE_VS0 0x400f31e0u
#define CYFLD_UDB_P_ROUTE_VS_TOP__OFFSET 0x00000000u
#define CYFLD_UDB_P_ROUTE_VS_TOP__SIZE 0x00000004u
#define CYFLD_UDB_P_ROUTE_VS_BOT__OFFSET 0x00000004u
#define CYFLD_UDB_P_ROUTE_VS_BOT__SIZE 0x00000004u
#define CYREG_UDB_P0_ROUTE_VS1 0x400f31e2u
#define CYREG_UDB_P0_ROUTE_VS2 0x400f31e4u
#define CYREG_UDB_P0_ROUTE_VS3 0x400f31e6u
#define CYREG_UDB_P0_ROUTE_VS4 0x400f31e8u
#define CYREG_UDB_P0_ROUTE_VS5 0x400f31eau
#define CYREG_UDB_P0_ROUTE_VS6 0x400f31ecu
#define CYREG_UDB_P0_ROUTE_VS7 0x400f31eeu
#define CYDEV_UDB_P1_BASE 0x400f3200u
#define CYDEV_UDB_P1_SIZE 0x00000200u
#define CYDEV_UDB_P1_U0_BASE 0x400f3200u
#define CYDEV_UDB_P1_U0_SIZE 0x00000080u
#define CYREG_UDB_P1_U0_PLD_IT0 0x400f3200u
#define CYREG_UDB_P1_U0_PLD_IT1 0x400f3204u
#define CYREG_UDB_P1_U0_PLD_IT2 0x400f3208u
#define CYREG_UDB_P1_U0_PLD_IT3 0x400f320cu
#define CYREG_UDB_P1_U0_PLD_IT4 0x400f3210u
#define CYREG_UDB_P1_U0_PLD_IT5 0x400f3214u
#define CYREG_UDB_P1_U0_PLD_IT6 0x400f3218u
#define CYREG_UDB_P1_U0_PLD_IT7 0x400f321cu
#define CYREG_UDB_P1_U0_PLD_IT8 0x400f3220u
#define CYREG_UDB_P1_U0_PLD_IT9 0x400f3224u
#define CYREG_UDB_P1_U0_PLD_IT10 0x400f3228u
#define CYREG_UDB_P1_U0_PLD_IT11 0x400f322cu
#define CYREG_UDB_P1_U0_PLD_ORT0 0x400f3230u
#define CYREG_UDB_P1_U0_PLD_ORT1 0x400f3232u
#define CYREG_UDB_P1_U0_PLD_ORT2 0x400f3234u
#define CYREG_UDB_P1_U0_PLD_ORT3 0x400f3236u
#define CYREG_UDB_P1_U0_PLD_MC_CFG_CEN_CONST 0x400f3238u
#define CYREG_UDB_P1_U0_PLD_MC_CFG_XORFB 0x400f323au
#define CYREG_UDB_P1_U0_PLD_MC_SET_RESET 0x400f323cu
#define CYREG_UDB_P1_U0_PLD_MC_CFG_BYPASS 0x400f323eu
#define CYREG_UDB_P1_U0_CFG0 0x400f3240u
#define CYREG_UDB_P1_U0_CFG1 0x400f3241u
#define CYREG_UDB_P1_U0_CFG2 0x400f3242u
#define CYREG_UDB_P1_U0_CFG3 0x400f3243u
#define CYREG_UDB_P1_U0_CFG4 0x400f3244u
#define CYREG_UDB_P1_U0_CFG5 0x400f3245u
#define CYREG_UDB_P1_U0_CFG6 0x400f3246u
#define CYREG_UDB_P1_U0_CFG7 0x400f3247u
#define CYREG_UDB_P1_U0_CFG8 0x400f3248u
#define CYREG_UDB_P1_U0_CFG9 0x400f3249u
#define CYREG_UDB_P1_U0_CFG10 0x400f324au
#define CYREG_UDB_P1_U0_CFG11 0x400f324bu
#define CYREG_UDB_P1_U0_CFG12 0x400f324cu
#define CYREG_UDB_P1_U0_CFG13 0x400f324du
#define CYREG_UDB_P1_U0_CFG14 0x400f324eu
#define CYREG_UDB_P1_U0_CFG15 0x400f324fu
#define CYREG_UDB_P1_U0_CFG16 0x400f3250u
#define CYREG_UDB_P1_U0_CFG17 0x400f3251u
#define CYREG_UDB_P1_U0_CFG18 0x400f3252u
#define CYREG_UDB_P1_U0_CFG19 0x400f3253u
#define CYREG_UDB_P1_U0_CFG20 0x400f3254u
#define CYREG_UDB_P1_U0_CFG21 0x400f3255u
#define CYREG_UDB_P1_U0_CFG22 0x400f3256u
#define CYREG_UDB_P1_U0_CFG23 0x400f3257u
#define CYREG_UDB_P1_U0_CFG24 0x400f3258u
#define CYREG_UDB_P1_U0_CFG25 0x400f3259u
#define CYREG_UDB_P1_U0_CFG26 0x400f325au
#define CYREG_UDB_P1_U0_CFG27 0x400f325bu
#define CYREG_UDB_P1_U0_CFG28 0x400f325cu
#define CYREG_UDB_P1_U0_CFG29 0x400f325du
#define CYREG_UDB_P1_U0_CFG30 0x400f325eu
#define CYREG_UDB_P1_U0_CFG31 0x400f325fu
#define CYREG_UDB_P1_U0_DCFG0 0x400f3260u
#define CYREG_UDB_P1_U0_DCFG1 0x400f3262u
#define CYREG_UDB_P1_U0_DCFG2 0x400f3264u
#define CYREG_UDB_P1_U0_DCFG3 0x400f3266u
#define CYREG_UDB_P1_U0_DCFG4 0x400f3268u
#define CYREG_UDB_P1_U0_DCFG5 0x400f326au
#define CYREG_UDB_P1_U0_DCFG6 0x400f326cu
#define CYREG_UDB_P1_U0_DCFG7 0x400f326eu
#define CYDEV_UDB_P1_U1_BASE 0x400f3280u
#define CYDEV_UDB_P1_U1_SIZE 0x00000080u
#define CYREG_UDB_P1_U1_PLD_IT0 0x400f3280u
#define CYREG_UDB_P1_U1_PLD_IT1 0x400f3284u
#define CYREG_UDB_P1_U1_PLD_IT2 0x400f3288u
#define CYREG_UDB_P1_U1_PLD_IT3 0x400f328cu
#define CYREG_UDB_P1_U1_PLD_IT4 0x400f3290u
#define CYREG_UDB_P1_U1_PLD_IT5 0x400f3294u
#define CYREG_UDB_P1_U1_PLD_IT6 0x400f3298u
#define CYREG_UDB_P1_U1_PLD_IT7 0x400f329cu
#define CYREG_UDB_P1_U1_PLD_IT8 0x400f32a0u
#define CYREG_UDB_P1_U1_PLD_IT9 0x400f32a4u
#define CYREG_UDB_P1_U1_PLD_IT10 0x400f32a8u
#define CYREG_UDB_P1_U1_PLD_IT11 0x400f32acu
#define CYREG_UDB_P1_U1_PLD_ORT0 0x400f32b0u
#define CYREG_UDB_P1_U1_PLD_ORT1 0x400f32b2u
#define CYREG_UDB_P1_U1_PLD_ORT2 0x400f32b4u
#define CYREG_UDB_P1_U1_PLD_ORT3 0x400f32b6u
#define CYREG_UDB_P1_U1_PLD_MC_CFG_CEN_CONST 0x400f32b8u
#define CYREG_UDB_P1_U1_PLD_MC_CFG_XORFB 0x400f32bau
#define CYREG_UDB_P1_U1_PLD_MC_SET_RESET 0x400f32bcu
#define CYREG_UDB_P1_U1_PLD_MC_CFG_BYPASS 0x400f32beu
#define CYREG_UDB_P1_U1_CFG0 0x400f32c0u
#define CYREG_UDB_P1_U1_CFG1 0x400f32c1u
#define CYREG_UDB_P1_U1_CFG2 0x400f32c2u
#define CYREG_UDB_P1_U1_CFG3 0x400f32c3u
#define CYREG_UDB_P1_U1_CFG4 0x400f32c4u
#define CYREG_UDB_P1_U1_CFG5 0x400f32c5u
#define CYREG_UDB_P1_U1_CFG6 0x400f32c6u
#define CYREG_UDB_P1_U1_CFG7 0x400f32c7u
#define CYREG_UDB_P1_U1_CFG8 0x400f32c8u
#define CYREG_UDB_P1_U1_CFG9 0x400f32c9u
#define CYREG_UDB_P1_U1_CFG10 0x400f32cau
#define CYREG_UDB_P1_U1_CFG11 0x400f32cbu
#define CYREG_UDB_P1_U1_CFG12 0x400f32ccu
#define CYREG_UDB_P1_U1_CFG13 0x400f32cdu
#define CYREG_UDB_P1_U1_CFG14 0x400f32ceu
#define CYREG_UDB_P1_U1_CFG15 0x400f32cfu
#define CYREG_UDB_P1_U1_CFG16 0x400f32d0u
#define CYREG_UDB_P1_U1_CFG17 0x400f32d1u
#define CYREG_UDB_P1_U1_CFG18 0x400f32d2u
#define CYREG_UDB_P1_U1_CFG19 0x400f32d3u
#define CYREG_UDB_P1_U1_CFG20 0x400f32d4u
#define CYREG_UDB_P1_U1_CFG21 0x400f32d5u
#define CYREG_UDB_P1_U1_CFG22 0x400f32d6u
#define CYREG_UDB_P1_U1_CFG23 0x400f32d7u
#define CYREG_UDB_P1_U1_CFG24 0x400f32d8u
#define CYREG_UDB_P1_U1_CFG25 0x400f32d9u
#define CYREG_UDB_P1_U1_CFG26 0x400f32dau
#define CYREG_UDB_P1_U1_CFG27 0x400f32dbu
#define CYREG_UDB_P1_U1_CFG28 0x400f32dcu
#define CYREG_UDB_P1_U1_CFG29 0x400f32ddu
#define CYREG_UDB_P1_U1_CFG30 0x400f32deu
#define CYREG_UDB_P1_U1_CFG31 0x400f32dfu
#define CYREG_UDB_P1_U1_DCFG0 0x400f32e0u
#define CYREG_UDB_P1_U1_DCFG1 0x400f32e2u
#define CYREG_UDB_P1_U1_DCFG2 0x400f32e4u
#define CYREG_UDB_P1_U1_DCFG3 0x400f32e6u
#define CYREG_UDB_P1_U1_DCFG4 0x400f32e8u
#define CYREG_UDB_P1_U1_DCFG5 0x400f32eau
#define CYREG_UDB_P1_U1_DCFG6 0x400f32ecu
#define CYREG_UDB_P1_U1_DCFG7 0x400f32eeu
#define CYDEV_UDB_P1_ROUTE_BASE 0x400f3300u
#define CYDEV_UDB_P1_ROUTE_SIZE 0x00000100u
#define CYREG_UDB_P1_ROUTE_HC0 0x400f3300u
#define CYREG_UDB_P1_ROUTE_HC1 0x400f3301u
#define CYREG_UDB_P1_ROUTE_HC2 0x400f3302u
#define CYREG_UDB_P1_ROUTE_HC3 0x400f3303u
#define CYREG_UDB_P1_ROUTE_HC4 0x400f3304u
#define CYREG_UDB_P1_ROUTE_HC5 0x400f3305u
#define CYREG_UDB_P1_ROUTE_HC6 0x400f3306u
#define CYREG_UDB_P1_ROUTE_HC7 0x400f3307u
#define CYREG_UDB_P1_ROUTE_HC8 0x400f3308u
#define CYREG_UDB_P1_ROUTE_HC9 0x400f3309u
#define CYREG_UDB_P1_ROUTE_HC10 0x400f330au
#define CYREG_UDB_P1_ROUTE_HC11 0x400f330bu
#define CYREG_UDB_P1_ROUTE_HC12 0x400f330cu
#define CYREG_UDB_P1_ROUTE_HC13 0x400f330du
#define CYREG_UDB_P1_ROUTE_HC14 0x400f330eu
#define CYREG_UDB_P1_ROUTE_HC15 0x400f330fu
#define CYREG_UDB_P1_ROUTE_HC16 0x400f3310u
#define CYREG_UDB_P1_ROUTE_HC17 0x400f3311u
#define CYREG_UDB_P1_ROUTE_HC18 0x400f3312u
#define CYREG_UDB_P1_ROUTE_HC19 0x400f3313u
#define CYREG_UDB_P1_ROUTE_HC20 0x400f3314u
#define CYREG_UDB_P1_ROUTE_HC21 0x400f3315u
#define CYREG_UDB_P1_ROUTE_HC22 0x400f3316u
#define CYREG_UDB_P1_ROUTE_HC23 0x400f3317u
#define CYREG_UDB_P1_ROUTE_HC24 0x400f3318u
#define CYREG_UDB_P1_ROUTE_HC25 0x400f3319u
#define CYREG_UDB_P1_ROUTE_HC26 0x400f331au
#define CYREG_UDB_P1_ROUTE_HC27 0x400f331bu
#define CYREG_UDB_P1_ROUTE_HC28 0x400f331cu
#define CYREG_UDB_P1_ROUTE_HC29 0x400f331du
#define CYREG_UDB_P1_ROUTE_HC30 0x400f331eu
#define CYREG_UDB_P1_ROUTE_HC31 0x400f331fu
#define CYREG_UDB_P1_ROUTE_HC32 0x400f3320u
#define CYREG_UDB_P1_ROUTE_HC33 0x400f3321u
#define CYREG_UDB_P1_ROUTE_HC34 0x400f3322u
#define CYREG_UDB_P1_ROUTE_HC35 0x400f3323u
#define CYREG_UDB_P1_ROUTE_HC36 0x400f3324u
#define CYREG_UDB_P1_ROUTE_HC37 0x400f3325u
#define CYREG_UDB_P1_ROUTE_HC38 0x400f3326u
#define CYREG_UDB_P1_ROUTE_HC39 0x400f3327u
#define CYREG_UDB_P1_ROUTE_HC40 0x400f3328u
#define CYREG_UDB_P1_ROUTE_HC41 0x400f3329u
#define CYREG_UDB_P1_ROUTE_HC42 0x400f332au
#define CYREG_UDB_P1_ROUTE_HC43 0x400f332bu
#define CYREG_UDB_P1_ROUTE_HC44 0x400f332cu
#define CYREG_UDB_P1_ROUTE_HC45 0x400f332du
#define CYREG_UDB_P1_ROUTE_HC46 0x400f332eu
#define CYREG_UDB_P1_ROUTE_HC47 0x400f332fu
#define CYREG_UDB_P1_ROUTE_HC48 0x400f3330u
#define CYREG_UDB_P1_ROUTE_HC49 0x400f3331u
#define CYREG_UDB_P1_ROUTE_HC50 0x400f3332u
#define CYREG_UDB_P1_ROUTE_HC51 0x400f3333u
#define CYREG_UDB_P1_ROUTE_HC52 0x400f3334u
#define CYREG_UDB_P1_ROUTE_HC53 0x400f3335u
#define CYREG_UDB_P1_ROUTE_HC54 0x400f3336u
#define CYREG_UDB_P1_ROUTE_HC55 0x400f3337u
#define CYREG_UDB_P1_ROUTE_HC56 0x400f3338u
#define CYREG_UDB_P1_ROUTE_HC57 0x400f3339u
#define CYREG_UDB_P1_ROUTE_HC58 0x400f333au
#define CYREG_UDB_P1_ROUTE_HC59 0x400f333bu
#define CYREG_UDB_P1_ROUTE_HC60 0x400f333cu
#define CYREG_UDB_P1_ROUTE_HC61 0x400f333du
#define CYREG_UDB_P1_ROUTE_HC62 0x400f333eu
#define CYREG_UDB_P1_ROUTE_HC63 0x400f333fu
#define CYREG_UDB_P1_ROUTE_HC64 0x400f3340u
#define CYREG_UDB_P1_ROUTE_HC65 0x400f3341u
#define CYREG_UDB_P1_ROUTE_HC66 0x400f3342u
#define CYREG_UDB_P1_ROUTE_HC67 0x400f3343u
#define CYREG_UDB_P1_ROUTE_HC68 0x400f3344u
#define CYREG_UDB_P1_ROUTE_HC69 0x400f3345u
#define CYREG_UDB_P1_ROUTE_HC70 0x400f3346u
#define CYREG_UDB_P1_ROUTE_HC71 0x400f3347u
#define CYREG_UDB_P1_ROUTE_HC72 0x400f3348u
#define CYREG_UDB_P1_ROUTE_HC73 0x400f3349u
#define CYREG_UDB_P1_ROUTE_HC74 0x400f334au
#define CYREG_UDB_P1_ROUTE_HC75 0x400f334bu
#define CYREG_UDB_P1_ROUTE_HC76 0x400f334cu
#define CYREG_UDB_P1_ROUTE_HC77 0x400f334du
#define CYREG_UDB_P1_ROUTE_HC78 0x400f334eu
#define CYREG_UDB_P1_ROUTE_HC79 0x400f334fu
#define CYREG_UDB_P1_ROUTE_HC80 0x400f3350u
#define CYREG_UDB_P1_ROUTE_HC81 0x400f3351u
#define CYREG_UDB_P1_ROUTE_HC82 0x400f3352u
#define CYREG_UDB_P1_ROUTE_HC83 0x400f3353u
#define CYREG_UDB_P1_ROUTE_HC84 0x400f3354u
#define CYREG_UDB_P1_ROUTE_HC85 0x400f3355u
#define CYREG_UDB_P1_ROUTE_HC86 0x400f3356u
#define CYREG_UDB_P1_ROUTE_HC87 0x400f3357u
#define CYREG_UDB_P1_ROUTE_HC88 0x400f3358u
#define CYREG_UDB_P1_ROUTE_HC89 0x400f3359u
#define CYREG_UDB_P1_ROUTE_HC90 0x400f335au
#define CYREG_UDB_P1_ROUTE_HC91 0x400f335bu
#define CYREG_UDB_P1_ROUTE_HC92 0x400f335cu
#define CYREG_UDB_P1_ROUTE_HC93 0x400f335du
#define CYREG_UDB_P1_ROUTE_HC94 0x400f335eu
#define CYREG_UDB_P1_ROUTE_HC95 0x400f335fu
#define CYREG_UDB_P1_ROUTE_HC96 0x400f3360u
#define CYREG_UDB_P1_ROUTE_HC97 0x400f3361u
#define CYREG_UDB_P1_ROUTE_HC98 0x400f3362u
#define CYREG_UDB_P1_ROUTE_HC99 0x400f3363u
#define CYREG_UDB_P1_ROUTE_HC100 0x400f3364u
#define CYREG_UDB_P1_ROUTE_HC101 0x400f3365u
#define CYREG_UDB_P1_ROUTE_HC102 0x400f3366u
#define CYREG_UDB_P1_ROUTE_HC103 0x400f3367u
#define CYREG_UDB_P1_ROUTE_HC104 0x400f3368u
#define CYREG_UDB_P1_ROUTE_HC105 0x400f3369u
#define CYREG_UDB_P1_ROUTE_HC106 0x400f336au
#define CYREG_UDB_P1_ROUTE_HC107 0x400f336bu
#define CYREG_UDB_P1_ROUTE_HC108 0x400f336cu
#define CYREG_UDB_P1_ROUTE_HC109 0x400f336du
#define CYREG_UDB_P1_ROUTE_HC110 0x400f336eu
#define CYREG_UDB_P1_ROUTE_HC111 0x400f336fu
#define CYREG_UDB_P1_ROUTE_HC112 0x400f3370u
#define CYREG_UDB_P1_ROUTE_HC113 0x400f3371u
#define CYREG_UDB_P1_ROUTE_HC114 0x400f3372u
#define CYREG_UDB_P1_ROUTE_HC115 0x400f3373u
#define CYREG_UDB_P1_ROUTE_HC116 0x400f3374u
#define CYREG_UDB_P1_ROUTE_HC117 0x400f3375u
#define CYREG_UDB_P1_ROUTE_HC118 0x400f3376u
#define CYREG_UDB_P1_ROUTE_HC119 0x400f3377u
#define CYREG_UDB_P1_ROUTE_HC120 0x400f3378u
#define CYREG_UDB_P1_ROUTE_HC121 0x400f3379u
#define CYREG_UDB_P1_ROUTE_HC122 0x400f337au
#define CYREG_UDB_P1_ROUTE_HC123 0x400f337bu
#define CYREG_UDB_P1_ROUTE_HC124 0x400f337cu
#define CYREG_UDB_P1_ROUTE_HC125 0x400f337du
#define CYREG_UDB_P1_ROUTE_HC126 0x400f337eu
#define CYREG_UDB_P1_ROUTE_HC127 0x400f337fu
#define CYREG_UDB_P1_ROUTE_HV_L0 0x400f3380u
#define CYREG_UDB_P1_ROUTE_HV_L1 0x400f3381u
#define CYREG_UDB_P1_ROUTE_HV_L2 0x400f3382u
#define CYREG_UDB_P1_ROUTE_HV_L3 0x400f3383u
#define CYREG_UDB_P1_ROUTE_HV_L4 0x400f3384u
#define CYREG_UDB_P1_ROUTE_HV_L5 0x400f3385u
#define CYREG_UDB_P1_ROUTE_HV_L6 0x400f3386u
#define CYREG_UDB_P1_ROUTE_HV_L7 0x400f3387u
#define CYREG_UDB_P1_ROUTE_HV_L8 0x400f3388u
#define CYREG_UDB_P1_ROUTE_HV_L9 0x400f3389u
#define CYREG_UDB_P1_ROUTE_HV_L10 0x400f338au
#define CYREG_UDB_P1_ROUTE_HV_L11 0x400f338bu
#define CYREG_UDB_P1_ROUTE_HV_L12 0x400f338cu
#define CYREG_UDB_P1_ROUTE_HV_L13 0x400f338du
#define CYREG_UDB_P1_ROUTE_HV_L14 0x400f338eu
#define CYREG_UDB_P1_ROUTE_HV_L15 0x400f338fu
#define CYREG_UDB_P1_ROUTE_HS0 0x400f3390u
#define CYREG_UDB_P1_ROUTE_HS1 0x400f3391u
#define CYREG_UDB_P1_ROUTE_HS2 0x400f3392u
#define CYREG_UDB_P1_ROUTE_HS3 0x400f3393u
#define CYREG_UDB_P1_ROUTE_HS4 0x400f3394u
#define CYREG_UDB_P1_ROUTE_HS5 0x400f3395u
#define CYREG_UDB_P1_ROUTE_HS6 0x400f3396u
#define CYREG_UDB_P1_ROUTE_HS7 0x400f3397u
#define CYREG_UDB_P1_ROUTE_HS8 0x400f3398u
#define CYREG_UDB_P1_ROUTE_HS9 0x400f3399u
#define CYREG_UDB_P1_ROUTE_HS10 0x400f339au
#define CYREG_UDB_P1_ROUTE_HS11 0x400f339bu
#define CYREG_UDB_P1_ROUTE_HS12 0x400f339cu
#define CYREG_UDB_P1_ROUTE_HS13 0x400f339du
#define CYREG_UDB_P1_ROUTE_HS14 0x400f339eu
#define CYREG_UDB_P1_ROUTE_HS15 0x400f339fu
#define CYREG_UDB_P1_ROUTE_HS16 0x400f33a0u
#define CYREG_UDB_P1_ROUTE_HS17 0x400f33a1u
#define CYREG_UDB_P1_ROUTE_HS18 0x400f33a2u
#define CYREG_UDB_P1_ROUTE_HS19 0x400f33a3u
#define CYREG_UDB_P1_ROUTE_HS20 0x400f33a4u
#define CYREG_UDB_P1_ROUTE_HS21 0x400f33a5u
#define CYREG_UDB_P1_ROUTE_HS22 0x400f33a6u
#define CYREG_UDB_P1_ROUTE_HS23 0x400f33a7u
#define CYREG_UDB_P1_ROUTE_HV_R0 0x400f33a8u
#define CYREG_UDB_P1_ROUTE_HV_R1 0x400f33a9u
#define CYREG_UDB_P1_ROUTE_HV_R2 0x400f33aau
#define CYREG_UDB_P1_ROUTE_HV_R3 0x400f33abu
#define CYREG_UDB_P1_ROUTE_HV_R4 0x400f33acu
#define CYREG_UDB_P1_ROUTE_HV_R5 0x400f33adu
#define CYREG_UDB_P1_ROUTE_HV_R6 0x400f33aeu
#define CYREG_UDB_P1_ROUTE_HV_R7 0x400f33afu
#define CYREG_UDB_P1_ROUTE_HV_R8 0x400f33b0u
#define CYREG_UDB_P1_ROUTE_HV_R9 0x400f33b1u
#define CYREG_UDB_P1_ROUTE_HV_R10 0x400f33b2u
#define CYREG_UDB_P1_ROUTE_HV_R11 0x400f33b3u
#define CYREG_UDB_P1_ROUTE_HV_R12 0x400f33b4u
#define CYREG_UDB_P1_ROUTE_HV_R13 0x400f33b5u
#define CYREG_UDB_P1_ROUTE_HV_R14 0x400f33b6u
#define CYREG_UDB_P1_ROUTE_HV_R15 0x400f33b7u
#define CYREG_UDB_P1_ROUTE_PLD0IN0 0x400f33c0u
#define CYREG_UDB_P1_ROUTE_PLD0IN1 0x400f33c2u
#define CYREG_UDB_P1_ROUTE_PLD0IN2 0x400f33c4u
#define CYREG_UDB_P1_ROUTE_PLD1IN0 0x400f33cau
#define CYREG_UDB_P1_ROUTE_PLD1IN1 0x400f33ccu
#define CYREG_UDB_P1_ROUTE_PLD1IN2 0x400f33ceu
#define CYREG_UDB_P1_ROUTE_DPIN0 0x400f33d0u
#define CYREG_UDB_P1_ROUTE_DPIN1 0x400f33d2u
#define CYREG_UDB_P1_ROUTE_SCIN 0x400f33d6u
#define CYREG_UDB_P1_ROUTE_SCIOIN 0x400f33d8u
#define CYREG_UDB_P1_ROUTE_RCIN 0x400f33deu
#define CYREG_UDB_P1_ROUTE_VS0 0x400f33e0u
#define CYREG_UDB_P1_ROUTE_VS1 0x400f33e2u
#define CYREG_UDB_P1_ROUTE_VS2 0x400f33e4u
#define CYREG_UDB_P1_ROUTE_VS3 0x400f33e6u
#define CYREG_UDB_P1_ROUTE_VS4 0x400f33e8u
#define CYREG_UDB_P1_ROUTE_VS5 0x400f33eau
#define CYREG_UDB_P1_ROUTE_VS6 0x400f33ecu
#define CYREG_UDB_P1_ROUTE_VS7 0x400f33eeu
#define CYDEV_UDB_P2_BASE 0x400f3400u
#define CYDEV_UDB_P2_SIZE 0x00000200u
#define CYDEV_UDB_P2_U0_BASE 0x400f3400u
#define CYDEV_UDB_P2_U0_SIZE 0x00000080u
#define CYREG_UDB_P2_U0_PLD_IT0 0x400f3400u
#define CYREG_UDB_P2_U0_PLD_IT1 0x400f3404u
#define CYREG_UDB_P2_U0_PLD_IT2 0x400f3408u
#define CYREG_UDB_P2_U0_PLD_IT3 0x400f340cu
#define CYREG_UDB_P2_U0_PLD_IT4 0x400f3410u
#define CYREG_UDB_P2_U0_PLD_IT5 0x400f3414u
#define CYREG_UDB_P2_U0_PLD_IT6 0x400f3418u
#define CYREG_UDB_P2_U0_PLD_IT7 0x400f341cu
#define CYREG_UDB_P2_U0_PLD_IT8 0x400f3420u
#define CYREG_UDB_P2_U0_PLD_IT9 0x400f3424u
#define CYREG_UDB_P2_U0_PLD_IT10 0x400f3428u
#define CYREG_UDB_P2_U0_PLD_IT11 0x400f342cu
#define CYREG_UDB_P2_U0_PLD_ORT0 0x400f3430u
#define CYREG_UDB_P2_U0_PLD_ORT1 0x400f3432u
#define CYREG_UDB_P2_U0_PLD_ORT2 0x400f3434u
#define CYREG_UDB_P2_U0_PLD_ORT3 0x400f3436u
#define CYREG_UDB_P2_U0_PLD_MC_CFG_CEN_CONST 0x400f3438u
#define CYREG_UDB_P2_U0_PLD_MC_CFG_XORFB 0x400f343au
#define CYREG_UDB_P2_U0_PLD_MC_SET_RESET 0x400f343cu
#define CYREG_UDB_P2_U0_PLD_MC_CFG_BYPASS 0x400f343eu
#define CYREG_UDB_P2_U0_CFG0 0x400f3440u
#define CYREG_UDB_P2_U0_CFG1 0x400f3441u
#define CYREG_UDB_P2_U0_CFG2 0x400f3442u
#define CYREG_UDB_P2_U0_CFG3 0x400f3443u
#define CYREG_UDB_P2_U0_CFG4 0x400f3444u
#define CYREG_UDB_P2_U0_CFG5 0x400f3445u
#define CYREG_UDB_P2_U0_CFG6 0x400f3446u
#define CYREG_UDB_P2_U0_CFG7 0x400f3447u
#define CYREG_UDB_P2_U0_CFG8 0x400f3448u
#define CYREG_UDB_P2_U0_CFG9 0x400f3449u
#define CYREG_UDB_P2_U0_CFG10 0x400f344au
#define CYREG_UDB_P2_U0_CFG11 0x400f344bu
#define CYREG_UDB_P2_U0_CFG12 0x400f344cu
#define CYREG_UDB_P2_U0_CFG13 0x400f344du
#define CYREG_UDB_P2_U0_CFG14 0x400f344eu
#define CYREG_UDB_P2_U0_CFG15 0x400f344fu
#define CYREG_UDB_P2_U0_CFG16 0x400f3450u
#define CYREG_UDB_P2_U0_CFG17 0x400f3451u
#define CYREG_UDB_P2_U0_CFG18 0x400f3452u
#define CYREG_UDB_P2_U0_CFG19 0x400f3453u
#define CYREG_UDB_P2_U0_CFG20 0x400f3454u
#define CYREG_UDB_P2_U0_CFG21 0x400f3455u
#define CYREG_UDB_P2_U0_CFG22 0x400f3456u
#define CYREG_UDB_P2_U0_CFG23 0x400f3457u
#define CYREG_UDB_P2_U0_CFG24 0x400f3458u
#define CYREG_UDB_P2_U0_CFG25 0x400f3459u
#define CYREG_UDB_P2_U0_CFG26 0x400f345au
#define CYREG_UDB_P2_U0_CFG27 0x400f345bu
#define CYREG_UDB_P2_U0_CFG28 0x400f345cu
#define CYREG_UDB_P2_U0_CFG29 0x400f345du
#define CYREG_UDB_P2_U0_CFG30 0x400f345eu
#define CYREG_UDB_P2_U0_CFG31 0x400f345fu
#define CYREG_UDB_P2_U0_DCFG0 0x400f3460u
#define CYREG_UDB_P2_U0_DCFG1 0x400f3462u
#define CYREG_UDB_P2_U0_DCFG2 0x400f3464u
#define CYREG_UDB_P2_U0_DCFG3 0x400f3466u
#define CYREG_UDB_P2_U0_DCFG4 0x400f3468u
#define CYREG_UDB_P2_U0_DCFG5 0x400f346au
#define CYREG_UDB_P2_U0_DCFG6 0x400f346cu
#define CYREG_UDB_P2_U0_DCFG7 0x400f346eu
#define CYDEV_UDB_P2_U1_BASE 0x400f3480u
#define CYDEV_UDB_P2_U1_SIZE 0x00000080u
#define CYREG_UDB_P2_U1_PLD_IT0 0x400f3480u
#define CYREG_UDB_P2_U1_PLD_IT1 0x400f3484u
#define CYREG_UDB_P2_U1_PLD_IT2 0x400f3488u
#define CYREG_UDB_P2_U1_PLD_IT3 0x400f348cu
#define CYREG_UDB_P2_U1_PLD_IT4 0x400f3490u
#define CYREG_UDB_P2_U1_PLD_IT5 0x400f3494u
#define CYREG_UDB_P2_U1_PLD_IT6 0x400f3498u
#define CYREG_UDB_P2_U1_PLD_IT7 0x400f349cu
#define CYREG_UDB_P2_U1_PLD_IT8 0x400f34a0u
#define CYREG_UDB_P2_U1_PLD_IT9 0x400f34a4u
#define CYREG_UDB_P2_U1_PLD_IT10 0x400f34a8u
#define CYREG_UDB_P2_U1_PLD_IT11 0x400f34acu
#define CYREG_UDB_P2_U1_PLD_ORT0 0x400f34b0u
#define CYREG_UDB_P2_U1_PLD_ORT1 0x400f34b2u
#define CYREG_UDB_P2_U1_PLD_ORT2 0x400f34b4u
#define CYREG_UDB_P2_U1_PLD_ORT3 0x400f34b6u
#define CYREG_UDB_P2_U1_PLD_MC_CFG_CEN_CONST 0x400f34b8u
#define CYREG_UDB_P2_U1_PLD_MC_CFG_XORFB 0x400f34bau
#define CYREG_UDB_P2_U1_PLD_MC_SET_RESET 0x400f34bcu
#define CYREG_UDB_P2_U1_PLD_MC_CFG_BYPASS 0x400f34beu
#define CYREG_UDB_P2_U1_CFG0 0x400f34c0u
#define CYREG_UDB_P2_U1_CFG1 0x400f34c1u
#define CYREG_UDB_P2_U1_CFG2 0x400f34c2u
#define CYREG_UDB_P2_U1_CFG3 0x400f34c3u
#define CYREG_UDB_P2_U1_CFG4 0x400f34c4u
#define CYREG_UDB_P2_U1_CFG5 0x400f34c5u
#define CYREG_UDB_P2_U1_CFG6 0x400f34c6u
#define CYREG_UDB_P2_U1_CFG7 0x400f34c7u
#define CYREG_UDB_P2_U1_CFG8 0x400f34c8u
#define CYREG_UDB_P2_U1_CFG9 0x400f34c9u
#define CYREG_UDB_P2_U1_CFG10 0x400f34cau
#define CYREG_UDB_P2_U1_CFG11 0x400f34cbu
#define CYREG_UDB_P2_U1_CFG12 0x400f34ccu
#define CYREG_UDB_P2_U1_CFG13 0x400f34cdu
#define CYREG_UDB_P2_U1_CFG14 0x400f34ceu
#define CYREG_UDB_P2_U1_CFG15 0x400f34cfu
#define CYREG_UDB_P2_U1_CFG16 0x400f34d0u
#define CYREG_UDB_P2_U1_CFG17 0x400f34d1u
#define CYREG_UDB_P2_U1_CFG18 0x400f34d2u
#define CYREG_UDB_P2_U1_CFG19 0x400f34d3u
#define CYREG_UDB_P2_U1_CFG20 0x400f34d4u
#define CYREG_UDB_P2_U1_CFG21 0x400f34d5u
#define CYREG_UDB_P2_U1_CFG22 0x400f34d6u
#define CYREG_UDB_P2_U1_CFG23 0x400f34d7u
#define CYREG_UDB_P2_U1_CFG24 0x400f34d8u
#define CYREG_UDB_P2_U1_CFG25 0x400f34d9u
#define CYREG_UDB_P2_U1_CFG26 0x400f34dau
#define CYREG_UDB_P2_U1_CFG27 0x400f34dbu
#define CYREG_UDB_P2_U1_CFG28 0x400f34dcu
#define CYREG_UDB_P2_U1_CFG29 0x400f34ddu
#define CYREG_UDB_P2_U1_CFG30 0x400f34deu
#define CYREG_UDB_P2_U1_CFG31 0x400f34dfu
#define CYREG_UDB_P2_U1_DCFG0 0x400f34e0u
#define CYREG_UDB_P2_U1_DCFG1 0x400f34e2u
#define CYREG_UDB_P2_U1_DCFG2 0x400f34e4u
#define CYREG_UDB_P2_U1_DCFG3 0x400f34e6u
#define CYREG_UDB_P2_U1_DCFG4 0x400f34e8u
#define CYREG_UDB_P2_U1_DCFG5 0x400f34eau
#define CYREG_UDB_P2_U1_DCFG6 0x400f34ecu
#define CYREG_UDB_P2_U1_DCFG7 0x400f34eeu
#define CYDEV_UDB_P2_ROUTE_BASE 0x400f3500u
#define CYDEV_UDB_P2_ROUTE_SIZE 0x00000100u
#define CYREG_UDB_P2_ROUTE_HC0 0x400f3500u
#define CYREG_UDB_P2_ROUTE_HC1 0x400f3501u
#define CYREG_UDB_P2_ROUTE_HC2 0x400f3502u
#define CYREG_UDB_P2_ROUTE_HC3 0x400f3503u
#define CYREG_UDB_P2_ROUTE_HC4 0x400f3504u
#define CYREG_UDB_P2_ROUTE_HC5 0x400f3505u
#define CYREG_UDB_P2_ROUTE_HC6 0x400f3506u
#define CYREG_UDB_P2_ROUTE_HC7 0x400f3507u
#define CYREG_UDB_P2_ROUTE_HC8 0x400f3508u
#define CYREG_UDB_P2_ROUTE_HC9 0x400f3509u
#define CYREG_UDB_P2_ROUTE_HC10 0x400f350au
#define CYREG_UDB_P2_ROUTE_HC11 0x400f350bu
#define CYREG_UDB_P2_ROUTE_HC12 0x400f350cu
#define CYREG_UDB_P2_ROUTE_HC13 0x400f350du
#define CYREG_UDB_P2_ROUTE_HC14 0x400f350eu
#define CYREG_UDB_P2_ROUTE_HC15 0x400f350fu
#define CYREG_UDB_P2_ROUTE_HC16 0x400f3510u
#define CYREG_UDB_P2_ROUTE_HC17 0x400f3511u
#define CYREG_UDB_P2_ROUTE_HC18 0x400f3512u
#define CYREG_UDB_P2_ROUTE_HC19 0x400f3513u
#define CYREG_UDB_P2_ROUTE_HC20 0x400f3514u
#define CYREG_UDB_P2_ROUTE_HC21 0x400f3515u
#define CYREG_UDB_P2_ROUTE_HC22 0x400f3516u
#define CYREG_UDB_P2_ROUTE_HC23 0x400f3517u
#define CYREG_UDB_P2_ROUTE_HC24 0x400f3518u
#define CYREG_UDB_P2_ROUTE_HC25 0x400f3519u
#define CYREG_UDB_P2_ROUTE_HC26 0x400f351au
#define CYREG_UDB_P2_ROUTE_HC27 0x400f351bu
#define CYREG_UDB_P2_ROUTE_HC28 0x400f351cu
#define CYREG_UDB_P2_ROUTE_HC29 0x400f351du
#define CYREG_UDB_P2_ROUTE_HC30 0x400f351eu
#define CYREG_UDB_P2_ROUTE_HC31 0x400f351fu
#define CYREG_UDB_P2_ROUTE_HC32 0x400f3520u
#define CYREG_UDB_P2_ROUTE_HC33 0x400f3521u
#define CYREG_UDB_P2_ROUTE_HC34 0x400f3522u
#define CYREG_UDB_P2_ROUTE_HC35 0x400f3523u
#define CYREG_UDB_P2_ROUTE_HC36 0x400f3524u
#define CYREG_UDB_P2_ROUTE_HC37 0x400f3525u
#define CYREG_UDB_P2_ROUTE_HC38 0x400f3526u
#define CYREG_UDB_P2_ROUTE_HC39 0x400f3527u
#define CYREG_UDB_P2_ROUTE_HC40 0x400f3528u
#define CYREG_UDB_P2_ROUTE_HC41 0x400f3529u
#define CYREG_UDB_P2_ROUTE_HC42 0x400f352au
#define CYREG_UDB_P2_ROUTE_HC43 0x400f352bu
#define CYREG_UDB_P2_ROUTE_HC44 0x400f352cu
#define CYREG_UDB_P2_ROUTE_HC45 0x400f352du
#define CYREG_UDB_P2_ROUTE_HC46 0x400f352eu
#define CYREG_UDB_P2_ROUTE_HC47 0x400f352fu
#define CYREG_UDB_P2_ROUTE_HC48 0x400f3530u
#define CYREG_UDB_P2_ROUTE_HC49 0x400f3531u
#define CYREG_UDB_P2_ROUTE_HC50 0x400f3532u
#define CYREG_UDB_P2_ROUTE_HC51 0x400f3533u
#define CYREG_UDB_P2_ROUTE_HC52 0x400f3534u
#define CYREG_UDB_P2_ROUTE_HC53 0x400f3535u
#define CYREG_UDB_P2_ROUTE_HC54 0x400f3536u
#define CYREG_UDB_P2_ROUTE_HC55 0x400f3537u
#define CYREG_UDB_P2_ROUTE_HC56 0x400f3538u
#define CYREG_UDB_P2_ROUTE_HC57 0x400f3539u
#define CYREG_UDB_P2_ROUTE_HC58 0x400f353au
#define CYREG_UDB_P2_ROUTE_HC59 0x400f353bu
#define CYREG_UDB_P2_ROUTE_HC60 0x400f353cu
#define CYREG_UDB_P2_ROUTE_HC61 0x400f353du
#define CYREG_UDB_P2_ROUTE_HC62 0x400f353eu
#define CYREG_UDB_P2_ROUTE_HC63 0x400f353fu
#define CYREG_UDB_P2_ROUTE_HC64 0x400f3540u
#define CYREG_UDB_P2_ROUTE_HC65 0x400f3541u
#define CYREG_UDB_P2_ROUTE_HC66 0x400f3542u
#define CYREG_UDB_P2_ROUTE_HC67 0x400f3543u
#define CYREG_UDB_P2_ROUTE_HC68 0x400f3544u
#define CYREG_UDB_P2_ROUTE_HC69 0x400f3545u
#define CYREG_UDB_P2_ROUTE_HC70 0x400f3546u
#define CYREG_UDB_P2_ROUTE_HC71 0x400f3547u
#define CYREG_UDB_P2_ROUTE_HC72 0x400f3548u
#define CYREG_UDB_P2_ROUTE_HC73 0x400f3549u
#define CYREG_UDB_P2_ROUTE_HC74 0x400f354au
#define CYREG_UDB_P2_ROUTE_HC75 0x400f354bu
#define CYREG_UDB_P2_ROUTE_HC76 0x400f354cu
#define CYREG_UDB_P2_ROUTE_HC77 0x400f354du
#define CYREG_UDB_P2_ROUTE_HC78 0x400f354eu
#define CYREG_UDB_P2_ROUTE_HC79 0x400f354fu
#define CYREG_UDB_P2_ROUTE_HC80 0x400f3550u
#define CYREG_UDB_P2_ROUTE_HC81 0x400f3551u
#define CYREG_UDB_P2_ROUTE_HC82 0x400f3552u
#define CYREG_UDB_P2_ROUTE_HC83 0x400f3553u
#define CYREG_UDB_P2_ROUTE_HC84 0x400f3554u
#define CYREG_UDB_P2_ROUTE_HC85 0x400f3555u
#define CYREG_UDB_P2_ROUTE_HC86 0x400f3556u
#define CYREG_UDB_P2_ROUTE_HC87 0x400f3557u
#define CYREG_UDB_P2_ROUTE_HC88 0x400f3558u
#define CYREG_UDB_P2_ROUTE_HC89 0x400f3559u
#define CYREG_UDB_P2_ROUTE_HC90 0x400f355au
#define CYREG_UDB_P2_ROUTE_HC91 0x400f355bu
#define CYREG_UDB_P2_ROUTE_HC92 0x400f355cu
#define CYREG_UDB_P2_ROUTE_HC93 0x400f355du
#define CYREG_UDB_P2_ROUTE_HC94 0x400f355eu
#define CYREG_UDB_P2_ROUTE_HC95 0x400f355fu
#define CYREG_UDB_P2_ROUTE_HC96 0x400f3560u
#define CYREG_UDB_P2_ROUTE_HC97 0x400f3561u
#define CYREG_UDB_P2_ROUTE_HC98 0x400f3562u
#define CYREG_UDB_P2_ROUTE_HC99 0x400f3563u
#define CYREG_UDB_P2_ROUTE_HC100 0x400f3564u
#define CYREG_UDB_P2_ROUTE_HC101 0x400f3565u
#define CYREG_UDB_P2_ROUTE_HC102 0x400f3566u
#define CYREG_UDB_P2_ROUTE_HC103 0x400f3567u
#define CYREG_UDB_P2_ROUTE_HC104 0x400f3568u
#define CYREG_UDB_P2_ROUTE_HC105 0x400f3569u
#define CYREG_UDB_P2_ROUTE_HC106 0x400f356au
#define CYREG_UDB_P2_ROUTE_HC107 0x400f356bu
#define CYREG_UDB_P2_ROUTE_HC108 0x400f356cu
#define CYREG_UDB_P2_ROUTE_HC109 0x400f356du
#define CYREG_UDB_P2_ROUTE_HC110 0x400f356eu
#define CYREG_UDB_P2_ROUTE_HC111 0x400f356fu
#define CYREG_UDB_P2_ROUTE_HC112 0x400f3570u
#define CYREG_UDB_P2_ROUTE_HC113 0x400f3571u
#define CYREG_UDB_P2_ROUTE_HC114 0x400f3572u
#define CYREG_UDB_P2_ROUTE_HC115 0x400f3573u
#define CYREG_UDB_P2_ROUTE_HC116 0x400f3574u
#define CYREG_UDB_P2_ROUTE_HC117 0x400f3575u
#define CYREG_UDB_P2_ROUTE_HC118 0x400f3576u
#define CYREG_UDB_P2_ROUTE_HC119 0x400f3577u
#define CYREG_UDB_P2_ROUTE_HC120 0x400f3578u
#define CYREG_UDB_P2_ROUTE_HC121 0x400f3579u
#define CYREG_UDB_P2_ROUTE_HC122 0x400f357au
#define CYREG_UDB_P2_ROUTE_HC123 0x400f357bu
#define CYREG_UDB_P2_ROUTE_HC124 0x400f357cu
#define CYREG_UDB_P2_ROUTE_HC125 0x400f357du
#define CYREG_UDB_P2_ROUTE_HC126 0x400f357eu
#define CYREG_UDB_P2_ROUTE_HC127 0x400f357fu
#define CYREG_UDB_P2_ROUTE_HV_L0 0x400f3580u
#define CYREG_UDB_P2_ROUTE_HV_L1 0x400f3581u
#define CYREG_UDB_P2_ROUTE_HV_L2 0x400f3582u
#define CYREG_UDB_P2_ROUTE_HV_L3 0x400f3583u
#define CYREG_UDB_P2_ROUTE_HV_L4 0x400f3584u
#define CYREG_UDB_P2_ROUTE_HV_L5 0x400f3585u
#define CYREG_UDB_P2_ROUTE_HV_L6 0x400f3586u
#define CYREG_UDB_P2_ROUTE_HV_L7 0x400f3587u
#define CYREG_UDB_P2_ROUTE_HV_L8 0x400f3588u
#define CYREG_UDB_P2_ROUTE_HV_L9 0x400f3589u
#define CYREG_UDB_P2_ROUTE_HV_L10 0x400f358au
#define CYREG_UDB_P2_ROUTE_HV_L11 0x400f358bu
#define CYREG_UDB_P2_ROUTE_HV_L12 0x400f358cu
#define CYREG_UDB_P2_ROUTE_HV_L13 0x400f358du
#define CYREG_UDB_P2_ROUTE_HV_L14 0x400f358eu
#define CYREG_UDB_P2_ROUTE_HV_L15 0x400f358fu
#define CYREG_UDB_P2_ROUTE_HS0 0x400f3590u
#define CYREG_UDB_P2_ROUTE_HS1 0x400f3591u
#define CYREG_UDB_P2_ROUTE_HS2 0x400f3592u
#define CYREG_UDB_P2_ROUTE_HS3 0x400f3593u
#define CYREG_UDB_P2_ROUTE_HS4 0x400f3594u
#define CYREG_UDB_P2_ROUTE_HS5 0x400f3595u
#define CYREG_UDB_P2_ROUTE_HS6 0x400f3596u
#define CYREG_UDB_P2_ROUTE_HS7 0x400f3597u
#define CYREG_UDB_P2_ROUTE_HS8 0x400f3598u
#define CYREG_UDB_P2_ROUTE_HS9 0x400f3599u
#define CYREG_UDB_P2_ROUTE_HS10 0x400f359au
#define CYREG_UDB_P2_ROUTE_HS11 0x400f359bu
#define CYREG_UDB_P2_ROUTE_HS12 0x400f359cu
#define CYREG_UDB_P2_ROUTE_HS13 0x400f359du
#define CYREG_UDB_P2_ROUTE_HS14 0x400f359eu
#define CYREG_UDB_P2_ROUTE_HS15 0x400f359fu
#define CYREG_UDB_P2_ROUTE_HS16 0x400f35a0u
#define CYREG_UDB_P2_ROUTE_HS17 0x400f35a1u
#define CYREG_UDB_P2_ROUTE_HS18 0x400f35a2u
#define CYREG_UDB_P2_ROUTE_HS19 0x400f35a3u
#define CYREG_UDB_P2_ROUTE_HS20 0x400f35a4u
#define CYREG_UDB_P2_ROUTE_HS21 0x400f35a5u
#define CYREG_UDB_P2_ROUTE_HS22 0x400f35a6u
#define CYREG_UDB_P2_ROUTE_HS23 0x400f35a7u
#define CYREG_UDB_P2_ROUTE_HV_R0 0x400f35a8u
#define CYREG_UDB_P2_ROUTE_HV_R1 0x400f35a9u
#define CYREG_UDB_P2_ROUTE_HV_R2 0x400f35aau
#define CYREG_UDB_P2_ROUTE_HV_R3 0x400f35abu
#define CYREG_UDB_P2_ROUTE_HV_R4 0x400f35acu
#define CYREG_UDB_P2_ROUTE_HV_R5 0x400f35adu
#define CYREG_UDB_P2_ROUTE_HV_R6 0x400f35aeu
#define CYREG_UDB_P2_ROUTE_HV_R7 0x400f35afu
#define CYREG_UDB_P2_ROUTE_HV_R8 0x400f35b0u
#define CYREG_UDB_P2_ROUTE_HV_R9 0x400f35b1u
#define CYREG_UDB_P2_ROUTE_HV_R10 0x400f35b2u
#define CYREG_UDB_P2_ROUTE_HV_R11 0x400f35b3u
#define CYREG_UDB_P2_ROUTE_HV_R12 0x400f35b4u
#define CYREG_UDB_P2_ROUTE_HV_R13 0x400f35b5u
#define CYREG_UDB_P2_ROUTE_HV_R14 0x400f35b6u
#define CYREG_UDB_P2_ROUTE_HV_R15 0x400f35b7u
#define CYREG_UDB_P2_ROUTE_PLD0IN0 0x400f35c0u
#define CYREG_UDB_P2_ROUTE_PLD0IN1 0x400f35c2u
#define CYREG_UDB_P2_ROUTE_PLD0IN2 0x400f35c4u
#define CYREG_UDB_P2_ROUTE_PLD1IN0 0x400f35cau
#define CYREG_UDB_P2_ROUTE_PLD1IN1 0x400f35ccu
#define CYREG_UDB_P2_ROUTE_PLD1IN2 0x400f35ceu
#define CYREG_UDB_P2_ROUTE_DPIN0 0x400f35d0u
#define CYREG_UDB_P2_ROUTE_DPIN1 0x400f35d2u
#define CYREG_UDB_P2_ROUTE_SCIN 0x400f35d6u
#define CYREG_UDB_P2_ROUTE_SCIOIN 0x400f35d8u
#define CYREG_UDB_P2_ROUTE_RCIN 0x400f35deu
#define CYREG_UDB_P2_ROUTE_VS0 0x400f35e0u
#define CYREG_UDB_P2_ROUTE_VS1 0x400f35e2u
#define CYREG_UDB_P2_ROUTE_VS2 0x400f35e4u
#define CYREG_UDB_P2_ROUTE_VS3 0x400f35e6u
#define CYREG_UDB_P2_ROUTE_VS4 0x400f35e8u
#define CYREG_UDB_P2_ROUTE_VS5 0x400f35eau
#define CYREG_UDB_P2_ROUTE_VS6 0x400f35ecu
#define CYREG_UDB_P2_ROUTE_VS7 0x400f35eeu
#define CYDEV_UDB_P3_BASE 0x400f3600u
#define CYDEV_UDB_P3_SIZE 0x00000200u
#define CYDEV_UDB_P3_U0_BASE 0x400f3600u
#define CYDEV_UDB_P3_U0_SIZE 0x00000080u
#define CYREG_UDB_P3_U0_PLD_IT0 0x400f3600u
#define CYREG_UDB_P3_U0_PLD_IT1 0x400f3604u
#define CYREG_UDB_P3_U0_PLD_IT2 0x400f3608u
#define CYREG_UDB_P3_U0_PLD_IT3 0x400f360cu
#define CYREG_UDB_P3_U0_PLD_IT4 0x400f3610u
#define CYREG_UDB_P3_U0_PLD_IT5 0x400f3614u
#define CYREG_UDB_P3_U0_PLD_IT6 0x400f3618u
#define CYREG_UDB_P3_U0_PLD_IT7 0x400f361cu
#define CYREG_UDB_P3_U0_PLD_IT8 0x400f3620u
#define CYREG_UDB_P3_U0_PLD_IT9 0x400f3624u
#define CYREG_UDB_P3_U0_PLD_IT10 0x400f3628u
#define CYREG_UDB_P3_U0_PLD_IT11 0x400f362cu
#define CYREG_UDB_P3_U0_PLD_ORT0 0x400f3630u
#define CYREG_UDB_P3_U0_PLD_ORT1 0x400f3632u
#define CYREG_UDB_P3_U0_PLD_ORT2 0x400f3634u
#define CYREG_UDB_P3_U0_PLD_ORT3 0x400f3636u
#define CYREG_UDB_P3_U0_PLD_MC_CFG_CEN_CONST 0x400f3638u
#define CYREG_UDB_P3_U0_PLD_MC_CFG_XORFB 0x400f363au
#define CYREG_UDB_P3_U0_PLD_MC_SET_RESET 0x400f363cu
#define CYREG_UDB_P3_U0_PLD_MC_CFG_BYPASS 0x400f363eu
#define CYREG_UDB_P3_U0_CFG0 0x400f3640u
#define CYREG_UDB_P3_U0_CFG1 0x400f3641u
#define CYREG_UDB_P3_U0_CFG2 0x400f3642u
#define CYREG_UDB_P3_U0_CFG3 0x400f3643u
#define CYREG_UDB_P3_U0_CFG4 0x400f3644u
#define CYREG_UDB_P3_U0_CFG5 0x400f3645u
#define CYREG_UDB_P3_U0_CFG6 0x400f3646u
#define CYREG_UDB_P3_U0_CFG7 0x400f3647u
#define CYREG_UDB_P3_U0_CFG8 0x400f3648u
#define CYREG_UDB_P3_U0_CFG9 0x400f3649u
#define CYREG_UDB_P3_U0_CFG10 0x400f364au
#define CYREG_UDB_P3_U0_CFG11 0x400f364bu
#define CYREG_UDB_P3_U0_CFG12 0x400f364cu
#define CYREG_UDB_P3_U0_CFG13 0x400f364du
#define CYREG_UDB_P3_U0_CFG14 0x400f364eu
#define CYREG_UDB_P3_U0_CFG15 0x400f364fu
#define CYREG_UDB_P3_U0_CFG16 0x400f3650u
#define CYREG_UDB_P3_U0_CFG17 0x400f3651u
#define CYREG_UDB_P3_U0_CFG18 0x400f3652u
#define CYREG_UDB_P3_U0_CFG19 0x400f3653u
#define CYREG_UDB_P3_U0_CFG20 0x400f3654u
#define CYREG_UDB_P3_U0_CFG21 0x400f3655u
#define CYREG_UDB_P3_U0_CFG22 0x400f3656u
#define CYREG_UDB_P3_U0_CFG23 0x400f3657u
#define CYREG_UDB_P3_U0_CFG24 0x400f3658u
#define CYREG_UDB_P3_U0_CFG25 0x400f3659u
#define CYREG_UDB_P3_U0_CFG26 0x400f365au
#define CYREG_UDB_P3_U0_CFG27 0x400f365bu
#define CYREG_UDB_P3_U0_CFG28 0x400f365cu
#define CYREG_UDB_P3_U0_CFG29 0x400f365du
#define CYREG_UDB_P3_U0_CFG30 0x400f365eu
#define CYREG_UDB_P3_U0_CFG31 0x400f365fu
#define CYREG_UDB_P3_U0_DCFG0 0x400f3660u
#define CYREG_UDB_P3_U0_DCFG1 0x400f3662u
#define CYREG_UDB_P3_U0_DCFG2 0x400f3664u
#define CYREG_UDB_P3_U0_DCFG3 0x400f3666u
#define CYREG_UDB_P3_U0_DCFG4 0x400f3668u
#define CYREG_UDB_P3_U0_DCFG5 0x400f366au
#define CYREG_UDB_P3_U0_DCFG6 0x400f366cu
#define CYREG_UDB_P3_U0_DCFG7 0x400f366eu
#define CYDEV_UDB_P3_U1_BASE 0x400f3680u
#define CYDEV_UDB_P3_U1_SIZE 0x00000080u
#define CYREG_UDB_P3_U1_PLD_IT0 0x400f3680u
#define CYREG_UDB_P3_U1_PLD_IT1 0x400f3684u
#define CYREG_UDB_P3_U1_PLD_IT2 0x400f3688u
#define CYREG_UDB_P3_U1_PLD_IT3 0x400f368cu
#define CYREG_UDB_P3_U1_PLD_IT4 0x400f3690u
#define CYREG_UDB_P3_U1_PLD_IT5 0x400f3694u
#define CYREG_UDB_P3_U1_PLD_IT6 0x400f3698u
#define CYREG_UDB_P3_U1_PLD_IT7 0x400f369cu
#define CYREG_UDB_P3_U1_PLD_IT8 0x400f36a0u
#define CYREG_UDB_P3_U1_PLD_IT9 0x400f36a4u
#define CYREG_UDB_P3_U1_PLD_IT10 0x400f36a8u
#define CYREG_UDB_P3_U1_PLD_IT11 0x400f36acu
#define CYREG_UDB_P3_U1_PLD_ORT0 0x400f36b0u
#define CYREG_UDB_P3_U1_PLD_ORT1 0x400f36b2u
#define CYREG_UDB_P3_U1_PLD_ORT2 0x400f36b4u
#define CYREG_UDB_P3_U1_PLD_ORT3 0x400f36b6u
#define CYREG_UDB_P3_U1_PLD_MC_CFG_CEN_CONST 0x400f36b8u
#define CYREG_UDB_P3_U1_PLD_MC_CFG_XORFB 0x400f36bau
#define CYREG_UDB_P3_U1_PLD_MC_SET_RESET 0x400f36bcu
#define CYREG_UDB_P3_U1_PLD_MC_CFG_BYPASS 0x400f36beu
#define CYREG_UDB_P3_U1_CFG0 0x400f36c0u
#define CYREG_UDB_P3_U1_CFG1 0x400f36c1u
#define CYREG_UDB_P3_U1_CFG2 0x400f36c2u
#define CYREG_UDB_P3_U1_CFG3 0x400f36c3u
#define CYREG_UDB_P3_U1_CFG4 0x400f36c4u
#define CYREG_UDB_P3_U1_CFG5 0x400f36c5u
#define CYREG_UDB_P3_U1_CFG6 0x400f36c6u
#define CYREG_UDB_P3_U1_CFG7 0x400f36c7u
#define CYREG_UDB_P3_U1_CFG8 0x400f36c8u
#define CYREG_UDB_P3_U1_CFG9 0x400f36c9u
#define CYREG_UDB_P3_U1_CFG10 0x400f36cau
#define CYREG_UDB_P3_U1_CFG11 0x400f36cbu
#define CYREG_UDB_P3_U1_CFG12 0x400f36ccu
#define CYREG_UDB_P3_U1_CFG13 0x400f36cdu
#define CYREG_UDB_P3_U1_CFG14 0x400f36ceu
#define CYREG_UDB_P3_U1_CFG15 0x400f36cfu
#define CYREG_UDB_P3_U1_CFG16 0x400f36d0u
#define CYREG_UDB_P3_U1_CFG17 0x400f36d1u
#define CYREG_UDB_P3_U1_CFG18 0x400f36d2u
#define CYREG_UDB_P3_U1_CFG19 0x400f36d3u
#define CYREG_UDB_P3_U1_CFG20 0x400f36d4u
#define CYREG_UDB_P3_U1_CFG21 0x400f36d5u
#define CYREG_UDB_P3_U1_CFG22 0x400f36d6u
#define CYREG_UDB_P3_U1_CFG23 0x400f36d7u
#define CYREG_UDB_P3_U1_CFG24 0x400f36d8u
#define CYREG_UDB_P3_U1_CFG25 0x400f36d9u
#define CYREG_UDB_P3_U1_CFG26 0x400f36dau
#define CYREG_UDB_P3_U1_CFG27 0x400f36dbu
#define CYREG_UDB_P3_U1_CFG28 0x400f36dcu
#define CYREG_UDB_P3_U1_CFG29 0x400f36ddu
#define CYREG_UDB_P3_U1_CFG30 0x400f36deu
#define CYREG_UDB_P3_U1_CFG31 0x400f36dfu
#define CYREG_UDB_P3_U1_DCFG0 0x400f36e0u
#define CYREG_UDB_P3_U1_DCFG1 0x400f36e2u
#define CYREG_UDB_P3_U1_DCFG2 0x400f36e4u
#define CYREG_UDB_P3_U1_DCFG3 0x400f36e6u
#define CYREG_UDB_P3_U1_DCFG4 0x400f36e8u
#define CYREG_UDB_P3_U1_DCFG5 0x400f36eau
#define CYREG_UDB_P3_U1_DCFG6 0x400f36ecu
#define CYREG_UDB_P3_U1_DCFG7 0x400f36eeu
#define CYDEV_UDB_P3_ROUTE_BASE 0x400f3700u
#define CYDEV_UDB_P3_ROUTE_SIZE 0x00000100u
#define CYREG_UDB_P3_ROUTE_HC0 0x400f3700u
#define CYREG_UDB_P3_ROUTE_HC1 0x400f3701u
#define CYREG_UDB_P3_ROUTE_HC2 0x400f3702u
#define CYREG_UDB_P3_ROUTE_HC3 0x400f3703u
#define CYREG_UDB_P3_ROUTE_HC4 0x400f3704u
#define CYREG_UDB_P3_ROUTE_HC5 0x400f3705u
#define CYREG_UDB_P3_ROUTE_HC6 0x400f3706u
#define CYREG_UDB_P3_ROUTE_HC7 0x400f3707u
#define CYREG_UDB_P3_ROUTE_HC8 0x400f3708u
#define CYREG_UDB_P3_ROUTE_HC9 0x400f3709u
#define CYREG_UDB_P3_ROUTE_HC10 0x400f370au
#define CYREG_UDB_P3_ROUTE_HC11 0x400f370bu
#define CYREG_UDB_P3_ROUTE_HC12 0x400f370cu
#define CYREG_UDB_P3_ROUTE_HC13 0x400f370du
#define CYREG_UDB_P3_ROUTE_HC14 0x400f370eu
#define CYREG_UDB_P3_ROUTE_HC15 0x400f370fu
#define CYREG_UDB_P3_ROUTE_HC16 0x400f3710u
#define CYREG_UDB_P3_ROUTE_HC17 0x400f3711u
#define CYREG_UDB_P3_ROUTE_HC18 0x400f3712u
#define CYREG_UDB_P3_ROUTE_HC19 0x400f3713u
#define CYREG_UDB_P3_ROUTE_HC20 0x400f3714u
#define CYREG_UDB_P3_ROUTE_HC21 0x400f3715u
#define CYREG_UDB_P3_ROUTE_HC22 0x400f3716u
#define CYREG_UDB_P3_ROUTE_HC23 0x400f3717u
#define CYREG_UDB_P3_ROUTE_HC24 0x400f3718u
#define CYREG_UDB_P3_ROUTE_HC25 0x400f3719u
#define CYREG_UDB_P3_ROUTE_HC26 0x400f371au
#define CYREG_UDB_P3_ROUTE_HC27 0x400f371bu
#define CYREG_UDB_P3_ROUTE_HC28 0x400f371cu
#define CYREG_UDB_P3_ROUTE_HC29 0x400f371du
#define CYREG_UDB_P3_ROUTE_HC30 0x400f371eu
#define CYREG_UDB_P3_ROUTE_HC31 0x400f371fu
#define CYREG_UDB_P3_ROUTE_HC32 0x400f3720u
#define CYREG_UDB_P3_ROUTE_HC33 0x400f3721u
#define CYREG_UDB_P3_ROUTE_HC34 0x400f3722u
#define CYREG_UDB_P3_ROUTE_HC35 0x400f3723u
#define CYREG_UDB_P3_ROUTE_HC36 0x400f3724u
#define CYREG_UDB_P3_ROUTE_HC37 0x400f3725u
#define CYREG_UDB_P3_ROUTE_HC38 0x400f3726u
#define CYREG_UDB_P3_ROUTE_HC39 0x400f3727u
#define CYREG_UDB_P3_ROUTE_HC40 0x400f3728u
#define CYREG_UDB_P3_ROUTE_HC41 0x400f3729u
#define CYREG_UDB_P3_ROUTE_HC42 0x400f372au
#define CYREG_UDB_P3_ROUTE_HC43 0x400f372bu
#define CYREG_UDB_P3_ROUTE_HC44 0x400f372cu
#define CYREG_UDB_P3_ROUTE_HC45 0x400f372du
#define CYREG_UDB_P3_ROUTE_HC46 0x400f372eu
#define CYREG_UDB_P3_ROUTE_HC47 0x400f372fu
#define CYREG_UDB_P3_ROUTE_HC48 0x400f3730u
#define CYREG_UDB_P3_ROUTE_HC49 0x400f3731u
#define CYREG_UDB_P3_ROUTE_HC50 0x400f3732u
#define CYREG_UDB_P3_ROUTE_HC51 0x400f3733u
#define CYREG_UDB_P3_ROUTE_HC52 0x400f3734u
#define CYREG_UDB_P3_ROUTE_HC53 0x400f3735u
#define CYREG_UDB_P3_ROUTE_HC54 0x400f3736u
#define CYREG_UDB_P3_ROUTE_HC55 0x400f3737u
#define CYREG_UDB_P3_ROUTE_HC56 0x400f3738u
#define CYREG_UDB_P3_ROUTE_HC57 0x400f3739u
#define CYREG_UDB_P3_ROUTE_HC58 0x400f373au
#define CYREG_UDB_P3_ROUTE_HC59 0x400f373bu
#define CYREG_UDB_P3_ROUTE_HC60 0x400f373cu
#define CYREG_UDB_P3_ROUTE_HC61 0x400f373du
#define CYREG_UDB_P3_ROUTE_HC62 0x400f373eu
#define CYREG_UDB_P3_ROUTE_HC63 0x400f373fu
#define CYREG_UDB_P3_ROUTE_HC64 0x400f3740u
#define CYREG_UDB_P3_ROUTE_HC65 0x400f3741u
#define CYREG_UDB_P3_ROUTE_HC66 0x400f3742u
#define CYREG_UDB_P3_ROUTE_HC67 0x400f3743u
#define CYREG_UDB_P3_ROUTE_HC68 0x400f3744u
#define CYREG_UDB_P3_ROUTE_HC69 0x400f3745u
#define CYREG_UDB_P3_ROUTE_HC70 0x400f3746u
#define CYREG_UDB_P3_ROUTE_HC71 0x400f3747u
#define CYREG_UDB_P3_ROUTE_HC72 0x400f3748u
#define CYREG_UDB_P3_ROUTE_HC73 0x400f3749u
#define CYREG_UDB_P3_ROUTE_HC74 0x400f374au
#define CYREG_UDB_P3_ROUTE_HC75 0x400f374bu
#define CYREG_UDB_P3_ROUTE_HC76 0x400f374cu
#define CYREG_UDB_P3_ROUTE_HC77 0x400f374du
#define CYREG_UDB_P3_ROUTE_HC78 0x400f374eu
#define CYREG_UDB_P3_ROUTE_HC79 0x400f374fu
#define CYREG_UDB_P3_ROUTE_HC80 0x400f3750u
#define CYREG_UDB_P3_ROUTE_HC81 0x400f3751u
#define CYREG_UDB_P3_ROUTE_HC82 0x400f3752u
#define CYREG_UDB_P3_ROUTE_HC83 0x400f3753u
#define CYREG_UDB_P3_ROUTE_HC84 0x400f3754u
#define CYREG_UDB_P3_ROUTE_HC85 0x400f3755u
#define CYREG_UDB_P3_ROUTE_HC86 0x400f3756u
#define CYREG_UDB_P3_ROUTE_HC87 0x400f3757u
#define CYREG_UDB_P3_ROUTE_HC88 0x400f3758u
#define CYREG_UDB_P3_ROUTE_HC89 0x400f3759u
#define CYREG_UDB_P3_ROUTE_HC90 0x400f375au
#define CYREG_UDB_P3_ROUTE_HC91 0x400f375bu
#define CYREG_UDB_P3_ROUTE_HC92 0x400f375cu
#define CYREG_UDB_P3_ROUTE_HC93 0x400f375du
#define CYREG_UDB_P3_ROUTE_HC94 0x400f375eu
#define CYREG_UDB_P3_ROUTE_HC95 0x400f375fu
#define CYREG_UDB_P3_ROUTE_HC96 0x400f3760u
#define CYREG_UDB_P3_ROUTE_HC97 0x400f3761u
#define CYREG_UDB_P3_ROUTE_HC98 0x400f3762u
#define CYREG_UDB_P3_ROUTE_HC99 0x400f3763u
#define CYREG_UDB_P3_ROUTE_HC100 0x400f3764u
#define CYREG_UDB_P3_ROUTE_HC101 0x400f3765u
#define CYREG_UDB_P3_ROUTE_HC102 0x400f3766u
#define CYREG_UDB_P3_ROUTE_HC103 0x400f3767u
#define CYREG_UDB_P3_ROUTE_HC104 0x400f3768u
#define CYREG_UDB_P3_ROUTE_HC105 0x400f3769u
#define CYREG_UDB_P3_ROUTE_HC106 0x400f376au
#define CYREG_UDB_P3_ROUTE_HC107 0x400f376bu
#define CYREG_UDB_P3_ROUTE_HC108 0x400f376cu
#define CYREG_UDB_P3_ROUTE_HC109 0x400f376du
#define CYREG_UDB_P3_ROUTE_HC110 0x400f376eu
#define CYREG_UDB_P3_ROUTE_HC111 0x400f376fu
#define CYREG_UDB_P3_ROUTE_HC112 0x400f3770u
#define CYREG_UDB_P3_ROUTE_HC113 0x400f3771u
#define CYREG_UDB_P3_ROUTE_HC114 0x400f3772u
#define CYREG_UDB_P3_ROUTE_HC115 0x400f3773u
#define CYREG_UDB_P3_ROUTE_HC116 0x400f3774u
#define CYREG_UDB_P3_ROUTE_HC117 0x400f3775u
#define CYREG_UDB_P3_ROUTE_HC118 0x400f3776u
#define CYREG_UDB_P3_ROUTE_HC119 0x400f3777u
#define CYREG_UDB_P3_ROUTE_HC120 0x400f3778u
#define CYREG_UDB_P3_ROUTE_HC121 0x400f3779u
#define CYREG_UDB_P3_ROUTE_HC122 0x400f377au
#define CYREG_UDB_P3_ROUTE_HC123 0x400f377bu
#define CYREG_UDB_P3_ROUTE_HC124 0x400f377cu
#define CYREG_UDB_P3_ROUTE_HC125 0x400f377du
#define CYREG_UDB_P3_ROUTE_HC126 0x400f377eu
#define CYREG_UDB_P3_ROUTE_HC127 0x400f377fu
#define CYREG_UDB_P3_ROUTE_HV_L0 0x400f3780u
#define CYREG_UDB_P3_ROUTE_HV_L1 0x400f3781u
#define CYREG_UDB_P3_ROUTE_HV_L2 0x400f3782u
#define CYREG_UDB_P3_ROUTE_HV_L3 0x400f3783u
#define CYREG_UDB_P3_ROUTE_HV_L4 0x400f3784u
#define CYREG_UDB_P3_ROUTE_HV_L5 0x400f3785u
#define CYREG_UDB_P3_ROUTE_HV_L6 0x400f3786u
#define CYREG_UDB_P3_ROUTE_HV_L7 0x400f3787u
#define CYREG_UDB_P3_ROUTE_HV_L8 0x400f3788u
#define CYREG_UDB_P3_ROUTE_HV_L9 0x400f3789u
#define CYREG_UDB_P3_ROUTE_HV_L10 0x400f378au
#define CYREG_UDB_P3_ROUTE_HV_L11 0x400f378bu
#define CYREG_UDB_P3_ROUTE_HV_L12 0x400f378cu
#define CYREG_UDB_P3_ROUTE_HV_L13 0x400f378du
#define CYREG_UDB_P3_ROUTE_HV_L14 0x400f378eu
#define CYREG_UDB_P3_ROUTE_HV_L15 0x400f378fu
#define CYREG_UDB_P3_ROUTE_HS0 0x400f3790u
#define CYREG_UDB_P3_ROUTE_HS1 0x400f3791u
#define CYREG_UDB_P3_ROUTE_HS2 0x400f3792u
#define CYREG_UDB_P3_ROUTE_HS3 0x400f3793u
#define CYREG_UDB_P3_ROUTE_HS4 0x400f3794u
#define CYREG_UDB_P3_ROUTE_HS5 0x400f3795u
#define CYREG_UDB_P3_ROUTE_HS6 0x400f3796u
#define CYREG_UDB_P3_ROUTE_HS7 0x400f3797u
#define CYREG_UDB_P3_ROUTE_HS8 0x400f3798u
#define CYREG_UDB_P3_ROUTE_HS9 0x400f3799u
#define CYREG_UDB_P3_ROUTE_HS10 0x400f379au
#define CYREG_UDB_P3_ROUTE_HS11 0x400f379bu
#define CYREG_UDB_P3_ROUTE_HS12 0x400f379cu
#define CYREG_UDB_P3_ROUTE_HS13 0x400f379du
#define CYREG_UDB_P3_ROUTE_HS14 0x400f379eu
#define CYREG_UDB_P3_ROUTE_HS15 0x400f379fu
#define CYREG_UDB_P3_ROUTE_HS16 0x400f37a0u
#define CYREG_UDB_P3_ROUTE_HS17 0x400f37a1u
#define CYREG_UDB_P3_ROUTE_HS18 0x400f37a2u
#define CYREG_UDB_P3_ROUTE_HS19 0x400f37a3u
#define CYREG_UDB_P3_ROUTE_HS20 0x400f37a4u
#define CYREG_UDB_P3_ROUTE_HS21 0x400f37a5u
#define CYREG_UDB_P3_ROUTE_HS22 0x400f37a6u
#define CYREG_UDB_P3_ROUTE_HS23 0x400f37a7u
#define CYREG_UDB_P3_ROUTE_HV_R0 0x400f37a8u
#define CYREG_UDB_P3_ROUTE_HV_R1 0x400f37a9u
#define CYREG_UDB_P3_ROUTE_HV_R2 0x400f37aau
#define CYREG_UDB_P3_ROUTE_HV_R3 0x400f37abu
#define CYREG_UDB_P3_ROUTE_HV_R4 0x400f37acu
#define CYREG_UDB_P3_ROUTE_HV_R5 0x400f37adu
#define CYREG_UDB_P3_ROUTE_HV_R6 0x400f37aeu
#define CYREG_UDB_P3_ROUTE_HV_R7 0x400f37afu
#define CYREG_UDB_P3_ROUTE_HV_R8 0x400f37b0u
#define CYREG_UDB_P3_ROUTE_HV_R9 0x400f37b1u
#define CYREG_UDB_P3_ROUTE_HV_R10 0x400f37b2u
#define CYREG_UDB_P3_ROUTE_HV_R11 0x400f37b3u
#define CYREG_UDB_P3_ROUTE_HV_R12 0x400f37b4u
#define CYREG_UDB_P3_ROUTE_HV_R13 0x400f37b5u
#define CYREG_UDB_P3_ROUTE_HV_R14 0x400f37b6u
#define CYREG_UDB_P3_ROUTE_HV_R15 0x400f37b7u
#define CYREG_UDB_P3_ROUTE_PLD0IN0 0x400f37c0u
#define CYREG_UDB_P3_ROUTE_PLD0IN1 0x400f37c2u
#define CYREG_UDB_P3_ROUTE_PLD0IN2 0x400f37c4u
#define CYREG_UDB_P3_ROUTE_PLD1IN0 0x400f37cau
#define CYREG_UDB_P3_ROUTE_PLD1IN1 0x400f37ccu
#define CYREG_UDB_P3_ROUTE_PLD1IN2 0x400f37ceu
#define CYREG_UDB_P3_ROUTE_DPIN0 0x400f37d0u
#define CYREG_UDB_P3_ROUTE_DPIN1 0x400f37d2u
#define CYREG_UDB_P3_ROUTE_SCIN 0x400f37d6u
#define CYREG_UDB_P3_ROUTE_SCIOIN 0x400f37d8u
#define CYREG_UDB_P3_ROUTE_RCIN 0x400f37deu
#define CYREG_UDB_P3_ROUTE_VS0 0x400f37e0u
#define CYREG_UDB_P3_ROUTE_VS1 0x400f37e2u
#define CYREG_UDB_P3_ROUTE_VS2 0x400f37e4u
#define CYREG_UDB_P3_ROUTE_VS3 0x400f37e6u
#define CYREG_UDB_P3_ROUTE_VS4 0x400f37e8u
#define CYREG_UDB_P3_ROUTE_VS5 0x400f37eau
#define CYREG_UDB_P3_ROUTE_VS6 0x400f37ecu
#define CYREG_UDB_P3_ROUTE_VS7 0x400f37eeu
#define CYDEV_UDB_DSI0_BASE 0x400f4000u
#define CYDEV_UDB_DSI0_SIZE 0x00000100u
#define CYREG_UDB_DSI0_HC0 0x400f4000u
#define CYFLD_UDB_DSI_HC_BYTE__OFFSET 0x00000000u
#define CYFLD_UDB_DSI_HC_BYTE__SIZE 0x00000008u
#define CYREG_UDB_DSI0_HC1 0x400f4001u
#define CYREG_UDB_DSI0_HC2 0x400f4002u
#define CYREG_UDB_DSI0_HC3 0x400f4003u
#define CYREG_UDB_DSI0_HC4 0x400f4004u
#define CYREG_UDB_DSI0_HC5 0x400f4005u
#define CYREG_UDB_DSI0_HC6 0x400f4006u
#define CYREG_UDB_DSI0_HC7 0x400f4007u
#define CYREG_UDB_DSI0_HC8 0x400f4008u
#define CYREG_UDB_DSI0_HC9 0x400f4009u
#define CYREG_UDB_DSI0_HC10 0x400f400au
#define CYREG_UDB_DSI0_HC11 0x400f400bu
#define CYREG_UDB_DSI0_HC12 0x400f400cu
#define CYREG_UDB_DSI0_HC13 0x400f400du
#define CYREG_UDB_DSI0_HC14 0x400f400eu
#define CYREG_UDB_DSI0_HC15 0x400f400fu
#define CYREG_UDB_DSI0_HC16 0x400f4010u
#define CYREG_UDB_DSI0_HC17 0x400f4011u
#define CYREG_UDB_DSI0_HC18 0x400f4012u
#define CYREG_UDB_DSI0_HC19 0x400f4013u
#define CYREG_UDB_DSI0_HC20 0x400f4014u
#define CYREG_UDB_DSI0_HC21 0x400f4015u
#define CYREG_UDB_DSI0_HC22 0x400f4016u
#define CYREG_UDB_DSI0_HC23 0x400f4017u
#define CYREG_UDB_DSI0_HC24 0x400f4018u
#define CYREG_UDB_DSI0_HC25 0x400f4019u
#define CYREG_UDB_DSI0_HC26 0x400f401au
#define CYREG_UDB_DSI0_HC27 0x400f401bu
#define CYREG_UDB_DSI0_HC28 0x400f401cu
#define CYREG_UDB_DSI0_HC29 0x400f401du
#define CYREG_UDB_DSI0_HC30 0x400f401eu
#define CYREG_UDB_DSI0_HC31 0x400f401fu
#define CYREG_UDB_DSI0_HC32 0x400f4020u
#define CYREG_UDB_DSI0_HC33 0x400f4021u
#define CYREG_UDB_DSI0_HC34 0x400f4022u
#define CYREG_UDB_DSI0_HC35 0x400f4023u
#define CYREG_UDB_DSI0_HC36 0x400f4024u
#define CYREG_UDB_DSI0_HC37 0x400f4025u
#define CYREG_UDB_DSI0_HC38 0x400f4026u
#define CYREG_UDB_DSI0_HC39 0x400f4027u
#define CYREG_UDB_DSI0_HC40 0x400f4028u
#define CYREG_UDB_DSI0_HC41 0x400f4029u
#define CYREG_UDB_DSI0_HC42 0x400f402au
#define CYREG_UDB_DSI0_HC43 0x400f402bu
#define CYREG_UDB_DSI0_HC44 0x400f402cu
#define CYREG_UDB_DSI0_HC45 0x400f402du
#define CYREG_UDB_DSI0_HC46 0x400f402eu
#define CYREG_UDB_DSI0_HC47 0x400f402fu
#define CYREG_UDB_DSI0_HC48 0x400f4030u
#define CYREG_UDB_DSI0_HC49 0x400f4031u
#define CYREG_UDB_DSI0_HC50 0x400f4032u
#define CYREG_UDB_DSI0_HC51 0x400f4033u
#define CYREG_UDB_DSI0_HC52 0x400f4034u
#define CYREG_UDB_DSI0_HC53 0x400f4035u
#define CYREG_UDB_DSI0_HC54 0x400f4036u
#define CYREG_UDB_DSI0_HC55 0x400f4037u
#define CYREG_UDB_DSI0_HC56 0x400f4038u
#define CYREG_UDB_DSI0_HC57 0x400f4039u
#define CYREG_UDB_DSI0_HC58 0x400f403au
#define CYREG_UDB_DSI0_HC59 0x400f403bu
#define CYREG_UDB_DSI0_HC60 0x400f403cu
#define CYREG_UDB_DSI0_HC61 0x400f403du
#define CYREG_UDB_DSI0_HC62 0x400f403eu
#define CYREG_UDB_DSI0_HC63 0x400f403fu
#define CYREG_UDB_DSI0_HC64 0x400f4040u
#define CYREG_UDB_DSI0_HC65 0x400f4041u
#define CYREG_UDB_DSI0_HC66 0x400f4042u
#define CYREG_UDB_DSI0_HC67 0x400f4043u
#define CYREG_UDB_DSI0_HC68 0x400f4044u
#define CYREG_UDB_DSI0_HC69 0x400f4045u
#define CYREG_UDB_DSI0_HC70 0x400f4046u
#define CYREG_UDB_DSI0_HC71 0x400f4047u
#define CYREG_UDB_DSI0_HC72 0x400f4048u
#define CYREG_UDB_DSI0_HC73 0x400f4049u
#define CYREG_UDB_DSI0_HC74 0x400f404au
#define CYREG_UDB_DSI0_HC75 0x400f404bu
#define CYREG_UDB_DSI0_HC76 0x400f404cu
#define CYREG_UDB_DSI0_HC77 0x400f404du
#define CYREG_UDB_DSI0_HC78 0x400f404eu
#define CYREG_UDB_DSI0_HC79 0x400f404fu
#define CYREG_UDB_DSI0_HC80 0x400f4050u
#define CYREG_UDB_DSI0_HC81 0x400f4051u
#define CYREG_UDB_DSI0_HC82 0x400f4052u
#define CYREG_UDB_DSI0_HC83 0x400f4053u
#define CYREG_UDB_DSI0_HC84 0x400f4054u
#define CYREG_UDB_DSI0_HC85 0x400f4055u
#define CYREG_UDB_DSI0_HC86 0x400f4056u
#define CYREG_UDB_DSI0_HC87 0x400f4057u
#define CYREG_UDB_DSI0_HC88 0x400f4058u
#define CYREG_UDB_DSI0_HC89 0x400f4059u
#define CYREG_UDB_DSI0_HC90 0x400f405au
#define CYREG_UDB_DSI0_HC91 0x400f405bu
#define CYREG_UDB_DSI0_HC92 0x400f405cu
#define CYREG_UDB_DSI0_HC93 0x400f405du
#define CYREG_UDB_DSI0_HC94 0x400f405eu
#define CYREG_UDB_DSI0_HC95 0x400f405fu
#define CYREG_UDB_DSI0_HC96 0x400f4060u
#define CYREG_UDB_DSI0_HC97 0x400f4061u
#define CYREG_UDB_DSI0_HC98 0x400f4062u
#define CYREG_UDB_DSI0_HC99 0x400f4063u
#define CYREG_UDB_DSI0_HC100 0x400f4064u
#define CYREG_UDB_DSI0_HC101 0x400f4065u
#define CYREG_UDB_DSI0_HC102 0x400f4066u
#define CYREG_UDB_DSI0_HC103 0x400f4067u
#define CYREG_UDB_DSI0_HC104 0x400f4068u
#define CYREG_UDB_DSI0_HC105 0x400f4069u
#define CYREG_UDB_DSI0_HC106 0x400f406au
#define CYREG_UDB_DSI0_HC107 0x400f406bu
#define CYREG_UDB_DSI0_HC108 0x400f406cu
#define CYREG_UDB_DSI0_HC109 0x400f406du
#define CYREG_UDB_DSI0_HC110 0x400f406eu
#define CYREG_UDB_DSI0_HC111 0x400f406fu
#define CYREG_UDB_DSI0_HC112 0x400f4070u
#define CYREG_UDB_DSI0_HC113 0x400f4071u
#define CYREG_UDB_DSI0_HC114 0x400f4072u
#define CYREG_UDB_DSI0_HC115 0x400f4073u
#define CYREG_UDB_DSI0_HC116 0x400f4074u
#define CYREG_UDB_DSI0_HC117 0x400f4075u
#define CYREG_UDB_DSI0_HC118 0x400f4076u
#define CYREG_UDB_DSI0_HC119 0x400f4077u
#define CYREG_UDB_DSI0_HC120 0x400f4078u
#define CYREG_UDB_DSI0_HC121 0x400f4079u
#define CYREG_UDB_DSI0_HC122 0x400f407au
#define CYREG_UDB_DSI0_HC123 0x400f407bu
#define CYREG_UDB_DSI0_HC124 0x400f407cu
#define CYREG_UDB_DSI0_HC125 0x400f407du
#define CYREG_UDB_DSI0_HC126 0x400f407eu
#define CYREG_UDB_DSI0_HC127 0x400f407fu
#define CYREG_UDB_DSI0_HV_L0 0x400f4080u
#define CYFLD_UDB_DSI_HV_BYTE__OFFSET 0x00000000u
#define CYFLD_UDB_DSI_HV_BYTE__SIZE 0x00000008u
#define CYREG_UDB_DSI0_HV_L1 0x400f4081u
#define CYREG_UDB_DSI0_HV_L2 0x400f4082u
#define CYREG_UDB_DSI0_HV_L3 0x400f4083u
#define CYREG_UDB_DSI0_HV_L4 0x400f4084u
#define CYREG_UDB_DSI0_HV_L5 0x400f4085u
#define CYREG_UDB_DSI0_HV_L6 0x400f4086u
#define CYREG_UDB_DSI0_HV_L7 0x400f4087u
#define CYREG_UDB_DSI0_HV_L8 0x400f4088u
#define CYREG_UDB_DSI0_HV_L9 0x400f4089u
#define CYREG_UDB_DSI0_HV_L10 0x400f408au
#define CYREG_UDB_DSI0_HV_L11 0x400f408bu
#define CYREG_UDB_DSI0_HV_L12 0x400f408cu
#define CYREG_UDB_DSI0_HV_L13 0x400f408du
#define CYREG_UDB_DSI0_HV_L14 0x400f408eu
#define CYREG_UDB_DSI0_HV_L15 0x400f408fu
#define CYREG_UDB_DSI0_HS0 0x400f4090u
#define CYFLD_UDB_DSI_HS_BYTE__OFFSET 0x00000000u
#define CYFLD_UDB_DSI_HS_BYTE__SIZE 0x00000008u
#define CYREG_UDB_DSI0_HS1 0x400f4091u
#define CYREG_UDB_DSI0_HS2 0x400f4092u
#define CYREG_UDB_DSI0_HS3 0x400f4093u
#define CYREG_UDB_DSI0_HS4 0x400f4094u
#define CYREG_UDB_DSI0_HS5 0x400f4095u
#define CYREG_UDB_DSI0_HS6 0x400f4096u
#define CYREG_UDB_DSI0_HS7 0x400f4097u
#define CYREG_UDB_DSI0_HS8 0x400f4098u
#define CYREG_UDB_DSI0_HS9 0x400f4099u
#define CYREG_UDB_DSI0_HS10 0x400f409au
#define CYREG_UDB_DSI0_HS11 0x400f409bu
#define CYREG_UDB_DSI0_HS12 0x400f409cu
#define CYREG_UDB_DSI0_HS13 0x400f409du
#define CYREG_UDB_DSI0_HS14 0x400f409eu
#define CYREG_UDB_DSI0_HS15 0x400f409fu
#define CYREG_UDB_DSI0_HS16 0x400f40a0u
#define CYREG_UDB_DSI0_HS17 0x400f40a1u
#define CYREG_UDB_DSI0_HS18 0x400f40a2u
#define CYREG_UDB_DSI0_HS19 0x400f40a3u
#define CYREG_UDB_DSI0_HS20 0x400f40a4u
#define CYREG_UDB_DSI0_HS21 0x400f40a5u
#define CYREG_UDB_DSI0_HS22 0x400f40a6u
#define CYREG_UDB_DSI0_HS23 0x400f40a7u
#define CYREG_UDB_DSI0_HV_R0 0x400f40a8u
#define CYREG_UDB_DSI0_HV_R1 0x400f40a9u
#define CYREG_UDB_DSI0_HV_R2 0x400f40aau
#define CYREG_UDB_DSI0_HV_R3 0x400f40abu
#define CYREG_UDB_DSI0_HV_R4 0x400f40acu
#define CYREG_UDB_DSI0_HV_R5 0x400f40adu
#define CYREG_UDB_DSI0_HV_R6 0x400f40aeu
#define CYREG_UDB_DSI0_HV_R7 0x400f40afu
#define CYREG_UDB_DSI0_HV_R8 0x400f40b0u
#define CYREG_UDB_DSI0_HV_R9 0x400f40b1u
#define CYREG_UDB_DSI0_HV_R10 0x400f40b2u
#define CYREG_UDB_DSI0_HV_R11 0x400f40b3u
#define CYREG_UDB_DSI0_HV_R12 0x400f40b4u
#define CYREG_UDB_DSI0_HV_R13 0x400f40b5u
#define CYREG_UDB_DSI0_HV_R14 0x400f40b6u
#define CYREG_UDB_DSI0_HV_R15 0x400f40b7u
#define CYREG_UDB_DSI0_DSIINP0 0x400f40c0u
#define CYFLD_UDB_DSI_PI_TOP__OFFSET 0x00000000u
#define CYFLD_UDB_DSI_PI_TOP__SIZE 0x00000004u
#define CYFLD_UDB_DSI_PI_BOT__OFFSET 0x00000004u
#define CYFLD_UDB_DSI_PI_BOT__SIZE 0x00000004u
#define CYREG_UDB_DSI0_DSIINP1 0x400f40c2u
#define CYREG_UDB_DSI0_DSIINP2 0x400f40c4u
#define CYREG_UDB_DSI0_DSIINP3 0x400f40c6u
#define CYREG_UDB_DSI0_DSIINP4 0x400f40c8u
#define CYREG_UDB_DSI0_DSIINP5 0x400f40cau
#define CYREG_UDB_DSI0_DSIOUTP0 0x400f40ccu
#define CYREG_UDB_DSI0_DSIOUTP1 0x400f40ceu
#define CYREG_UDB_DSI0_DSIOUTP2 0x400f40d0u
#define CYREG_UDB_DSI0_DSIOUTP3 0x400f40d2u
#define CYREG_UDB_DSI0_DSIOUTT0 0x400f40d4u
#define CYREG_UDB_DSI0_DSIOUTT1 0x400f40d6u
#define CYREG_UDB_DSI0_DSIOUTT2 0x400f40d8u
#define CYREG_UDB_DSI0_DSIOUTT3 0x400f40dau
#define CYREG_UDB_DSI0_DSIOUTT4 0x400f40dcu
#define CYREG_UDB_DSI0_DSIOUTT5 0x400f40deu
#define CYREG_UDB_DSI0_VS0 0x400f40e0u
#define CYFLD_UDB_DSI_VS_TOP__OFFSET 0x00000000u
#define CYFLD_UDB_DSI_VS_TOP__SIZE 0x00000004u
#define CYFLD_UDB_DSI_VS_BOT__OFFSET 0x00000004u
#define CYFLD_UDB_DSI_VS_BOT__SIZE 0x00000004u
#define CYREG_UDB_DSI0_VS1 0x400f40e2u
#define CYREG_UDB_DSI0_VS2 0x400f40e4u
#define CYREG_UDB_DSI0_VS3 0x400f40e6u
#define CYREG_UDB_DSI0_VS4 0x400f40e8u
#define CYREG_UDB_DSI0_VS5 0x400f40eau
#define CYREG_UDB_DSI0_VS6 0x400f40ecu
#define CYREG_UDB_DSI0_VS7 0x400f40eeu
#define CYDEV_UDB_DSI1_BASE 0x400f4100u
#define CYDEV_UDB_DSI1_SIZE 0x00000100u
#define CYREG_UDB_DSI1_HC0 0x400f4100u
#define CYREG_UDB_DSI1_HC1 0x400f4101u
#define CYREG_UDB_DSI1_HC2 0x400f4102u
#define CYREG_UDB_DSI1_HC3 0x400f4103u
#define CYREG_UDB_DSI1_HC4 0x400f4104u
#define CYREG_UDB_DSI1_HC5 0x400f4105u
#define CYREG_UDB_DSI1_HC6 0x400f4106u
#define CYREG_UDB_DSI1_HC7 0x400f4107u
#define CYREG_UDB_DSI1_HC8 0x400f4108u
#define CYREG_UDB_DSI1_HC9 0x400f4109u
#define CYREG_UDB_DSI1_HC10 0x400f410au
#define CYREG_UDB_DSI1_HC11 0x400f410bu
#define CYREG_UDB_DSI1_HC12 0x400f410cu
#define CYREG_UDB_DSI1_HC13 0x400f410du
#define CYREG_UDB_DSI1_HC14 0x400f410eu
#define CYREG_UDB_DSI1_HC15 0x400f410fu
#define CYREG_UDB_DSI1_HC16 0x400f4110u
#define CYREG_UDB_DSI1_HC17 0x400f4111u
#define CYREG_UDB_DSI1_HC18 0x400f4112u
#define CYREG_UDB_DSI1_HC19 0x400f4113u
#define CYREG_UDB_DSI1_HC20 0x400f4114u
#define CYREG_UDB_DSI1_HC21 0x400f4115u
#define CYREG_UDB_DSI1_HC22 0x400f4116u
#define CYREG_UDB_DSI1_HC23 0x400f4117u
#define CYREG_UDB_DSI1_HC24 0x400f4118u
#define CYREG_UDB_DSI1_HC25 0x400f4119u
#define CYREG_UDB_DSI1_HC26 0x400f411au
#define CYREG_UDB_DSI1_HC27 0x400f411bu
#define CYREG_UDB_DSI1_HC28 0x400f411cu
#define CYREG_UDB_DSI1_HC29 0x400f411du
#define CYREG_UDB_DSI1_HC30 0x400f411eu
#define CYREG_UDB_DSI1_HC31 0x400f411fu
#define CYREG_UDB_DSI1_HC32 0x400f4120u
#define CYREG_UDB_DSI1_HC33 0x400f4121u
#define CYREG_UDB_DSI1_HC34 0x400f4122u
#define CYREG_UDB_DSI1_HC35 0x400f4123u
#define CYREG_UDB_DSI1_HC36 0x400f4124u
#define CYREG_UDB_DSI1_HC37 0x400f4125u
#define CYREG_UDB_DSI1_HC38 0x400f4126u
#define CYREG_UDB_DSI1_HC39 0x400f4127u
#define CYREG_UDB_DSI1_HC40 0x400f4128u
#define CYREG_UDB_DSI1_HC41 0x400f4129u
#define CYREG_UDB_DSI1_HC42 0x400f412au
#define CYREG_UDB_DSI1_HC43 0x400f412bu
#define CYREG_UDB_DSI1_HC44 0x400f412cu
#define CYREG_UDB_DSI1_HC45 0x400f412du
#define CYREG_UDB_DSI1_HC46 0x400f412eu
#define CYREG_UDB_DSI1_HC47 0x400f412fu
#define CYREG_UDB_DSI1_HC48 0x400f4130u
#define CYREG_UDB_DSI1_HC49 0x400f4131u
#define CYREG_UDB_DSI1_HC50 0x400f4132u
#define CYREG_UDB_DSI1_HC51 0x400f4133u
#define CYREG_UDB_DSI1_HC52 0x400f4134u
#define CYREG_UDB_DSI1_HC53 0x400f4135u
#define CYREG_UDB_DSI1_HC54 0x400f4136u
#define CYREG_UDB_DSI1_HC55 0x400f4137u
#define CYREG_UDB_DSI1_HC56 0x400f4138u
#define CYREG_UDB_DSI1_HC57 0x400f4139u
#define CYREG_UDB_DSI1_HC58 0x400f413au
#define CYREG_UDB_DSI1_HC59 0x400f413bu
#define CYREG_UDB_DSI1_HC60 0x400f413cu
#define CYREG_UDB_DSI1_HC61 0x400f413du
#define CYREG_UDB_DSI1_HC62 0x400f413eu
#define CYREG_UDB_DSI1_HC63 0x400f413fu
#define CYREG_UDB_DSI1_HC64 0x400f4140u
#define CYREG_UDB_DSI1_HC65 0x400f4141u
#define CYREG_UDB_DSI1_HC66 0x400f4142u
#define CYREG_UDB_DSI1_HC67 0x400f4143u
#define CYREG_UDB_DSI1_HC68 0x400f4144u
#define CYREG_UDB_DSI1_HC69 0x400f4145u
#define CYREG_UDB_DSI1_HC70 0x400f4146u
#define CYREG_UDB_DSI1_HC71 0x400f4147u
#define CYREG_UDB_DSI1_HC72 0x400f4148u
#define CYREG_UDB_DSI1_HC73 0x400f4149u
#define CYREG_UDB_DSI1_HC74 0x400f414au
#define CYREG_UDB_DSI1_HC75 0x400f414bu
#define CYREG_UDB_DSI1_HC76 0x400f414cu
#define CYREG_UDB_DSI1_HC77 0x400f414du
#define CYREG_UDB_DSI1_HC78 0x400f414eu
#define CYREG_UDB_DSI1_HC79 0x400f414fu
#define CYREG_UDB_DSI1_HC80 0x400f4150u
#define CYREG_UDB_DSI1_HC81 0x400f4151u
#define CYREG_UDB_DSI1_HC82 0x400f4152u
#define CYREG_UDB_DSI1_HC83 0x400f4153u
#define CYREG_UDB_DSI1_HC84 0x400f4154u
#define CYREG_UDB_DSI1_HC85 0x400f4155u
#define CYREG_UDB_DSI1_HC86 0x400f4156u
#define CYREG_UDB_DSI1_HC87 0x400f4157u
#define CYREG_UDB_DSI1_HC88 0x400f4158u
#define CYREG_UDB_DSI1_HC89 0x400f4159u
#define CYREG_UDB_DSI1_HC90 0x400f415au
#define CYREG_UDB_DSI1_HC91 0x400f415bu
#define CYREG_UDB_DSI1_HC92 0x400f415cu
#define CYREG_UDB_DSI1_HC93 0x400f415du
#define CYREG_UDB_DSI1_HC94 0x400f415eu
#define CYREG_UDB_DSI1_HC95 0x400f415fu
#define CYREG_UDB_DSI1_HC96 0x400f4160u
#define CYREG_UDB_DSI1_HC97 0x400f4161u
#define CYREG_UDB_DSI1_HC98 0x400f4162u
#define CYREG_UDB_DSI1_HC99 0x400f4163u
#define CYREG_UDB_DSI1_HC100 0x400f4164u
#define CYREG_UDB_DSI1_HC101 0x400f4165u
#define CYREG_UDB_DSI1_HC102 0x400f4166u
#define CYREG_UDB_DSI1_HC103 0x400f4167u
#define CYREG_UDB_DSI1_HC104 0x400f4168u
#define CYREG_UDB_DSI1_HC105 0x400f4169u
#define CYREG_UDB_DSI1_HC106 0x400f416au
#define CYREG_UDB_DSI1_HC107 0x400f416bu
#define CYREG_UDB_DSI1_HC108 0x400f416cu
#define CYREG_UDB_DSI1_HC109 0x400f416du
#define CYREG_UDB_DSI1_HC110 0x400f416eu
#define CYREG_UDB_DSI1_HC111 0x400f416fu
#define CYREG_UDB_DSI1_HC112 0x400f4170u
#define CYREG_UDB_DSI1_HC113 0x400f4171u
#define CYREG_UDB_DSI1_HC114 0x400f4172u
#define CYREG_UDB_DSI1_HC115 0x400f4173u
#define CYREG_UDB_DSI1_HC116 0x400f4174u
#define CYREG_UDB_DSI1_HC117 0x400f4175u
#define CYREG_UDB_DSI1_HC118 0x400f4176u
#define CYREG_UDB_DSI1_HC119 0x400f4177u
#define CYREG_UDB_DSI1_HC120 0x400f4178u
#define CYREG_UDB_DSI1_HC121 0x400f4179u
#define CYREG_UDB_DSI1_HC122 0x400f417au
#define CYREG_UDB_DSI1_HC123 0x400f417bu
#define CYREG_UDB_DSI1_HC124 0x400f417cu
#define CYREG_UDB_DSI1_HC125 0x400f417du
#define CYREG_UDB_DSI1_HC126 0x400f417eu
#define CYREG_UDB_DSI1_HC127 0x400f417fu
#define CYREG_UDB_DSI1_HV_L0 0x400f4180u
#define CYREG_UDB_DSI1_HV_L1 0x400f4181u
#define CYREG_UDB_DSI1_HV_L2 0x400f4182u
#define CYREG_UDB_DSI1_HV_L3 0x400f4183u
#define CYREG_UDB_DSI1_HV_L4 0x400f4184u
#define CYREG_UDB_DSI1_HV_L5 0x400f4185u
#define CYREG_UDB_DSI1_HV_L6 0x400f4186u
#define CYREG_UDB_DSI1_HV_L7 0x400f4187u
#define CYREG_UDB_DSI1_HV_L8 0x400f4188u
#define CYREG_UDB_DSI1_HV_L9 0x400f4189u
#define CYREG_UDB_DSI1_HV_L10 0x400f418au
#define CYREG_UDB_DSI1_HV_L11 0x400f418bu
#define CYREG_UDB_DSI1_HV_L12 0x400f418cu
#define CYREG_UDB_DSI1_HV_L13 0x400f418du
#define CYREG_UDB_DSI1_HV_L14 0x400f418eu
#define CYREG_UDB_DSI1_HV_L15 0x400f418fu
#define CYREG_UDB_DSI1_HS0 0x400f4190u
#define CYREG_UDB_DSI1_HS1 0x400f4191u
#define CYREG_UDB_DSI1_HS2 0x400f4192u
#define CYREG_UDB_DSI1_HS3 0x400f4193u
#define CYREG_UDB_DSI1_HS4 0x400f4194u
#define CYREG_UDB_DSI1_HS5 0x400f4195u
#define CYREG_UDB_DSI1_HS6 0x400f4196u
#define CYREG_UDB_DSI1_HS7 0x400f4197u
#define CYREG_UDB_DSI1_HS8 0x400f4198u
#define CYREG_UDB_DSI1_HS9 0x400f4199u
#define CYREG_UDB_DSI1_HS10 0x400f419au
#define CYREG_UDB_DSI1_HS11 0x400f419bu
#define CYREG_UDB_DSI1_HS12 0x400f419cu
#define CYREG_UDB_DSI1_HS13 0x400f419du
#define CYREG_UDB_DSI1_HS14 0x400f419eu
#define CYREG_UDB_DSI1_HS15 0x400f419fu
#define CYREG_UDB_DSI1_HS16 0x400f41a0u
#define CYREG_UDB_DSI1_HS17 0x400f41a1u
#define CYREG_UDB_DSI1_HS18 0x400f41a2u
#define CYREG_UDB_DSI1_HS19 0x400f41a3u
#define CYREG_UDB_DSI1_HS20 0x400f41a4u
#define CYREG_UDB_DSI1_HS21 0x400f41a5u
#define CYREG_UDB_DSI1_HS22 0x400f41a6u
#define CYREG_UDB_DSI1_HS23 0x400f41a7u
#define CYREG_UDB_DSI1_HV_R0 0x400f41a8u
#define CYREG_UDB_DSI1_HV_R1 0x400f41a9u
#define CYREG_UDB_DSI1_HV_R2 0x400f41aau
#define CYREG_UDB_DSI1_HV_R3 0x400f41abu
#define CYREG_UDB_DSI1_HV_R4 0x400f41acu
#define CYREG_UDB_DSI1_HV_R5 0x400f41adu
#define CYREG_UDB_DSI1_HV_R6 0x400f41aeu
#define CYREG_UDB_DSI1_HV_R7 0x400f41afu
#define CYREG_UDB_DSI1_HV_R8 0x400f41b0u
#define CYREG_UDB_DSI1_HV_R9 0x400f41b1u
#define CYREG_UDB_DSI1_HV_R10 0x400f41b2u
#define CYREG_UDB_DSI1_HV_R11 0x400f41b3u
#define CYREG_UDB_DSI1_HV_R12 0x400f41b4u
#define CYREG_UDB_DSI1_HV_R13 0x400f41b5u
#define CYREG_UDB_DSI1_HV_R14 0x400f41b6u
#define CYREG_UDB_DSI1_HV_R15 0x400f41b7u
#define CYREG_UDB_DSI1_DSIINP0 0x400f41c0u
#define CYREG_UDB_DSI1_DSIINP1 0x400f41c2u
#define CYREG_UDB_DSI1_DSIINP2 0x400f41c4u
#define CYREG_UDB_DSI1_DSIINP3 0x400f41c6u
#define CYREG_UDB_DSI1_DSIINP4 0x400f41c8u
#define CYREG_UDB_DSI1_DSIINP5 0x400f41cau
#define CYREG_UDB_DSI1_DSIOUTP0 0x400f41ccu
#define CYREG_UDB_DSI1_DSIOUTP1 0x400f41ceu
#define CYREG_UDB_DSI1_DSIOUTP2 0x400f41d0u
#define CYREG_UDB_DSI1_DSIOUTP3 0x400f41d2u
#define CYREG_UDB_DSI1_DSIOUTT0 0x400f41d4u
#define CYREG_UDB_DSI1_DSIOUTT1 0x400f41d6u
#define CYREG_UDB_DSI1_DSIOUTT2 0x400f41d8u
#define CYREG_UDB_DSI1_DSIOUTT3 0x400f41dau
#define CYREG_UDB_DSI1_DSIOUTT4 0x400f41dcu
#define CYREG_UDB_DSI1_DSIOUTT5 0x400f41deu
#define CYREG_UDB_DSI1_VS0 0x400f41e0u
#define CYREG_UDB_DSI1_VS1 0x400f41e2u
#define CYREG_UDB_DSI1_VS2 0x400f41e4u
#define CYREG_UDB_DSI1_VS3 0x400f41e6u
#define CYREG_UDB_DSI1_VS4 0x400f41e8u
#define CYREG_UDB_DSI1_VS5 0x400f41eau
#define CYREG_UDB_DSI1_VS6 0x400f41ecu
#define CYREG_UDB_DSI1_VS7 0x400f41eeu
#define CYDEV_UDB_DSI2_BASE 0x400f4200u
#define CYDEV_UDB_DSI2_SIZE 0x00000100u
#define CYREG_UDB_DSI2_HC0 0x400f4200u
#define CYREG_UDB_DSI2_HC1 0x400f4201u
#define CYREG_UDB_DSI2_HC2 0x400f4202u
#define CYREG_UDB_DSI2_HC3 0x400f4203u
#define CYREG_UDB_DSI2_HC4 0x400f4204u
#define CYREG_UDB_DSI2_HC5 0x400f4205u
#define CYREG_UDB_DSI2_HC6 0x400f4206u
#define CYREG_UDB_DSI2_HC7 0x400f4207u
#define CYREG_UDB_DSI2_HC8 0x400f4208u
#define CYREG_UDB_DSI2_HC9 0x400f4209u
#define CYREG_UDB_DSI2_HC10 0x400f420au
#define CYREG_UDB_DSI2_HC11 0x400f420bu
#define CYREG_UDB_DSI2_HC12 0x400f420cu
#define CYREG_UDB_DSI2_HC13 0x400f420du
#define CYREG_UDB_DSI2_HC14 0x400f420eu
#define CYREG_UDB_DSI2_HC15 0x400f420fu
#define CYREG_UDB_DSI2_HC16 0x400f4210u
#define CYREG_UDB_DSI2_HC17 0x400f4211u
#define CYREG_UDB_DSI2_HC18 0x400f4212u
#define CYREG_UDB_DSI2_HC19 0x400f4213u
#define CYREG_UDB_DSI2_HC20 0x400f4214u
#define CYREG_UDB_DSI2_HC21 0x400f4215u
#define CYREG_UDB_DSI2_HC22 0x400f4216u
#define CYREG_UDB_DSI2_HC23 0x400f4217u
#define CYREG_UDB_DSI2_HC24 0x400f4218u
#define CYREG_UDB_DSI2_HC25 0x400f4219u
#define CYREG_UDB_DSI2_HC26 0x400f421au
#define CYREG_UDB_DSI2_HC27 0x400f421bu
#define CYREG_UDB_DSI2_HC28 0x400f421cu
#define CYREG_UDB_DSI2_HC29 0x400f421du
#define CYREG_UDB_DSI2_HC30 0x400f421eu
#define CYREG_UDB_DSI2_HC31 0x400f421fu
#define CYREG_UDB_DSI2_HC32 0x400f4220u
#define CYREG_UDB_DSI2_HC33 0x400f4221u
#define CYREG_UDB_DSI2_HC34 0x400f4222u
#define CYREG_UDB_DSI2_HC35 0x400f4223u
#define CYREG_UDB_DSI2_HC36 0x400f4224u
#define CYREG_UDB_DSI2_HC37 0x400f4225u
#define CYREG_UDB_DSI2_HC38 0x400f4226u
#define CYREG_UDB_DSI2_HC39 0x400f4227u
#define CYREG_UDB_DSI2_HC40 0x400f4228u
#define CYREG_UDB_DSI2_HC41 0x400f4229u
#define CYREG_UDB_DSI2_HC42 0x400f422au
#define CYREG_UDB_DSI2_HC43 0x400f422bu
#define CYREG_UDB_DSI2_HC44 0x400f422cu
#define CYREG_UDB_DSI2_HC45 0x400f422du
#define CYREG_UDB_DSI2_HC46 0x400f422eu
#define CYREG_UDB_DSI2_HC47 0x400f422fu
#define CYREG_UDB_DSI2_HC48 0x400f4230u
#define CYREG_UDB_DSI2_HC49 0x400f4231u
#define CYREG_UDB_DSI2_HC50 0x400f4232u
#define CYREG_UDB_DSI2_HC51 0x400f4233u
#define CYREG_UDB_DSI2_HC52 0x400f4234u
#define CYREG_UDB_DSI2_HC53 0x400f4235u
#define CYREG_UDB_DSI2_HC54 0x400f4236u
#define CYREG_UDB_DSI2_HC55 0x400f4237u
#define CYREG_UDB_DSI2_HC56 0x400f4238u
#define CYREG_UDB_DSI2_HC57 0x400f4239u
#define CYREG_UDB_DSI2_HC58 0x400f423au
#define CYREG_UDB_DSI2_HC59 0x400f423bu
#define CYREG_UDB_DSI2_HC60 0x400f423cu
#define CYREG_UDB_DSI2_HC61 0x400f423du
#define CYREG_UDB_DSI2_HC62 0x400f423eu
#define CYREG_UDB_DSI2_HC63 0x400f423fu
#define CYREG_UDB_DSI2_HC64 0x400f4240u
#define CYREG_UDB_DSI2_HC65 0x400f4241u
#define CYREG_UDB_DSI2_HC66 0x400f4242u
#define CYREG_UDB_DSI2_HC67 0x400f4243u
#define CYREG_UDB_DSI2_HC68 0x400f4244u
#define CYREG_UDB_DSI2_HC69 0x400f4245u
#define CYREG_UDB_DSI2_HC70 0x400f4246u
#define CYREG_UDB_DSI2_HC71 0x400f4247u
#define CYREG_UDB_DSI2_HC72 0x400f4248u
#define CYREG_UDB_DSI2_HC73 0x400f4249u
#define CYREG_UDB_DSI2_HC74 0x400f424au
#define CYREG_UDB_DSI2_HC75 0x400f424bu
#define CYREG_UDB_DSI2_HC76 0x400f424cu
#define CYREG_UDB_DSI2_HC77 0x400f424du
#define CYREG_UDB_DSI2_HC78 0x400f424eu
#define CYREG_UDB_DSI2_HC79 0x400f424fu
#define CYREG_UDB_DSI2_HC80 0x400f4250u
#define CYREG_UDB_DSI2_HC81 0x400f4251u
#define CYREG_UDB_DSI2_HC82 0x400f4252u
#define CYREG_UDB_DSI2_HC83 0x400f4253u
#define CYREG_UDB_DSI2_HC84 0x400f4254u
#define CYREG_UDB_DSI2_HC85 0x400f4255u
#define CYREG_UDB_DSI2_HC86 0x400f4256u
#define CYREG_UDB_DSI2_HC87 0x400f4257u
#define CYREG_UDB_DSI2_HC88 0x400f4258u
#define CYREG_UDB_DSI2_HC89 0x400f4259u
#define CYREG_UDB_DSI2_HC90 0x400f425au
#define CYREG_UDB_DSI2_HC91 0x400f425bu
#define CYREG_UDB_DSI2_HC92 0x400f425cu
#define CYREG_UDB_DSI2_HC93 0x400f425du
#define CYREG_UDB_DSI2_HC94 0x400f425eu
#define CYREG_UDB_DSI2_HC95 0x400f425fu
#define CYREG_UDB_DSI2_HC96 0x400f4260u
#define CYREG_UDB_DSI2_HC97 0x400f4261u
#define CYREG_UDB_DSI2_HC98 0x400f4262u
#define CYREG_UDB_DSI2_HC99 0x400f4263u
#define CYREG_UDB_DSI2_HC100 0x400f4264u
#define CYREG_UDB_DSI2_HC101 0x400f4265u
#define CYREG_UDB_DSI2_HC102 0x400f4266u
#define CYREG_UDB_DSI2_HC103 0x400f4267u
#define CYREG_UDB_DSI2_HC104 0x400f4268u
#define CYREG_UDB_DSI2_HC105 0x400f4269u
#define CYREG_UDB_DSI2_HC106 0x400f426au
#define CYREG_UDB_DSI2_HC107 0x400f426bu
#define CYREG_UDB_DSI2_HC108 0x400f426cu
#define CYREG_UDB_DSI2_HC109 0x400f426du
#define CYREG_UDB_DSI2_HC110 0x400f426eu
#define CYREG_UDB_DSI2_HC111 0x400f426fu
#define CYREG_UDB_DSI2_HC112 0x400f4270u
#define CYREG_UDB_DSI2_HC113 0x400f4271u
#define CYREG_UDB_DSI2_HC114 0x400f4272u
#define CYREG_UDB_DSI2_HC115 0x400f4273u
#define CYREG_UDB_DSI2_HC116 0x400f4274u
#define CYREG_UDB_DSI2_HC117 0x400f4275u
#define CYREG_UDB_DSI2_HC118 0x400f4276u
#define CYREG_UDB_DSI2_HC119 0x400f4277u
#define CYREG_UDB_DSI2_HC120 0x400f4278u
#define CYREG_UDB_DSI2_HC121 0x400f4279u
#define CYREG_UDB_DSI2_HC122 0x400f427au
#define CYREG_UDB_DSI2_HC123 0x400f427bu
#define CYREG_UDB_DSI2_HC124 0x400f427cu
#define CYREG_UDB_DSI2_HC125 0x400f427du
#define CYREG_UDB_DSI2_HC126 0x400f427eu
#define CYREG_UDB_DSI2_HC127 0x400f427fu
#define CYREG_UDB_DSI2_HV_L0 0x400f4280u
#define CYREG_UDB_DSI2_HV_L1 0x400f4281u
#define CYREG_UDB_DSI2_HV_L2 0x400f4282u
#define CYREG_UDB_DSI2_HV_L3 0x400f4283u
#define CYREG_UDB_DSI2_HV_L4 0x400f4284u
#define CYREG_UDB_DSI2_HV_L5 0x400f4285u
#define CYREG_UDB_DSI2_HV_L6 0x400f4286u
#define CYREG_UDB_DSI2_HV_L7 0x400f4287u
#define CYREG_UDB_DSI2_HV_L8 0x400f4288u
#define CYREG_UDB_DSI2_HV_L9 0x400f4289u
#define CYREG_UDB_DSI2_HV_L10 0x400f428au
#define CYREG_UDB_DSI2_HV_L11 0x400f428bu
#define CYREG_UDB_DSI2_HV_L12 0x400f428cu
#define CYREG_UDB_DSI2_HV_L13 0x400f428du
#define CYREG_UDB_DSI2_HV_L14 0x400f428eu
#define CYREG_UDB_DSI2_HV_L15 0x400f428fu
#define CYREG_UDB_DSI2_HS0 0x400f4290u
#define CYREG_UDB_DSI2_HS1 0x400f4291u
#define CYREG_UDB_DSI2_HS2 0x400f4292u
#define CYREG_UDB_DSI2_HS3 0x400f4293u
#define CYREG_UDB_DSI2_HS4 0x400f4294u
#define CYREG_UDB_DSI2_HS5 0x400f4295u
#define CYREG_UDB_DSI2_HS6 0x400f4296u
#define CYREG_UDB_DSI2_HS7 0x400f4297u
#define CYREG_UDB_DSI2_HS8 0x400f4298u
#define CYREG_UDB_DSI2_HS9 0x400f4299u
#define CYREG_UDB_DSI2_HS10 0x400f429au
#define CYREG_UDB_DSI2_HS11 0x400f429bu
#define CYREG_UDB_DSI2_HS12 0x400f429cu
#define CYREG_UDB_DSI2_HS13 0x400f429du
#define CYREG_UDB_DSI2_HS14 0x400f429eu
#define CYREG_UDB_DSI2_HS15 0x400f429fu
#define CYREG_UDB_DSI2_HS16 0x400f42a0u
#define CYREG_UDB_DSI2_HS17 0x400f42a1u
#define CYREG_UDB_DSI2_HS18 0x400f42a2u
#define CYREG_UDB_DSI2_HS19 0x400f42a3u
#define CYREG_UDB_DSI2_HS20 0x400f42a4u
#define CYREG_UDB_DSI2_HS21 0x400f42a5u
#define CYREG_UDB_DSI2_HS22 0x400f42a6u
#define CYREG_UDB_DSI2_HS23 0x400f42a7u
#define CYREG_UDB_DSI2_HV_R0 0x400f42a8u
#define CYREG_UDB_DSI2_HV_R1 0x400f42a9u
#define CYREG_UDB_DSI2_HV_R2 0x400f42aau
#define CYREG_UDB_DSI2_HV_R3 0x400f42abu
#define CYREG_UDB_DSI2_HV_R4 0x400f42acu
#define CYREG_UDB_DSI2_HV_R5 0x400f42adu
#define CYREG_UDB_DSI2_HV_R6 0x400f42aeu
#define CYREG_UDB_DSI2_HV_R7 0x400f42afu
#define CYREG_UDB_DSI2_HV_R8 0x400f42b0u
#define CYREG_UDB_DSI2_HV_R9 0x400f42b1u
#define CYREG_UDB_DSI2_HV_R10 0x400f42b2u
#define CYREG_UDB_DSI2_HV_R11 0x400f42b3u
#define CYREG_UDB_DSI2_HV_R12 0x400f42b4u
#define CYREG_UDB_DSI2_HV_R13 0x400f42b5u
#define CYREG_UDB_DSI2_HV_R14 0x400f42b6u
#define CYREG_UDB_DSI2_HV_R15 0x400f42b7u
#define CYREG_UDB_DSI2_DSIINP0 0x400f42c0u
#define CYREG_UDB_DSI2_DSIINP1 0x400f42c2u
#define CYREG_UDB_DSI2_DSIINP2 0x400f42c4u
#define CYREG_UDB_DSI2_DSIINP3 0x400f42c6u
#define CYREG_UDB_DSI2_DSIINP4 0x400f42c8u
#define CYREG_UDB_DSI2_DSIINP5 0x400f42cau
#define CYREG_UDB_DSI2_DSIOUTP0 0x400f42ccu
#define CYREG_UDB_DSI2_DSIOUTP1 0x400f42ceu
#define CYREG_UDB_DSI2_DSIOUTP2 0x400f42d0u
#define CYREG_UDB_DSI2_DSIOUTP3 0x400f42d2u
#define CYREG_UDB_DSI2_DSIOUTT0 0x400f42d4u
#define CYREG_UDB_DSI2_DSIOUTT1 0x400f42d6u
#define CYREG_UDB_DSI2_DSIOUTT2 0x400f42d8u
#define CYREG_UDB_DSI2_DSIOUTT3 0x400f42dau
#define CYREG_UDB_DSI2_DSIOUTT4 0x400f42dcu
#define CYREG_UDB_DSI2_DSIOUTT5 0x400f42deu
#define CYREG_UDB_DSI2_VS0 0x400f42e0u
#define CYREG_UDB_DSI2_VS1 0x400f42e2u
#define CYREG_UDB_DSI2_VS2 0x400f42e4u
#define CYREG_UDB_DSI2_VS3 0x400f42e6u
#define CYREG_UDB_DSI2_VS4 0x400f42e8u
#define CYREG_UDB_DSI2_VS5 0x400f42eau
#define CYREG_UDB_DSI2_VS6 0x400f42ecu
#define CYREG_UDB_DSI2_VS7 0x400f42eeu
#define CYDEV_UDB_DSI3_BASE 0x400f4300u
#define CYDEV_UDB_DSI3_SIZE 0x00000100u
#define CYREG_UDB_DSI3_HC0 0x400f4300u
#define CYREG_UDB_DSI3_HC1 0x400f4301u
#define CYREG_UDB_DSI3_HC2 0x400f4302u
#define CYREG_UDB_DSI3_HC3 0x400f4303u
#define CYREG_UDB_DSI3_HC4 0x400f4304u
#define CYREG_UDB_DSI3_HC5 0x400f4305u
#define CYREG_UDB_DSI3_HC6 0x400f4306u
#define CYREG_UDB_DSI3_HC7 0x400f4307u
#define CYREG_UDB_DSI3_HC8 0x400f4308u
#define CYREG_UDB_DSI3_HC9 0x400f4309u
#define CYREG_UDB_DSI3_HC10 0x400f430au
#define CYREG_UDB_DSI3_HC11 0x400f430bu
#define CYREG_UDB_DSI3_HC12 0x400f430cu
#define CYREG_UDB_DSI3_HC13 0x400f430du
#define CYREG_UDB_DSI3_HC14 0x400f430eu
#define CYREG_UDB_DSI3_HC15 0x400f430fu
#define CYREG_UDB_DSI3_HC16 0x400f4310u
#define CYREG_UDB_DSI3_HC17 0x400f4311u
#define CYREG_UDB_DSI3_HC18 0x400f4312u
#define CYREG_UDB_DSI3_HC19 0x400f4313u
#define CYREG_UDB_DSI3_HC20 0x400f4314u
#define CYREG_UDB_DSI3_HC21 0x400f4315u
#define CYREG_UDB_DSI3_HC22 0x400f4316u
#define CYREG_UDB_DSI3_HC23 0x400f4317u
#define CYREG_UDB_DSI3_HC24 0x400f4318u
#define CYREG_UDB_DSI3_HC25 0x400f4319u
#define CYREG_UDB_DSI3_HC26 0x400f431au
#define CYREG_UDB_DSI3_HC27 0x400f431bu
#define CYREG_UDB_DSI3_HC28 0x400f431cu
#define CYREG_UDB_DSI3_HC29 0x400f431du
#define CYREG_UDB_DSI3_HC30 0x400f431eu
#define CYREG_UDB_DSI3_HC31 0x400f431fu
#define CYREG_UDB_DSI3_HC32 0x400f4320u
#define CYREG_UDB_DSI3_HC33 0x400f4321u
#define CYREG_UDB_DSI3_HC34 0x400f4322u
#define CYREG_UDB_DSI3_HC35 0x400f4323u
#define CYREG_UDB_DSI3_HC36 0x400f4324u
#define CYREG_UDB_DSI3_HC37 0x400f4325u
#define CYREG_UDB_DSI3_HC38 0x400f4326u
#define CYREG_UDB_DSI3_HC39 0x400f4327u
#define CYREG_UDB_DSI3_HC40 0x400f4328u
#define CYREG_UDB_DSI3_HC41 0x400f4329u
#define CYREG_UDB_DSI3_HC42 0x400f432au
#define CYREG_UDB_DSI3_HC43 0x400f432bu
#define CYREG_UDB_DSI3_HC44 0x400f432cu
#define CYREG_UDB_DSI3_HC45 0x400f432du
#define CYREG_UDB_DSI3_HC46 0x400f432eu
#define CYREG_UDB_DSI3_HC47 0x400f432fu
#define CYREG_UDB_DSI3_HC48 0x400f4330u
#define CYREG_UDB_DSI3_HC49 0x400f4331u
#define CYREG_UDB_DSI3_HC50 0x400f4332u
#define CYREG_UDB_DSI3_HC51 0x400f4333u
#define CYREG_UDB_DSI3_HC52 0x400f4334u
#define CYREG_UDB_DSI3_HC53 0x400f4335u
#define CYREG_UDB_DSI3_HC54 0x400f4336u
#define CYREG_UDB_DSI3_HC55 0x400f4337u
#define CYREG_UDB_DSI3_HC56 0x400f4338u
#define CYREG_UDB_DSI3_HC57 0x400f4339u
#define CYREG_UDB_DSI3_HC58 0x400f433au
#define CYREG_UDB_DSI3_HC59 0x400f433bu
#define CYREG_UDB_DSI3_HC60 0x400f433cu
#define CYREG_UDB_DSI3_HC61 0x400f433du
#define CYREG_UDB_DSI3_HC62 0x400f433eu
#define CYREG_UDB_DSI3_HC63 0x400f433fu
#define CYREG_UDB_DSI3_HC64 0x400f4340u
#define CYREG_UDB_DSI3_HC65 0x400f4341u
#define CYREG_UDB_DSI3_HC66 0x400f4342u
#define CYREG_UDB_DSI3_HC67 0x400f4343u
#define CYREG_UDB_DSI3_HC68 0x400f4344u
#define CYREG_UDB_DSI3_HC69 0x400f4345u
#define CYREG_UDB_DSI3_HC70 0x400f4346u
#define CYREG_UDB_DSI3_HC71 0x400f4347u
#define CYREG_UDB_DSI3_HC72 0x400f4348u
#define CYREG_UDB_DSI3_HC73 0x400f4349u
#define CYREG_UDB_DSI3_HC74 0x400f434au
#define CYREG_UDB_DSI3_HC75 0x400f434bu
#define CYREG_UDB_DSI3_HC76 0x400f434cu
#define CYREG_UDB_DSI3_HC77 0x400f434du
#define CYREG_UDB_DSI3_HC78 0x400f434eu
#define CYREG_UDB_DSI3_HC79 0x400f434fu
#define CYREG_UDB_DSI3_HC80 0x400f4350u
#define CYREG_UDB_DSI3_HC81 0x400f4351u
#define CYREG_UDB_DSI3_HC82 0x400f4352u
#define CYREG_UDB_DSI3_HC83 0x400f4353u
#define CYREG_UDB_DSI3_HC84 0x400f4354u
#define CYREG_UDB_DSI3_HC85 0x400f4355u
#define CYREG_UDB_DSI3_HC86 0x400f4356u
#define CYREG_UDB_DSI3_HC87 0x400f4357u
#define CYREG_UDB_DSI3_HC88 0x400f4358u
#define CYREG_UDB_DSI3_HC89 0x400f4359u
#define CYREG_UDB_DSI3_HC90 0x400f435au
#define CYREG_UDB_DSI3_HC91 0x400f435bu
#define CYREG_UDB_DSI3_HC92 0x400f435cu
#define CYREG_UDB_DSI3_HC93 0x400f435du
#define CYREG_UDB_DSI3_HC94 0x400f435eu
#define CYREG_UDB_DSI3_HC95 0x400f435fu
#define CYREG_UDB_DSI3_HC96 0x400f4360u
#define CYREG_UDB_DSI3_HC97 0x400f4361u
#define CYREG_UDB_DSI3_HC98 0x400f4362u
#define CYREG_UDB_DSI3_HC99 0x400f4363u
#define CYREG_UDB_DSI3_HC100 0x400f4364u
#define CYREG_UDB_DSI3_HC101 0x400f4365u
#define CYREG_UDB_DSI3_HC102 0x400f4366u
#define CYREG_UDB_DSI3_HC103 0x400f4367u
#define CYREG_UDB_DSI3_HC104 0x400f4368u
#define CYREG_UDB_DSI3_HC105 0x400f4369u
#define CYREG_UDB_DSI3_HC106 0x400f436au
#define CYREG_UDB_DSI3_HC107 0x400f436bu
#define CYREG_UDB_DSI3_HC108 0x400f436cu
#define CYREG_UDB_DSI3_HC109 0x400f436du
#define CYREG_UDB_DSI3_HC110 0x400f436eu
#define CYREG_UDB_DSI3_HC111 0x400f436fu
#define CYREG_UDB_DSI3_HC112 0x400f4370u
#define CYREG_UDB_DSI3_HC113 0x400f4371u
#define CYREG_UDB_DSI3_HC114 0x400f4372u
#define CYREG_UDB_DSI3_HC115 0x400f4373u
#define CYREG_UDB_DSI3_HC116 0x400f4374u
#define CYREG_UDB_DSI3_HC117 0x400f4375u
#define CYREG_UDB_DSI3_HC118 0x400f4376u
#define CYREG_UDB_DSI3_HC119 0x400f4377u
#define CYREG_UDB_DSI3_HC120 0x400f4378u
#define CYREG_UDB_DSI3_HC121 0x400f4379u
#define CYREG_UDB_DSI3_HC122 0x400f437au
#define CYREG_UDB_DSI3_HC123 0x400f437bu
#define CYREG_UDB_DSI3_HC124 0x400f437cu
#define CYREG_UDB_DSI3_HC125 0x400f437du
#define CYREG_UDB_DSI3_HC126 0x400f437eu
#define CYREG_UDB_DSI3_HC127 0x400f437fu
#define CYREG_UDB_DSI3_HV_L0 0x400f4380u
#define CYREG_UDB_DSI3_HV_L1 0x400f4381u
#define CYREG_UDB_DSI3_HV_L2 0x400f4382u
#define CYREG_UDB_DSI3_HV_L3 0x400f4383u
#define CYREG_UDB_DSI3_HV_L4 0x400f4384u
#define CYREG_UDB_DSI3_HV_L5 0x400f4385u
#define CYREG_UDB_DSI3_HV_L6 0x400f4386u
#define CYREG_UDB_DSI3_HV_L7 0x400f4387u
#define CYREG_UDB_DSI3_HV_L8 0x400f4388u
#define CYREG_UDB_DSI3_HV_L9 0x400f4389u
#define CYREG_UDB_DSI3_HV_L10 0x400f438au
#define CYREG_UDB_DSI3_HV_L11 0x400f438bu
#define CYREG_UDB_DSI3_HV_L12 0x400f438cu
#define CYREG_UDB_DSI3_HV_L13 0x400f438du
#define CYREG_UDB_DSI3_HV_L14 0x400f438eu
#define CYREG_UDB_DSI3_HV_L15 0x400f438fu
#define CYREG_UDB_DSI3_HS0 0x400f4390u
#define CYREG_UDB_DSI3_HS1 0x400f4391u
#define CYREG_UDB_DSI3_HS2 0x400f4392u
#define CYREG_UDB_DSI3_HS3 0x400f4393u
#define CYREG_UDB_DSI3_HS4 0x400f4394u
#define CYREG_UDB_DSI3_HS5 0x400f4395u
#define CYREG_UDB_DSI3_HS6 0x400f4396u
#define CYREG_UDB_DSI3_HS7 0x400f4397u
#define CYREG_UDB_DSI3_HS8 0x400f4398u
#define CYREG_UDB_DSI3_HS9 0x400f4399u
#define CYREG_UDB_DSI3_HS10 0x400f439au
#define CYREG_UDB_DSI3_HS11 0x400f439bu
#define CYREG_UDB_DSI3_HS12 0x400f439cu
#define CYREG_UDB_DSI3_HS13 0x400f439du
#define CYREG_UDB_DSI3_HS14 0x400f439eu
#define CYREG_UDB_DSI3_HS15 0x400f439fu
#define CYREG_UDB_DSI3_HS16 0x400f43a0u
#define CYREG_UDB_DSI3_HS17 0x400f43a1u
#define CYREG_UDB_DSI3_HS18 0x400f43a2u
#define CYREG_UDB_DSI3_HS19 0x400f43a3u
#define CYREG_UDB_DSI3_HS20 0x400f43a4u
#define CYREG_UDB_DSI3_HS21 0x400f43a5u
#define CYREG_UDB_DSI3_HS22 0x400f43a6u
#define CYREG_UDB_DSI3_HS23 0x400f43a7u
#define CYREG_UDB_DSI3_HV_R0 0x400f43a8u
#define CYREG_UDB_DSI3_HV_R1 0x400f43a9u
#define CYREG_UDB_DSI3_HV_R2 0x400f43aau
#define CYREG_UDB_DSI3_HV_R3 0x400f43abu
#define CYREG_UDB_DSI3_HV_R4 0x400f43acu
#define CYREG_UDB_DSI3_HV_R5 0x400f43adu
#define CYREG_UDB_DSI3_HV_R6 0x400f43aeu
#define CYREG_UDB_DSI3_HV_R7 0x400f43afu
#define CYREG_UDB_DSI3_HV_R8 0x400f43b0u
#define CYREG_UDB_DSI3_HV_R9 0x400f43b1u
#define CYREG_UDB_DSI3_HV_R10 0x400f43b2u
#define CYREG_UDB_DSI3_HV_R11 0x400f43b3u
#define CYREG_UDB_DSI3_HV_R12 0x400f43b4u
#define CYREG_UDB_DSI3_HV_R13 0x400f43b5u
#define CYREG_UDB_DSI3_HV_R14 0x400f43b6u
#define CYREG_UDB_DSI3_HV_R15 0x400f43b7u
#define CYREG_UDB_DSI3_DSIINP0 0x400f43c0u
#define CYREG_UDB_DSI3_DSIINP1 0x400f43c2u
#define CYREG_UDB_DSI3_DSIINP2 0x400f43c4u
#define CYREG_UDB_DSI3_DSIINP3 0x400f43c6u
#define CYREG_UDB_DSI3_DSIINP4 0x400f43c8u
#define CYREG_UDB_DSI3_DSIINP5 0x400f43cau
#define CYREG_UDB_DSI3_DSIOUTP0 0x400f43ccu
#define CYREG_UDB_DSI3_DSIOUTP1 0x400f43ceu
#define CYREG_UDB_DSI3_DSIOUTP2 0x400f43d0u
#define CYREG_UDB_DSI3_DSIOUTP3 0x400f43d2u
#define CYREG_UDB_DSI3_DSIOUTT0 0x400f43d4u
#define CYREG_UDB_DSI3_DSIOUTT1 0x400f43d6u
#define CYREG_UDB_DSI3_DSIOUTT2 0x400f43d8u
#define CYREG_UDB_DSI3_DSIOUTT3 0x400f43dau
#define CYREG_UDB_DSI3_DSIOUTT4 0x400f43dcu
#define CYREG_UDB_DSI3_DSIOUTT5 0x400f43deu
#define CYREG_UDB_DSI3_VS0 0x400f43e0u
#define CYREG_UDB_DSI3_VS1 0x400f43e2u
#define CYREG_UDB_DSI3_VS2 0x400f43e4u
#define CYREG_UDB_DSI3_VS3 0x400f43e6u
#define CYREG_UDB_DSI3_VS4 0x400f43e8u
#define CYREG_UDB_DSI3_VS5 0x400f43eau
#define CYREG_UDB_DSI3_VS6 0x400f43ecu
#define CYREG_UDB_DSI3_VS7 0x400f43eeu
#define CYDEV_UDB_DSI4_BASE 0x400f4400u
#define CYDEV_UDB_DSI4_SIZE 0x00000100u
#define CYREG_UDB_DSI4_HC0 0x400f4400u
#define CYREG_UDB_DSI4_HC1 0x400f4401u
#define CYREG_UDB_DSI4_HC2 0x400f4402u
#define CYREG_UDB_DSI4_HC3 0x400f4403u
#define CYREG_UDB_DSI4_HC4 0x400f4404u
#define CYREG_UDB_DSI4_HC5 0x400f4405u
#define CYREG_UDB_DSI4_HC6 0x400f4406u
#define CYREG_UDB_DSI4_HC7 0x400f4407u
#define CYREG_UDB_DSI4_HC8 0x400f4408u
#define CYREG_UDB_DSI4_HC9 0x400f4409u
#define CYREG_UDB_DSI4_HC10 0x400f440au
#define CYREG_UDB_DSI4_HC11 0x400f440bu
#define CYREG_UDB_DSI4_HC12 0x400f440cu
#define CYREG_UDB_DSI4_HC13 0x400f440du
#define CYREG_UDB_DSI4_HC14 0x400f440eu
#define CYREG_UDB_DSI4_HC15 0x400f440fu
#define CYREG_UDB_DSI4_HC16 0x400f4410u
#define CYREG_UDB_DSI4_HC17 0x400f4411u
#define CYREG_UDB_DSI4_HC18 0x400f4412u
#define CYREG_UDB_DSI4_HC19 0x400f4413u
#define CYREG_UDB_DSI4_HC20 0x400f4414u
#define CYREG_UDB_DSI4_HC21 0x400f4415u
#define CYREG_UDB_DSI4_HC22 0x400f4416u
#define CYREG_UDB_DSI4_HC23 0x400f4417u
#define CYREG_UDB_DSI4_HC24 0x400f4418u
#define CYREG_UDB_DSI4_HC25 0x400f4419u
#define CYREG_UDB_DSI4_HC26 0x400f441au
#define CYREG_UDB_DSI4_HC27 0x400f441bu
#define CYREG_UDB_DSI4_HC28 0x400f441cu
#define CYREG_UDB_DSI4_HC29 0x400f441du
#define CYREG_UDB_DSI4_HC30 0x400f441eu
#define CYREG_UDB_DSI4_HC31 0x400f441fu
#define CYREG_UDB_DSI4_HC32 0x400f4420u
#define CYREG_UDB_DSI4_HC33 0x400f4421u
#define CYREG_UDB_DSI4_HC34 0x400f4422u
#define CYREG_UDB_DSI4_HC35 0x400f4423u
#define CYREG_UDB_DSI4_HC36 0x400f4424u
#define CYREG_UDB_DSI4_HC37 0x400f4425u
#define CYREG_UDB_DSI4_HC38 0x400f4426u
#define CYREG_UDB_DSI4_HC39 0x400f4427u
#define CYREG_UDB_DSI4_HC40 0x400f4428u
#define CYREG_UDB_DSI4_HC41 0x400f4429u
#define CYREG_UDB_DSI4_HC42 0x400f442au
#define CYREG_UDB_DSI4_HC43 0x400f442bu
#define CYREG_UDB_DSI4_HC44 0x400f442cu
#define CYREG_UDB_DSI4_HC45 0x400f442du
#define CYREG_UDB_DSI4_HC46 0x400f442eu
#define CYREG_UDB_DSI4_HC47 0x400f442fu
#define CYREG_UDB_DSI4_HC48 0x400f4430u
#define CYREG_UDB_DSI4_HC49 0x400f4431u
#define CYREG_UDB_DSI4_HC50 0x400f4432u
#define CYREG_UDB_DSI4_HC51 0x400f4433u
#define CYREG_UDB_DSI4_HC52 0x400f4434u
#define CYREG_UDB_DSI4_HC53 0x400f4435u
#define CYREG_UDB_DSI4_HC54 0x400f4436u
#define CYREG_UDB_DSI4_HC55 0x400f4437u
#define CYREG_UDB_DSI4_HC56 0x400f4438u
#define CYREG_UDB_DSI4_HC57 0x400f4439u
#define CYREG_UDB_DSI4_HC58 0x400f443au
#define CYREG_UDB_DSI4_HC59 0x400f443bu
#define CYREG_UDB_DSI4_HC60 0x400f443cu
#define CYREG_UDB_DSI4_HC61 0x400f443du
#define CYREG_UDB_DSI4_HC62 0x400f443eu
#define CYREG_UDB_DSI4_HC63 0x400f443fu
#define CYREG_UDB_DSI4_HC64 0x400f4440u
#define CYREG_UDB_DSI4_HC65 0x400f4441u
#define CYREG_UDB_DSI4_HC66 0x400f4442u
#define CYREG_UDB_DSI4_HC67 0x400f4443u
#define CYREG_UDB_DSI4_HC68 0x400f4444u
#define CYREG_UDB_DSI4_HC69 0x400f4445u
#define CYREG_UDB_DSI4_HC70 0x400f4446u
#define CYREG_UDB_DSI4_HC71 0x400f4447u
#define CYREG_UDB_DSI4_HC72 0x400f4448u
#define CYREG_UDB_DSI4_HC73 0x400f4449u
#define CYREG_UDB_DSI4_HC74 0x400f444au
#define CYREG_UDB_DSI4_HC75 0x400f444bu
#define CYREG_UDB_DSI4_HC76 0x400f444cu
#define CYREG_UDB_DSI4_HC77 0x400f444du
#define CYREG_UDB_DSI4_HC78 0x400f444eu
#define CYREG_UDB_DSI4_HC79 0x400f444fu
#define CYREG_UDB_DSI4_HC80 0x400f4450u
#define CYREG_UDB_DSI4_HC81 0x400f4451u
#define CYREG_UDB_DSI4_HC82 0x400f4452u
#define CYREG_UDB_DSI4_HC83 0x400f4453u
#define CYREG_UDB_DSI4_HC84 0x400f4454u
#define CYREG_UDB_DSI4_HC85 0x400f4455u
#define CYREG_UDB_DSI4_HC86 0x400f4456u
#define CYREG_UDB_DSI4_HC87 0x400f4457u
#define CYREG_UDB_DSI4_HC88 0x400f4458u
#define CYREG_UDB_DSI4_HC89 0x400f4459u
#define CYREG_UDB_DSI4_HC90 0x400f445au
#define CYREG_UDB_DSI4_HC91 0x400f445bu
#define CYREG_UDB_DSI4_HC92 0x400f445cu
#define CYREG_UDB_DSI4_HC93 0x400f445du
#define CYREG_UDB_DSI4_HC94 0x400f445eu
#define CYREG_UDB_DSI4_HC95 0x400f445fu
#define CYREG_UDB_DSI4_HC96 0x400f4460u
#define CYREG_UDB_DSI4_HC97 0x400f4461u
#define CYREG_UDB_DSI4_HC98 0x400f4462u
#define CYREG_UDB_DSI4_HC99 0x400f4463u
#define CYREG_UDB_DSI4_HC100 0x400f4464u
#define CYREG_UDB_DSI4_HC101 0x400f4465u
#define CYREG_UDB_DSI4_HC102 0x400f4466u
#define CYREG_UDB_DSI4_HC103 0x400f4467u
#define CYREG_UDB_DSI4_HC104 0x400f4468u
#define CYREG_UDB_DSI4_HC105 0x400f4469u
#define CYREG_UDB_DSI4_HC106 0x400f446au
#define CYREG_UDB_DSI4_HC107 0x400f446bu
#define CYREG_UDB_DSI4_HC108 0x400f446cu
#define CYREG_UDB_DSI4_HC109 0x400f446du
#define CYREG_UDB_DSI4_HC110 0x400f446eu
#define CYREG_UDB_DSI4_HC111 0x400f446fu
#define CYREG_UDB_DSI4_HC112 0x400f4470u
#define CYREG_UDB_DSI4_HC113 0x400f4471u
#define CYREG_UDB_DSI4_HC114 0x400f4472u
#define CYREG_UDB_DSI4_HC115 0x400f4473u
#define CYREG_UDB_DSI4_HC116 0x400f4474u
#define CYREG_UDB_DSI4_HC117 0x400f4475u
#define CYREG_UDB_DSI4_HC118 0x400f4476u
#define CYREG_UDB_DSI4_HC119 0x400f4477u
#define CYREG_UDB_DSI4_HC120 0x400f4478u
#define CYREG_UDB_DSI4_HC121 0x400f4479u
#define CYREG_UDB_DSI4_HC122 0x400f447au
#define CYREG_UDB_DSI4_HC123 0x400f447bu
#define CYREG_UDB_DSI4_HC124 0x400f447cu
#define CYREG_UDB_DSI4_HC125 0x400f447du
#define CYREG_UDB_DSI4_HC126 0x400f447eu
#define CYREG_UDB_DSI4_HC127 0x400f447fu
#define CYREG_UDB_DSI4_HV_L0 0x400f4480u
#define CYREG_UDB_DSI4_HV_L1 0x400f4481u
#define CYREG_UDB_DSI4_HV_L2 0x400f4482u
#define CYREG_UDB_DSI4_HV_L3 0x400f4483u
#define CYREG_UDB_DSI4_HV_L4 0x400f4484u
#define CYREG_UDB_DSI4_HV_L5 0x400f4485u
#define CYREG_UDB_DSI4_HV_L6 0x400f4486u
#define CYREG_UDB_DSI4_HV_L7 0x400f4487u
#define CYREG_UDB_DSI4_HV_L8 0x400f4488u
#define CYREG_UDB_DSI4_HV_L9 0x400f4489u
#define CYREG_UDB_DSI4_HV_L10 0x400f448au
#define CYREG_UDB_DSI4_HV_L11 0x400f448bu
#define CYREG_UDB_DSI4_HV_L12 0x400f448cu
#define CYREG_UDB_DSI4_HV_L13 0x400f448du
#define CYREG_UDB_DSI4_HV_L14 0x400f448eu
#define CYREG_UDB_DSI4_HV_L15 0x400f448fu
#define CYREG_UDB_DSI4_HS0 0x400f4490u
#define CYREG_UDB_DSI4_HS1 0x400f4491u
#define CYREG_UDB_DSI4_HS2 0x400f4492u
#define CYREG_UDB_DSI4_HS3 0x400f4493u
#define CYREG_UDB_DSI4_HS4 0x400f4494u
#define CYREG_UDB_DSI4_HS5 0x400f4495u
#define CYREG_UDB_DSI4_HS6 0x400f4496u
#define CYREG_UDB_DSI4_HS7 0x400f4497u
#define CYREG_UDB_DSI4_HS8 0x400f4498u
#define CYREG_UDB_DSI4_HS9 0x400f4499u
#define CYREG_UDB_DSI4_HS10 0x400f449au
#define CYREG_UDB_DSI4_HS11 0x400f449bu
#define CYREG_UDB_DSI4_HS12 0x400f449cu
#define CYREG_UDB_DSI4_HS13 0x400f449du
#define CYREG_UDB_DSI4_HS14 0x400f449eu
#define CYREG_UDB_DSI4_HS15 0x400f449fu
#define CYREG_UDB_DSI4_HS16 0x400f44a0u
#define CYREG_UDB_DSI4_HS17 0x400f44a1u
#define CYREG_UDB_DSI4_HS18 0x400f44a2u
#define CYREG_UDB_DSI4_HS19 0x400f44a3u
#define CYREG_UDB_DSI4_HS20 0x400f44a4u
#define CYREG_UDB_DSI4_HS21 0x400f44a5u
#define CYREG_UDB_DSI4_HS22 0x400f44a6u
#define CYREG_UDB_DSI4_HS23 0x400f44a7u
#define CYREG_UDB_DSI4_HV_R0 0x400f44a8u
#define CYREG_UDB_DSI4_HV_R1 0x400f44a9u
#define CYREG_UDB_DSI4_HV_R2 0x400f44aau
#define CYREG_UDB_DSI4_HV_R3 0x400f44abu
#define CYREG_UDB_DSI4_HV_R4 0x400f44acu
#define CYREG_UDB_DSI4_HV_R5 0x400f44adu
#define CYREG_UDB_DSI4_HV_R6 0x400f44aeu
#define CYREG_UDB_DSI4_HV_R7 0x400f44afu
#define CYREG_UDB_DSI4_HV_R8 0x400f44b0u
#define CYREG_UDB_DSI4_HV_R9 0x400f44b1u
#define CYREG_UDB_DSI4_HV_R10 0x400f44b2u
#define CYREG_UDB_DSI4_HV_R11 0x400f44b3u
#define CYREG_UDB_DSI4_HV_R12 0x400f44b4u
#define CYREG_UDB_DSI4_HV_R13 0x400f44b5u
#define CYREG_UDB_DSI4_HV_R14 0x400f44b6u
#define CYREG_UDB_DSI4_HV_R15 0x400f44b7u
#define CYREG_UDB_DSI4_DSIINP0 0x400f44c0u
#define CYREG_UDB_DSI4_DSIINP1 0x400f44c2u
#define CYREG_UDB_DSI4_DSIINP2 0x400f44c4u
#define CYREG_UDB_DSI4_DSIINP3 0x400f44c6u
#define CYREG_UDB_DSI4_DSIINP4 0x400f44c8u
#define CYREG_UDB_DSI4_DSIINP5 0x400f44cau
#define CYREG_UDB_DSI4_DSIOUTP0 0x400f44ccu
#define CYREG_UDB_DSI4_DSIOUTP1 0x400f44ceu
#define CYREG_UDB_DSI4_DSIOUTP2 0x400f44d0u
#define CYREG_UDB_DSI4_DSIOUTP3 0x400f44d2u
#define CYREG_UDB_DSI4_DSIOUTT0 0x400f44d4u
#define CYREG_UDB_DSI4_DSIOUTT1 0x400f44d6u
#define CYREG_UDB_DSI4_DSIOUTT2 0x400f44d8u
#define CYREG_UDB_DSI4_DSIOUTT3 0x400f44dau
#define CYREG_UDB_DSI4_DSIOUTT4 0x400f44dcu
#define CYREG_UDB_DSI4_DSIOUTT5 0x400f44deu
#define CYREG_UDB_DSI4_VS0 0x400f44e0u
#define CYREG_UDB_DSI4_VS1 0x400f44e2u
#define CYREG_UDB_DSI4_VS2 0x400f44e4u
#define CYREG_UDB_DSI4_VS3 0x400f44e6u
#define CYREG_UDB_DSI4_VS4 0x400f44e8u
#define CYREG_UDB_DSI4_VS5 0x400f44eau
#define CYREG_UDB_DSI4_VS6 0x400f44ecu
#define CYREG_UDB_DSI4_VS7 0x400f44eeu
#define CYDEV_UDB_DSI5_BASE 0x400f4500u
#define CYDEV_UDB_DSI5_SIZE 0x00000100u
#define CYREG_UDB_DSI5_HC0 0x400f4500u
#define CYREG_UDB_DSI5_HC1 0x400f4501u
#define CYREG_UDB_DSI5_HC2 0x400f4502u
#define CYREG_UDB_DSI5_HC3 0x400f4503u
#define CYREG_UDB_DSI5_HC4 0x400f4504u
#define CYREG_UDB_DSI5_HC5 0x400f4505u
#define CYREG_UDB_DSI5_HC6 0x400f4506u
#define CYREG_UDB_DSI5_HC7 0x400f4507u
#define CYREG_UDB_DSI5_HC8 0x400f4508u
#define CYREG_UDB_DSI5_HC9 0x400f4509u
#define CYREG_UDB_DSI5_HC10 0x400f450au
#define CYREG_UDB_DSI5_HC11 0x400f450bu
#define CYREG_UDB_DSI5_HC12 0x400f450cu
#define CYREG_UDB_DSI5_HC13 0x400f450du
#define CYREG_UDB_DSI5_HC14 0x400f450eu
#define CYREG_UDB_DSI5_HC15 0x400f450fu
#define CYREG_UDB_DSI5_HC16 0x400f4510u
#define CYREG_UDB_DSI5_HC17 0x400f4511u
#define CYREG_UDB_DSI5_HC18 0x400f4512u
#define CYREG_UDB_DSI5_HC19 0x400f4513u
#define CYREG_UDB_DSI5_HC20 0x400f4514u
#define CYREG_UDB_DSI5_HC21 0x400f4515u
#define CYREG_UDB_DSI5_HC22 0x400f4516u
#define CYREG_UDB_DSI5_HC23 0x400f4517u
#define CYREG_UDB_DSI5_HC24 0x400f4518u
#define CYREG_UDB_DSI5_HC25 0x400f4519u
#define CYREG_UDB_DSI5_HC26 0x400f451au
#define CYREG_UDB_DSI5_HC27 0x400f451bu
#define CYREG_UDB_DSI5_HC28 0x400f451cu
#define CYREG_UDB_DSI5_HC29 0x400f451du
#define CYREG_UDB_DSI5_HC30 0x400f451eu
#define CYREG_UDB_DSI5_HC31 0x400f451fu
#define CYREG_UDB_DSI5_HC32 0x400f4520u
#define CYREG_UDB_DSI5_HC33 0x400f4521u
#define CYREG_UDB_DSI5_HC34 0x400f4522u
#define CYREG_UDB_DSI5_HC35 0x400f4523u
#define CYREG_UDB_DSI5_HC36 0x400f4524u
#define CYREG_UDB_DSI5_HC37 0x400f4525u
#define CYREG_UDB_DSI5_HC38 0x400f4526u
#define CYREG_UDB_DSI5_HC39 0x400f4527u
#define CYREG_UDB_DSI5_HC40 0x400f4528u
#define CYREG_UDB_DSI5_HC41 0x400f4529u
#define CYREG_UDB_DSI5_HC42 0x400f452au
#define CYREG_UDB_DSI5_HC43 0x400f452bu
#define CYREG_UDB_DSI5_HC44 0x400f452cu
#define CYREG_UDB_DSI5_HC45 0x400f452du
#define CYREG_UDB_DSI5_HC46 0x400f452eu
#define CYREG_UDB_DSI5_HC47 0x400f452fu
#define CYREG_UDB_DSI5_HC48 0x400f4530u
#define CYREG_UDB_DSI5_HC49 0x400f4531u
#define CYREG_UDB_DSI5_HC50 0x400f4532u
#define CYREG_UDB_DSI5_HC51 0x400f4533u
#define CYREG_UDB_DSI5_HC52 0x400f4534u
#define CYREG_UDB_DSI5_HC53 0x400f4535u
#define CYREG_UDB_DSI5_HC54 0x400f4536u
#define CYREG_UDB_DSI5_HC55 0x400f4537u
#define CYREG_UDB_DSI5_HC56 0x400f4538u
#define CYREG_UDB_DSI5_HC57 0x400f4539u
#define CYREG_UDB_DSI5_HC58 0x400f453au
#define CYREG_UDB_DSI5_HC59 0x400f453bu
#define CYREG_UDB_DSI5_HC60 0x400f453cu
#define CYREG_UDB_DSI5_HC61 0x400f453du
#define CYREG_UDB_DSI5_HC62 0x400f453eu
#define CYREG_UDB_DSI5_HC63 0x400f453fu
#define CYREG_UDB_DSI5_HC64 0x400f4540u
#define CYREG_UDB_DSI5_HC65 0x400f4541u
#define CYREG_UDB_DSI5_HC66 0x400f4542u
#define CYREG_UDB_DSI5_HC67 0x400f4543u
#define CYREG_UDB_DSI5_HC68 0x400f4544u
#define CYREG_UDB_DSI5_HC69 0x400f4545u
#define CYREG_UDB_DSI5_HC70 0x400f4546u
#define CYREG_UDB_DSI5_HC71 0x400f4547u
#define CYREG_UDB_DSI5_HC72 0x400f4548u
#define CYREG_UDB_DSI5_HC73 0x400f4549u
#define CYREG_UDB_DSI5_HC74 0x400f454au
#define CYREG_UDB_DSI5_HC75 0x400f454bu
#define CYREG_UDB_DSI5_HC76 0x400f454cu
#define CYREG_UDB_DSI5_HC77 0x400f454du
#define CYREG_UDB_DSI5_HC78 0x400f454eu
#define CYREG_UDB_DSI5_HC79 0x400f454fu
#define CYREG_UDB_DSI5_HC80 0x400f4550u
#define CYREG_UDB_DSI5_HC81 0x400f4551u
#define CYREG_UDB_DSI5_HC82 0x400f4552u
#define CYREG_UDB_DSI5_HC83 0x400f4553u
#define CYREG_UDB_DSI5_HC84 0x400f4554u
#define CYREG_UDB_DSI5_HC85 0x400f4555u
#define CYREG_UDB_DSI5_HC86 0x400f4556u
#define CYREG_UDB_DSI5_HC87 0x400f4557u
#define CYREG_UDB_DSI5_HC88 0x400f4558u
#define CYREG_UDB_DSI5_HC89 0x400f4559u
#define CYREG_UDB_DSI5_HC90 0x400f455au
#define CYREG_UDB_DSI5_HC91 0x400f455bu
#define CYREG_UDB_DSI5_HC92 0x400f455cu
#define CYREG_UDB_DSI5_HC93 0x400f455du
#define CYREG_UDB_DSI5_HC94 0x400f455eu
#define CYREG_UDB_DSI5_HC95 0x400f455fu
#define CYREG_UDB_DSI5_HC96 0x400f4560u
#define CYREG_UDB_DSI5_HC97 0x400f4561u
#define CYREG_UDB_DSI5_HC98 0x400f4562u
#define CYREG_UDB_DSI5_HC99 0x400f4563u
#define CYREG_UDB_DSI5_HC100 0x400f4564u
#define CYREG_UDB_DSI5_HC101 0x400f4565u
#define CYREG_UDB_DSI5_HC102 0x400f4566u
#define CYREG_UDB_DSI5_HC103 0x400f4567u
#define CYREG_UDB_DSI5_HC104 0x400f4568u
#define CYREG_UDB_DSI5_HC105 0x400f4569u
#define CYREG_UDB_DSI5_HC106 0x400f456au
#define CYREG_UDB_DSI5_HC107 0x400f456bu
#define CYREG_UDB_DSI5_HC108 0x400f456cu
#define CYREG_UDB_DSI5_HC109 0x400f456du
#define CYREG_UDB_DSI5_HC110 0x400f456eu
#define CYREG_UDB_DSI5_HC111 0x400f456fu
#define CYREG_UDB_DSI5_HC112 0x400f4570u
#define CYREG_UDB_DSI5_HC113 0x400f4571u
#define CYREG_UDB_DSI5_HC114 0x400f4572u
#define CYREG_UDB_DSI5_HC115 0x400f4573u
#define CYREG_UDB_DSI5_HC116 0x400f4574u
#define CYREG_UDB_DSI5_HC117 0x400f4575u
#define CYREG_UDB_DSI5_HC118 0x400f4576u
#define CYREG_UDB_DSI5_HC119 0x400f4577u
#define CYREG_UDB_DSI5_HC120 0x400f4578u
#define CYREG_UDB_DSI5_HC121 0x400f4579u
#define CYREG_UDB_DSI5_HC122 0x400f457au
#define CYREG_UDB_DSI5_HC123 0x400f457bu
#define CYREG_UDB_DSI5_HC124 0x400f457cu
#define CYREG_UDB_DSI5_HC125 0x400f457du
#define CYREG_UDB_DSI5_HC126 0x400f457eu
#define CYREG_UDB_DSI5_HC127 0x400f457fu
#define CYREG_UDB_DSI5_HV_L0 0x400f4580u
#define CYREG_UDB_DSI5_HV_L1 0x400f4581u
#define CYREG_UDB_DSI5_HV_L2 0x400f4582u
#define CYREG_UDB_DSI5_HV_L3 0x400f4583u
#define CYREG_UDB_DSI5_HV_L4 0x400f4584u
#define CYREG_UDB_DSI5_HV_L5 0x400f4585u
#define CYREG_UDB_DSI5_HV_L6 0x400f4586u
#define CYREG_UDB_DSI5_HV_L7 0x400f4587u
#define CYREG_UDB_DSI5_HV_L8 0x400f4588u
#define CYREG_UDB_DSI5_HV_L9 0x400f4589u
#define CYREG_UDB_DSI5_HV_L10 0x400f458au
#define CYREG_UDB_DSI5_HV_L11 0x400f458bu
#define CYREG_UDB_DSI5_HV_L12 0x400f458cu
#define CYREG_UDB_DSI5_HV_L13 0x400f458du
#define CYREG_UDB_DSI5_HV_L14 0x400f458eu
#define CYREG_UDB_DSI5_HV_L15 0x400f458fu
#define CYREG_UDB_DSI5_HS0 0x400f4590u
#define CYREG_UDB_DSI5_HS1 0x400f4591u
#define CYREG_UDB_DSI5_HS2 0x400f4592u
#define CYREG_UDB_DSI5_HS3 0x400f4593u
#define CYREG_UDB_DSI5_HS4 0x400f4594u
#define CYREG_UDB_DSI5_HS5 0x400f4595u
#define CYREG_UDB_DSI5_HS6 0x400f4596u
#define CYREG_UDB_DSI5_HS7 0x400f4597u
#define CYREG_UDB_DSI5_HS8 0x400f4598u
#define CYREG_UDB_DSI5_HS9 0x400f4599u
#define CYREG_UDB_DSI5_HS10 0x400f459au
#define CYREG_UDB_DSI5_HS11 0x400f459bu
#define CYREG_UDB_DSI5_HS12 0x400f459cu
#define CYREG_UDB_DSI5_HS13 0x400f459du
#define CYREG_UDB_DSI5_HS14 0x400f459eu
#define CYREG_UDB_DSI5_HS15 0x400f459fu
#define CYREG_UDB_DSI5_HS16 0x400f45a0u
#define CYREG_UDB_DSI5_HS17 0x400f45a1u
#define CYREG_UDB_DSI5_HS18 0x400f45a2u
#define CYREG_UDB_DSI5_HS19 0x400f45a3u
#define CYREG_UDB_DSI5_HS20 0x400f45a4u
#define CYREG_UDB_DSI5_HS21 0x400f45a5u
#define CYREG_UDB_DSI5_HS22 0x400f45a6u
#define CYREG_UDB_DSI5_HS23 0x400f45a7u
#define CYREG_UDB_DSI5_HV_R0 0x400f45a8u
#define CYREG_UDB_DSI5_HV_R1 0x400f45a9u
#define CYREG_UDB_DSI5_HV_R2 0x400f45aau
#define CYREG_UDB_DSI5_HV_R3 0x400f45abu
#define CYREG_UDB_DSI5_HV_R4 0x400f45acu
#define CYREG_UDB_DSI5_HV_R5 0x400f45adu
#define CYREG_UDB_DSI5_HV_R6 0x400f45aeu
#define CYREG_UDB_DSI5_HV_R7 0x400f45afu
#define CYREG_UDB_DSI5_HV_R8 0x400f45b0u
#define CYREG_UDB_DSI5_HV_R9 0x400f45b1u
#define CYREG_UDB_DSI5_HV_R10 0x400f45b2u
#define CYREG_UDB_DSI5_HV_R11 0x400f45b3u
#define CYREG_UDB_DSI5_HV_R12 0x400f45b4u
#define CYREG_UDB_DSI5_HV_R13 0x400f45b5u
#define CYREG_UDB_DSI5_HV_R14 0x400f45b6u
#define CYREG_UDB_DSI5_HV_R15 0x400f45b7u
#define CYREG_UDB_DSI5_DSIINP0 0x400f45c0u
#define CYREG_UDB_DSI5_DSIINP1 0x400f45c2u
#define CYREG_UDB_DSI5_DSIINP2 0x400f45c4u
#define CYREG_UDB_DSI5_DSIINP3 0x400f45c6u
#define CYREG_UDB_DSI5_DSIINP4 0x400f45c8u
#define CYREG_UDB_DSI5_DSIINP5 0x400f45cau
#define CYREG_UDB_DSI5_DSIOUTP0 0x400f45ccu
#define CYREG_UDB_DSI5_DSIOUTP1 0x400f45ceu
#define CYREG_UDB_DSI5_DSIOUTP2 0x400f45d0u
#define CYREG_UDB_DSI5_DSIOUTP3 0x400f45d2u
#define CYREG_UDB_DSI5_DSIOUTT0 0x400f45d4u
#define CYREG_UDB_DSI5_DSIOUTT1 0x400f45d6u
#define CYREG_UDB_DSI5_DSIOUTT2 0x400f45d8u
#define CYREG_UDB_DSI5_DSIOUTT3 0x400f45dau
#define CYREG_UDB_DSI5_DSIOUTT4 0x400f45dcu
#define CYREG_UDB_DSI5_DSIOUTT5 0x400f45deu
#define CYREG_UDB_DSI5_VS0 0x400f45e0u
#define CYREG_UDB_DSI5_VS1 0x400f45e2u
#define CYREG_UDB_DSI5_VS2 0x400f45e4u
#define CYREG_UDB_DSI5_VS3 0x400f45e6u
#define CYREG_UDB_DSI5_VS4 0x400f45e8u
#define CYREG_UDB_DSI5_VS5 0x400f45eau
#define CYREG_UDB_DSI5_VS6 0x400f45ecu
#define CYREG_UDB_DSI5_VS7 0x400f45eeu
#define CYDEV_UDB_DSI6_BASE 0x400f4600u
#define CYDEV_UDB_DSI6_SIZE 0x00000100u
#define CYREG_UDB_DSI6_HC0 0x400f4600u
#define CYREG_UDB_DSI6_HC1 0x400f4601u
#define CYREG_UDB_DSI6_HC2 0x400f4602u
#define CYREG_UDB_DSI6_HC3 0x400f4603u
#define CYREG_UDB_DSI6_HC4 0x400f4604u
#define CYREG_UDB_DSI6_HC5 0x400f4605u
#define CYREG_UDB_DSI6_HC6 0x400f4606u
#define CYREG_UDB_DSI6_HC7 0x400f4607u
#define CYREG_UDB_DSI6_HC8 0x400f4608u
#define CYREG_UDB_DSI6_HC9 0x400f4609u
#define CYREG_UDB_DSI6_HC10 0x400f460au
#define CYREG_UDB_DSI6_HC11 0x400f460bu
#define CYREG_UDB_DSI6_HC12 0x400f460cu
#define CYREG_UDB_DSI6_HC13 0x400f460du
#define CYREG_UDB_DSI6_HC14 0x400f460eu
#define CYREG_UDB_DSI6_HC15 0x400f460fu
#define CYREG_UDB_DSI6_HC16 0x400f4610u
#define CYREG_UDB_DSI6_HC17 0x400f4611u
#define CYREG_UDB_DSI6_HC18 0x400f4612u
#define CYREG_UDB_DSI6_HC19 0x400f4613u
#define CYREG_UDB_DSI6_HC20 0x400f4614u
#define CYREG_UDB_DSI6_HC21 0x400f4615u
#define CYREG_UDB_DSI6_HC22 0x400f4616u
#define CYREG_UDB_DSI6_HC23 0x400f4617u
#define CYREG_UDB_DSI6_HC24 0x400f4618u
#define CYREG_UDB_DSI6_HC25 0x400f4619u
#define CYREG_UDB_DSI6_HC26 0x400f461au
#define CYREG_UDB_DSI6_HC27 0x400f461bu
#define CYREG_UDB_DSI6_HC28 0x400f461cu
#define CYREG_UDB_DSI6_HC29 0x400f461du
#define CYREG_UDB_DSI6_HC30 0x400f461eu
#define CYREG_UDB_DSI6_HC31 0x400f461fu
#define CYREG_UDB_DSI6_HC32 0x400f4620u
#define CYREG_UDB_DSI6_HC33 0x400f4621u
#define CYREG_UDB_DSI6_HC34 0x400f4622u
#define CYREG_UDB_DSI6_HC35 0x400f4623u
#define CYREG_UDB_DSI6_HC36 0x400f4624u
#define CYREG_UDB_DSI6_HC37 0x400f4625u
#define CYREG_UDB_DSI6_HC38 0x400f4626u
#define CYREG_UDB_DSI6_HC39 0x400f4627u
#define CYREG_UDB_DSI6_HC40 0x400f4628u
#define CYREG_UDB_DSI6_HC41 0x400f4629u
#define CYREG_UDB_DSI6_HC42 0x400f462au
#define CYREG_UDB_DSI6_HC43 0x400f462bu
#define CYREG_UDB_DSI6_HC44 0x400f462cu
#define CYREG_UDB_DSI6_HC45 0x400f462du
#define CYREG_UDB_DSI6_HC46 0x400f462eu
#define CYREG_UDB_DSI6_HC47 0x400f462fu
#define CYREG_UDB_DSI6_HC48 0x400f4630u
#define CYREG_UDB_DSI6_HC49 0x400f4631u
#define CYREG_UDB_DSI6_HC50 0x400f4632u
#define CYREG_UDB_DSI6_HC51 0x400f4633u
#define CYREG_UDB_DSI6_HC52 0x400f4634u
#define CYREG_UDB_DSI6_HC53 0x400f4635u
#define CYREG_UDB_DSI6_HC54 0x400f4636u
#define CYREG_UDB_DSI6_HC55 0x400f4637u
#define CYREG_UDB_DSI6_HC56 0x400f4638u
#define CYREG_UDB_DSI6_HC57 0x400f4639u
#define CYREG_UDB_DSI6_HC58 0x400f463au
#define CYREG_UDB_DSI6_HC59 0x400f463bu
#define CYREG_UDB_DSI6_HC60 0x400f463cu
#define CYREG_UDB_DSI6_HC61 0x400f463du
#define CYREG_UDB_DSI6_HC62 0x400f463eu
#define CYREG_UDB_DSI6_HC63 0x400f463fu
#define CYREG_UDB_DSI6_HC64 0x400f4640u
#define CYREG_UDB_DSI6_HC65 0x400f4641u
#define CYREG_UDB_DSI6_HC66 0x400f4642u
#define CYREG_UDB_DSI6_HC67 0x400f4643u
#define CYREG_UDB_DSI6_HC68 0x400f4644u
#define CYREG_UDB_DSI6_HC69 0x400f4645u
#define CYREG_UDB_DSI6_HC70 0x400f4646u
#define CYREG_UDB_DSI6_HC71 0x400f4647u
#define CYREG_UDB_DSI6_HC72 0x400f4648u
#define CYREG_UDB_DSI6_HC73 0x400f4649u
#define CYREG_UDB_DSI6_HC74 0x400f464au
#define CYREG_UDB_DSI6_HC75 0x400f464bu
#define CYREG_UDB_DSI6_HC76 0x400f464cu
#define CYREG_UDB_DSI6_HC77 0x400f464du
#define CYREG_UDB_DSI6_HC78 0x400f464eu
#define CYREG_UDB_DSI6_HC79 0x400f464fu
#define CYREG_UDB_DSI6_HC80 0x400f4650u
#define CYREG_UDB_DSI6_HC81 0x400f4651u
#define CYREG_UDB_DSI6_HC82 0x400f4652u
#define CYREG_UDB_DSI6_HC83 0x400f4653u
#define CYREG_UDB_DSI6_HC84 0x400f4654u
#define CYREG_UDB_DSI6_HC85 0x400f4655u
#define CYREG_UDB_DSI6_HC86 0x400f4656u
#define CYREG_UDB_DSI6_HC87 0x400f4657u
#define CYREG_UDB_DSI6_HC88 0x400f4658u
#define CYREG_UDB_DSI6_HC89 0x400f4659u
#define CYREG_UDB_DSI6_HC90 0x400f465au
#define CYREG_UDB_DSI6_HC91 0x400f465bu
#define CYREG_UDB_DSI6_HC92 0x400f465cu
#define CYREG_UDB_DSI6_HC93 0x400f465du
#define CYREG_UDB_DSI6_HC94 0x400f465eu
#define CYREG_UDB_DSI6_HC95 0x400f465fu
#define CYREG_UDB_DSI6_HC96 0x400f4660u
#define CYREG_UDB_DSI6_HC97 0x400f4661u
#define CYREG_UDB_DSI6_HC98 0x400f4662u
#define CYREG_UDB_DSI6_HC99 0x400f4663u
#define CYREG_UDB_DSI6_HC100 0x400f4664u
#define CYREG_UDB_DSI6_HC101 0x400f4665u
#define CYREG_UDB_DSI6_HC102 0x400f4666u
#define CYREG_UDB_DSI6_HC103 0x400f4667u
#define CYREG_UDB_DSI6_HC104 0x400f4668u
#define CYREG_UDB_DSI6_HC105 0x400f4669u
#define CYREG_UDB_DSI6_HC106 0x400f466au
#define CYREG_UDB_DSI6_HC107 0x400f466bu
#define CYREG_UDB_DSI6_HC108 0x400f466cu
#define CYREG_UDB_DSI6_HC109 0x400f466du
#define CYREG_UDB_DSI6_HC110 0x400f466eu
#define CYREG_UDB_DSI6_HC111 0x400f466fu
#define CYREG_UDB_DSI6_HC112 0x400f4670u
#define CYREG_UDB_DSI6_HC113 0x400f4671u
#define CYREG_UDB_DSI6_HC114 0x400f4672u
#define CYREG_UDB_DSI6_HC115 0x400f4673u
#define CYREG_UDB_DSI6_HC116 0x400f4674u
#define CYREG_UDB_DSI6_HC117 0x400f4675u
#define CYREG_UDB_DSI6_HC118 0x400f4676u
#define CYREG_UDB_DSI6_HC119 0x400f4677u
#define CYREG_UDB_DSI6_HC120 0x400f4678u
#define CYREG_UDB_DSI6_HC121 0x400f4679u
#define CYREG_UDB_DSI6_HC122 0x400f467au
#define CYREG_UDB_DSI6_HC123 0x400f467bu
#define CYREG_UDB_DSI6_HC124 0x400f467cu
#define CYREG_UDB_DSI6_HC125 0x400f467du
#define CYREG_UDB_DSI6_HC126 0x400f467eu
#define CYREG_UDB_DSI6_HC127 0x400f467fu
#define CYREG_UDB_DSI6_HV_L0 0x400f4680u
#define CYREG_UDB_DSI6_HV_L1 0x400f4681u
#define CYREG_UDB_DSI6_HV_L2 0x400f4682u
#define CYREG_UDB_DSI6_HV_L3 0x400f4683u
#define CYREG_UDB_DSI6_HV_L4 0x400f4684u
#define CYREG_UDB_DSI6_HV_L5 0x400f4685u
#define CYREG_UDB_DSI6_HV_L6 0x400f4686u
#define CYREG_UDB_DSI6_HV_L7 0x400f4687u
#define CYREG_UDB_DSI6_HV_L8 0x400f4688u
#define CYREG_UDB_DSI6_HV_L9 0x400f4689u
#define CYREG_UDB_DSI6_HV_L10 0x400f468au
#define CYREG_UDB_DSI6_HV_L11 0x400f468bu
#define CYREG_UDB_DSI6_HV_L12 0x400f468cu
#define CYREG_UDB_DSI6_HV_L13 0x400f468du
#define CYREG_UDB_DSI6_HV_L14 0x400f468eu
#define CYREG_UDB_DSI6_HV_L15 0x400f468fu
#define CYREG_UDB_DSI6_HS0 0x400f4690u
#define CYREG_UDB_DSI6_HS1 0x400f4691u
#define CYREG_UDB_DSI6_HS2 0x400f4692u
#define CYREG_UDB_DSI6_HS3 0x400f4693u
#define CYREG_UDB_DSI6_HS4 0x400f4694u
#define CYREG_UDB_DSI6_HS5 0x400f4695u
#define CYREG_UDB_DSI6_HS6 0x400f4696u
#define CYREG_UDB_DSI6_HS7 0x400f4697u
#define CYREG_UDB_DSI6_HS8 0x400f4698u
#define CYREG_UDB_DSI6_HS9 0x400f4699u
#define CYREG_UDB_DSI6_HS10 0x400f469au
#define CYREG_UDB_DSI6_HS11 0x400f469bu
#define CYREG_UDB_DSI6_HS12 0x400f469cu
#define CYREG_UDB_DSI6_HS13 0x400f469du
#define CYREG_UDB_DSI6_HS14 0x400f469eu
#define CYREG_UDB_DSI6_HS15 0x400f469fu
#define CYREG_UDB_DSI6_HS16 0x400f46a0u
#define CYREG_UDB_DSI6_HS17 0x400f46a1u
#define CYREG_UDB_DSI6_HS18 0x400f46a2u
#define CYREG_UDB_DSI6_HS19 0x400f46a3u
#define CYREG_UDB_DSI6_HS20 0x400f46a4u
#define CYREG_UDB_DSI6_HS21 0x400f46a5u
#define CYREG_UDB_DSI6_HS22 0x400f46a6u
#define CYREG_UDB_DSI6_HS23 0x400f46a7u
#define CYREG_UDB_DSI6_HV_R0 0x400f46a8u
#define CYREG_UDB_DSI6_HV_R1 0x400f46a9u
#define CYREG_UDB_DSI6_HV_R2 0x400f46aau
#define CYREG_UDB_DSI6_HV_R3 0x400f46abu
#define CYREG_UDB_DSI6_HV_R4 0x400f46acu
#define CYREG_UDB_DSI6_HV_R5 0x400f46adu
#define CYREG_UDB_DSI6_HV_R6 0x400f46aeu
#define CYREG_UDB_DSI6_HV_R7 0x400f46afu
#define CYREG_UDB_DSI6_HV_R8 0x400f46b0u
#define CYREG_UDB_DSI6_HV_R9 0x400f46b1u
#define CYREG_UDB_DSI6_HV_R10 0x400f46b2u
#define CYREG_UDB_DSI6_HV_R11 0x400f46b3u
#define CYREG_UDB_DSI6_HV_R12 0x400f46b4u
#define CYREG_UDB_DSI6_HV_R13 0x400f46b5u
#define CYREG_UDB_DSI6_HV_R14 0x400f46b6u
#define CYREG_UDB_DSI6_HV_R15 0x400f46b7u
#define CYREG_UDB_DSI6_DSIINP0 0x400f46c0u
#define CYREG_UDB_DSI6_DSIINP1 0x400f46c2u
#define CYREG_UDB_DSI6_DSIINP2 0x400f46c4u
#define CYREG_UDB_DSI6_DSIINP3 0x400f46c6u
#define CYREG_UDB_DSI6_DSIINP4 0x400f46c8u
#define CYREG_UDB_DSI6_DSIINP5 0x400f46cau
#define CYREG_UDB_DSI6_DSIOUTP0 0x400f46ccu
#define CYREG_UDB_DSI6_DSIOUTP1 0x400f46ceu
#define CYREG_UDB_DSI6_DSIOUTP2 0x400f46d0u
#define CYREG_UDB_DSI6_DSIOUTP3 0x400f46d2u
#define CYREG_UDB_DSI6_DSIOUTT0 0x400f46d4u
#define CYREG_UDB_DSI6_DSIOUTT1 0x400f46d6u
#define CYREG_UDB_DSI6_DSIOUTT2 0x400f46d8u
#define CYREG_UDB_DSI6_DSIOUTT3 0x400f46dau
#define CYREG_UDB_DSI6_DSIOUTT4 0x400f46dcu
#define CYREG_UDB_DSI6_DSIOUTT5 0x400f46deu
#define CYREG_UDB_DSI6_VS0 0x400f46e0u
#define CYREG_UDB_DSI6_VS1 0x400f46e2u
#define CYREG_UDB_DSI6_VS2 0x400f46e4u
#define CYREG_UDB_DSI6_VS3 0x400f46e6u
#define CYREG_UDB_DSI6_VS4 0x400f46e8u
#define CYREG_UDB_DSI6_VS5 0x400f46eau
#define CYREG_UDB_DSI6_VS6 0x400f46ecu
#define CYREG_UDB_DSI6_VS7 0x400f46eeu
#define CYDEV_UDB_DSI7_BASE 0x400f4700u
#define CYDEV_UDB_DSI7_SIZE 0x00000100u
#define CYREG_UDB_DSI7_HC0 0x400f4700u
#define CYREG_UDB_DSI7_HC1 0x400f4701u
#define CYREG_UDB_DSI7_HC2 0x400f4702u
#define CYREG_UDB_DSI7_HC3 0x400f4703u
#define CYREG_UDB_DSI7_HC4 0x400f4704u
#define CYREG_UDB_DSI7_HC5 0x400f4705u
#define CYREG_UDB_DSI7_HC6 0x400f4706u
#define CYREG_UDB_DSI7_HC7 0x400f4707u
#define CYREG_UDB_DSI7_HC8 0x400f4708u
#define CYREG_UDB_DSI7_HC9 0x400f4709u
#define CYREG_UDB_DSI7_HC10 0x400f470au
#define CYREG_UDB_DSI7_HC11 0x400f470bu
#define CYREG_UDB_DSI7_HC12 0x400f470cu
#define CYREG_UDB_DSI7_HC13 0x400f470du
#define CYREG_UDB_DSI7_HC14 0x400f470eu
#define CYREG_UDB_DSI7_HC15 0x400f470fu
#define CYREG_UDB_DSI7_HC16 0x400f4710u
#define CYREG_UDB_DSI7_HC17 0x400f4711u
#define CYREG_UDB_DSI7_HC18 0x400f4712u
#define CYREG_UDB_DSI7_HC19 0x400f4713u
#define CYREG_UDB_DSI7_HC20 0x400f4714u
#define CYREG_UDB_DSI7_HC21 0x400f4715u
#define CYREG_UDB_DSI7_HC22 0x400f4716u
#define CYREG_UDB_DSI7_HC23 0x400f4717u
#define CYREG_UDB_DSI7_HC24 0x400f4718u
#define CYREG_UDB_DSI7_HC25 0x400f4719u
#define CYREG_UDB_DSI7_HC26 0x400f471au
#define CYREG_UDB_DSI7_HC27 0x400f471bu
#define CYREG_UDB_DSI7_HC28 0x400f471cu
#define CYREG_UDB_DSI7_HC29 0x400f471du
#define CYREG_UDB_DSI7_HC30 0x400f471eu
#define CYREG_UDB_DSI7_HC31 0x400f471fu
#define CYREG_UDB_DSI7_HC32 0x400f4720u
#define CYREG_UDB_DSI7_HC33 0x400f4721u
#define CYREG_UDB_DSI7_HC34 0x400f4722u
#define CYREG_UDB_DSI7_HC35 0x400f4723u
#define CYREG_UDB_DSI7_HC36 0x400f4724u
#define CYREG_UDB_DSI7_HC37 0x400f4725u
#define CYREG_UDB_DSI7_HC38 0x400f4726u
#define CYREG_UDB_DSI7_HC39 0x400f4727u
#define CYREG_UDB_DSI7_HC40 0x400f4728u
#define CYREG_UDB_DSI7_HC41 0x400f4729u
#define CYREG_UDB_DSI7_HC42 0x400f472au
#define CYREG_UDB_DSI7_HC43 0x400f472bu
#define CYREG_UDB_DSI7_HC44 0x400f472cu
#define CYREG_UDB_DSI7_HC45 0x400f472du
#define CYREG_UDB_DSI7_HC46 0x400f472eu
#define CYREG_UDB_DSI7_HC47 0x400f472fu
#define CYREG_UDB_DSI7_HC48 0x400f4730u
#define CYREG_UDB_DSI7_HC49 0x400f4731u
#define CYREG_UDB_DSI7_HC50 0x400f4732u
#define CYREG_UDB_DSI7_HC51 0x400f4733u
#define CYREG_UDB_DSI7_HC52 0x400f4734u
#define CYREG_UDB_DSI7_HC53 0x400f4735u
#define CYREG_UDB_DSI7_HC54 0x400f4736u
#define CYREG_UDB_DSI7_HC55 0x400f4737u
#define CYREG_UDB_DSI7_HC56 0x400f4738u
#define CYREG_UDB_DSI7_HC57 0x400f4739u
#define CYREG_UDB_DSI7_HC58 0x400f473au
#define CYREG_UDB_DSI7_HC59 0x400f473bu
#define CYREG_UDB_DSI7_HC60 0x400f473cu
#define CYREG_UDB_DSI7_HC61 0x400f473du
#define CYREG_UDB_DSI7_HC62 0x400f473eu
#define CYREG_UDB_DSI7_HC63 0x400f473fu
#define CYREG_UDB_DSI7_HC64 0x400f4740u
#define CYREG_UDB_DSI7_HC65 0x400f4741u
#define CYREG_UDB_DSI7_HC66 0x400f4742u
#define CYREG_UDB_DSI7_HC67 0x400f4743u
#define CYREG_UDB_DSI7_HC68 0x400f4744u
#define CYREG_UDB_DSI7_HC69 0x400f4745u
#define CYREG_UDB_DSI7_HC70 0x400f4746u
#define CYREG_UDB_DSI7_HC71 0x400f4747u
#define CYREG_UDB_DSI7_HC72 0x400f4748u
#define CYREG_UDB_DSI7_HC73 0x400f4749u
#define CYREG_UDB_DSI7_HC74 0x400f474au
#define CYREG_UDB_DSI7_HC75 0x400f474bu
#define CYREG_UDB_DSI7_HC76 0x400f474cu
#define CYREG_UDB_DSI7_HC77 0x400f474du
#define CYREG_UDB_DSI7_HC78 0x400f474eu
#define CYREG_UDB_DSI7_HC79 0x400f474fu
#define CYREG_UDB_DSI7_HC80 0x400f4750u
#define CYREG_UDB_DSI7_HC81 0x400f4751u
#define CYREG_UDB_DSI7_HC82 0x400f4752u
#define CYREG_UDB_DSI7_HC83 0x400f4753u
#define CYREG_UDB_DSI7_HC84 0x400f4754u
#define CYREG_UDB_DSI7_HC85 0x400f4755u
#define CYREG_UDB_DSI7_HC86 0x400f4756u
#define CYREG_UDB_DSI7_HC87 0x400f4757u
#define CYREG_UDB_DSI7_HC88 0x400f4758u
#define CYREG_UDB_DSI7_HC89 0x400f4759u
#define CYREG_UDB_DSI7_HC90 0x400f475au
#define CYREG_UDB_DSI7_HC91 0x400f475bu
#define CYREG_UDB_DSI7_HC92 0x400f475cu
#define CYREG_UDB_DSI7_HC93 0x400f475du
#define CYREG_UDB_DSI7_HC94 0x400f475eu
#define CYREG_UDB_DSI7_HC95 0x400f475fu
#define CYREG_UDB_DSI7_HC96 0x400f4760u
#define CYREG_UDB_DSI7_HC97 0x400f4761u
#define CYREG_UDB_DSI7_HC98 0x400f4762u
#define CYREG_UDB_DSI7_HC99 0x400f4763u
#define CYREG_UDB_DSI7_HC100 0x400f4764u
#define CYREG_UDB_DSI7_HC101 0x400f4765u
#define CYREG_UDB_DSI7_HC102 0x400f4766u
#define CYREG_UDB_DSI7_HC103 0x400f4767u
#define CYREG_UDB_DSI7_HC104 0x400f4768u
#define CYREG_UDB_DSI7_HC105 0x400f4769u
#define CYREG_UDB_DSI7_HC106 0x400f476au
#define CYREG_UDB_DSI7_HC107 0x400f476bu
#define CYREG_UDB_DSI7_HC108 0x400f476cu
#define CYREG_UDB_DSI7_HC109 0x400f476du
#define CYREG_UDB_DSI7_HC110 0x400f476eu
#define CYREG_UDB_DSI7_HC111 0x400f476fu
#define CYREG_UDB_DSI7_HC112 0x400f4770u
#define CYREG_UDB_DSI7_HC113 0x400f4771u
#define CYREG_UDB_DSI7_HC114 0x400f4772u
#define CYREG_UDB_DSI7_HC115 0x400f4773u
#define CYREG_UDB_DSI7_HC116 0x400f4774u
#define CYREG_UDB_DSI7_HC117 0x400f4775u
#define CYREG_UDB_DSI7_HC118 0x400f4776u
#define CYREG_UDB_DSI7_HC119 0x400f4777u
#define CYREG_UDB_DSI7_HC120 0x400f4778u
#define CYREG_UDB_DSI7_HC121 0x400f4779u
#define CYREG_UDB_DSI7_HC122 0x400f477au
#define CYREG_UDB_DSI7_HC123 0x400f477bu
#define CYREG_UDB_DSI7_HC124 0x400f477cu
#define CYREG_UDB_DSI7_HC125 0x400f477du
#define CYREG_UDB_DSI7_HC126 0x400f477eu
#define CYREG_UDB_DSI7_HC127 0x400f477fu
#define CYREG_UDB_DSI7_HV_L0 0x400f4780u
#define CYREG_UDB_DSI7_HV_L1 0x400f4781u
#define CYREG_UDB_DSI7_HV_L2 0x400f4782u
#define CYREG_UDB_DSI7_HV_L3 0x400f4783u
#define CYREG_UDB_DSI7_HV_L4 0x400f4784u
#define CYREG_UDB_DSI7_HV_L5 0x400f4785u
#define CYREG_UDB_DSI7_HV_L6 0x400f4786u
#define CYREG_UDB_DSI7_HV_L7 0x400f4787u
#define CYREG_UDB_DSI7_HV_L8 0x400f4788u
#define CYREG_UDB_DSI7_HV_L9 0x400f4789u
#define CYREG_UDB_DSI7_HV_L10 0x400f478au
#define CYREG_UDB_DSI7_HV_L11 0x400f478bu
#define CYREG_UDB_DSI7_HV_L12 0x400f478cu
#define CYREG_UDB_DSI7_HV_L13 0x400f478du
#define CYREG_UDB_DSI7_HV_L14 0x400f478eu
#define CYREG_UDB_DSI7_HV_L15 0x400f478fu
#define CYREG_UDB_DSI7_HS0 0x400f4790u
#define CYREG_UDB_DSI7_HS1 0x400f4791u
#define CYREG_UDB_DSI7_HS2 0x400f4792u
#define CYREG_UDB_DSI7_HS3 0x400f4793u
#define CYREG_UDB_DSI7_HS4 0x400f4794u
#define CYREG_UDB_DSI7_HS5 0x400f4795u
#define CYREG_UDB_DSI7_HS6 0x400f4796u
#define CYREG_UDB_DSI7_HS7 0x400f4797u
#define CYREG_UDB_DSI7_HS8 0x400f4798u
#define CYREG_UDB_DSI7_HS9 0x400f4799u
#define CYREG_UDB_DSI7_HS10 0x400f479au
#define CYREG_UDB_DSI7_HS11 0x400f479bu
#define CYREG_UDB_DSI7_HS12 0x400f479cu
#define CYREG_UDB_DSI7_HS13 0x400f479du
#define CYREG_UDB_DSI7_HS14 0x400f479eu
#define CYREG_UDB_DSI7_HS15 0x400f479fu
#define CYREG_UDB_DSI7_HS16 0x400f47a0u
#define CYREG_UDB_DSI7_HS17 0x400f47a1u
#define CYREG_UDB_DSI7_HS18 0x400f47a2u
#define CYREG_UDB_DSI7_HS19 0x400f47a3u
#define CYREG_UDB_DSI7_HS20 0x400f47a4u
#define CYREG_UDB_DSI7_HS21 0x400f47a5u
#define CYREG_UDB_DSI7_HS22 0x400f47a6u
#define CYREG_UDB_DSI7_HS23 0x400f47a7u
#define CYREG_UDB_DSI7_HV_R0 0x400f47a8u
#define CYREG_UDB_DSI7_HV_R1 0x400f47a9u
#define CYREG_UDB_DSI7_HV_R2 0x400f47aau
#define CYREG_UDB_DSI7_HV_R3 0x400f47abu
#define CYREG_UDB_DSI7_HV_R4 0x400f47acu
#define CYREG_UDB_DSI7_HV_R5 0x400f47adu
#define CYREG_UDB_DSI7_HV_R6 0x400f47aeu
#define CYREG_UDB_DSI7_HV_R7 0x400f47afu
#define CYREG_UDB_DSI7_HV_R8 0x400f47b0u
#define CYREG_UDB_DSI7_HV_R9 0x400f47b1u
#define CYREG_UDB_DSI7_HV_R10 0x400f47b2u
#define CYREG_UDB_DSI7_HV_R11 0x400f47b3u
#define CYREG_UDB_DSI7_HV_R12 0x400f47b4u
#define CYREG_UDB_DSI7_HV_R13 0x400f47b5u
#define CYREG_UDB_DSI7_HV_R14 0x400f47b6u
#define CYREG_UDB_DSI7_HV_R15 0x400f47b7u
#define CYREG_UDB_DSI7_DSIINP0 0x400f47c0u
#define CYREG_UDB_DSI7_DSIINP1 0x400f47c2u
#define CYREG_UDB_DSI7_DSIINP2 0x400f47c4u
#define CYREG_UDB_DSI7_DSIINP3 0x400f47c6u
#define CYREG_UDB_DSI7_DSIINP4 0x400f47c8u
#define CYREG_UDB_DSI7_DSIINP5 0x400f47cau
#define CYREG_UDB_DSI7_DSIOUTP0 0x400f47ccu
#define CYREG_UDB_DSI7_DSIOUTP1 0x400f47ceu
#define CYREG_UDB_DSI7_DSIOUTP2 0x400f47d0u
#define CYREG_UDB_DSI7_DSIOUTP3 0x400f47d2u
#define CYREG_UDB_DSI7_DSIOUTT0 0x400f47d4u
#define CYREG_UDB_DSI7_DSIOUTT1 0x400f47d6u
#define CYREG_UDB_DSI7_DSIOUTT2 0x400f47d8u
#define CYREG_UDB_DSI7_DSIOUTT3 0x400f47dau
#define CYREG_UDB_DSI7_DSIOUTT4 0x400f47dcu
#define CYREG_UDB_DSI7_DSIOUTT5 0x400f47deu
#define CYREG_UDB_DSI7_VS0 0x400f47e0u
#define CYREG_UDB_DSI7_VS1 0x400f47e2u
#define CYREG_UDB_DSI7_VS2 0x400f47e4u
#define CYREG_UDB_DSI7_VS3 0x400f47e6u
#define CYREG_UDB_DSI7_VS4 0x400f47e8u
#define CYREG_UDB_DSI7_VS5 0x400f47eau
#define CYREG_UDB_DSI7_VS6 0x400f47ecu
#define CYREG_UDB_DSI7_VS7 0x400f47eeu
#define CYDEV_UDB_PA0_BASE 0x400f5000u
#define CYDEV_UDB_PA0_SIZE 0x00000010u
#define CYREG_UDB_PA0_CFG0 0x400f5000u
#define CYFLD_UDB_PA_CLKIN_EN_SEL__OFFSET 0x00000000u
#define CYFLD_UDB_PA_CLKIN_EN_SEL__SIZE 0x00000002u
#define CYVAL_UDB_PA_CLKIN_EN_SEL_PIN_RC 0x00000000u
#define CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_0 0x00000001u
#define CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_1 0x00000002u
#define CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_2 0x00000003u
#define CYFLD_UDB_PA_CLKIN_EN_MODE__OFFSET 0x00000002u
#define CYFLD_UDB_PA_CLKIN_EN_MODE__SIZE 0x00000002u
#define CYVAL_UDB_PA_CLKIN_EN_MODE_OFF 0x00000000u
#define CYVAL_UDB_PA_CLKIN_EN_MODE_ON 0x00000001u
#define CYVAL_UDB_PA_CLKIN_EN_MODE_POSEDGE 0x00000002u
#define CYVAL_UDB_PA_CLKIN_EN_MODE_LEVEL 0x00000003u
#define CYFLD_UDB_PA_CLKIN_EN_INV__OFFSET 0x00000004u
#define CYFLD_UDB_PA_CLKIN_EN_INV__SIZE 0x00000001u
#define CYVAL_UDB_PA_CLKIN_EN_INV_NOINV 0x00000000u
#define CYVAL_UDB_PA_CLKIN_EN_INV_INV 0x00000001u
#define CYFLD_UDB_PA_CLKIN_INV__OFFSET 0x00000005u
#define CYFLD_UDB_PA_CLKIN_INV__SIZE 0x00000001u
#define CYVAL_UDB_PA_CLKIN_INV_NOINV 0x00000000u
#define CYVAL_UDB_PA_CLKIN_INV_INV 0x00000001u
#define CYFLD_UDB_PA_NC__OFFSET 0x00000006u
#define CYFLD_UDB_PA_NC__SIZE 0x00000002u
#define CYREG_UDB_PA0_CFG1 0x400f5001u
#define CYFLD_UDB_PA_CLKOUT_EN_SEL__OFFSET 0x00000000u
#define CYFLD_UDB_PA_CLKOUT_EN_SEL__SIZE 0x00000002u
#define CYVAL_UDB_PA_CLKOUT_EN_SEL_PIN_RC 0x00000000u
#define CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_0 0x00000001u
#define CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_1 0x00000002u
#define CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_2 0x00000003u
#define CYFLD_UDB_PA_CLKOUT_EN_MODE__OFFSET 0x00000002u
#define CYFLD_UDB_PA_CLKOUT_EN_MODE__SIZE 0x00000002u
#define CYVAL_UDB_PA_CLKOUT_EN_MODE_OFF 0x00000000u
#define CYVAL_UDB_PA_CLKOUT_EN_MODE_ON 0x00000001u
#define CYVAL_UDB_PA_CLKOUT_EN_MODE_POSEDGE 0x00000002u
#define CYVAL_UDB_PA_CLKOUT_EN_MODE_LEVEL 0x00000003u
#define CYFLD_UDB_PA_CLKOUT_EN_INV__OFFSET 0x00000004u
#define CYFLD_UDB_PA_CLKOUT_EN_INV__SIZE 0x00000001u
#define CYVAL_UDB_PA_CLKOUT_EN_INV_NOINV 0x00000000u
#define CYVAL_UDB_PA_CLKOUT_EN_INV_INV 0x00000001u
#define CYFLD_UDB_PA_CLKOUT_INV__OFFSET 0x00000005u
#define CYFLD_UDB_PA_CLKOUT_INV__SIZE 0x00000001u
#define CYVAL_UDB_PA_CLKOUT_INV_NOINV 0x00000000u
#define CYVAL_UDB_PA_CLKOUT_INV_INV 0x00000001u
#define CYREG_UDB_PA0_CFG2 0x400f5002u
#define CYFLD_UDB_PA_CLKIN_SEL__OFFSET 0x00000000u
#define CYFLD_UDB_PA_CLKIN_SEL__SIZE 0x00000004u
#define CYVAL_UDB_PA_CLKIN_SEL_GCLK0 0x00000000u
#define CYVAL_UDB_PA_CLKIN_SEL_GCLK1 0x00000001u
#define CYVAL_UDB_PA_CLKIN_SEL_GCLK2 0x00000002u
#define CYVAL_UDB_PA_CLKIN_SEL_GCLK3 0x00000003u
#define CYVAL_UDB_PA_CLKIN_SEL_GCLK4 0x00000004u
#define CYVAL_UDB_PA_CLKIN_SEL_GCLK5 0x00000005u
#define CYVAL_UDB_PA_CLKIN_SEL_GCLK6 0x00000006u
#define CYVAL_UDB_PA_CLKIN_SEL_GCLK7 0x00000007u
#define CYVAL_UDB_PA_CLKIN_SEL_BUS_CLK_APP 0x00000009u
#define CYVAL_UDB_PA_CLKIN_SEL_PIN_RC 0x0000000cu
#define CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_0 0x0000000du
#define CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_1 0x0000000eu
#define CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_2 0x0000000fu
#define CYFLD_UDB_PA_CLKOUT_SEL__OFFSET 0x00000004u
#define CYFLD_UDB_PA_CLKOUT_SEL__SIZE 0x00000004u
#define CYVAL_UDB_PA_CLKOUT_SEL_GCLK0 0x00000000u
#define CYVAL_UDB_PA_CLKOUT_SEL_GCLK1 0x00000001u
#define CYVAL_UDB_PA_CLKOUT_SEL_GCLK2 0x00000002u
#define CYVAL_UDB_PA_CLKOUT_SEL_GCLK3 0x00000003u
#define CYVAL_UDB_PA_CLKOUT_SEL_GCLK4 0x00000004u
#define CYVAL_UDB_PA_CLKOUT_SEL_GCLK5 0x00000005u
#define CYVAL_UDB_PA_CLKOUT_SEL_GCLK6 0x00000006u
#define CYVAL_UDB_PA_CLKOUT_SEL_GCLK7 0x00000007u
#define CYVAL_UDB_PA_CLKOUT_SEL_BUS_CLK_APP 0x00000009u
#define CYVAL_UDB_PA_CLKOUT_SEL_PIN_RC 0x0000000cu
#define CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_0 0x0000000du
#define CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_1 0x0000000eu
#define CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_2 0x0000000fu
#define CYREG_UDB_PA0_CFG3 0x400f5003u
#define CYFLD_UDB_PA_RES_IN_SEL__OFFSET 0x00000000u
#define CYFLD_UDB_PA_RES_IN_SEL__SIZE 0x00000002u
#define CYVAL_UDB_PA_RES_IN_SEL_PIN_RC 0x00000000u
#define CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_0 0x00000001u
#define CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_1 0x00000002u
#define CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_2 0x00000003u
#define CYFLD_UDB_PA_RES_IN_INV__OFFSET 0x00000002u
#define CYFLD_UDB_PA_RES_IN_INV__SIZE 0x00000001u
#define CYVAL_UDB_PA_RES_IN_INV_NOINV 0x00000000u
#define CYVAL_UDB_PA_RES_IN_INV_INV 0x00000001u
#define CYFLD_UDB_PA_NC0__OFFSET 0x00000003u
#define CYFLD_UDB_PA_NC0__SIZE 0x00000001u
#define CYFLD_UDB_PA_RES_OUT_SEL__OFFSET 0x00000004u
#define CYFLD_UDB_PA_RES_OUT_SEL__SIZE 0x00000002u
#define CYVAL_UDB_PA_RES_OUT_SEL_PIN_RC 0x00000000u
#define CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_0 0x00000001u
#define CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_1 0x00000002u
#define CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_2 0x00000003u
#define CYFLD_UDB_PA_RES_OUT_INV__OFFSET 0x00000006u
#define CYFLD_UDB_PA_RES_OUT_INV__SIZE 0x00000001u
#define CYVAL_UDB_PA_RES_OUT_INV_NOINV 0x00000000u
#define CYVAL_UDB_PA_RES_OUT_INV_INV 0x00000001u
#define CYFLD_UDB_PA_NC7__OFFSET 0x00000007u
#define CYFLD_UDB_PA_NC7__SIZE 0x00000001u
#define CYREG_UDB_PA0_CFG4 0x400f5004u
#define CYFLD_UDB_PA_RES_IN_EN__OFFSET 0x00000000u
#define CYFLD_UDB_PA_RES_IN_EN__SIZE 0x00000001u
#define CYVAL_UDB_PA_RES_IN_EN_DISABLE 0x00000000u
#define CYVAL_UDB_PA_RES_IN_EN_ENABLE 0x00000001u
#define CYFLD_UDB_PA_RES_OUT_EN__OFFSET 0x00000001u
#define CYFLD_UDB_PA_RES_OUT_EN__SIZE 0x00000001u
#define CYVAL_UDB_PA_RES_OUT_EN_DISABLE 0x00000000u
#define CYVAL_UDB_PA_RES_OUT_EN_ENABLE 0x00000001u
#define CYFLD_UDB_PA_RES_OE_EN__OFFSET 0x00000002u
#define CYFLD_UDB_PA_RES_OE_EN__SIZE 0x00000001u
#define CYVAL_UDB_PA_RES_OE_EN_DISABLE 0x00000000u
#define CYVAL_UDB_PA_RES_OE_EN_ENABLE 0x00000001u
#define CYFLD_UDB_PA_NC7654__OFFSET 0x00000003u
#define CYFLD_UDB_PA_NC7654__SIZE 0x00000005u
#define CYREG_UDB_PA0_CFG5 0x400f5005u
#define CYFLD_UDB_PA_PIN_SEL__OFFSET 0x00000000u
#define CYFLD_UDB_PA_PIN_SEL__SIZE 0x00000001u
#define CYVAL_UDB_PA_PIN_SEL_PIN0 0x00000000u
#define CYVAL_UDB_PA_PIN_SEL_PIN1 0x00000001u
#define CYVAL_UDB_PA_PIN_SEL_PIN2 0x00000002u
#define CYVAL_UDB_PA_PIN_SEL_PIN3 0x00000003u
#define CYVAL_UDB_PA_PIN_SEL_PIN4 0x00000004u
#define CYVAL_UDB_PA_PIN_SEL_PIN5 0x00000005u
#define CYVAL_UDB_PA_PIN_SEL_PIN6 0x00000006u
#define CYVAL_UDB_PA_PIN_SEL_PIN7 0x00000007u
#define CYREG_UDB_PA0_CFG6 0x400f5006u
#define CYFLD_UDB_PA_IN_SYNC0__OFFSET 0x00000000u
#define CYFLD_UDB_PA_IN_SYNC0__SIZE 0x00000002u
#define CYVAL_UDB_PA_IN_SYNC0_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_IN_SYNC0_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_IN_SYNC0_DOUBLESYNC 0x00000002u
#define CYVAL_UDB_PA_IN_SYNC0_RSVD 0x00000003u
#define CYFLD_UDB_PA_IN_SYNC1__OFFSET 0x00000002u
#define CYFLD_UDB_PA_IN_SYNC1__SIZE 0x00000002u
#define CYVAL_UDB_PA_IN_SYNC1_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_IN_SYNC1_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_IN_SYNC1_DOUBLESYNC 0x00000002u
#define CYVAL_UDB_PA_IN_SYNC1_RSVD 0x00000003u
#define CYFLD_UDB_PA_IN_SYNC2__OFFSET 0x00000004u
#define CYFLD_UDB_PA_IN_SYNC2__SIZE 0x00000002u
#define CYVAL_UDB_PA_IN_SYNC2_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_IN_SYNC2_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_IN_SYNC2_DOUBLESYNC 0x00000002u
#define CYVAL_UDB_PA_IN_SYNC2_RSVD 0x00000003u
#define CYFLD_UDB_PA_IN_SYNC3__OFFSET 0x00000006u
#define CYFLD_UDB_PA_IN_SYNC3__SIZE 0x00000002u
#define CYVAL_UDB_PA_IN_SYNC3_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_IN_SYNC3_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_IN_SYNC3_DOUBLESYNC 0x00000002u
#define CYVAL_UDB_PA_IN_SYNC3_RSVD 0x00000003u
#define CYREG_UDB_PA0_CFG7 0x400f5007u
#define CYFLD_UDB_PA_IN_SYNC4__OFFSET 0x00000000u
#define CYFLD_UDB_PA_IN_SYNC4__SIZE 0x00000002u
#define CYVAL_UDB_PA_IN_SYNC4_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_IN_SYNC4_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_IN_SYNC4_DOUBLESYNC 0x00000002u
#define CYVAL_UDB_PA_IN_SYNC4_RSVD 0x00000003u
#define CYFLD_UDB_PA_IN_SYNC5__OFFSET 0x00000002u
#define CYFLD_UDB_PA_IN_SYNC5__SIZE 0x00000002u
#define CYVAL_UDB_PA_IN_SYNC5_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_IN_SYNC5_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_IN_SYNC5_DOUBLESYNC 0x00000002u
#define CYVAL_UDB_PA_IN_SYNC5_RSVD 0x00000003u
#define CYFLD_UDB_PA_IN_SYNC6__OFFSET 0x00000004u
#define CYFLD_UDB_PA_IN_SYNC6__SIZE 0x00000002u
#define CYVAL_UDB_PA_IN_SYNC6_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_IN_SYNC6_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_IN_SYNC6_DOUBLESYNC 0x00000002u
#define CYVAL_UDB_PA_IN_SYNC6_RSVD 0x00000003u
#define CYFLD_UDB_PA_IN_SYNC7__OFFSET 0x00000006u
#define CYFLD_UDB_PA_IN_SYNC7__SIZE 0x00000002u
#define CYVAL_UDB_PA_IN_SYNC7_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_IN_SYNC7_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_IN_SYNC7_DOUBLESYNC 0x00000002u
#define CYVAL_UDB_PA_IN_SYNC7_RSVD 0x00000003u
#define CYREG_UDB_PA0_CFG8 0x400f5008u
#define CYFLD_UDB_PA_OUT_SYNC0__OFFSET 0x00000000u
#define CYFLD_UDB_PA_OUT_SYNC0__SIZE 0x00000002u
#define CYVAL_UDB_PA_OUT_SYNC0_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_OUT_SYNC0_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_OUT_SYNC0_CLOCK 0x00000002u
#define CYVAL_UDB_PA_OUT_SYNC0_CLOCKINV 0x00000003u
#define CYFLD_UDB_PA_OUT_SYNC1__OFFSET 0x00000002u
#define CYFLD_UDB_PA_OUT_SYNC1__SIZE 0x00000002u
#define CYVAL_UDB_PA_OUT_SYNC1_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_OUT_SYNC1_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_OUT_SYNC1_CLOCK 0x00000002u
#define CYVAL_UDB_PA_OUT_SYNC1_CLOCKINV 0x00000003u
#define CYFLD_UDB_PA_OUT_SYNC2__OFFSET 0x00000004u
#define CYFLD_UDB_PA_OUT_SYNC2__SIZE 0x00000002u
#define CYVAL_UDB_PA_OUT_SYNC2_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_OUT_SYNC2_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_OUT_SYNC2_CLOCK 0x00000002u
#define CYVAL_UDB_PA_OUT_SYNC2_CLOCKINV 0x00000003u
#define CYFLD_UDB_PA_OUT_SYNC3__OFFSET 0x00000006u
#define CYFLD_UDB_PA_OUT_SYNC3__SIZE 0x00000002u
#define CYVAL_UDB_PA_OUT_SYNC3_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_OUT_SYNC3_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_OUT_SYNC3_CLOCK 0x00000002u
#define CYVAL_UDB_PA_OUT_SYNC3_CLOCKINV 0x00000003u
#define CYREG_UDB_PA0_CFG9 0x400f5009u
#define CYFLD_UDB_PA_OUT_SYNC4__OFFSET 0x00000000u
#define CYFLD_UDB_PA_OUT_SYNC4__SIZE 0x00000002u
#define CYVAL_UDB_PA_OUT_SYNC4_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_OUT_SYNC4_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_OUT_SYNC4_CLOCK 0x00000002u
#define CYVAL_UDB_PA_OUT_SYNC4_CLOCKINV 0x00000003u
#define CYFLD_UDB_PA_OUT_SYNC5__OFFSET 0x00000002u
#define CYFLD_UDB_PA_OUT_SYNC5__SIZE 0x00000002u
#define CYVAL_UDB_PA_OUT_SYNC5_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_OUT_SYNC5_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_OUT_SYNC5_CLOCK 0x00000002u
#define CYVAL_UDB_PA_OUT_SYNC5_CLOCKINV 0x00000003u
#define CYFLD_UDB_PA_OUT_SYNC6__OFFSET 0x00000004u
#define CYFLD_UDB_PA_OUT_SYNC6__SIZE 0x00000002u
#define CYVAL_UDB_PA_OUT_SYNC6_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_OUT_SYNC6_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_OUT_SYNC6_CLOCK 0x00000002u
#define CYVAL_UDB_PA_OUT_SYNC6_CLOCKINV 0x00000003u
#define CYFLD_UDB_PA_OUT_SYNC7__OFFSET 0x00000006u
#define CYFLD_UDB_PA_OUT_SYNC7__SIZE 0x00000002u
#define CYVAL_UDB_PA_OUT_SYNC7_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_OUT_SYNC7_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_OUT_SYNC7_CLOCK 0x00000002u
#define CYVAL_UDB_PA_OUT_SYNC7_CLOCKINV 0x00000003u
#define CYREG_UDB_PA0_CFG10 0x400f500au
#define CYFLD_UDB_PA_DATA_SEL0__OFFSET 0x00000000u
#define CYFLD_UDB_PA_DATA_SEL0__SIZE 0x00000002u
#define CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT0 0x00000000u
#define CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT1 0x00000001u
#define CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT2 0x00000002u
#define CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT3 0x00000003u
#define CYFLD_UDB_PA_DATA_SEL1__OFFSET 0x00000002u
#define CYFLD_UDB_PA_DATA_SEL1__SIZE 0x00000002u
#define CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT0 0x00000000u
#define CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT1 0x00000001u
#define CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT2 0x00000002u
#define CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT3 0x00000003u
#define CYFLD_UDB_PA_DATA_SEL2__OFFSET 0x00000004u
#define CYFLD_UDB_PA_DATA_SEL2__SIZE 0x00000002u
#define CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT0 0x00000000u
#define CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT1 0x00000001u
#define CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT2 0x00000002u
#define CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT3 0x00000003u
#define CYFLD_UDB_PA_DATA_SEL3__OFFSET 0x00000006u
#define CYFLD_UDB_PA_DATA_SEL3__SIZE 0x00000002u
#define CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT0 0x00000000u
#define CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT1 0x00000001u
#define CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT2 0x00000002u
#define CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT3 0x00000003u
#define CYREG_UDB_PA0_CFG11 0x400f500bu
#define CYFLD_UDB_PA_DATA_SEL4__OFFSET 0x00000000u
#define CYFLD_UDB_PA_DATA_SEL4__SIZE 0x00000002u
#define CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT0 0x00000000u
#define CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT1 0x00000001u
#define CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT2 0x00000002u
#define CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT3 0x00000003u
#define CYFLD_UDB_PA_DATA_SEL5__OFFSET 0x00000002u
#define CYFLD_UDB_PA_DATA_SEL5__SIZE 0x00000002u
#define CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT0 0x00000000u
#define CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT1 0x00000001u
#define CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT2 0x00000002u
#define CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT3 0x00000003u
#define CYFLD_UDB_PA_DATA_SEL6__OFFSET 0x00000004u
#define CYFLD_UDB_PA_DATA_SEL6__SIZE 0x00000002u
#define CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT0 0x00000000u
#define CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT1 0x00000001u
#define CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT2 0x00000002u
#define CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT3 0x00000003u
#define CYFLD_UDB_PA_DATA_SEL7__OFFSET 0x00000006u
#define CYFLD_UDB_PA_DATA_SEL7__SIZE 0x00000002u
#define CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT0 0x00000000u
#define CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT1 0x00000001u
#define CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT2 0x00000002u
#define CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT3 0x00000003u
#define CYREG_UDB_PA0_CFG12 0x400f500cu
#define CYFLD_UDB_PA_OE_SEL0__OFFSET 0x00000000u
#define CYFLD_UDB_PA_OE_SEL0__SIZE 0x00000002u
#define CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT0 0x00000000u
#define CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT1 0x00000001u
#define CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT2 0x00000002u
#define CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT3 0x00000003u
#define CYFLD_UDB_PA_OE_SEL1__OFFSET 0x00000002u
#define CYFLD_UDB_PA_OE_SEL1__SIZE 0x00000002u
#define CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT0 0x00000000u
#define CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT1 0x00000001u
#define CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT2 0x00000002u
#define CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT3 0x00000003u
#define CYFLD_UDB_PA_OE_SEL2__OFFSET 0x00000004u
#define CYFLD_UDB_PA_OE_SEL2__SIZE 0x00000002u
#define CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT0 0x00000000u
#define CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT1 0x00000001u
#define CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT2 0x00000002u
#define CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT3 0x00000003u
#define CYFLD_UDB_PA_OE_SEL3__OFFSET 0x00000006u
#define CYFLD_UDB_PA_OE_SEL3__SIZE 0x00000002u
#define CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT0 0x00000000u
#define CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT1 0x00000001u
#define CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT2 0x00000002u
#define CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT3 0x00000003u
#define CYREG_UDB_PA0_CFG13 0x400f500du
#define CYFLD_UDB_PA_OE_SEL4__OFFSET 0x00000000u
#define CYFLD_UDB_PA_OE_SEL4__SIZE 0x00000002u
#define CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT0 0x00000000u
#define CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT1 0x00000001u
#define CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT2 0x00000002u
#define CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT3 0x00000003u
#define CYFLD_UDB_PA_OE_SEL5__OFFSET 0x00000002u
#define CYFLD_UDB_PA_OE_SEL5__SIZE 0x00000002u
#define CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT0 0x00000000u
#define CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT1 0x00000001u
#define CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT2 0x00000002u
#define CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT3 0x00000003u
#define CYFLD_UDB_PA_OE_SEL6__OFFSET 0x00000004u
#define CYFLD_UDB_PA_OE_SEL6__SIZE 0x00000002u
#define CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT0 0x00000000u
#define CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT1 0x00000001u
#define CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT2 0x00000002u
#define CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT3 0x00000003u
#define CYFLD_UDB_PA_OE_SEL7__OFFSET 0x00000006u
#define CYFLD_UDB_PA_OE_SEL7__SIZE 0x00000002u
#define CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT0 0x00000000u
#define CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT1 0x00000001u
#define CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT2 0x00000002u
#define CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT3 0x00000003u
#define CYREG_UDB_PA0_CFG14 0x400f500eu
#define CYFLD_UDB_PA_OE_SYNC0__OFFSET 0x00000000u
#define CYFLD_UDB_PA_OE_SYNC0__SIZE 0x00000002u
#define CYVAL_UDB_PA_OE_SYNC0_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_OE_SYNC0_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_OE_SYNC0_CONSTANT1 0x00000002u
#define CYVAL_UDB_PA_OE_SYNC0_CONSTANT0 0x00000003u
#define CYFLD_UDB_PA_OE_SYNC1__OFFSET 0x00000002u
#define CYFLD_UDB_PA_OE_SYNC1__SIZE 0x00000002u
#define CYVAL_UDB_PA_OE_SYNC1_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_OE_SYNC1_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_OE_SYNC1_CONSTANT1 0x00000002u
#define CYVAL_UDB_PA_OE_SYNC1_CONSTANT0 0x00000003u
#define CYFLD_UDB_PA_OE_SYNC2__OFFSET 0x00000004u
#define CYFLD_UDB_PA_OE_SYNC2__SIZE 0x00000002u
#define CYVAL_UDB_PA_OE_SYNC2_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_OE_SYNC2_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_OE_SYNC2_CONSTANT1 0x00000002u
#define CYVAL_UDB_PA_OE_SYNC2_CONSTANT0 0x00000003u
#define CYFLD_UDB_PA_OE_SYNC3__OFFSET 0x00000006u
#define CYFLD_UDB_PA_OE_SYNC3__SIZE 0x00000002u
#define CYVAL_UDB_PA_OE_SYNC3_TRANSPARENT 0x00000000u
#define CYVAL_UDB_PA_OE_SYNC3_SINGLESYNC 0x00000001u
#define CYVAL_UDB_PA_OE_SYNC3_CONSTANT1 0x00000002u
#define CYVAL_UDB_PA_OE_SYNC3_CONSTANT0 0x00000003u
#define CYDEV_UDB_PA1_BASE 0x400f5010u
#define CYDEV_UDB_PA1_SIZE 0x00000010u
#define CYREG_UDB_PA1_CFG0 0x400f5010u
#define CYREG_UDB_PA1_CFG1 0x400f5011u
#define CYREG_UDB_PA1_CFG2 0x400f5012u
#define CYREG_UDB_PA1_CFG3 0x400f5013u
#define CYREG_UDB_PA1_CFG4 0x400f5014u
#define CYREG_UDB_PA1_CFG5 0x400f5015u
#define CYREG_UDB_PA1_CFG6 0x400f5016u
#define CYREG_UDB_PA1_CFG7 0x400f5017u
#define CYREG_UDB_PA1_CFG8 0x400f5018u
#define CYREG_UDB_PA1_CFG9 0x400f5019u
#define CYREG_UDB_PA1_CFG10 0x400f501au
#define CYREG_UDB_PA1_CFG11 0x400f501bu
#define CYREG_UDB_PA1_CFG12 0x400f501cu
#define CYREG_UDB_PA1_CFG13 0x400f501du
#define CYREG_UDB_PA1_CFG14 0x400f501eu
#define CYDEV_UDB_PA2_BASE 0x400f5020u
#define CYDEV_UDB_PA2_SIZE 0x00000010u
#define CYREG_UDB_PA2_CFG0 0x400f5020u
#define CYREG_UDB_PA2_CFG1 0x400f5021u
#define CYREG_UDB_PA2_CFG2 0x400f5022u
#define CYREG_UDB_PA2_CFG3 0x400f5023u
#define CYREG_UDB_PA2_CFG4 0x400f5024u
#define CYREG_UDB_PA2_CFG5 0x400f5025u
#define CYREG_UDB_PA2_CFG6 0x400f5026u
#define CYREG_UDB_PA2_CFG7 0x400f5027u
#define CYREG_UDB_PA2_CFG8 0x400f5028u
#define CYREG_UDB_PA2_CFG9 0x400f5029u
#define CYREG_UDB_PA2_CFG10 0x400f502au
#define CYREG_UDB_PA2_CFG11 0x400f502bu
#define CYREG_UDB_PA2_CFG12 0x400f502cu
#define CYREG_UDB_PA2_CFG13 0x400f502du
#define CYREG_UDB_PA2_CFG14 0x400f502eu
#define CYDEV_UDB_PA3_BASE 0x400f5030u
#define CYDEV_UDB_PA3_SIZE 0x00000010u
#define CYREG_UDB_PA3_CFG0 0x400f5030u
#define CYREG_UDB_PA3_CFG1 0x400f5031u
#define CYREG_UDB_PA3_CFG2 0x400f5032u
#define CYREG_UDB_PA3_CFG3 0x400f5033u
#define CYREG_UDB_PA3_CFG4 0x400f5034u
#define CYREG_UDB_PA3_CFG5 0x400f5035u
#define CYREG_UDB_PA3_CFG6 0x400f5036u
#define CYREG_UDB_PA3_CFG7 0x400f5037u
#define CYREG_UDB_PA3_CFG8 0x400f5038u
#define CYREG_UDB_PA3_CFG9 0x400f5039u
#define CYREG_UDB_PA3_CFG10 0x400f503au
#define CYREG_UDB_PA3_CFG11 0x400f503bu
#define CYREG_UDB_PA3_CFG12 0x400f503cu
#define CYREG_UDB_PA3_CFG13 0x400f503du
#define CYREG_UDB_PA3_CFG14 0x400f503eu
#define CYDEV_UDB_PA4_BASE 0x400f5040u
#define CYDEV_UDB_PA4_SIZE 0x00000010u
#define CYREG_UDB_PA4_CFG0 0x400f5040u
#define CYREG_UDB_PA4_CFG1 0x400f5041u
#define CYREG_UDB_PA4_CFG2 0x400f5042u
#define CYREG_UDB_PA4_CFG3 0x400f5043u
#define CYREG_UDB_PA4_CFG4 0x400f5044u
#define CYREG_UDB_PA4_CFG5 0x400f5045u
#define CYREG_UDB_PA4_CFG6 0x400f5046u
#define CYREG_UDB_PA4_CFG7 0x400f5047u
#define CYREG_UDB_PA4_CFG8 0x400f5048u
#define CYREG_UDB_PA4_CFG9 0x400f5049u
#define CYREG_UDB_PA4_CFG10 0x400f504au
#define CYREG_UDB_PA4_CFG11 0x400f504bu
#define CYREG_UDB_PA4_CFG12 0x400f504cu
#define CYREG_UDB_PA4_CFG13 0x400f504du
#define CYREG_UDB_PA4_CFG14 0x400f504eu
#define CYDEV_UDB_PA5_BASE 0x400f5050u
#define CYDEV_UDB_PA5_SIZE 0x00000010u
#define CYREG_UDB_PA5_CFG0 0x400f5050u
#define CYREG_UDB_PA5_CFG1 0x400f5051u
#define CYREG_UDB_PA5_CFG2 0x400f5052u
#define CYREG_UDB_PA5_CFG3 0x400f5053u
#define CYREG_UDB_PA5_CFG4 0x400f5054u
#define CYREG_UDB_PA5_CFG5 0x400f5055u
#define CYREG_UDB_PA5_CFG6 0x400f5056u
#define CYREG_UDB_PA5_CFG7 0x400f5057u
#define CYREG_UDB_PA5_CFG8 0x400f5058u
#define CYREG_UDB_PA5_CFG9 0x400f5059u
#define CYREG_UDB_PA5_CFG10 0x400f505au
#define CYREG_UDB_PA5_CFG11 0x400f505bu
#define CYREG_UDB_PA5_CFG12 0x400f505cu
#define CYREG_UDB_PA5_CFG13 0x400f505du
#define CYREG_UDB_PA5_CFG14 0x400f505eu
#define CYDEV_UDB_PA6_BASE 0x400f5060u
#define CYDEV_UDB_PA6_SIZE 0x00000010u
#define CYREG_UDB_PA6_CFG0 0x400f5060u
#define CYREG_UDB_PA6_CFG1 0x400f5061u
#define CYREG_UDB_PA6_CFG2 0x400f5062u
#define CYREG_UDB_PA6_CFG3 0x400f5063u
#define CYREG_UDB_PA6_CFG4 0x400f5064u
#define CYREG_UDB_PA6_CFG5 0x400f5065u
#define CYREG_UDB_PA6_CFG6 0x400f5066u
#define CYREG_UDB_PA6_CFG7 0x400f5067u
#define CYREG_UDB_PA6_CFG8 0x400f5068u
#define CYREG_UDB_PA6_CFG9 0x400f5069u
#define CYREG_UDB_PA6_CFG10 0x400f506au
#define CYREG_UDB_PA6_CFG11 0x400f506bu
#define CYREG_UDB_PA6_CFG12 0x400f506cu
#define CYREG_UDB_PA6_CFG13 0x400f506du
#define CYREG_UDB_PA6_CFG14 0x400f506eu
#define CYDEV_UDB_PA7_BASE 0x400f5070u
#define CYDEV_UDB_PA7_SIZE 0x00000010u
#define CYREG_UDB_PA7_CFG0 0x400f5070u
#define CYREG_UDB_PA7_CFG1 0x400f5071u
#define CYREG_UDB_PA7_CFG2 0x400f5072u
#define CYREG_UDB_PA7_CFG3 0x400f5073u
#define CYREG_UDB_PA7_CFG4 0x400f5074u
#define CYREG_UDB_PA7_CFG5 0x400f5075u
#define CYREG_UDB_PA7_CFG6 0x400f5076u
#define CYREG_UDB_PA7_CFG7 0x400f5077u
#define CYREG_UDB_PA7_CFG8 0x400f5078u
#define CYREG_UDB_PA7_CFG9 0x400f5079u
#define CYREG_UDB_PA7_CFG10 0x400f507au
#define CYREG_UDB_PA7_CFG11 0x400f507bu
#define CYREG_UDB_PA7_CFG12 0x400f507cu
#define CYREG_UDB_PA7_CFG13 0x400f507du
#define CYREG_UDB_PA7_CFG14 0x400f507eu
#define CYDEV_UDB_BCTL0_BASE 0x400f6000u
#define CYDEV_UDB_BCTL0_SIZE 0x00001000u
#define CYREG_UDB_BCTL0_DRV 0x400f6000u
#define CYFLD_UDB_BCTL0_DRV__OFFSET 0x00000000u
#define CYFLD_UDB_BCTL0_DRV__SIZE 0x00000008u
#define CYVAL_UDB_BCTL0_DRV_DISABLE 0x00000000u
#define CYVAL_UDB_BCTL0_DRV_ENABLE 0x00000001u
#define CYREG_UDB_BCTL0_MDCLK_EN 0x400f6001u
#define CYFLD_UDB_BCTL0_DCEN__OFFSET 0x00000000u
#define CYFLD_UDB_BCTL0_DCEN__SIZE 0x00000008u
#define CYVAL_UDB_BCTL0_DCEN_DISABLE 0x00000000u
#define CYVAL_UDB_BCTL0_DCEN_ENABLE 0x00000001u
#define CYREG_UDB_BCTL0_MBCLK_EN 0x400f6002u
#define CYFLD_UDB_BCTL0_BCEN__OFFSET 0x00000000u
#define CYFLD_UDB_BCTL0_BCEN__SIZE 0x00000001u
#define CYVAL_UDB_BCTL0_BCEN_DISABLE 0x00000000u
#define CYVAL_UDB_BCTL0_BCEN_ENABLE 0x00000001u
#define CYREG_UDB_BCTL0_BOTSEL_L 0x400f6008u
#define CYFLD_UDB_BCTL0_CLK_SEL0__OFFSET 0x00000000u
#define CYFLD_UDB_BCTL0_CLK_SEL0__SIZE 0x00000002u
#define CYVAL_UDB_BCTL0_CLK_SEL0_EDGE_ENABLES 0x00000000u
#define CYVAL_UDB_BCTL0_CLK_SEL0_PORT_INPUT 0x00000001u
#define CYVAL_UDB_BCTL0_CLK_SEL0_DSI_OUTPUT 0x00000002u
#define CYVAL_UDB_BCTL0_CLK_SEL0_SYNC_DSI_OUTPUT 0x00000003u
#define CYFLD_UDB_BCTL0_CLK_SEL1__OFFSET 0x00000002u
#define CYFLD_UDB_BCTL0_CLK_SEL1__SIZE 0x00000002u
#define CYVAL_UDB_BCTL0_CLK_SEL1_EDGE_ENABLES 0x00000000u
#define CYVAL_UDB_BCTL0_CLK_SEL1_PORT_INPUT 0x00000001u
#define CYVAL_UDB_BCTL0_CLK_SEL1_DSI_OUTPUT 0x00000002u
#define CYVAL_UDB_BCTL0_CLK_SEL1_SYNC_DSI_OUTPUT 0x00000003u
#define CYFLD_UDB_BCTL0_CLK_SEL2__OFFSET 0x00000004u
#define CYFLD_UDB_BCTL0_CLK_SEL2__SIZE 0x00000002u
#define CYVAL_UDB_BCTL0_CLK_SEL2_EDGE_ENABLES 0x00000000u
#define CYVAL_UDB_BCTL0_CLK_SEL2_PORT_INPUT 0x00000001u
#define CYVAL_UDB_BCTL0_CLK_SEL2_DSI_OUTPUT 0x00000002u
#define CYVAL_UDB_BCTL0_CLK_SEL2_SYNC_DSI_OUTPUT 0x00000003u
#define CYFLD_UDB_BCTL0_CLK_SEL3__OFFSET 0x00000006u
#define CYFLD_UDB_BCTL0_CLK_SEL3__SIZE 0x00000002u
#define CYVAL_UDB_BCTL0_CLK_SEL3_EDGE_ENABLES 0x00000000u
#define CYVAL_UDB_BCTL0_CLK_SEL3_PORT_INPUT 0x00000001u
#define CYVAL_UDB_BCTL0_CLK_SEL3_DSI_OUTPUT 0x00000002u
#define CYVAL_UDB_BCTL0_CLK_SEL3_SYNC_DSI_OUTPUT 0x00000003u
#define CYREG_UDB_BCTL0_BOTSEL_U 0x400f6009u
#define CYFLD_UDB_BCTL0_CLK_SEL4__OFFSET 0x00000000u
#define CYFLD_UDB_BCTL0_CLK_SEL4__SIZE 0x00000002u
#define CYVAL_UDB_BCTL0_CLK_SEL4_EDGE_ENABLES 0x00000000u
#define CYVAL_UDB_BCTL0_CLK_SEL4_PORT_INPUT 0x00000001u
#define CYVAL_UDB_BCTL0_CLK_SEL4_DSI_OUTPUT 0x00000002u
#define CYVAL_UDB_BCTL0_CLK_SEL4_SYNC_DSI_OUTPUT 0x00000003u
#define CYFLD_UDB_BCTL0_CLK_SEL5__OFFSET 0x00000002u
#define CYFLD_UDB_BCTL0_CLK_SEL5__SIZE 0x00000002u
#define CYVAL_UDB_BCTL0_CLK_SEL5_EDGE_ENABLES 0x00000000u
#define CYVAL_UDB_BCTL0_CLK_SEL5_PORT_INPUT 0x00000001u
#define CYVAL_UDB_BCTL0_CLK_SEL5_DSI_OUTPUT 0x00000002u
#define CYVAL_UDB_BCTL0_CLK_SEL5_SYNC_DSI_OUTPUT 0x00000003u
#define CYFLD_UDB_BCTL0_CLK_SEL6__OFFSET 0x00000004u
#define CYFLD_UDB_BCTL0_CLK_SEL6__SIZE 0x00000002u
#define CYVAL_UDB_BCTL0_CLK_SEL6_EDGE_ENABLES 0x00000000u
#define CYVAL_UDB_BCTL0_CLK_SEL6_PORT_INPUT 0x00000001u
#define CYVAL_UDB_BCTL0_CLK_SEL6_DSI_OUTPUT 0x00000002u
#define CYVAL_UDB_BCTL0_CLK_SEL6_SYNC_DSI_OUTPUT 0x00000003u
#define CYFLD_UDB_BCTL0_CLK_SEL7__OFFSET 0x00000006u
#define CYFLD_UDB_BCTL0_CLK_SEL7__SIZE 0x00000002u
#define CYVAL_UDB_BCTL0_CLK_SEL7_EDGE_ENABLES 0x00000000u
#define CYVAL_UDB_BCTL0_CLK_SEL7_PORT_INPUT 0x00000001u
#define CYVAL_UDB_BCTL0_CLK_SEL7_DSI_OUTPUT 0x00000002u
#define CYVAL_UDB_BCTL0_CLK_SEL7_SYNC_DSI_OUTPUT 0x00000003u
#define CYREG_UDB_BCTL0_TOPSEL_L 0x400f600au
#define CYREG_UDB_BCTL0_TOPSEL_U 0x400f600bu
#define CYREG_UDB_BCTL0_QCLK_EN0 0x400f6010u
#define CYFLD_UDB_BCTL0_DCEN_Q__OFFSET 0x00000000u
#define CYFLD_UDB_BCTL0_DCEN_Q__SIZE 0x00000008u
#define CYVAL_UDB_BCTL0_DCEN_Q_DISABLE 0x00000000u
#define CYVAL_UDB_BCTL0_DCEN_Q_ENABLE 0x00000001u
#define CYFLD_UDB_BCTL0_BCEN_Q__OFFSET 0x00000008u
#define CYFLD_UDB_BCTL0_BCEN_Q__SIZE 0x00000001u
#define CYVAL_UDB_BCTL0_BCEN_Q_DISABLE 0x00000000u
#define CYVAL_UDB_BCTL0_BCEN_Q_ENABLE 0x00000001u
#define CYFLD_UDB_BCTL0_GCH_WR_LO__OFFSET 0x00000009u
#define CYFLD_UDB_BCTL0_GCH_WR_LO__SIZE 0x00000001u
#define CYVAL_UDB_BCTL0_GCH_WR_LO_DISABLE 0x00000000u
#define CYVAL_UDB_BCTL0_GCH_WR_LO_ENABLE 0x00000001u
#define CYFLD_UDB_BCTL0_GCH_WR_HI__OFFSET 0x0000000au
#define CYFLD_UDB_BCTL0_GCH_WR_HI__SIZE 0x00000001u
#define CYVAL_UDB_BCTL0_GCH_WR_HI_DISABLE 0x00000000u
#define CYVAL_UDB_BCTL0_GCH_WR_HI_ENABLE 0x00000001u
#define CYFLD_UDB_BCTL0_DISABLE_ROUTE__OFFSET 0x0000000bu
#define CYFLD_UDB_BCTL0_DISABLE_ROUTE__SIZE 0x00000001u
#define CYVAL_UDB_BCTL0_DISABLE_ROUTE_DISABLE 0x00000000u
#define CYVAL_UDB_BCTL0_DISABLE_ROUTE_ENABLE 0x00000001u
#define CYFLD_UDB_BCTL0_GLB_DSI_WR__OFFSET 0x0000000cu
#define CYFLD_UDB_BCTL0_GLB_DSI_WR__SIZE 0x00000001u
#define CYVAL_UDB_BCTL0_GLB_DSI_WR_DISABLE 0x00000000u
#define CYVAL_UDB_BCTL0_GLB_DSI_WR_ENABLE 0x00000001u
#define CYFLD_UDB_BCTL0_WR_CFG_OPT__OFFSET 0x0000000du
#define CYFLD_UDB_BCTL0_WR_CFG_OPT__SIZE 0x00000001u
#define CYVAL_UDB_BCTL0_WR_CFG_OPT_FULL_CYCLE_STB 0x00000000u
#define CYVAL_UDB_BCTL0_WR_CFG_OPT_HALF_CYCLE_STB 0x00000001u
#define CYFLD_UDB_BCTL0_NC0__OFFSET 0x0000000eu
#define CYFLD_UDB_BCTL0_NC0__SIZE 0x00000001u
#define CYFLD_UDB_BCTL0_SLEEP_TEST__OFFSET 0x0000000fu
#define CYFLD_UDB_BCTL0_SLEEP_TEST__SIZE 0x00000001u
#define CYVAL_UDB_BCTL0_SLEEP_TEST_DISABLE 0x00000000u
#define CYVAL_UDB_BCTL0_SLEEP_TEST_ENABLE 0x00000001u
#define CYREG_UDB_BCTL0_QCLK_EN1 0x400f6012u
#define CYREG_UDB_BCTL0_QCLK_EN2 0x400f6014u
#define CYREG_UDB_BCTL0_QCLK_EN3 0x400f6016u
#define CYDEV_UDB_UDB_BASE 0x400f7000u
#define CYDEV_UDB_UDB_SIZE 0x00001000u
#define CYREG_UDB_UDB_BANK_CTL 0x400f7000u
#define CYFLD_UDB_UDB_DIS_COR__OFFSET 0x00000000u
#define CYFLD_UDB_UDB_DIS_COR__SIZE 0x00000001u
#define CYVAL_UDB_UDB_DIS_COR_NORMAL 0x00000000u
#define CYVAL_UDB_UDB_DIS_COR_DISABLE 0x00000001u
#define CYFLD_UDB_UDB_ROUTE_EN__OFFSET 0x00000001u
#define CYFLD_UDB_UDB_ROUTE_EN__SIZE 0x00000001u
#define CYVAL_UDB_UDB_ROUTE_EN_DISABLE 0x00000000u
#define CYVAL_UDB_UDB_ROUTE_EN_ENABLE 0x00000001u
#define CYFLD_UDB_UDB_BANK_EN__OFFSET 0x00000002u
#define CYFLD_UDB_UDB_BANK_EN__SIZE 0x00000001u
#define CYVAL_UDB_UDB_BANK_EN_DISABLE 0x00000000u
#define CYVAL_UDB_UDB_BANK_EN_ENABLE 0x00000001u
#define CYFLD_UDB_UDB_LOCK__OFFSET 0x00000003u
#define CYFLD_UDB_UDB_LOCK__SIZE 0x00000001u
#define CYVAL_UDB_UDB_LOCK_MUTABLE 0x00000000u
#define CYVAL_UDB_UDB_LOCK_LOCKED 0x00000001u
#define CYFLD_UDB_UDB_PIPE__OFFSET 0x00000004u
#define CYFLD_UDB_UDB_PIPE__SIZE 0x00000001u
#define CYVAL_UDB_UDB_PIPE_BYPASS 0x00000000u
#define CYVAL_UDB_UDB_PIPE_PIPELINED 0x00000001u
#define CYFLD_UDB_UDB_GLBL_WR__OFFSET 0x00000007u
#define CYFLD_UDB_UDB_GLBL_WR__SIZE 0x00000001u
#define CYVAL_UDB_UDB_GLBL_WR_DISABLE 0x00000000u
#define CYVAL_UDB_UDB_GLBL_WR_ENABLE 0x00000001u
#define CYREG_UDB_UDB_WAIT_CFG 0x400f7001u
#define CYFLD_UDB_UDB_RD_CFG_WAIT__OFFSET 0x00000000u
#define CYFLD_UDB_UDB_RD_CFG_WAIT__SIZE 0x00000002u
#define CYVAL_UDB_UDB_RD_CFG_WAIT_SIX_WAITS 0x00000000u
#define CYVAL_UDB_UDB_RD_CFG_WAIT_FIVE_WAITS 0x00000001u
#define CYVAL_UDB_UDB_RD_CFG_WAIT_FOUR_WAITS 0x00000002u
#define CYVAL_UDB_UDB_RD_CFG_WAIT_TWO_WAITS 0x00000003u
#define CYFLD_UDB_UDB_WR_CFG_WAIT__OFFSET 0x00000002u
#define CYFLD_UDB_UDB_WR_CFG_WAIT__SIZE 0x00000002u
#define CYVAL_UDB_UDB_WR_CFG_WAIT_TWO_WAITS 0x00000000u
#define CYVAL_UDB_UDB_WR_CFG_WAIT_THREE_WAITS 0x00000001u
#define CYVAL_UDB_UDB_WR_CFG_WAIT_FOUR_WAITS 0x00000002u
#define CYVAL_UDB_UDB_WR_CFG_WAIT_ILLEGAL 0x00000003u
#define CYFLD_UDB_UDB_RD_WRK_WAIT__OFFSET 0x00000004u
#define CYFLD_UDB_UDB_RD_WRK_WAIT__SIZE 0x00000002u
#define CYVAL_UDB_UDB_RD_WRK_WAIT_TWO_WAITS 0x00000000u
#define CYVAL_UDB_UDB_RD_WRK_WAIT_THREE_WAITS 0x00000001u
#define CYVAL_UDB_UDB_RD_WRK_WAIT_FOUR_WAITS 0x00000002u
#define CYVAL_UDB_UDB_RD_WRK_WAIT_ILLEGAL 0x00000003u
#define CYFLD_UDB_UDB_WR_WRK_WAIT__OFFSET 0x00000006u
#define CYFLD_UDB_UDB_WR_WRK_WAIT__SIZE 0x00000002u
#define CYVAL_UDB_UDB_WR_WRK_WAIT_TWO_WAITS 0x00000000u
#define CYVAL_UDB_UDB_WR_WRK_WAIT_THREE_WAITS 0x00000001u
#define CYVAL_UDB_UDB_WR_WRK_WAIT_FOUR_WAITS 0x00000002u
#define CYVAL_UDB_UDB_WR_WRK_WAIT_ILLEGAL 0x00000003u
#define CYREG_UDB_UDB_INT_CLK_CTL 0x400f701cu
#define CYFLD_UDB_UDB_INT_CLK_ENABLE__OFFSET 0x00000000u
#define CYFLD_UDB_UDB_INT_CLK_ENABLE__SIZE 0x00000001u
#define CYREG_UDB_UDB_TR_CLK_CTL 0x400f7020u
#define CYFLD_UDB_UDB_TR_CLOCK_ENABLE__OFFSET 0x00000000u
#define CYFLD_UDB_UDB_TR_CLOCK_ENABLE__SIZE 0x00000001u
#define CYREG_UDB_UDB_TR_CFG 0x400f7100u
#define CYFLD_UDB_UDB_TR_MODE_CFG__OFFSET 0x00000000u
#define CYFLD_UDB_UDB_TR_MODE_CFG__SIZE 0x00000020u
#define CYREG_UDB_INT_CFG 0x400f8000u
#define CYFLD_UDB_INT_MODE_CFG__OFFSET 0x00000000u
#define CYFLD_UDB_INT_MODE_CFG__SIZE 0x00000011u
#define CYVAL_UDB_INT_MODE_CFG_LEVEL 0x00000000u
#define CYVAL_UDB_INT_MODE_CFG_PULSE 0x00000001u
#define CYDEV_CPUSS_BASE 0x40100000u
#define CYDEV_CPUSS_SIZE 0x00001000u
#define CYREG_CPUSS_CONFIG 0x40100000u
#define CYFLD_CPUSS_VECT_IN_RAM__OFFSET 0x00000000u
#define CYFLD_CPUSS_VECT_IN_RAM__SIZE 0x00000001u
#define CYREG_CPUSS_SYSREQ 0x40100004u
#define CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET 0x00000000u
#define CYFLD_CPUSS_SYSCALL_COMMAND__SIZE 0x00000010u
#define CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET 0x0000001bu
#define CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE 0x00000001u
#define CYFLD_CPUSS_PRIVILEGED__OFFSET 0x0000001cu
#define CYFLD_CPUSS_PRIVILEGED__SIZE 0x00000001u
#define CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET 0x0000001du
#define CYFLD_CPUSS_ROM_ACCESS_EN__SIZE 0x00000001u
#define CYFLD_CPUSS_HMASTER_0__OFFSET 0x0000001eu
#define CYFLD_CPUSS_HMASTER_0__SIZE 0x00000001u
#define CYFLD_CPUSS_SYSCALL_REQ__OFFSET 0x0000001fu
#define CYFLD_CPUSS_SYSCALL_REQ__SIZE 0x00000001u
#define CYREG_CPUSS_SYSARG 0x40100008u
#define CYFLD_CPUSS_SYSCALL_ARG__OFFSET 0x00000000u
#define CYFLD_CPUSS_SYSCALL_ARG__SIZE 0x00000020u
#define CYREG_CPUSS_PROTECTION 0x4010000cu
#define CYFLD_CPUSS_PROTECTION_MODE__OFFSET 0x00000000u
#define CYFLD_CPUSS_PROTECTION_MODE__SIZE 0x00000004u
#define CYFLD_CPUSS_FLASH_LOCK__OFFSET 0x0000001eu
#define CYFLD_CPUSS_FLASH_LOCK__SIZE 0x00000001u
#define CYFLD_CPUSS_PROTECTION_LOCK__OFFSET 0x0000001fu
#define CYFLD_CPUSS_PROTECTION_LOCK__SIZE 0x00000001u
#define CYREG_CPUSS_PRIV_ROM 0x40100010u
#define CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET 0x00000000u
#define CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE 0x00000008u
#define CYREG_CPUSS_PRIV_RAM 0x40100014u
#define CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET 0x00000000u
#define CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE 0x00000009u
#define CYREG_CPUSS_PRIV_FLASH 0x40100018u
#define CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET 0x00000000u
#define CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE 0x0000000bu
#define CYREG_CPUSS_WOUNDING 0x4010001cu
#define CYFLD_CPUSS_RAM_WOUND__OFFSET 0x00000010u
#define CYFLD_CPUSS_RAM_WOUND__SIZE 0x00000003u
#define CYFLD_CPUSS_FLASH_WOUND__OFFSET 0x00000014u
#define CYFLD_CPUSS_FLASH_WOUND__SIZE 0x00000003u
#define CYREG_CPUSS_INT_SEL 0x40100020u
#define CYFLD_CPUSS_DSI__OFFSET 0x00000000u
#define CYFLD_CPUSS_DSI__SIZE 0x00000020u
#define CYREG_CPUSS_INT_MODE 0x40100024u
#define CYFLD_CPUSS_DSI_INT_PULSE__OFFSET 0x00000000u
#define CYFLD_CPUSS_DSI_INT_PULSE__SIZE 0x00000020u
#define CYREG_CPUSS_NMI_MODE 0x40100028u
#define CYFLD_CPUSS_DSI_NMI_PULSE__OFFSET 0x00000000u
#define CYFLD_CPUSS_DSI_NMI_PULSE__SIZE 0x00000001u
#define CYREG_CPUSS_FLASH_CTL 0x40100030u
#define CYFLD_CPUSS_FLASH_WS__OFFSET 0x00000000u
#define CYFLD_CPUSS_FLASH_WS__SIZE 0x00000002u
#define CYFLD_CPUSS_PREF_EN__OFFSET 0x00000004u
#define CYFLD_CPUSS_PREF_EN__SIZE 0x00000001u
#define CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET 0x00000008u
#define CYFLD_CPUSS_FLASH_INVALIDATE__SIZE 0x00000001u
#define CYFLD_CPUSS_ARB__OFFSET 0x00000010u
#define CYFLD_CPUSS_ARB__SIZE 0x00000002u
#define CYREG_CPUSS_ROM_CTL 0x40100034u
#define CYFLD_CPUSS_ROM_WS__OFFSET 0x00000000u
#define CYFLD_CPUSS_ROM_WS__SIZE 0x00000001u
#define CYREG_CPUSS_RAM_CTL 0x40100038u
#define CYREG_CPUSS_DMAC_CTL 0x4010003cu
#define CYREG_CPUSS_SL_CTL0 0x40100100u
#define CYREG_CPUSS_SL_CTL1 0x40100104u
#define CYREG_CPUSS_SL_CTL2 0x40100108u
#define CYDEV_DMAC_BASE 0x40101000u
#define CYDEV_DMAC_SIZE 0x00001000u
#define CYREG_DMAC_CTL 0x40101000u
#define CYFLD_DMAC_ENABLED__OFFSET 0x0000001fu
#define CYFLD_DMAC_ENABLED__SIZE 0x00000001u
#define CYREG_DMAC_STATUS 0x40101010u
#define CYFLD_DMAC_DATA_NR__OFFSET 0x00000000u
#define CYFLD_DMAC_DATA_NR__SIZE 0x00000010u
#define CYFLD_DMAC_CH_ADDR__OFFSET 0x00000010u
#define CYFLD_DMAC_CH_ADDR__SIZE 0x00000005u
#define CYFLD_DMAC_STATE__OFFSET 0x00000018u
#define CYFLD_DMAC_STATE__SIZE 0x00000003u
#define CYFLD_DMAC_PRIO__OFFSET 0x0000001cu
#define CYFLD_DMAC_PRIO__SIZE 0x00000002u
#define CYFLD_DMAC_PING_PONG__OFFSET 0x0000001eu
#define CYFLD_DMAC_PING_PONG__SIZE 0x00000001u
#define CYFLD_DMAC_ACTIVE__OFFSET 0x0000001fu
#define CYFLD_DMAC_ACTIVE__SIZE 0x00000001u
#define CYREG_DMAC_STATUS_SRC_ADDR 0x40101014u
#define CYFLD_DMAC_ADDR__OFFSET 0x00000000u
#define CYFLD_DMAC_ADDR__SIZE 0x00000020u
#define CYREG_DMAC_STATUS_DST_ADDR 0x40101018u
#define CYREG_DMAC_STATUS_CH_ACT 0x4010101cu
#define CYFLD_DMAC_CH__OFFSET 0x00000000u
#define CYFLD_DMAC_CH__SIZE 0x00000020u
#define CYREG_DMAC_CH_CTL0 0x40101080u
#define CYREG_DMAC_CH_CTL1 0x40101084u
#define CYREG_DMAC_CH_CTL2 0x40101088u
#define CYREG_DMAC_CH_CTL3 0x4010108cu
#define CYREG_DMAC_CH_CTL4 0x40101090u
#define CYREG_DMAC_CH_CTL5 0x40101094u
#define CYREG_DMAC_CH_CTL6 0x40101098u
#define CYREG_DMAC_CH_CTL7 0x4010109cu
#define CYREG_DMAC_CH_CTL8 0x401010a0u
#define CYREG_DMAC_CH_CTL9 0x401010a4u
#define CYREG_DMAC_CH_CTL10 0x401010a8u
#define CYREG_DMAC_CH_CTL11 0x401010acu
#define CYREG_DMAC_CH_CTL12 0x401010b0u
#define CYREG_DMAC_CH_CTL13 0x401010b4u
#define CYREG_DMAC_CH_CTL14 0x401010b8u
#define CYREG_DMAC_CH_CTL15 0x401010bcu
#define CYREG_DMAC_CH_CTL16 0x401010c0u
#define CYREG_DMAC_CH_CTL17 0x401010c4u
#define CYREG_DMAC_CH_CTL18 0x401010c8u
#define CYREG_DMAC_CH_CTL19 0x401010ccu
#define CYREG_DMAC_CH_CTL20 0x401010d0u
#define CYREG_DMAC_CH_CTL21 0x401010d4u
#define CYREG_DMAC_CH_CTL22 0x401010d8u
#define CYREG_DMAC_CH_CTL23 0x401010dcu
#define CYREG_DMAC_CH_CTL24 0x401010e0u
#define CYREG_DMAC_CH_CTL25 0x401010e4u
#define CYREG_DMAC_CH_CTL26 0x401010e8u
#define CYREG_DMAC_CH_CTL27 0x401010ecu
#define CYREG_DMAC_CH_CTL28 0x401010f0u
#define CYREG_DMAC_CH_CTL29 0x401010f4u
#define CYREG_DMAC_CH_CTL30 0x401010f8u
#define CYREG_DMAC_CH_CTL31 0x401010fcu
#define CYREG_DMAC_INTR 0x401017f0u
#define CYREG_DMAC_INTR_SET 0x401017f4u
#define CYREG_DMAC_INTR_MASK 0x401017f8u
#define CYREG_DMAC_INTR_MASKED 0x401017fcu
#define CYDEV_DMAC_DESCR0_BASE 0x40101800u
#define CYDEV_DMAC_DESCR0_SIZE 0x00000020u
#define CYREG_DMAC_DESCR0_PING_SRC 0x40101800u
#define CYFLD_DMAC_DESCR_ADDR__OFFSET 0x00000000u
#define CYFLD_DMAC_DESCR_ADDR__SIZE 0x00000020u
#define CYREG_DMAC_DESCR0_PING_DST 0x40101804u
#define CYREG_DMAC_DESCR0_PING_CTL 0x40101808u
#define CYFLD_DMAC_DESCR_DATA_NR__OFFSET 0x00000000u
#define CYFLD_DMAC_DESCR_DATA_NR__SIZE 0x00000010u
#define CYFLD_DMAC_DESCR_DATA_SIZE__OFFSET 0x00000010u
#define CYFLD_DMAC_DESCR_DATA_SIZE__SIZE 0x00000002u
#define CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__OFFSET 0x00000014u
#define CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__SIZE 0x00000001u
#define CYFLD_DMAC_DESCR_DST_ADDR_INCR__OFFSET 0x00000015u
#define CYFLD_DMAC_DESCR_DST_ADDR_INCR__SIZE 0x00000001u
#define CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__OFFSET 0x00000016u
#define CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__SIZE 0x00000001u
#define CYFLD_DMAC_DESCR_SRC_ADDR_INCR__OFFSET 0x00000017u
#define CYFLD_DMAC_DESCR_SRC_ADDR_INCR__SIZE 0x00000001u
#define CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__OFFSET 0x00000018u
#define CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__SIZE 0x00000002u
#define CYFLD_DMAC_DESCR_INV_DESCR__OFFSET 0x0000001au
#define CYFLD_DMAC_DESCR_INV_DESCR__SIZE 0x00000001u
#define CYFLD_DMAC_DESCR_SET_CAUSE__OFFSET 0x0000001bu
#define CYFLD_DMAC_DESCR_SET_CAUSE__SIZE 0x00000001u
#define CYFLD_DMAC_DESCR_PREEMPTABLE__OFFSET 0x0000001cu
#define CYFLD_DMAC_DESCR_PREEMPTABLE__SIZE 0x00000001u
#define CYFLD_DMAC_DESCR_FLIPPING__OFFSET 0x0000001du
#define CYFLD_DMAC_DESCR_FLIPPING__SIZE 0x00000001u
#define CYFLD_DMAC_DESCR_OPCODE__OFFSET 0x0000001eu
#define CYFLD_DMAC_DESCR_OPCODE__SIZE 0x00000002u
#define CYREG_DMAC_DESCR0_PING_STATUS 0x4010180cu
#define CYFLD_DMAC_DESCR_CURR_DATA_NR__OFFSET 0x00000000u
#define CYFLD_DMAC_DESCR_CURR_DATA_NR__SIZE 0x00000010u
#define CYFLD_DMAC_DESCR_RESPONSE__OFFSET 0x00000010u
#define CYFLD_DMAC_DESCR_RESPONSE__SIZE 0x00000003u
#define CYFLD_DMAC_DESCR_VALID__OFFSET 0x0000001fu
#define CYFLD_DMAC_DESCR_VALID__SIZE 0x00000001u
#define CYREG_DMAC_DESCR0_PONG_SRC 0x40101810u
#define CYREG_DMAC_DESCR0_PONG_DST 0x40101814u
#define CYREG_DMAC_DESCR0_PONG_CTL 0x40101818u
#define CYREG_DMAC_DESCR0_PONG_STATUS 0x4010181cu
#define CYDEV_DMAC_DESCR1_BASE 0x40101820u
#define CYDEV_DMAC_DESCR1_SIZE 0x00000020u
#define CYREG_DMAC_DESCR1_PING_SRC 0x40101820u
#define CYREG_DMAC_DESCR1_PING_DST 0x40101824u
#define CYREG_DMAC_DESCR1_PING_CTL 0x40101828u
#define CYREG_DMAC_DESCR1_PING_STATUS 0x4010182cu
#define CYREG_DMAC_DESCR1_PONG_SRC 0x40101830u
#define CYREG_DMAC_DESCR1_PONG_DST 0x40101834u
#define CYREG_DMAC_DESCR1_PONG_CTL 0x40101838u
#define CYREG_DMAC_DESCR1_PONG_STATUS 0x4010183cu
#define CYDEV_DMAC_DESCR2_BASE 0x40101840u
#define CYDEV_DMAC_DESCR2_SIZE 0x00000020u
#define CYREG_DMAC_DESCR2_PING_SRC 0x40101840u
#define CYREG_DMAC_DESCR2_PING_DST 0x40101844u
#define CYREG_DMAC_DESCR2_PING_CTL 0x40101848u
#define CYREG_DMAC_DESCR2_PING_STATUS 0x4010184cu
#define CYREG_DMAC_DESCR2_PONG_SRC 0x40101850u
#define CYREG_DMAC_DESCR2_PONG_DST 0x40101854u
#define CYREG_DMAC_DESCR2_PONG_CTL 0x40101858u
#define CYREG_DMAC_DESCR2_PONG_STATUS 0x4010185cu
#define CYDEV_DMAC_DESCR3_BASE 0x40101860u
#define CYDEV_DMAC_DESCR3_SIZE 0x00000020u
#define CYREG_DMAC_DESCR3_PING_SRC 0x40101860u
#define CYREG_DMAC_DESCR3_PING_DST 0x40101864u
#define CYREG_DMAC_DESCR3_PING_CTL 0x40101868u
#define CYREG_DMAC_DESCR3_PING_STATUS 0x4010186cu
#define CYREG_DMAC_DESCR3_PONG_SRC 0x40101870u
#define CYREG_DMAC_DESCR3_PONG_DST 0x40101874u
#define CYREG_DMAC_DESCR3_PONG_CTL 0x40101878u
#define CYREG_DMAC_DESCR3_PONG_STATUS 0x4010187cu
#define CYDEV_DMAC_DESCR4_BASE 0x40101880u
#define CYDEV_DMAC_DESCR4_SIZE 0x00000020u
#define CYREG_DMAC_DESCR4_PING_SRC 0x40101880u
#define CYREG_DMAC_DESCR4_PING_DST 0x40101884u
#define CYREG_DMAC_DESCR4_PING_CTL 0x40101888u
#define CYREG_DMAC_DESCR4_PING_STATUS 0x4010188cu
#define CYREG_DMAC_DESCR4_PONG_SRC 0x40101890u
#define CYREG_DMAC_DESCR4_PONG_DST 0x40101894u
#define CYREG_DMAC_DESCR4_PONG_CTL 0x40101898u
#define CYREG_DMAC_DESCR4_PONG_STATUS 0x4010189cu
#define CYDEV_DMAC_DESCR5_BASE 0x401018a0u
#define CYDEV_DMAC_DESCR5_SIZE 0x00000020u
#define CYREG_DMAC_DESCR5_PING_SRC 0x401018a0u
#define CYREG_DMAC_DESCR5_PING_DST 0x401018a4u
#define CYREG_DMAC_DESCR5_PING_CTL 0x401018a8u
#define CYREG_DMAC_DESCR5_PING_STATUS 0x401018acu
#define CYREG_DMAC_DESCR5_PONG_SRC 0x401018b0u
#define CYREG_DMAC_DESCR5_PONG_DST 0x401018b4u
#define CYREG_DMAC_DESCR5_PONG_CTL 0x401018b8u
#define CYREG_DMAC_DESCR5_PONG_STATUS 0x401018bcu
#define CYDEV_DMAC_DESCR6_BASE 0x401018c0u
#define CYDEV_DMAC_DESCR6_SIZE 0x00000020u
#define CYREG_DMAC_DESCR6_PING_SRC 0x401018c0u
#define CYREG_DMAC_DESCR6_PING_DST 0x401018c4u
#define CYREG_DMAC_DESCR6_PING_CTL 0x401018c8u
#define CYREG_DMAC_DESCR6_PING_STATUS 0x401018ccu
#define CYREG_DMAC_DESCR6_PONG_SRC 0x401018d0u
#define CYREG_DMAC_DESCR6_PONG_DST 0x401018d4u
#define CYREG_DMAC_DESCR6_PONG_CTL 0x401018d8u
#define CYREG_DMAC_DESCR6_PONG_STATUS 0x401018dcu
#define CYDEV_DMAC_DESCR7_BASE 0x401018e0u
#define CYDEV_DMAC_DESCR7_SIZE 0x00000020u
#define CYREG_DMAC_DESCR7_PING_SRC 0x401018e0u
#define CYREG_DMAC_DESCR7_PING_DST 0x401018e4u
#define CYREG_DMAC_DESCR7_PING_CTL 0x401018e8u
#define CYREG_DMAC_DESCR7_PING_STATUS 0x401018ecu
#define CYREG_DMAC_DESCR7_PONG_SRC 0x401018f0u
#define CYREG_DMAC_DESCR7_PONG_DST 0x401018f4u
#define CYREG_DMAC_DESCR7_PONG_CTL 0x401018f8u
#define CYREG_DMAC_DESCR7_PONG_STATUS 0x401018fcu
#define CYDEV_DMAC_DESCR8_BASE 0x40101900u
#define CYDEV_DMAC_DESCR8_SIZE 0x00000020u
#define CYREG_DMAC_DESCR8_PING_SRC 0x40101900u
#define CYREG_DMAC_DESCR8_PING_DST 0x40101904u
#define CYREG_DMAC_DESCR8_PING_CTL 0x40101908u
#define CYREG_DMAC_DESCR8_PING_STATUS 0x4010190cu
#define CYREG_DMAC_DESCR8_PONG_SRC 0x40101910u
#define CYREG_DMAC_DESCR8_PONG_DST 0x40101914u
#define CYREG_DMAC_DESCR8_PONG_CTL 0x40101918u
#define CYREG_DMAC_DESCR8_PONG_STATUS 0x4010191cu
#define CYDEV_DMAC_DESCR9_BASE 0x40101920u
#define CYDEV_DMAC_DESCR9_SIZE 0x00000020u
#define CYREG_DMAC_DESCR9_PING_SRC 0x40101920u
#define CYREG_DMAC_DESCR9_PING_DST 0x40101924u
#define CYREG_DMAC_DESCR9_PING_CTL 0x40101928u
#define CYREG_DMAC_DESCR9_PING_STATUS 0x4010192cu
#define CYREG_DMAC_DESCR9_PONG_SRC 0x40101930u
#define CYREG_DMAC_DESCR9_PONG_DST 0x40101934u
#define CYREG_DMAC_DESCR9_PONG_CTL 0x40101938u
#define CYREG_DMAC_DESCR9_PONG_STATUS 0x4010193cu
#define CYDEV_DMAC_DESCR10_BASE 0x40101940u
#define CYDEV_DMAC_DESCR10_SIZE 0x00000020u
#define CYREG_DMAC_DESCR10_PING_SRC 0x40101940u
#define CYREG_DMAC_DESCR10_PING_DST 0x40101944u
#define CYREG_DMAC_DESCR10_PING_CTL 0x40101948u
#define CYREG_DMAC_DESCR10_PING_STATUS 0x4010194cu
#define CYREG_DMAC_DESCR10_PONG_SRC 0x40101950u
#define CYREG_DMAC_DESCR10_PONG_DST 0x40101954u
#define CYREG_DMAC_DESCR10_PONG_CTL 0x40101958u
#define CYREG_DMAC_DESCR10_PONG_STATUS 0x4010195cu
#define CYDEV_DMAC_DESCR11_BASE 0x40101960u
#define CYDEV_DMAC_DESCR11_SIZE 0x00000020u
#define CYREG_DMAC_DESCR11_PING_SRC 0x40101960u
#define CYREG_DMAC_DESCR11_PING_DST 0x40101964u
#define CYREG_DMAC_DESCR11_PING_CTL 0x40101968u
#define CYREG_DMAC_DESCR11_PING_STATUS 0x4010196cu
#define CYREG_DMAC_DESCR11_PONG_SRC 0x40101970u
#define CYREG_DMAC_DESCR11_PONG_DST 0x40101974u
#define CYREG_DMAC_DESCR11_PONG_CTL 0x40101978u
#define CYREG_DMAC_DESCR11_PONG_STATUS 0x4010197cu
#define CYDEV_DMAC_DESCR12_BASE 0x40101980u
#define CYDEV_DMAC_DESCR12_SIZE 0x00000020u
#define CYREG_DMAC_DESCR12_PING_SRC 0x40101980u
#define CYREG_DMAC_DESCR12_PING_DST 0x40101984u
#define CYREG_DMAC_DESCR12_PING_CTL 0x40101988u
#define CYREG_DMAC_DESCR12_PING_STATUS 0x4010198cu
#define CYREG_DMAC_DESCR12_PONG_SRC 0x40101990u
#define CYREG_DMAC_DESCR12_PONG_DST 0x40101994u
#define CYREG_DMAC_DESCR12_PONG_CTL 0x40101998u
#define CYREG_DMAC_DESCR12_PONG_STATUS 0x4010199cu
#define CYDEV_DMAC_DESCR13_BASE 0x401019a0u
#define CYDEV_DMAC_DESCR13_SIZE 0x00000020u
#define CYREG_DMAC_DESCR13_PING_SRC 0x401019a0u
#define CYREG_DMAC_DESCR13_PING_DST 0x401019a4u
#define CYREG_DMAC_DESCR13_PING_CTL 0x401019a8u
#define CYREG_DMAC_DESCR13_PING_STATUS 0x401019acu
#define CYREG_DMAC_DESCR13_PONG_SRC 0x401019b0u
#define CYREG_DMAC_DESCR13_PONG_DST 0x401019b4u
#define CYREG_DMAC_DESCR13_PONG_CTL 0x401019b8u
#define CYREG_DMAC_DESCR13_PONG_STATUS 0x401019bcu
#define CYDEV_DMAC_DESCR14_BASE 0x401019c0u
#define CYDEV_DMAC_DESCR14_SIZE 0x00000020u
#define CYREG_DMAC_DESCR14_PING_SRC 0x401019c0u
#define CYREG_DMAC_DESCR14_PING_DST 0x401019c4u
#define CYREG_DMAC_DESCR14_PING_CTL 0x401019c8u
#define CYREG_DMAC_DESCR14_PING_STATUS 0x401019ccu
#define CYREG_DMAC_DESCR14_PONG_SRC 0x401019d0u
#define CYREG_DMAC_DESCR14_PONG_DST 0x401019d4u
#define CYREG_DMAC_DESCR14_PONG_CTL 0x401019d8u
#define CYREG_DMAC_DESCR14_PONG_STATUS 0x401019dcu
#define CYDEV_DMAC_DESCR15_BASE 0x401019e0u
#define CYDEV_DMAC_DESCR15_SIZE 0x00000020u
#define CYREG_DMAC_DESCR15_PING_SRC 0x401019e0u
#define CYREG_DMAC_DESCR15_PING_DST 0x401019e4u
#define CYREG_DMAC_DESCR15_PING_CTL 0x401019e8u
#define CYREG_DMAC_DESCR15_PING_STATUS 0x401019ecu
#define CYREG_DMAC_DESCR15_PONG_SRC 0x401019f0u
#define CYREG_DMAC_DESCR15_PONG_DST 0x401019f4u
#define CYREG_DMAC_DESCR15_PONG_CTL 0x401019f8u
#define CYREG_DMAC_DESCR15_PONG_STATUS 0x401019fcu
#define CYDEV_DMAC_DESCR16_BASE 0x40101a00u
#define CYDEV_DMAC_DESCR16_SIZE 0x00000020u
#define CYREG_DMAC_DESCR16_PING_SRC 0x40101a00u
#define CYREG_DMAC_DESCR16_PING_DST 0x40101a04u
#define CYREG_DMAC_DESCR16_PING_CTL 0x40101a08u
#define CYREG_DMAC_DESCR16_PING_STATUS 0x40101a0cu
#define CYREG_DMAC_DESCR16_PONG_SRC 0x40101a10u
#define CYREG_DMAC_DESCR16_PONG_DST 0x40101a14u
#define CYREG_DMAC_DESCR16_PONG_CTL 0x40101a18u
#define CYREG_DMAC_DESCR16_PONG_STATUS 0x40101a1cu
#define CYDEV_DMAC_DESCR17_BASE 0x40101a20u
#define CYDEV_DMAC_DESCR17_SIZE 0x00000020u
#define CYREG_DMAC_DESCR17_PING_SRC 0x40101a20u
#define CYREG_DMAC_DESCR17_PING_DST 0x40101a24u
#define CYREG_DMAC_DESCR17_PING_CTL 0x40101a28u
#define CYREG_DMAC_DESCR17_PING_STATUS 0x40101a2cu
#define CYREG_DMAC_DESCR17_PONG_SRC 0x40101a30u
#define CYREG_DMAC_DESCR17_PONG_DST 0x40101a34u
#define CYREG_DMAC_DESCR17_PONG_CTL 0x40101a38u
#define CYREG_DMAC_DESCR17_PONG_STATUS 0x40101a3cu
#define CYDEV_DMAC_DESCR18_BASE 0x40101a40u
#define CYDEV_DMAC_DESCR18_SIZE 0x00000020u
#define CYREG_DMAC_DESCR18_PING_SRC 0x40101a40u
#define CYREG_DMAC_DESCR18_PING_DST 0x40101a44u
#define CYREG_DMAC_DESCR18_PING_CTL 0x40101a48u
#define CYREG_DMAC_DESCR18_PING_STATUS 0x40101a4cu
#define CYREG_DMAC_DESCR18_PONG_SRC 0x40101a50u
#define CYREG_DMAC_DESCR18_PONG_DST 0x40101a54u
#define CYREG_DMAC_DESCR18_PONG_CTL 0x40101a58u
#define CYREG_DMAC_DESCR18_PONG_STATUS 0x40101a5cu
#define CYDEV_DMAC_DESCR19_BASE 0x40101a60u
#define CYDEV_DMAC_DESCR19_SIZE 0x00000020u
#define CYREG_DMAC_DESCR19_PING_SRC 0x40101a60u
#define CYREG_DMAC_DESCR19_PING_DST 0x40101a64u
#define CYREG_DMAC_DESCR19_PING_CTL 0x40101a68u
#define CYREG_DMAC_DESCR19_PING_STATUS 0x40101a6cu
#define CYREG_DMAC_DESCR19_PONG_SRC 0x40101a70u
#define CYREG_DMAC_DESCR19_PONG_DST 0x40101a74u
#define CYREG_DMAC_DESCR19_PONG_CTL 0x40101a78u
#define CYREG_DMAC_DESCR19_PONG_STATUS 0x40101a7cu
#define CYDEV_DMAC_DESCR20_BASE 0x40101a80u
#define CYDEV_DMAC_DESCR20_SIZE 0x00000020u
#define CYREG_DMAC_DESCR20_PING_SRC 0x40101a80u
#define CYREG_DMAC_DESCR20_PING_DST 0x40101a84u
#define CYREG_DMAC_DESCR20_PING_CTL 0x40101a88u
#define CYREG_DMAC_DESCR20_PING_STATUS 0x40101a8cu
#define CYREG_DMAC_DESCR20_PONG_SRC 0x40101a90u
#define CYREG_DMAC_DESCR20_PONG_DST 0x40101a94u
#define CYREG_DMAC_DESCR20_PONG_CTL 0x40101a98u
#define CYREG_DMAC_DESCR20_PONG_STATUS 0x40101a9cu
#define CYDEV_DMAC_DESCR21_BASE 0x40101aa0u
#define CYDEV_DMAC_DESCR21_SIZE 0x00000020u
#define CYREG_DMAC_DESCR21_PING_SRC 0x40101aa0u
#define CYREG_DMAC_DESCR21_PING_DST 0x40101aa4u
#define CYREG_DMAC_DESCR21_PING_CTL 0x40101aa8u
#define CYREG_DMAC_DESCR21_PING_STATUS 0x40101aacu
#define CYREG_DMAC_DESCR21_PONG_SRC 0x40101ab0u
#define CYREG_DMAC_DESCR21_PONG_DST 0x40101ab4u
#define CYREG_DMAC_DESCR21_PONG_CTL 0x40101ab8u
#define CYREG_DMAC_DESCR21_PONG_STATUS 0x40101abcu
#define CYDEV_DMAC_DESCR22_BASE 0x40101ac0u
#define CYDEV_DMAC_DESCR22_SIZE 0x00000020u
#define CYREG_DMAC_DESCR22_PING_SRC 0x40101ac0u
#define CYREG_DMAC_DESCR22_PING_DST 0x40101ac4u
#define CYREG_DMAC_DESCR22_PING_CTL 0x40101ac8u
#define CYREG_DMAC_DESCR22_PING_STATUS 0x40101accu
#define CYREG_DMAC_DESCR22_PONG_SRC 0x40101ad0u
#define CYREG_DMAC_DESCR22_PONG_DST 0x40101ad4u
#define CYREG_DMAC_DESCR22_PONG_CTL 0x40101ad8u
#define CYREG_DMAC_DESCR22_PONG_STATUS 0x40101adcu
#define CYDEV_DMAC_DESCR23_BASE 0x40101ae0u
#define CYDEV_DMAC_DESCR23_SIZE 0x00000020u
#define CYREG_DMAC_DESCR23_PING_SRC 0x40101ae0u
#define CYREG_DMAC_DESCR23_PING_DST 0x40101ae4u
#define CYREG_DMAC_DESCR23_PING_CTL 0x40101ae8u
#define CYREG_DMAC_DESCR23_PING_STATUS 0x40101aecu
#define CYREG_DMAC_DESCR23_PONG_SRC 0x40101af0u
#define CYREG_DMAC_DESCR23_PONG_DST 0x40101af4u
#define CYREG_DMAC_DESCR23_PONG_CTL 0x40101af8u
#define CYREG_DMAC_DESCR23_PONG_STATUS 0x40101afcu
#define CYDEV_DMAC_DESCR24_BASE 0x40101b00u
#define CYDEV_DMAC_DESCR24_SIZE 0x00000020u
#define CYREG_DMAC_DESCR24_PING_SRC 0x40101b00u
#define CYREG_DMAC_DESCR24_PING_DST 0x40101b04u
#define CYREG_DMAC_DESCR24_PING_CTL 0x40101b08u
#define CYREG_DMAC_DESCR24_PING_STATUS 0x40101b0cu
#define CYREG_DMAC_DESCR24_PONG_SRC 0x40101b10u
#define CYREG_DMAC_DESCR24_PONG_DST 0x40101b14u
#define CYREG_DMAC_DESCR24_PONG_CTL 0x40101b18u
#define CYREG_DMAC_DESCR24_PONG_STATUS 0x40101b1cu
#define CYDEV_DMAC_DESCR25_BASE 0x40101b20u
#define CYDEV_DMAC_DESCR25_SIZE 0x00000020u
#define CYREG_DMAC_DESCR25_PING_SRC 0x40101b20u
#define CYREG_DMAC_DESCR25_PING_DST 0x40101b24u
#define CYREG_DMAC_DESCR25_PING_CTL 0x40101b28u
#define CYREG_DMAC_DESCR25_PING_STATUS 0x40101b2cu
#define CYREG_DMAC_DESCR25_PONG_SRC 0x40101b30u
#define CYREG_DMAC_DESCR25_PONG_DST 0x40101b34u
#define CYREG_DMAC_DESCR25_PONG_CTL 0x40101b38u
#define CYREG_DMAC_DESCR25_PONG_STATUS 0x40101b3cu
#define CYDEV_DMAC_DESCR26_BASE 0x40101b40u
#define CYDEV_DMAC_DESCR26_SIZE 0x00000020u
#define CYREG_DMAC_DESCR26_PING_SRC 0x40101b40u
#define CYREG_DMAC_DESCR26_PING_DST 0x40101b44u
#define CYREG_DMAC_DESCR26_PING_CTL 0x40101b48u
#define CYREG_DMAC_DESCR26_PING_STATUS 0x40101b4cu
#define CYREG_DMAC_DESCR26_PONG_SRC 0x40101b50u
#define CYREG_DMAC_DESCR26_PONG_DST 0x40101b54u
#define CYREG_DMAC_DESCR26_PONG_CTL 0x40101b58u
#define CYREG_DMAC_DESCR26_PONG_STATUS 0x40101b5cu
#define CYDEV_DMAC_DESCR27_BASE 0x40101b60u
#define CYDEV_DMAC_DESCR27_SIZE 0x00000020u
#define CYREG_DMAC_DESCR27_PING_SRC 0x40101b60u
#define CYREG_DMAC_DESCR27_PING_DST 0x40101b64u
#define CYREG_DMAC_DESCR27_PING_CTL 0x40101b68u
#define CYREG_DMAC_DESCR27_PING_STATUS 0x40101b6cu
#define CYREG_DMAC_DESCR27_PONG_SRC 0x40101b70u
#define CYREG_DMAC_DESCR27_PONG_DST 0x40101b74u
#define CYREG_DMAC_DESCR27_PONG_CTL 0x40101b78u
#define CYREG_DMAC_DESCR27_PONG_STATUS 0x40101b7cu
#define CYDEV_DMAC_DESCR28_BASE 0x40101b80u
#define CYDEV_DMAC_DESCR28_SIZE 0x00000020u
#define CYREG_DMAC_DESCR28_PING_SRC 0x40101b80u
#define CYREG_DMAC_DESCR28_PING_DST 0x40101b84u
#define CYREG_DMAC_DESCR28_PING_CTL 0x40101b88u
#define CYREG_DMAC_DESCR28_PING_STATUS 0x40101b8cu
#define CYREG_DMAC_DESCR28_PONG_SRC 0x40101b90u
#define CYREG_DMAC_DESCR28_PONG_DST 0x40101b94u
#define CYREG_DMAC_DESCR28_PONG_CTL 0x40101b98u
#define CYREG_DMAC_DESCR28_PONG_STATUS 0x40101b9cu
#define CYDEV_DMAC_DESCR29_BASE 0x40101ba0u
#define CYDEV_DMAC_DESCR29_SIZE 0x00000020u
#define CYREG_DMAC_DESCR29_PING_SRC 0x40101ba0u
#define CYREG_DMAC_DESCR29_PING_DST 0x40101ba4u
#define CYREG_DMAC_DESCR29_PING_CTL 0x40101ba8u
#define CYREG_DMAC_DESCR29_PING_STATUS 0x40101bacu
#define CYREG_DMAC_DESCR29_PONG_SRC 0x40101bb0u
#define CYREG_DMAC_DESCR29_PONG_DST 0x40101bb4u
#define CYREG_DMAC_DESCR29_PONG_CTL 0x40101bb8u
#define CYREG_DMAC_DESCR29_PONG_STATUS 0x40101bbcu
#define CYDEV_DMAC_DESCR30_BASE 0x40101bc0u
#define CYDEV_DMAC_DESCR30_SIZE 0x00000020u
#define CYREG_DMAC_DESCR30_PING_SRC 0x40101bc0u
#define CYREG_DMAC_DESCR30_PING_DST 0x40101bc4u
#define CYREG_DMAC_DESCR30_PING_CTL 0x40101bc8u
#define CYREG_DMAC_DESCR30_PING_STATUS 0x40101bccu
#define CYREG_DMAC_DESCR30_PONG_SRC 0x40101bd0u
#define CYREG_DMAC_DESCR30_PONG_DST 0x40101bd4u
#define CYREG_DMAC_DESCR30_PONG_CTL 0x40101bd8u
#define CYREG_DMAC_DESCR30_PONG_STATUS 0x40101bdcu
#define CYDEV_DMAC_DESCR31_BASE 0x40101be0u
#define CYDEV_DMAC_DESCR31_SIZE 0x00000020u
#define CYREG_DMAC_DESCR31_PING_SRC 0x40101be0u
#define CYREG_DMAC_DESCR31_PING_DST 0x40101be4u
#define CYREG_DMAC_DESCR31_PING_CTL 0x40101be8u
#define CYREG_DMAC_DESCR31_PING_STATUS 0x40101becu
#define CYREG_DMAC_DESCR31_PONG_SRC 0x40101bf0u
#define CYREG_DMAC_DESCR31_PONG_DST 0x40101bf4u
#define CYREG_DMAC_DESCR31_PONG_CTL 0x40101bf8u
#define CYREG_DMAC_DESCR31_PONG_STATUS 0x40101bfcu
#define CYDEV_SPCIF_BASE 0x40110000u
#define CYDEV_SPCIF_SIZE 0x00010000u
#define CYREG_SPCIF_GEOMETRY 0x40110000u
#define CYFLD_SPCIF_FLASH__OFFSET 0x00000000u
#define CYFLD_SPCIF_FLASH__SIZE 0x00000010u
#define CYFLD_SPCIF_SFLASH__OFFSET 0x00000010u
#define CYFLD_SPCIF_SFLASH__SIZE 0x00000004u
#define CYFLD_SPCIF_NUM_FLASH__OFFSET 0x00000014u
#define CYFLD_SPCIF_NUM_FLASH__SIZE 0x00000002u
#define CYFLD_SPCIF_FLASH_ROW__OFFSET 0x00000016u
#define CYFLD_SPCIF_FLASH_ROW__SIZE 0x00000002u
#define CYFLD_SPCIF_NVL__OFFSET 0x00000018u
#define CYFLD_SPCIF_NVL__SIZE 0x00000007u
#define CYFLD_SPCIF_DE_CPD_LP__OFFSET 0x0000001fu
#define CYFLD_SPCIF_DE_CPD_LP__SIZE 0x00000001u
#define CYREG_SPCIF_NVL_WR_DATA 0x4011001cu
#define CYFLD_SPCIF_DATA__OFFSET 0x00000000u
#define CYFLD_SPCIF_DATA__SIZE 0x00000008u
#define CYREG_SPCIF_INTR 0x401107f0u
#define CYFLD_SPCIF_TIMER__OFFSET 0x00000000u
#define CYFLD_SPCIF_TIMER__SIZE 0x00000001u
#define CYREG_SPCIF_INTR_SET 0x401107f4u
#define CYREG_SPCIF_INTR_MASK 0x401107f8u
#define CYREG_SPCIF_INTR_MASKED 0x401107fcu
#define CYDEV_TCPWM_BASE 0x40200000u
#define CYDEV_TCPWM_SIZE 0x00010000u
#define CYREG_TCPWM_CTRL 0x40200000u
#define CYFLD_TCPWM_COUNTER_ENABLED__OFFSET 0x00000000u
#define CYFLD_TCPWM_COUNTER_ENABLED__SIZE 0x00000008u
#define CYREG_TCPWM_CMD 0x40200008u
#define CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET 0x00000000u
#define CYFLD_TCPWM_COUNTER_CAPTURE__SIZE 0x00000008u
#define CYFLD_TCPWM_COUNTER_RELOAD__OFFSET 0x00000008u
#define CYFLD_TCPWM_COUNTER_RELOAD__SIZE 0x00000008u
#define CYFLD_TCPWM_COUNTER_STOP__OFFSET 0x00000010u
#define CYFLD_TCPWM_COUNTER_STOP__SIZE 0x00000008u
#define CYFLD_TCPWM_COUNTER_START__OFFSET 0x00000018u
#define CYFLD_TCPWM_COUNTER_START__SIZE 0x00000008u
#define CYREG_TCPWM_INTR_CAUSE 0x4020000cu
#define CYFLD_TCPWM_COUNTER_INT__OFFSET 0x00000000u
#define CYFLD_TCPWM_COUNTER_INT__SIZE 0x00000008u
#define CYDEV_TCPWM_CNT0_BASE 0x40200100u
#define CYDEV_TCPWM_CNT0_SIZE 0x00000040u
#define CYREG_TCPWM_CNT0_CTRL 0x40200100u
#define CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE 0x00000001u
#define CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET 0x00000001u
#define CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE 0x00000001u
#define CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET 0x00000002u
#define CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE 0x00000001u
#define CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET 0x00000003u
#define CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE 0x00000001u
#define CYFLD_TCPWM_CNT_GENERIC__OFFSET 0x00000008u
#define CYFLD_TCPWM_CNT_GENERIC__SIZE 0x00000008u
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY1 0x00000000u
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY2 0x00000001u
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY4 0x00000002u
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY8 0x00000003u
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY16 0x00000004u
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY32 0x00000005u
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY64 0x00000006u
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY128 0x00000007u
#define CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET 0x00000010u
#define CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP 0x00000000u
#define CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN 0x00000001u
#define CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1 0x00000002u
#define CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2 0x00000003u
#define CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET 0x00000012u
#define CYFLD_TCPWM_CNT_ONE_SHOT__SIZE 0x00000001u
#define CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET 0x00000014u
#define CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1 0x00000000u
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2 0x00000001u
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4 0x00000002u
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT 0x00000001u
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT 0x00000002u
#define CYFLD_TCPWM_CNT_MODE__OFFSET 0x00000018u
#define CYFLD_TCPWM_CNT_MODE__SIZE 0x00000003u
#define CYVAL_TCPWM_CNT_MODE_TIMER 0x00000000u
#define CYVAL_TCPWM_CNT_MODE_CAPTURE 0x00000002u
#define CYVAL_TCPWM_CNT_MODE_QUAD 0x00000003u
#define CYVAL_TCPWM_CNT_MODE_PWM 0x00000004u
#define CYVAL_TCPWM_CNT_MODE_PWM_DT 0x00000005u
#define CYVAL_TCPWM_CNT_MODE_PWM_PR 0x00000006u
#define CYREG_TCPWM_CNT0_STATUS 0x40200104u
#define CYFLD_TCPWM_CNT_DOWN__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_DOWN__SIZE 0x00000001u
#define CYFLD_TCPWM_CNT_RUNNING__OFFSET 0x0000001fu
#define CYFLD_TCPWM_CNT_RUNNING__SIZE 0x00000001u
#define CYREG_TCPWM_CNT0_COUNTER 0x40200108u
#define CYFLD_TCPWM_CNT_COUNTER__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_COUNTER__SIZE 0x00000010u
#define CYREG_TCPWM_CNT0_CC 0x4020010cu
#define CYFLD_TCPWM_CNT_CC__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_CC__SIZE 0x00000010u
#define CYREG_TCPWM_CNT0_CC_BUFF 0x40200110u
#define CYREG_TCPWM_CNT0_PERIOD 0x40200114u
#define CYFLD_TCPWM_CNT_PERIOD__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_PERIOD__SIZE 0x00000010u
#define CYREG_TCPWM_CNT0_PERIOD_BUFF 0x40200118u
#define CYREG_TCPWM_CNT0_TR_CTRL0 0x40200120u
#define CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE 0x00000004u
#define CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET 0x00000004u
#define CYFLD_TCPWM_CNT_COUNT_SEL__SIZE 0x00000004u
#define CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET 0x00000008u
#define CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE 0x00000004u
#define CYFLD_TCPWM_CNT_STOP_SEL__OFFSET 0x0000000cu
#define CYFLD_TCPWM_CNT_STOP_SEL__SIZE 0x00000004u
#define CYFLD_TCPWM_CNT_START_SEL__OFFSET 0x00000010u
#define CYFLD_TCPWM_CNT_START_SEL__SIZE 0x00000004u
#define CYREG_TCPWM_CNT0_TR_CTRL1 0x40200124u
#define CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE 0x00000000u
#define CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE 0x00000001u
#define CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES 0x00000002u
#define CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET 0x00000003u
#define CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET 0x00000002u
#define CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE 0x00000000u
#define CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE 0x00000001u
#define CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES 0x00000002u
#define CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET 0x00000003u
#define CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET 0x00000004u
#define CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE 0x00000000u
#define CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE 0x00000001u
#define CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES 0x00000002u
#define CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET 0x00000003u
#define CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET 0x00000006u
#define CYFLD_TCPWM_CNT_STOP_EDGE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE 0x00000000u
#define CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE 0x00000001u
#define CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES 0x00000002u
#define CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET 0x00000003u
#define CYFLD_TCPWM_CNT_START_EDGE__OFFSET 0x00000008u
#define CYFLD_TCPWM_CNT_START_EDGE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE 0x00000000u
#define CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE 0x00000001u
#define CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES 0x00000002u
#define CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET 0x00000003u
#define CYREG_TCPWM_CNT0_TR_CTRL2 0x40200128u
#define CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET 0x00000000u
#define CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR 0x00000001u
#define CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT 0x00000002u
#define CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE 0x00000003u
#define CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET 0x00000002u
#define CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET 0x00000000u
#define CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR 0x00000001u
#define CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT 0x00000002u
#define CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE 0x00000003u
#define CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET 0x00000004u
#define CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE 0x00000002u
#define CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET 0x00000000u
#define CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR 0x00000001u
#define CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT 0x00000002u
#define CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE 0x00000003u
#define CYREG_TCPWM_CNT0_INTR 0x40200130u
#define CYFLD_TCPWM_CNT_TC__OFFSET 0x00000000u
#define CYFLD_TCPWM_CNT_TC__SIZE 0x00000001u
#define CYFLD_TCPWM_CNT_CC_MATCH__OFFSET 0x00000001u
#define CYFLD_TCPWM_CNT_CC_MATCH__SIZE 0x00000001u
#define CYREG_TCPWM_CNT0_INTR_SET 0x40200134u
#define CYREG_TCPWM_CNT0_INTR_MASK 0x40200138u
#define CYREG_TCPWM_CNT0_INTR_MASKED 0x4020013cu
#define CYDEV_TCPWM_CNT1_BASE 0x40200140u
#define CYDEV_TCPWM_CNT1_SIZE 0x00000040u
#define CYREG_TCPWM_CNT1_CTRL 0x40200140u
#define CYREG_TCPWM_CNT1_STATUS 0x40200144u
#define CYREG_TCPWM_CNT1_COUNTER 0x40200148u
#define CYREG_TCPWM_CNT1_CC 0x4020014cu
#define CYREG_TCPWM_CNT1_CC_BUFF 0x40200150u
#define CYREG_TCPWM_CNT1_PERIOD 0x40200154u
#define CYREG_TCPWM_CNT1_PERIOD_BUFF 0x40200158u
#define CYREG_TCPWM_CNT1_TR_CTRL0 0x40200160u
#define CYREG_TCPWM_CNT1_TR_CTRL1 0x40200164u
#define CYREG_TCPWM_CNT1_TR_CTRL2 0x40200168u
#define CYREG_TCPWM_CNT1_INTR 0x40200170u
#define CYREG_TCPWM_CNT1_INTR_SET 0x40200174u
#define CYREG_TCPWM_CNT1_INTR_MASK 0x40200178u
#define CYREG_TCPWM_CNT1_INTR_MASKED 0x4020017cu
#define CYDEV_TCPWM_CNT2_BASE 0x40200180u
#define CYDEV_TCPWM_CNT2_SIZE 0x00000040u
#define CYREG_TCPWM_CNT2_CTRL 0x40200180u
#define CYREG_TCPWM_CNT2_STATUS 0x40200184u
#define CYREG_TCPWM_CNT2_COUNTER 0x40200188u
#define CYREG_TCPWM_CNT2_CC 0x4020018cu
#define CYREG_TCPWM_CNT2_CC_BUFF 0x40200190u
#define CYREG_TCPWM_CNT2_PERIOD 0x40200194u
#define CYREG_TCPWM_CNT2_PERIOD_BUFF 0x40200198u
#define CYREG_TCPWM_CNT2_TR_CTRL0 0x402001a0u
#define CYREG_TCPWM_CNT2_TR_CTRL1 0x402001a4u
#define CYREG_TCPWM_CNT2_TR_CTRL2 0x402001a8u
#define CYREG_TCPWM_CNT2_INTR 0x402001b0u
#define CYREG_TCPWM_CNT2_INTR_SET 0x402001b4u
#define CYREG_TCPWM_CNT2_INTR_MASK 0x402001b8u
#define CYREG_TCPWM_CNT2_INTR_MASKED 0x402001bcu
#define CYDEV_TCPWM_CNT3_BASE 0x402001c0u
#define CYDEV_TCPWM_CNT3_SIZE 0x00000040u
#define CYREG_TCPWM_CNT3_CTRL 0x402001c0u
#define CYREG_TCPWM_CNT3_STATUS 0x402001c4u
#define CYREG_TCPWM_CNT3_COUNTER 0x402001c8u
#define CYREG_TCPWM_CNT3_CC 0x402001ccu
#define CYREG_TCPWM_CNT3_CC_BUFF 0x402001d0u
#define CYREG_TCPWM_CNT3_PERIOD 0x402001d4u
#define CYREG_TCPWM_CNT3_PERIOD_BUFF 0x402001d8u
#define CYREG_TCPWM_CNT3_TR_CTRL0 0x402001e0u
#define CYREG_TCPWM_CNT3_TR_CTRL1 0x402001e4u
#define CYREG_TCPWM_CNT3_TR_CTRL2 0x402001e8u
#define CYREG_TCPWM_CNT3_INTR 0x402001f0u
#define CYREG_TCPWM_CNT3_INTR_SET 0x402001f4u
#define CYREG_TCPWM_CNT3_INTR_MASK 0x402001f8u
#define CYREG_TCPWM_CNT3_INTR_MASKED 0x402001fcu
#define CYDEV_TCPWM_CNT4_BASE 0x40200200u
#define CYDEV_TCPWM_CNT4_SIZE 0x00000040u
#define CYREG_TCPWM_CNT4_CTRL 0x40200200u
#define CYREG_TCPWM_CNT4_STATUS 0x40200204u
#define CYREG_TCPWM_CNT4_COUNTER 0x40200208u
#define CYREG_TCPWM_CNT4_CC 0x4020020cu
#define CYREG_TCPWM_CNT4_CC_BUFF 0x40200210u
#define CYREG_TCPWM_CNT4_PERIOD 0x40200214u
#define CYREG_TCPWM_CNT4_PERIOD_BUFF 0x40200218u
#define CYREG_TCPWM_CNT4_TR_CTRL0 0x40200220u
#define CYREG_TCPWM_CNT4_TR_CTRL1 0x40200224u
#define CYREG_TCPWM_CNT4_TR_CTRL2 0x40200228u
#define CYREG_TCPWM_CNT4_INTR 0x40200230u
#define CYREG_TCPWM_CNT4_INTR_SET 0x40200234u
#define CYREG_TCPWM_CNT4_INTR_MASK 0x40200238u
#define CYREG_TCPWM_CNT4_INTR_MASKED 0x4020023cu
#define CYDEV_TCPWM_CNT5_BASE 0x40200240u
#define CYDEV_TCPWM_CNT5_SIZE 0x00000040u
#define CYREG_TCPWM_CNT5_CTRL 0x40200240u
#define CYREG_TCPWM_CNT5_STATUS 0x40200244u
#define CYREG_TCPWM_CNT5_COUNTER 0x40200248u
#define CYREG_TCPWM_CNT5_CC 0x4020024cu
#define CYREG_TCPWM_CNT5_CC_BUFF 0x40200250u
#define CYREG_TCPWM_CNT5_PERIOD 0x40200254u
#define CYREG_TCPWM_CNT5_PERIOD_BUFF 0x40200258u
#define CYREG_TCPWM_CNT5_TR_CTRL0 0x40200260u
#define CYREG_TCPWM_CNT5_TR_CTRL1 0x40200264u
#define CYREG_TCPWM_CNT5_TR_CTRL2 0x40200268u
#define CYREG_TCPWM_CNT5_INTR 0x40200270u
#define CYREG_TCPWM_CNT5_INTR_SET 0x40200274u
#define CYREG_TCPWM_CNT5_INTR_MASK 0x40200278u
#define CYREG_TCPWM_CNT5_INTR_MASKED 0x4020027cu
#define CYDEV_TCPWM_CNT6_BASE 0x40200280u
#define CYDEV_TCPWM_CNT6_SIZE 0x00000040u
#define CYREG_TCPWM_CNT6_CTRL 0x40200280u
#define CYREG_TCPWM_CNT6_STATUS 0x40200284u
#define CYREG_TCPWM_CNT6_COUNTER 0x40200288u
#define CYREG_TCPWM_CNT6_CC 0x4020028cu
#define CYREG_TCPWM_CNT6_CC_BUFF 0x40200290u
#define CYREG_TCPWM_CNT6_PERIOD 0x40200294u
#define CYREG_TCPWM_CNT6_PERIOD_BUFF 0x40200298u
#define CYREG_TCPWM_CNT6_TR_CTRL0 0x402002a0u
#define CYREG_TCPWM_CNT6_TR_CTRL1 0x402002a4u
#define CYREG_TCPWM_CNT6_TR_CTRL2 0x402002a8u
#define CYREG_TCPWM_CNT6_INTR 0x402002b0u
#define CYREG_TCPWM_CNT6_INTR_SET 0x402002b4u
#define CYREG_TCPWM_CNT6_INTR_MASK 0x402002b8u
#define CYREG_TCPWM_CNT6_INTR_MASKED 0x402002bcu
#define CYDEV_TCPWM_CNT7_BASE 0x402002c0u
#define CYDEV_TCPWM_CNT7_SIZE 0x00000040u
#define CYREG_TCPWM_CNT7_CTRL 0x402002c0u
#define CYREG_TCPWM_CNT7_STATUS 0x402002c4u
#define CYREG_TCPWM_CNT7_COUNTER 0x402002c8u
#define CYREG_TCPWM_CNT7_CC 0x402002ccu
#define CYREG_TCPWM_CNT7_CC_BUFF 0x402002d0u
#define CYREG_TCPWM_CNT7_PERIOD 0x402002d4u
#define CYREG_TCPWM_CNT7_PERIOD_BUFF 0x402002d8u
#define CYREG_TCPWM_CNT7_TR_CTRL0 0x402002e0u
#define CYREG_TCPWM_CNT7_TR_CTRL1 0x402002e4u
#define CYREG_TCPWM_CNT7_TR_CTRL2 0x402002e8u
#define CYREG_TCPWM_CNT7_INTR 0x402002f0u
#define CYREG_TCPWM_CNT7_INTR_SET 0x402002f4u
#define CYREG_TCPWM_CNT7_INTR_MASK 0x402002f8u
#define CYREG_TCPWM_CNT7_INTR_MASKED 0x402002fcu
#define CYDEV_WCO_BASE 0x40220000u
#define CYDEV_WCO_SIZE 0x00010000u
#define CYREG_WCO_CONFIG 0x40220000u
#define CYFLD_WCO_LPM_EN__OFFSET 0x00000000u
#define CYFLD_WCO_LPM_EN__SIZE 0x00000001u
#define CYFLD_WCO_LPM_AUTO__OFFSET 0x00000001u
#define CYFLD_WCO_LPM_AUTO__SIZE 0x00000001u
#define CYFLD_WCO_EXT_INPUT_EN__OFFSET 0x00000002u
#define CYFLD_WCO_EXT_INPUT_EN__SIZE 0x00000001u
#define CYFLD_WCO_ENBUS__OFFSET 0x00000010u
#define CYFLD_WCO_ENBUS__SIZE 0x00000008u
#define CYFLD_WCO_DPLL_ENABLE__OFFSET 0x0000001eu
#define CYFLD_WCO_DPLL_ENABLE__SIZE 0x00000001u
#define CYFLD_WCO_IP_ENABLE__OFFSET 0x0000001fu
#define CYFLD_WCO_IP_ENABLE__SIZE 0x00000001u
#define CYREG_WCO_STATUS 0x40220004u
#define CYFLD_WCO_OUT_BLNK_A__OFFSET 0x00000000u
#define CYFLD_WCO_OUT_BLNK_A__SIZE 0x00000001u
#define CYREG_WCO_DPLL 0x40220008u
#define CYFLD_WCO_DPLL_MULT__OFFSET 0x00000000u
#define CYFLD_WCO_DPLL_MULT__SIZE 0x0000000bu
#define CYFLD_WCO_DPLL_LF_IGAIN__OFFSET 0x00000010u
#define CYFLD_WCO_DPLL_LF_IGAIN__SIZE 0x00000003u
#define CYFLD_WCO_DPLL_LF_PGAIN__OFFSET 0x00000013u
#define CYFLD_WCO_DPLL_LF_PGAIN__SIZE 0x00000003u
#define CYFLD_WCO_DPLL_LF_LIMIT__OFFSET 0x00000016u
#define CYFLD_WCO_DPLL_LF_LIMIT__SIZE 0x00000008u
#define CYREG_WCO_TRIM 0x40220f00u
#define CYFLD_WCO_XGM__OFFSET 0x00000000u
#define CYFLD_WCO_XGM__SIZE 0x00000003u
#define CYFLD_WCO_LPM_GM__OFFSET 0x00000004u
#define CYFLD_WCO_LPM_GM__SIZE 0x00000002u
#define CYFLD_WCO_XGM_FOR_LPM_AUTO__OFFSET 0x00000008u
#define CYFLD_WCO_XGM_FOR_LPM_AUTO__SIZE 0x00000003u
#define CYFLD_WCO_LPM_GM_FOR_LPM_AUTO__OFFSET 0x0000000cu
#define CYFLD_WCO_LPM_GM_FOR_LPM_AUTO__SIZE 0x00000002u
#define CYDEV_SCB0_BASE 0x40240000u
#define CYDEV_SCB0_SIZE 0x00010000u
#define CYREG_SCB0_CTRL 0x40240000u
#define CYFLD_SCB_OVS__OFFSET 0x00000000u
#define CYFLD_SCB_OVS__SIZE 0x00000004u
#define CYFLD_SCB_EC_AM_MODE__OFFSET 0x00000008u
#define CYFLD_SCB_EC_AM_MODE__SIZE 0x00000001u
#define CYFLD_SCB_EC_OP_MODE__OFFSET 0x00000009u
#define CYFLD_SCB_EC_OP_MODE__SIZE 0x00000001u
#define CYFLD_SCB_EZ_MODE__OFFSET 0x0000000au
#define CYFLD_SCB_EZ_MODE__SIZE 0x00000001u
#define CYFLD_SCB_BYTE_MODE__OFFSET 0x0000000bu
#define CYFLD_SCB_BYTE_MODE__SIZE 0x00000001u
#define CYFLD_SCB_ADDR_ACCEPT__OFFSET 0x00000010u
#define CYFLD_SCB_ADDR_ACCEPT__SIZE 0x00000001u
#define CYFLD_SCB_BLOCK__OFFSET 0x00000011u
#define CYFLD_SCB_BLOCK__SIZE 0x00000001u
#define CYFLD_SCB_MODE__OFFSET 0x00000018u
#define CYFLD_SCB_MODE__SIZE 0x00000002u
#define CYVAL_SCB_MODE_I2C 0x00000000u
#define CYVAL_SCB_MODE_SPI 0x00000001u
#define CYVAL_SCB_MODE_UART 0x00000002u
#define CYFLD_SCB_ENABLED__OFFSET 0x0000001fu
#define CYFLD_SCB_ENABLED__SIZE 0x00000001u
#define CYREG_SCB0_STATUS 0x40240004u
#define CYFLD_SCB_EC_BUSY__OFFSET 0x00000000u
#define CYFLD_SCB_EC_BUSY__SIZE 0x00000001u
#define CYREG_SCB0_SPI_CTRL 0x40240020u
#define CYFLD_SCB_CONTINUOUS__OFFSET 0x00000000u
#define CYFLD_SCB_CONTINUOUS__SIZE 0x00000001u
#define CYFLD_SCB_SELECT_PRECEDE__OFFSET 0x00000001u
#define CYFLD_SCB_SELECT_PRECEDE__SIZE 0x00000001u
#define CYFLD_SCB_CPHA__OFFSET 0x00000002u
#define CYFLD_SCB_CPHA__SIZE 0x00000001u
#define CYFLD_SCB_CPOL__OFFSET 0x00000003u
#define CYFLD_SCB_CPOL__SIZE 0x00000001u
#define CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET 0x00000004u
#define CYFLD_SCB_LATE_MISO_SAMPLE__SIZE 0x00000001u
#define CYFLD_SCB_SCLK_CONTINUOUS__OFFSET 0x00000005u
#define CYFLD_SCB_SCLK_CONTINUOUS__SIZE 0x00000001u
#define CYFLD_SCB_SSEL_POLARITY0__OFFSET 0x00000008u
#define CYFLD_SCB_SSEL_POLARITY0__SIZE 0x00000001u
#define CYFLD_SCB_SSEL_POLARITY1__OFFSET 0x00000009u
#define CYFLD_SCB_SSEL_POLARITY1__SIZE 0x00000001u
#define CYFLD_SCB_SSEL_POLARITY2__OFFSET 0x0000000au
#define CYFLD_SCB_SSEL_POLARITY2__SIZE 0x00000001u
#define CYFLD_SCB_SSEL_POLARITY3__OFFSET 0x0000000bu
#define CYFLD_SCB_SSEL_POLARITY3__SIZE 0x00000001u
#define CYFLD_SCB_LOOPBACK__OFFSET 0x00000010u
#define CYFLD_SCB_LOOPBACK__SIZE 0x00000001u
#define CYFLD_SCB_SLAVE_SELECT__OFFSET 0x0000001au
#define CYFLD_SCB_SLAVE_SELECT__SIZE 0x00000002u
#define CYFLD_SCB_MASTER_MODE__OFFSET 0x0000001fu
#define CYFLD_SCB_MASTER_MODE__SIZE 0x00000001u
#define CYREG_SCB0_SPI_STATUS 0x40240024u
#define CYFLD_SCB_BUS_BUSY__OFFSET 0x00000000u
#define CYFLD_SCB_BUS_BUSY__SIZE 0x00000001u
#define CYFLD_SCB_SPI_EC_BUSY__OFFSET 0x00000001u
#define CYFLD_SCB_SPI_EC_BUSY__SIZE 0x00000001u
#define CYFLD_SCB_CURR_EZ_ADDR__OFFSET 0x00000008u
#define CYFLD_SCB_CURR_EZ_ADDR__SIZE 0x00000008u
#define CYFLD_SCB_BASE_EZ_ADDR__OFFSET 0x00000010u
#define CYFLD_SCB_BASE_EZ_ADDR__SIZE 0x00000008u
#define CYREG_SCB0_UART_CTRL 0x40240040u
#define CYREG_SCB0_UART_TX_CTRL 0x40240044u
#define CYFLD_SCB_STOP_BITS__OFFSET 0x00000000u
#define CYFLD_SCB_STOP_BITS__SIZE 0x00000003u
#define CYFLD_SCB_PARITY__OFFSET 0x00000004u
#define CYFLD_SCB_PARITY__SIZE 0x00000001u
#define CYFLD_SCB_PARITY_ENABLED__OFFSET 0x00000005u
#define CYFLD_SCB_PARITY_ENABLED__SIZE 0x00000001u
#define CYFLD_SCB_RETRY_ON_NACK__OFFSET 0x00000008u
#define CYFLD_SCB_RETRY_ON_NACK__SIZE 0x00000001u
#define CYREG_SCB0_UART_RX_CTRL 0x40240048u
#define CYFLD_SCB_POLARITY__OFFSET 0x00000006u
#define CYFLD_SCB_POLARITY__SIZE 0x00000001u
#define CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET 0x00000008u
#define CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE 0x00000001u
#define CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET 0x00000009u
#define CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE 0x00000001u
#define CYFLD_SCB_MP_MODE__OFFSET 0x0000000au
#define CYFLD_SCB_MP_MODE__SIZE 0x00000001u
#define CYFLD_SCB_LIN_MODE__OFFSET 0x0000000cu
#define CYFLD_SCB_LIN_MODE__SIZE 0x00000001u
#define CYFLD_SCB_SKIP_START__OFFSET 0x0000000du
#define CYFLD_SCB_SKIP_START__SIZE 0x00000001u
#define CYFLD_SCB_BREAK_WIDTH__OFFSET 0x00000010u
#define CYFLD_SCB_BREAK_WIDTH__SIZE 0x00000004u
#define CYREG_SCB0_UART_RX_STATUS 0x4024004cu
#define CYFLD_SCB_BR_COUNTER__OFFSET 0x00000000u
#define CYFLD_SCB_BR_COUNTER__SIZE 0x0000000cu
#define CYREG_SCB0_UART_FLOW_CTRL 0x40240050u
#define CYFLD_SCB_TRIGGER_LEVEL__OFFSET 0x00000000u
#define CYFLD_SCB_TRIGGER_LEVEL__SIZE 0x00000004u
#define CYFLD_SCB_RTS_POLARITY__OFFSET 0x00000010u
#define CYFLD_SCB_RTS_POLARITY__SIZE 0x00000001u
#define CYFLD_SCB_CTS_POLARITY__OFFSET 0x00000018u
#define CYFLD_SCB_CTS_POLARITY__SIZE 0x00000001u
#define CYFLD_SCB_CTS_ENABLED__OFFSET 0x00000019u
#define CYFLD_SCB_CTS_ENABLED__SIZE 0x00000001u
#define CYREG_SCB0_I2C_CTRL 0x40240060u
#define CYFLD_SCB_HIGH_PHASE_OVS__OFFSET 0x00000000u
#define CYFLD_SCB_HIGH_PHASE_OVS__SIZE 0x00000004u
#define CYFLD_SCB_LOW_PHASE_OVS__OFFSET 0x00000004u
#define CYFLD_SCB_LOW_PHASE_OVS__SIZE 0x00000004u
#define CYFLD_SCB_M_READY_DATA_ACK__OFFSET 0x00000008u
#define CYFLD_SCB_M_READY_DATA_ACK__SIZE 0x00000001u
#define CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET 0x00000009u
#define CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE 0x00000001u
#define CYFLD_SCB_S_GENERAL_IGNORE__OFFSET 0x0000000bu
#define CYFLD_SCB_S_GENERAL_IGNORE__SIZE 0x00000001u
#define CYFLD_SCB_S_READY_ADDR_ACK__OFFSET 0x0000000cu
#define CYFLD_SCB_S_READY_ADDR_ACK__SIZE 0x00000001u
#define CYFLD_SCB_S_READY_DATA_ACK__OFFSET 0x0000000du
#define CYFLD_SCB_S_READY_DATA_ACK__SIZE 0x00000001u
#define CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET 0x0000000eu
#define CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE 0x00000001u
#define CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET 0x0000000fu
#define CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE 0x00000001u
#define CYFLD_SCB_SLAVE_MODE__OFFSET 0x0000001eu
#define CYFLD_SCB_SLAVE_MODE__SIZE 0x00000001u
#define CYREG_SCB0_I2C_STATUS 0x40240064u
#define CYFLD_SCB_I2C_EC_BUSY__OFFSET 0x00000001u
#define CYFLD_SCB_I2C_EC_BUSY__SIZE 0x00000001u
#define CYFLD_SCB_S_READ__OFFSET 0x00000004u
#define CYFLD_SCB_S_READ__SIZE 0x00000001u
#define CYFLD_SCB_M_READ__OFFSET 0x00000005u
#define CYFLD_SCB_M_READ__SIZE 0x00000001u
#define CYREG_SCB0_I2C_M_CMD 0x40240068u
#define CYFLD_SCB_M_START__OFFSET 0x00000000u
#define CYFLD_SCB_M_START__SIZE 0x00000001u
#define CYFLD_SCB_M_START_ON_IDLE__OFFSET 0x00000001u
#define CYFLD_SCB_M_START_ON_IDLE__SIZE 0x00000001u
#define CYFLD_SCB_M_ACK__OFFSET 0x00000002u
#define CYFLD_SCB_M_ACK__SIZE 0x00000001u
#define CYFLD_SCB_M_NACK__OFFSET 0x00000003u
#define CYFLD_SCB_M_NACK__SIZE 0x00000001u
#define CYFLD_SCB_M_STOP__OFFSET 0x00000004u
#define CYFLD_SCB_M_STOP__SIZE 0x00000001u
#define CYREG_SCB0_I2C_S_CMD 0x4024006cu
#define CYFLD_SCB_S_ACK__OFFSET 0x00000000u
#define CYFLD_SCB_S_ACK__SIZE 0x00000001u
#define CYFLD_SCB_S_NACK__OFFSET 0x00000001u
#define CYFLD_SCB_S_NACK__SIZE 0x00000001u
#define CYREG_SCB0_I2C_CFG 0x40240070u
#define CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET 0x00000000u
#define CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE 0x00000002u
#define CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET 0x00000004u
#define CYFLD_SCB_SDA_IN_FILT_SEL__SIZE 0x00000001u
#define CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET 0x00000008u
#define CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE 0x00000002u
#define CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET 0x0000000cu
#define CYFLD_SCB_SCL_IN_FILT_SEL__SIZE 0x00000001u
#define CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET 0x00000010u
#define CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE 0x00000002u
#define CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET 0x00000012u
#define CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE 0x00000002u
#define CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET 0x00000014u
#define CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE 0x00000002u
#define CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET 0x0000001cu
#define CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE 0x00000002u
#define CYREG_SCB0_TX_CTRL 0x40240200u
#define CYFLD_SCB_DATA_WIDTH__OFFSET 0x00000000u
#define CYFLD_SCB_DATA_WIDTH__SIZE 0x00000004u
#define CYFLD_SCB_MSB_FIRST__OFFSET 0x00000008u
#define CYFLD_SCB_MSB_FIRST__SIZE 0x00000001u
#define CYREG_SCB0_TX_FIFO_CTRL 0x40240204u
#define CYFLD_SCB_CLEAR__OFFSET 0x00000010u
#define CYFLD_SCB_CLEAR__SIZE 0x00000001u
#define CYFLD_SCB_FREEZE__OFFSET 0x00000011u
#define CYFLD_SCB_FREEZE__SIZE 0x00000001u
#define CYREG_SCB0_TX_FIFO_STATUS 0x40240208u
#define CYFLD_SCB_USED__OFFSET 0x00000000u
#define CYFLD_SCB_USED__SIZE 0x00000005u
#define CYFLD_SCB_SR_VALID__OFFSET 0x0000000fu
#define CYFLD_SCB_SR_VALID__SIZE 0x00000001u
#define CYFLD_SCB_RD_PTR__OFFSET 0x00000010u
#define CYFLD_SCB_RD_PTR__SIZE 0x00000004u
#define CYFLD_SCB_WR_PTR__OFFSET 0x00000018u
#define CYFLD_SCB_WR_PTR__SIZE 0x00000004u
#define CYREG_SCB0_TX_FIFO_WR 0x40240240u
#define CYFLD_SCB_DATA__OFFSET 0x00000000u
#define CYFLD_SCB_DATA__SIZE 0x00000010u
#define CYREG_SCB0_RX_CTRL 0x40240300u
#define CYFLD_SCB_MEDIAN__OFFSET 0x00000009u
#define CYFLD_SCB_MEDIAN__SIZE 0x00000001u
#define CYREG_SCB0_RX_FIFO_CTRL 0x40240304u
#define CYREG_SCB0_RX_FIFO_STATUS 0x40240308u
#define CYREG_SCB0_RX_MATCH 0x40240310u
#define CYFLD_SCB_ADDR__OFFSET 0x00000000u
#define CYFLD_SCB_ADDR__SIZE 0x00000008u
#define CYFLD_SCB_MASK__OFFSET 0x00000010u
#define CYFLD_SCB_MASK__SIZE 0x00000008u
#define CYREG_SCB0_RX_FIFO_RD 0x40240340u
#define CYREG_SCB0_RX_FIFO_RD_SILENT 0x40240344u
#define CYREG_SCB0_EZ_DATA0 0x40240400u
#define CYFLD_SCB_EZ_DATA__OFFSET 0x00000000u
#define CYFLD_SCB_EZ_DATA__SIZE 0x00000008u
#define CYREG_SCB0_EZ_DATA1 0x40240404u
#define CYREG_SCB0_EZ_DATA2 0x40240408u
#define CYREG_SCB0_EZ_DATA3 0x4024040cu
#define CYREG_SCB0_EZ_DATA4 0x40240410u
#define CYREG_SCB0_EZ_DATA5 0x40240414u
#define CYREG_SCB0_EZ_DATA6 0x40240418u
#define CYREG_SCB0_EZ_DATA7 0x4024041cu
#define CYREG_SCB0_EZ_DATA8 0x40240420u
#define CYREG_SCB0_EZ_DATA9 0x40240424u
#define CYREG_SCB0_EZ_DATA10 0x40240428u
#define CYREG_SCB0_EZ_DATA11 0x4024042cu
#define CYREG_SCB0_EZ_DATA12 0x40240430u
#define CYREG_SCB0_EZ_DATA13 0x40240434u
#define CYREG_SCB0_EZ_DATA14 0x40240438u
#define CYREG_SCB0_EZ_DATA15 0x4024043cu
#define CYREG_SCB0_EZ_DATA16 0x40240440u
#define CYREG_SCB0_EZ_DATA17 0x40240444u
#define CYREG_SCB0_EZ_DATA18 0x40240448u
#define CYREG_SCB0_EZ_DATA19 0x4024044cu
#define CYREG_SCB0_EZ_DATA20 0x40240450u
#define CYREG_SCB0_EZ_DATA21 0x40240454u
#define CYREG_SCB0_EZ_DATA22 0x40240458u
#define CYREG_SCB0_EZ_DATA23 0x4024045cu
#define CYREG_SCB0_EZ_DATA24 0x40240460u
#define CYREG_SCB0_EZ_DATA25 0x40240464u
#define CYREG_SCB0_EZ_DATA26 0x40240468u
#define CYREG_SCB0_EZ_DATA27 0x4024046cu
#define CYREG_SCB0_EZ_DATA28 0x40240470u
#define CYREG_SCB0_EZ_DATA29 0x40240474u
#define CYREG_SCB0_EZ_DATA30 0x40240478u
#define CYREG_SCB0_EZ_DATA31 0x4024047cu
#define CYREG_SCB0_INTR_CAUSE 0x40240e00u
#define CYFLD_SCB_M__OFFSET 0x00000000u
#define CYFLD_SCB_M__SIZE 0x00000001u
#define CYFLD_SCB_S__OFFSET 0x00000001u
#define CYFLD_SCB_S__SIZE 0x00000001u
#define CYFLD_SCB_TX__OFFSET 0x00000002u
#define CYFLD_SCB_TX__SIZE 0x00000001u
#define CYFLD_SCB_RX__OFFSET 0x00000003u
#define CYFLD_SCB_RX__SIZE 0x00000001u
#define CYFLD_SCB_I2C_EC__OFFSET 0x00000004u
#define CYFLD_SCB_I2C_EC__SIZE 0x00000001u
#define CYFLD_SCB_SPI_EC__OFFSET 0x00000005u
#define CYFLD_SCB_SPI_EC__SIZE 0x00000001u
#define CYREG_SCB0_INTR_I2C_EC 0x40240e80u
#define CYFLD_SCB_WAKE_UP__OFFSET 0x00000000u
#define CYFLD_SCB_WAKE_UP__SIZE 0x00000001u
#define CYFLD_SCB_EZ_STOP__OFFSET 0x00000001u
#define CYFLD_SCB_EZ_STOP__SIZE 0x00000001u
#define CYFLD_SCB_EZ_WRITE_STOP__OFFSET 0x00000002u
#define CYFLD_SCB_EZ_WRITE_STOP__SIZE 0x00000001u
#define CYFLD_SCB_EZ_READ_STOP__OFFSET 0x00000003u
#define CYFLD_SCB_EZ_READ_STOP__SIZE 0x00000001u
#define CYREG_SCB0_INTR_I2C_EC_MASK 0x40240e88u
#define CYREG_SCB0_INTR_I2C_EC_MASKED 0x40240e8cu
#define CYREG_SCB0_INTR_SPI_EC 0x40240ec0u
#define CYREG_SCB0_INTR_SPI_EC_MASK 0x40240ec8u
#define CYREG_SCB0_INTR_SPI_EC_MASKED 0x40240eccu
#define CYREG_SCB0_INTR_M 0x40240f00u
#define CYFLD_SCB_I2C_ARB_LOST__OFFSET 0x00000000u
#define CYFLD_SCB_I2C_ARB_LOST__SIZE 0x00000001u
#define CYFLD_SCB_I2C_NACK__OFFSET 0x00000001u
#define CYFLD_SCB_I2C_NACK__SIZE 0x00000001u
#define CYFLD_SCB_I2C_ACK__OFFSET 0x00000002u
#define CYFLD_SCB_I2C_ACK__SIZE 0x00000001u
#define CYFLD_SCB_I2C_STOP__OFFSET 0x00000004u
#define CYFLD_SCB_I2C_STOP__SIZE 0x00000001u
#define CYFLD_SCB_I2C_BUS_ERROR__OFFSET 0x00000008u
#define CYFLD_SCB_I2C_BUS_ERROR__SIZE 0x00000001u
#define CYFLD_SCB_SPI_DONE__OFFSET 0x00000009u
#define CYFLD_SCB_SPI_DONE__SIZE 0x00000001u
#define CYREG_SCB0_INTR_M_SET 0x40240f04u
#define CYREG_SCB0_INTR_M_MASK 0x40240f08u
#define CYREG_SCB0_INTR_M_MASKED 0x40240f0cu
#define CYREG_SCB0_INTR_S 0x40240f40u
#define CYFLD_SCB_I2C_WRITE_STOP__OFFSET 0x00000003u
#define CYFLD_SCB_I2C_WRITE_STOP__SIZE 0x00000001u
#define CYFLD_SCB_I2C_START__OFFSET 0x00000005u
#define CYFLD_SCB_I2C_START__SIZE 0x00000001u
#define CYFLD_SCB_I2C_ADDR_MATCH__OFFSET 0x00000006u
#define CYFLD_SCB_I2C_ADDR_MATCH__SIZE 0x00000001u
#define CYFLD_SCB_I2C_GENERAL__OFFSET 0x00000007u
#define CYFLD_SCB_I2C_GENERAL__SIZE 0x00000001u
#define CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET 0x00000009u
#define CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE 0x00000001u
#define CYFLD_SCB_SPI_EZ_STOP__OFFSET 0x0000000au
#define CYFLD_SCB_SPI_EZ_STOP__SIZE 0x00000001u
#define CYFLD_SCB_SPI_BUS_ERROR__OFFSET 0x0000000bu
#define CYFLD_SCB_SPI_BUS_ERROR__SIZE 0x00000001u
#define CYREG_SCB0_INTR_S_SET 0x40240f44u
#define CYREG_SCB0_INTR_S_MASK 0x40240f48u
#define CYREG_SCB0_INTR_S_MASKED 0x40240f4cu
#define CYREG_SCB0_INTR_TX 0x40240f80u
#define CYFLD_SCB_TRIGGER__OFFSET 0x00000000u
#define CYFLD_SCB_TRIGGER__SIZE 0x00000001u
#define CYFLD_SCB_NOT_FULL__OFFSET 0x00000001u
#define CYFLD_SCB_NOT_FULL__SIZE 0x00000001u
#define CYFLD_SCB_EMPTY__OFFSET 0x00000004u
#define CYFLD_SCB_EMPTY__SIZE 0x00000001u
#define CYFLD_SCB_OVERFLOW__OFFSET 0x00000005u
#define CYFLD_SCB_OVERFLOW__SIZE 0x00000001u
#define CYFLD_SCB_UNDERFLOW__OFFSET 0x00000006u
#define CYFLD_SCB_UNDERFLOW__SIZE 0x00000001u
#define CYFLD_SCB_BLOCKED__OFFSET 0x00000007u
#define CYFLD_SCB_BLOCKED__SIZE 0x00000001u
#define CYFLD_SCB_UART_NACK__OFFSET 0x00000008u
#define CYFLD_SCB_UART_NACK__SIZE 0x00000001u
#define CYFLD_SCB_UART_DONE__OFFSET 0x00000009u
#define CYFLD_SCB_UART_DONE__SIZE 0x00000001u
#define CYFLD_SCB_UART_ARB_LOST__OFFSET 0x0000000au
#define CYFLD_SCB_UART_ARB_LOST__SIZE 0x00000001u
#define CYREG_SCB0_INTR_TX_SET 0x40240f84u
#define CYREG_SCB0_INTR_TX_MASK 0x40240f88u
#define CYREG_SCB0_INTR_TX_MASKED 0x40240f8cu
#define CYREG_SCB0_INTR_RX 0x40240fc0u
#define CYFLD_SCB_NOT_EMPTY__OFFSET 0x00000002u
#define CYFLD_SCB_NOT_EMPTY__SIZE 0x00000001u
#define CYFLD_SCB_FULL__OFFSET 0x00000003u
#define CYFLD_SCB_FULL__SIZE 0x00000001u
#define CYFLD_SCB_FRAME_ERROR__OFFSET 0x00000008u
#define CYFLD_SCB_FRAME_ERROR__SIZE 0x00000001u
#define CYFLD_SCB_PARITY_ERROR__OFFSET 0x00000009u
#define CYFLD_SCB_PARITY_ERROR__SIZE 0x00000001u
#define CYFLD_SCB_BAUD_DETECT__OFFSET 0x0000000au
#define CYFLD_SCB_BAUD_DETECT__SIZE 0x00000001u
#define CYFLD_SCB_BREAK_DETECT__OFFSET 0x0000000bu
#define CYFLD_SCB_BREAK_DETECT__SIZE 0x00000001u
#define CYREG_SCB0_INTR_RX_SET 0x40240fc4u
#define CYREG_SCB0_INTR_RX_MASK 0x40240fc8u
#define CYREG_SCB0_INTR_RX_MASKED 0x40240fccu
#define CYDEV_SCB1_BASE 0x40250000u
#define CYDEV_SCB1_SIZE 0x00010000u
#define CYREG_SCB1_CTRL 0x40250000u
#define CYREG_SCB1_STATUS 0x40250004u
#define CYREG_SCB1_SPI_CTRL 0x40250020u
#define CYREG_SCB1_SPI_STATUS 0x40250024u
#define CYREG_SCB1_UART_CTRL 0x40250040u
#define CYREG_SCB1_UART_TX_CTRL 0x40250044u
#define CYREG_SCB1_UART_RX_CTRL 0x40250048u
#define CYREG_SCB1_UART_RX_STATUS 0x4025004cu
#define CYREG_SCB1_UART_FLOW_CTRL 0x40250050u
#define CYREG_SCB1_I2C_CTRL 0x40250060u
#define CYREG_SCB1_I2C_STATUS 0x40250064u
#define CYREG_SCB1_I2C_M_CMD 0x40250068u
#define CYREG_SCB1_I2C_S_CMD 0x4025006cu
#define CYREG_SCB1_I2C_CFG 0x40250070u
#define CYREG_SCB1_TX_CTRL 0x40250200u
#define CYREG_SCB1_TX_FIFO_CTRL 0x40250204u
#define CYREG_SCB1_TX_FIFO_STATUS 0x40250208u
#define CYREG_SCB1_TX_FIFO_WR 0x40250240u
#define CYREG_SCB1_RX_CTRL 0x40250300u
#define CYREG_SCB1_RX_FIFO_CTRL 0x40250304u
#define CYREG_SCB1_RX_FIFO_STATUS 0x40250308u
#define CYREG_SCB1_RX_MATCH 0x40250310u
#define CYREG_SCB1_RX_FIFO_RD 0x40250340u
#define CYREG_SCB1_RX_FIFO_RD_SILENT 0x40250344u
#define CYREG_SCB1_EZ_DATA0 0x40250400u
#define CYREG_SCB1_EZ_DATA1 0x40250404u
#define CYREG_SCB1_EZ_DATA2 0x40250408u
#define CYREG_SCB1_EZ_DATA3 0x4025040cu
#define CYREG_SCB1_EZ_DATA4 0x40250410u
#define CYREG_SCB1_EZ_DATA5 0x40250414u
#define CYREG_SCB1_EZ_DATA6 0x40250418u
#define CYREG_SCB1_EZ_DATA7 0x4025041cu
#define CYREG_SCB1_EZ_DATA8 0x40250420u
#define CYREG_SCB1_EZ_DATA9 0x40250424u
#define CYREG_SCB1_EZ_DATA10 0x40250428u
#define CYREG_SCB1_EZ_DATA11 0x4025042cu
#define CYREG_SCB1_EZ_DATA12 0x40250430u
#define CYREG_SCB1_EZ_DATA13 0x40250434u
#define CYREG_SCB1_EZ_DATA14 0x40250438u
#define CYREG_SCB1_EZ_DATA15 0x4025043cu
#define CYREG_SCB1_EZ_DATA16 0x40250440u
#define CYREG_SCB1_EZ_DATA17 0x40250444u
#define CYREG_SCB1_EZ_DATA18 0x40250448u
#define CYREG_SCB1_EZ_DATA19 0x4025044cu
#define CYREG_SCB1_EZ_DATA20 0x40250450u
#define CYREG_SCB1_EZ_DATA21 0x40250454u
#define CYREG_SCB1_EZ_DATA22 0x40250458u
#define CYREG_SCB1_EZ_DATA23 0x4025045cu
#define CYREG_SCB1_EZ_DATA24 0x40250460u
#define CYREG_SCB1_EZ_DATA25 0x40250464u
#define CYREG_SCB1_EZ_DATA26 0x40250468u
#define CYREG_SCB1_EZ_DATA27 0x4025046cu
#define CYREG_SCB1_EZ_DATA28 0x40250470u
#define CYREG_SCB1_EZ_DATA29 0x40250474u
#define CYREG_SCB1_EZ_DATA30 0x40250478u
#define CYREG_SCB1_EZ_DATA31 0x4025047cu
#define CYREG_SCB1_INTR_CAUSE 0x40250e00u
#define CYREG_SCB1_INTR_I2C_EC 0x40250e80u
#define CYREG_SCB1_INTR_I2C_EC_MASK 0x40250e88u
#define CYREG_SCB1_INTR_I2C_EC_MASKED 0x40250e8cu
#define CYREG_SCB1_INTR_SPI_EC 0x40250ec0u
#define CYREG_SCB1_INTR_SPI_EC_MASK 0x40250ec8u
#define CYREG_SCB1_INTR_SPI_EC_MASKED 0x40250eccu
#define CYREG_SCB1_INTR_M 0x40250f00u
#define CYREG_SCB1_INTR_M_SET 0x40250f04u
#define CYREG_SCB1_INTR_M_MASK 0x40250f08u
#define CYREG_SCB1_INTR_M_MASKED 0x40250f0cu
#define CYREG_SCB1_INTR_S 0x40250f40u
#define CYREG_SCB1_INTR_S_SET 0x40250f44u
#define CYREG_SCB1_INTR_S_MASK 0x40250f48u
#define CYREG_SCB1_INTR_S_MASKED 0x40250f4cu
#define CYREG_SCB1_INTR_TX 0x40250f80u
#define CYREG_SCB1_INTR_TX_SET 0x40250f84u
#define CYREG_SCB1_INTR_TX_MASK 0x40250f88u
#define CYREG_SCB1_INTR_TX_MASKED 0x40250f8cu
#define CYREG_SCB1_INTR_RX 0x40250fc0u
#define CYREG_SCB1_INTR_RX_SET 0x40250fc4u
#define CYREG_SCB1_INTR_RX_MASK 0x40250fc8u
#define CYREG_SCB1_INTR_RX_MASKED 0x40250fccu
#define CYDEV_SCB2_BASE 0x40260000u
#define CYDEV_SCB2_SIZE 0x00010000u
#define CYREG_SCB2_CTRL 0x40260000u
#define CYREG_SCB2_STATUS 0x40260004u
#define CYREG_SCB2_SPI_CTRL 0x40260020u
#define CYREG_SCB2_SPI_STATUS 0x40260024u
#define CYREG_SCB2_UART_CTRL 0x40260040u
#define CYREG_SCB2_UART_TX_CTRL 0x40260044u
#define CYREG_SCB2_UART_RX_CTRL 0x40260048u
#define CYREG_SCB2_UART_RX_STATUS 0x4026004cu
#define CYREG_SCB2_UART_FLOW_CTRL 0x40260050u
#define CYREG_SCB2_I2C_CTRL 0x40260060u
#define CYREG_SCB2_I2C_STATUS 0x40260064u
#define CYREG_SCB2_I2C_M_CMD 0x40260068u
#define CYREG_SCB2_I2C_S_CMD 0x4026006cu
#define CYREG_SCB2_I2C_CFG 0x40260070u
#define CYREG_SCB2_TX_CTRL 0x40260200u
#define CYREG_SCB2_TX_FIFO_CTRL 0x40260204u
#define CYREG_SCB2_TX_FIFO_STATUS 0x40260208u
#define CYREG_SCB2_TX_FIFO_WR 0x40260240u
#define CYREG_SCB2_RX_CTRL 0x40260300u
#define CYREG_SCB2_RX_FIFO_CTRL 0x40260304u
#define CYREG_SCB2_RX_FIFO_STATUS 0x40260308u
#define CYREG_SCB2_RX_MATCH 0x40260310u
#define CYREG_SCB2_RX_FIFO_RD 0x40260340u
#define CYREG_SCB2_RX_FIFO_RD_SILENT 0x40260344u
#define CYREG_SCB2_EZ_DATA0 0x40260400u
#define CYREG_SCB2_EZ_DATA1 0x40260404u
#define CYREG_SCB2_EZ_DATA2 0x40260408u
#define CYREG_SCB2_EZ_DATA3 0x4026040cu
#define CYREG_SCB2_EZ_DATA4 0x40260410u
#define CYREG_SCB2_EZ_DATA5 0x40260414u
#define CYREG_SCB2_EZ_DATA6 0x40260418u
#define CYREG_SCB2_EZ_DATA7 0x4026041cu
#define CYREG_SCB2_EZ_DATA8 0x40260420u
#define CYREG_SCB2_EZ_DATA9 0x40260424u
#define CYREG_SCB2_EZ_DATA10 0x40260428u
#define CYREG_SCB2_EZ_DATA11 0x4026042cu
#define CYREG_SCB2_EZ_DATA12 0x40260430u
#define CYREG_SCB2_EZ_DATA13 0x40260434u
#define CYREG_SCB2_EZ_DATA14 0x40260438u
#define CYREG_SCB2_EZ_DATA15 0x4026043cu
#define CYREG_SCB2_EZ_DATA16 0x40260440u
#define CYREG_SCB2_EZ_DATA17 0x40260444u
#define CYREG_SCB2_EZ_DATA18 0x40260448u
#define CYREG_SCB2_EZ_DATA19 0x4026044cu
#define CYREG_SCB2_EZ_DATA20 0x40260450u
#define CYREG_SCB2_EZ_DATA21 0x40260454u
#define CYREG_SCB2_EZ_DATA22 0x40260458u
#define CYREG_SCB2_EZ_DATA23 0x4026045cu
#define CYREG_SCB2_EZ_DATA24 0x40260460u
#define CYREG_SCB2_EZ_DATA25 0x40260464u
#define CYREG_SCB2_EZ_DATA26 0x40260468u
#define CYREG_SCB2_EZ_DATA27 0x4026046cu
#define CYREG_SCB2_EZ_DATA28 0x40260470u
#define CYREG_SCB2_EZ_DATA29 0x40260474u
#define CYREG_SCB2_EZ_DATA30 0x40260478u
#define CYREG_SCB2_EZ_DATA31 0x4026047cu
#define CYREG_SCB2_INTR_CAUSE 0x40260e00u
#define CYREG_SCB2_INTR_I2C_EC 0x40260e80u
#define CYREG_SCB2_INTR_I2C_EC_MASK 0x40260e88u
#define CYREG_SCB2_INTR_I2C_EC_MASKED 0x40260e8cu
#define CYREG_SCB2_INTR_SPI_EC 0x40260ec0u
#define CYREG_SCB2_INTR_SPI_EC_MASK 0x40260ec8u
#define CYREG_SCB2_INTR_SPI_EC_MASKED 0x40260eccu
#define CYREG_SCB2_INTR_M 0x40260f00u
#define CYREG_SCB2_INTR_M_SET 0x40260f04u
#define CYREG_SCB2_INTR_M_MASK 0x40260f08u
#define CYREG_SCB2_INTR_M_MASKED 0x40260f0cu
#define CYREG_SCB2_INTR_S 0x40260f40u
#define CYREG_SCB2_INTR_S_SET 0x40260f44u
#define CYREG_SCB2_INTR_S_MASK 0x40260f48u
#define CYREG_SCB2_INTR_S_MASKED 0x40260f4cu
#define CYREG_SCB2_INTR_TX 0x40260f80u
#define CYREG_SCB2_INTR_TX_SET 0x40260f84u
#define CYREG_SCB2_INTR_TX_MASK 0x40260f88u
#define CYREG_SCB2_INTR_TX_MASKED 0x40260f8cu
#define CYREG_SCB2_INTR_RX 0x40260fc0u
#define CYREG_SCB2_INTR_RX_SET 0x40260fc4u
#define CYREG_SCB2_INTR_RX_MASK 0x40260fc8u
#define CYREG_SCB2_INTR_RX_MASKED 0x40260fccu
#define CYDEV_SCB3_BASE 0x40270000u
#define CYDEV_SCB3_SIZE 0x00010000u
#define CYREG_SCB3_CTRL 0x40270000u
#define CYREG_SCB3_STATUS 0x40270004u
#define CYREG_SCB3_SPI_CTRL 0x40270020u
#define CYREG_SCB3_SPI_STATUS 0x40270024u
#define CYREG_SCB3_UART_CTRL 0x40270040u
#define CYREG_SCB3_UART_TX_CTRL 0x40270044u
#define CYREG_SCB3_UART_RX_CTRL 0x40270048u
#define CYREG_SCB3_UART_RX_STATUS 0x4027004cu
#define CYREG_SCB3_UART_FLOW_CTRL 0x40270050u
#define CYREG_SCB3_I2C_CTRL 0x40270060u
#define CYREG_SCB3_I2C_STATUS 0x40270064u
#define CYREG_SCB3_I2C_M_CMD 0x40270068u
#define CYREG_SCB3_I2C_S_CMD 0x4027006cu
#define CYREG_SCB3_I2C_CFG 0x40270070u
#define CYREG_SCB3_TX_CTRL 0x40270200u
#define CYREG_SCB3_TX_FIFO_CTRL 0x40270204u
#define CYREG_SCB3_TX_FIFO_STATUS 0x40270208u
#define CYREG_SCB3_TX_FIFO_WR 0x40270240u
#define CYREG_SCB3_RX_CTRL 0x40270300u
#define CYREG_SCB3_RX_FIFO_CTRL 0x40270304u
#define CYREG_SCB3_RX_FIFO_STATUS 0x40270308u
#define CYREG_SCB3_RX_MATCH 0x40270310u
#define CYREG_SCB3_RX_FIFO_RD 0x40270340u
#define CYREG_SCB3_RX_FIFO_RD_SILENT 0x40270344u
#define CYREG_SCB3_EZ_DATA0 0x40270400u
#define CYREG_SCB3_EZ_DATA1 0x40270404u
#define CYREG_SCB3_EZ_DATA2 0x40270408u
#define CYREG_SCB3_EZ_DATA3 0x4027040cu
#define CYREG_SCB3_EZ_DATA4 0x40270410u
#define CYREG_SCB3_EZ_DATA5 0x40270414u
#define CYREG_SCB3_EZ_DATA6 0x40270418u
#define CYREG_SCB3_EZ_DATA7 0x4027041cu
#define CYREG_SCB3_EZ_DATA8 0x40270420u
#define CYREG_SCB3_EZ_DATA9 0x40270424u
#define CYREG_SCB3_EZ_DATA10 0x40270428u
#define CYREG_SCB3_EZ_DATA11 0x4027042cu
#define CYREG_SCB3_EZ_DATA12 0x40270430u
#define CYREG_SCB3_EZ_DATA13 0x40270434u
#define CYREG_SCB3_EZ_DATA14 0x40270438u
#define CYREG_SCB3_EZ_DATA15 0x4027043cu
#define CYREG_SCB3_EZ_DATA16 0x40270440u
#define CYREG_SCB3_EZ_DATA17 0x40270444u
#define CYREG_SCB3_EZ_DATA18 0x40270448u
#define CYREG_SCB3_EZ_DATA19 0x4027044cu
#define CYREG_SCB3_EZ_DATA20 0x40270450u
#define CYREG_SCB3_EZ_DATA21 0x40270454u
#define CYREG_SCB3_EZ_DATA22 0x40270458u
#define CYREG_SCB3_EZ_DATA23 0x4027045cu
#define CYREG_SCB3_EZ_DATA24 0x40270460u
#define CYREG_SCB3_EZ_DATA25 0x40270464u
#define CYREG_SCB3_EZ_DATA26 0x40270468u
#define CYREG_SCB3_EZ_DATA27 0x4027046cu
#define CYREG_SCB3_EZ_DATA28 0x40270470u
#define CYREG_SCB3_EZ_DATA29 0x40270474u
#define CYREG_SCB3_EZ_DATA30 0x40270478u
#define CYREG_SCB3_EZ_DATA31 0x4027047cu
#define CYREG_SCB3_INTR_CAUSE 0x40270e00u
#define CYREG_SCB3_INTR_I2C_EC 0x40270e80u
#define CYREG_SCB3_INTR_I2C_EC_MASK 0x40270e88u
#define CYREG_SCB3_INTR_I2C_EC_MASKED 0x40270e8cu
#define CYREG_SCB3_INTR_SPI_EC 0x40270ec0u
#define CYREG_SCB3_INTR_SPI_EC_MASK 0x40270ec8u
#define CYREG_SCB3_INTR_SPI_EC_MASKED 0x40270eccu
#define CYREG_SCB3_INTR_M 0x40270f00u
#define CYREG_SCB3_INTR_M_SET 0x40270f04u
#define CYREG_SCB3_INTR_M_MASK 0x40270f08u
#define CYREG_SCB3_INTR_M_MASKED 0x40270f0cu
#define CYREG_SCB3_INTR_S 0x40270f40u
#define CYREG_SCB3_INTR_S_SET 0x40270f44u
#define CYREG_SCB3_INTR_S_MASK 0x40270f48u
#define CYREG_SCB3_INTR_S_MASKED 0x40270f4cu
#define CYREG_SCB3_INTR_TX 0x40270f80u
#define CYREG_SCB3_INTR_TX_SET 0x40270f84u
#define CYREG_SCB3_INTR_TX_MASK 0x40270f88u
#define CYREG_SCB3_INTR_TX_MASKED 0x40270f8cu
#define CYREG_SCB3_INTR_RX 0x40270fc0u
#define CYREG_SCB3_INTR_RX_SET 0x40270fc4u
#define CYREG_SCB3_INTR_RX_MASK 0x40270fc8u
#define CYREG_SCB3_INTR_RX_MASKED 0x40270fccu
#define CYDEV_CSD0_BASE 0x40280000u
#define CYDEV_CSD0_SIZE 0x00010000u
#define CYREG_CSD0_ID 0x40280000u
#define CYFLD_CSD_ID__OFFSET 0x00000000u
#define CYFLD_CSD_ID__SIZE 0x00000010u
#define CYFLD_CSD_REVISION__OFFSET 0x00000010u
#define CYFLD_CSD_REVISION__SIZE 0x00000010u
#define CYREG_CSD0_CONFIG 0x40280004u
#define CYFLD_CSD_DSI_SAMPLE_EN__OFFSET 0x00000000u
#define CYFLD_CSD_DSI_SAMPLE_EN__SIZE 0x00000001u
#define CYFLD_CSD_SAMPLE_SYNC__OFFSET 0x00000001u
#define CYFLD_CSD_SAMPLE_SYNC__SIZE 0x00000001u
#define CYFLD_CSD_BYPASS_SEL__OFFSET 0x00000002u
#define CYFLD_CSD_BYPASS_SEL__SIZE 0x00000001u
#define CYVAL_CSD_BYPASS_SEL_PRS_OR_DIV2 0x00000000u
#define CYVAL_CSD_BYPASS_SEL_DIRECT_CLOCK 0x00000001u
#define CYFLD_CSD_FILTER_ENABLE__OFFSET 0x00000003u
#define CYFLD_CSD_FILTER_ENABLE__SIZE 0x00000001u
#define CYVAL_CSD_FILTER_ENABLE_FILTER_OFF 0x00000000u
#define CYVAL_CSD_FILTER_ENABLE_FILTER_ON 0x00000001u
#define CYFLD_CSD_DUAL_CAP_EN__OFFSET 0x00000004u
#define CYFLD_CSD_DUAL_CAP_EN__SIZE 0x00000001u
#define CYVAL_CSD_DUAL_CAP_EN_DISABLE 0x00000000u
#define CYVAL_CSD_DUAL_CAP_EN_ENABLE 0x00000001u
#define CYFLD_CSD_PRS_CLEAR__OFFSET 0x00000005u
#define CYFLD_CSD_PRS_CLEAR__SIZE 0x00000001u
#define CYFLD_CSD_PRS_SELECT__OFFSET 0x00000006u
#define CYFLD_CSD_PRS_SELECT__SIZE 0x00000001u
#define CYVAL_CSD_PRS_SELECT_DIV2 0x00000000u
#define CYVAL_CSD_PRS_SELECT_PRS 0x00000001u
#define CYFLD_CSD_PRS_12_8__OFFSET 0x00000007u
#define CYFLD_CSD_PRS_12_8__SIZE 0x00000001u
#define CYVAL_CSD_PRS_12_8_8B 0x00000000u
#define CYVAL_CSD_PRS_12_8_12B 0x00000001u
#define CYFLD_CSD_DSI_SENSE_EN__OFFSET 0x00000008u
#define CYFLD_CSD_DSI_SENSE_EN__SIZE 0x00000001u
#define CYFLD_CSD_SHIELD_DELAY__OFFSET 0x00000009u
#define CYFLD_CSD_SHIELD_DELAY__SIZE 0x00000002u
#define CYVAL_CSD_SHIELD_DELAY_OFF 0x00000000u
#define CYVAL_CSD_SHIELD_DELAY_50NS 0x00000002u
#define CYVAL_CSD_SHIELD_DELAY_10NS 0x00000003u
#define CYFLD_CSD_SENSE_COMP_BW__OFFSET 0x0000000bu
#define CYFLD_CSD_SENSE_COMP_BW__SIZE 0x00000001u
#define CYVAL_CSD_SENSE_COMP_BW_LOW 0x00000000u
#define CYVAL_CSD_SENSE_COMP_BW_HIGH 0x00000001u
#define CYFLD_CSD_SENSE_EN__OFFSET 0x0000000cu
#define CYFLD_CSD_SENSE_EN__SIZE 0x00000001u
#define CYFLD_CSD_REFBUF_EN__OFFSET 0x0000000du
#define CYFLD_CSD_REFBUF_EN__SIZE 0x00000001u
#define CYFLD_CSD_COMP_MODE__OFFSET 0x0000000eu
#define CYFLD_CSD_COMP_MODE__SIZE 0x00000001u
#define CYVAL_CSD_COMP_MODE_CHARGE_BUF 0x00000000u
#define CYVAL_CSD_COMP_MODE_CHARGE_IO 0x00000001u
#define CYFLD_CSD_COMP_PIN__OFFSET 0x0000000fu
#define CYFLD_CSD_COMP_PIN__SIZE 0x00000001u
#define CYVAL_CSD_COMP_PIN_CHANNEL1 0x00000000u
#define CYVAL_CSD_COMP_PIN_CHANNEL2 0x00000001u
#define CYFLD_CSD_POLARITY__OFFSET 0x00000010u
#define CYFLD_CSD_POLARITY__SIZE 0x00000001u
#define CYVAL_CSD_POLARITY_VSSIO 0x00000000u
#define CYVAL_CSD_POLARITY_VDDIO 0x00000001u
#define CYFLD_CSD_POLARITY2__OFFSET 0x00000011u
#define CYFLD_CSD_POLARITY2__SIZE 0x00000001u
#define CYVAL_CSD_POLARITY2_VSSIO 0x00000000u
#define CYVAL_CSD_POLARITY2_VDDIO 0x00000001u
#define CYFLD_CSD_MUTUAL_CAP__OFFSET 0x00000012u
#define CYFLD_CSD_MUTUAL_CAP__SIZE 0x00000001u
#define CYVAL_CSD_MUTUAL_CAP_SELFCAP 0x00000000u
#define CYVAL_CSD_MUTUAL_CAP_MUTUALCAP 0x00000001u
#define CYFLD_CSD_SENSE_COMP_EN__OFFSET 0x00000013u
#define CYFLD_CSD_SENSE_COMP_EN__SIZE 0x00000001u
#define CYFLD_CSD_REBUF_OUTSEL__OFFSET 0x00000015u
#define CYFLD_CSD_REBUF_OUTSEL__SIZE 0x00000001u
#define CYVAL_CSD_REBUF_OUTSEL_AMUXA 0x00000000u
#define CYVAL_CSD_REBUF_OUTSEL_AMUXB 0x00000001u
#define CYFLD_CSD_SENSE_INSEL__OFFSET 0x00000016u
#define CYFLD_CSD_SENSE_INSEL__SIZE 0x00000001u
#define CYVAL_CSD_SENSE_INSEL_SENSE_CHANNEL1 0x00000000u
#define CYVAL_CSD_SENSE_INSEL_SENSE_AMUXA 0x00000001u
#define CYFLD_CSD_REFBUF_DRV__OFFSET 0x00000017u
#define CYFLD_CSD_REFBUF_DRV__SIZE 0x00000002u
#define CYVAL_CSD_REFBUF_DRV_OFF 0x00000000u
#define CYVAL_CSD_REFBUF_DRV_DRV_1 0x00000001u
#define CYVAL_CSD_REFBUF_DRV_DRV_2 0x00000002u
#define CYVAL_CSD_REFBUF_DRV_DRV_3 0x00000003u
#define CYFLD_CSD_DDFTSEL__OFFSET 0x0000001au
#define CYFLD_CSD_DDFTSEL__SIZE 0x00000003u
#define CYVAL_CSD_DDFTSEL_NORMAL 0x00000000u
#define CYVAL_CSD_DDFTSEL_CSD_SENSE 0x00000001u
#define CYVAL_CSD_DDFTSEL_CSD_SHIELD 0x00000002u
#define CYVAL_CSD_DDFTSEL_CLK_SAMPLE 0x00000003u
#define CYVAL_CSD_DDFTSEL_COMP_OUT 0x00000004u
#define CYFLD_CSD_ADFTEN__OFFSET 0x0000001du
#define CYFLD_CSD_ADFTEN__SIZE 0x00000001u
#define CYFLD_CSD_DDFTCOMP__OFFSET 0x0000001eu
#define CYFLD_CSD_DDFTCOMP__SIZE 0x00000001u
#define CYVAL_CSD_DDFTCOMP_REFBUFCOMP 0x00000000u
#define CYVAL_CSD_DDFTCOMP_SENSECOMP 0x00000001u
#define CYFLD_CSD_ENABLE__OFFSET 0x0000001fu
#define CYFLD_CSD_ENABLE__SIZE 0x00000001u
#define CYREG_CSD0_IDAC 0x40280008u
#define CYFLD_CSD_IDAC1__OFFSET 0x00000000u
#define CYFLD_CSD_IDAC1__SIZE 0x00000008u
#define CYFLD_CSD_IDAC1_MODE__OFFSET 0x00000008u
#define CYFLD_CSD_IDAC1_MODE__SIZE 0x00000002u
#define CYVAL_CSD_IDAC1_MODE_OFF 0x00000000u
#define CYVAL_CSD_IDAC1_MODE_FIXED 0x00000001u
#define CYVAL_CSD_IDAC1_MODE_VARIABLE 0x00000002u
#define CYVAL_CSD_IDAC1_MODE_DSI 0x00000003u
#define CYFLD_CSD_IDAC1_RANGE__OFFSET 0x0000000au
#define CYFLD_CSD_IDAC1_RANGE__SIZE 0x00000001u
#define CYVAL_CSD_IDAC1_RANGE_4X 0x00000000u
#define CYVAL_CSD_IDAC1_RANGE_8X 0x00000001u
#define CYFLD_CSD_POLARITY1_MIR__OFFSET 0x0000000cu
#define CYFLD_CSD_POLARITY1_MIR__SIZE 0x00000001u
#define CYFLD_CSD_IDAC2__OFFSET 0x00000010u
#define CYFLD_CSD_IDAC2__SIZE 0x00000007u
#define CYFLD_CSD_IDAC2_MODE__OFFSET 0x00000018u
#define CYFLD_CSD_IDAC2_MODE__SIZE 0x00000002u
#define CYVAL_CSD_IDAC2_MODE_OFF 0x00000000u
#define CYVAL_CSD_IDAC2_MODE_FIXED 0x00000001u
#define CYVAL_CSD_IDAC2_MODE_VARIABLE 0x00000002u
#define CYVAL_CSD_IDAC2_MODE_DSI 0x00000003u
#define CYFLD_CSD_IDAC2_RANGE__OFFSET 0x0000001au
#define CYFLD_CSD_IDAC2_RANGE__SIZE 0x00000001u
#define CYVAL_CSD_IDAC2_RANGE_4X 0x00000000u
#define CYVAL_CSD_IDAC2_RANGE_8X 0x00000001u
#define CYFLD_CSD_POLARITY2_MIR__OFFSET 0x0000001cu
#define CYFLD_CSD_POLARITY2_MIR__SIZE 0x00000001u
#define CYFLD_CSD_FEEDBACK_MODE__OFFSET 0x0000001eu
#define CYFLD_CSD_FEEDBACK_MODE__SIZE 0x00000001u
#define CYVAL_CSD_FEEDBACK_MODE_FLOP 0x00000000u
#define CYVAL_CSD_FEEDBACK_MODE_COMP 0x00000001u
#define CYREG_CSD0_COUNTER 0x4028000cu
#define CYFLD_CSD_COUNTER__OFFSET 0x00000000u
#define CYFLD_CSD_COUNTER__SIZE 0x00000010u
#define CYFLD_CSD_PERIOD__OFFSET 0x00000010u
#define CYFLD_CSD_PERIOD__SIZE 0x00000010u
#define CYREG_CSD0_STATUS 0x40280010u
#define CYFLD_CSD_CSD_CHARGE__OFFSET 0x00000000u
#define CYFLD_CSD_CSD_CHARGE__SIZE 0x00000001u
#define CYFLD_CSD_CSD_SENSE__OFFSET 0x00000001u
#define CYFLD_CSD_CSD_SENSE__SIZE 0x00000001u
#define CYFLD_CSD_COMP_OUT__OFFSET 0x00000002u
#define CYFLD_CSD_COMP_OUT__SIZE 0x00000001u
#define CYVAL_CSD_COMP_OUT_C_LT_VREF 0x00000000u
#define CYVAL_CSD_COMP_OUT_C_GT_VREF 0x00000001u
#define CYFLD_CSD_SAMPLE__OFFSET 0x00000003u
#define CYFLD_CSD_SAMPLE__SIZE 0x00000001u
#define CYREG_CSD0_INTR 0x40280014u
#define CYFLD_CSD_CSD__OFFSET 0x00000000u
#define CYFLD_CSD_CSD__SIZE 0x00000001u
#define CYREG_CSD0_INTR_SET 0x40280018u
#define CYREG_CSD0_PWM 0x4028001cu
#define CYFLD_CSD_PWM_COUNT__OFFSET 0x00000000u
#define CYFLD_CSD_PWM_COUNT__SIZE 0x00000004u
#define CYFLD_CSD_PWM_SEL__OFFSET 0x00000004u
#define CYFLD_CSD_PWM_SEL__SIZE 0x00000002u
#define CYVAL_CSD_PWM_SEL_OFF 0x00000000u
#define CYVAL_CSD_PWM_SEL_FIXED_HIGH 0x00000002u
#define CYVAL_CSD_PWM_SEL_FIXED_LOW 0x00000003u
#define CYREG_CSD0_TRIM1 0x4028ff00u
#define CYFLD_CSD_IDAC1_SRC_TRIM__OFFSET 0x00000000u
#define CYFLD_CSD_IDAC1_SRC_TRIM__SIZE 0x00000004u
#define CYFLD_CSD_IDAC2_SRC_TRIM__OFFSET 0x00000004u
#define CYFLD_CSD_IDAC2_SRC_TRIM__SIZE 0x00000004u
#define CYREG_CSD0_TRIM2 0x4028ff04u
#define CYFLD_CSD_IDAC1_SNK_TRIM__OFFSET 0x00000000u
#define CYFLD_CSD_IDAC1_SNK_TRIM__SIZE 0x00000004u
#define CYFLD_CSD_IDAC2_SNK_TRIM__OFFSET 0x00000004u
#define CYFLD_CSD_IDAC2_SNK_TRIM__SIZE 0x00000004u
#define CYDEV_CSD1_BASE 0x40290000u
#define CYDEV_CSD1_SIZE 0x00010000u
#define CYREG_CSD1_ID 0x40290000u
#define CYREG_CSD1_CONFIG 0x40290004u
#define CYREG_CSD1_IDAC 0x40290008u
#define CYREG_CSD1_COUNTER 0x4029000cu
#define CYREG_CSD1_STATUS 0x40290010u
#define CYREG_CSD1_INTR 0x40290014u
#define CYREG_CSD1_INTR_SET 0x40290018u
#define CYREG_CSD1_PWM 0x4029001cu
#define CYREG_CSD1_TRIM1 0x4029ff00u
#define CYREG_CSD1_TRIM2 0x4029ff04u
#define CYDEV_LCD_BASE 0x402a0000u
#define CYDEV_LCD_SIZE 0x00010000u
#define CYREG_LCD_ID 0x402a0000u
#define CYFLD_LCD_ID__OFFSET 0x00000000u
#define CYFLD_LCD_ID__SIZE 0x00000010u
#define CYFLD_LCD_REVISION__OFFSET 0x00000010u
#define CYFLD_LCD_REVISION__SIZE 0x00000010u
#define CYREG_LCD_DIVIDER 0x402a0004u
#define CYFLD_LCD_SUBFR_DIV__OFFSET 0x00000000u
#define CYFLD_LCD_SUBFR_DIV__SIZE 0x00000010u
#define CYFLD_LCD_DEAD_DIV__OFFSET 0x00000010u
#define CYFLD_LCD_DEAD_DIV__SIZE 0x00000010u
#define CYREG_LCD_CONTROL 0x402a0008u
#define CYFLD_LCD_LS_EN__OFFSET 0x00000000u
#define CYFLD_LCD_LS_EN__SIZE 0x00000001u
#define CYFLD_LCD_HS_EN__OFFSET 0x00000001u
#define CYFLD_LCD_HS_EN__SIZE 0x00000001u
#define CYFLD_LCD_LCD_MODE__OFFSET 0x00000002u
#define CYFLD_LCD_LCD_MODE__SIZE 0x00000001u
#define CYVAL_LCD_LCD_MODE_LS 0x00000000u
#define CYVAL_LCD_LCD_MODE_HS 0x00000001u
#define CYFLD_LCD_TYPE__OFFSET 0x00000003u
#define CYFLD_LCD_TYPE__SIZE 0x00000001u
#define CYVAL_LCD_TYPE_TYPE_A 0x00000000u
#define CYVAL_LCD_TYPE_TYPE_B 0x00000001u
#define CYFLD_LCD_OP_MODE__OFFSET 0x00000004u
#define CYFLD_LCD_OP_MODE__SIZE 0x00000001u
#define CYVAL_LCD_OP_MODE_PWM 0x00000000u
#define CYVAL_LCD_OP_MODE_CORRELATION 0x00000001u
#define CYFLD_LCD_BIAS__OFFSET 0x00000005u
#define CYFLD_LCD_BIAS__SIZE 0x00000002u
#define CYVAL_LCD_BIAS_HALF 0x00000000u
#define CYVAL_LCD_BIAS_THIRD 0x00000001u
#define CYVAL_LCD_BIAS_FOURTH 0x00000002u
#define CYVAL_LCD_BIAS_FIFTH 0x00000003u
#define CYFLD_LCD_COM_NUM__OFFSET 0x00000008u
#define CYFLD_LCD_COM_NUM__SIZE 0x00000004u
#define CYFLD_LCD_LS_EN_STAT__OFFSET 0x0000001fu
#define CYFLD_LCD_LS_EN_STAT__SIZE 0x00000001u
#define CYREG_LCD_DATA00 0x402a0100u
#define CYFLD_LCD_DATA__OFFSET 0x00000000u
#define CYFLD_LCD_DATA__SIZE 0x00000020u
#define CYREG_LCD_DATA01 0x402a0104u
#define CYREG_LCD_DATA02 0x402a0108u
#define CYREG_LCD_DATA03 0x402a010cu
#define CYREG_LCD_DATA04 0x402a0110u
#define CYREG_LCD_DATA05 0x402a0114u
#define CYREG_LCD_DATA06 0x402a0118u
#define CYREG_LCD_DATA07 0x402a011cu
#define CYREG_LCD_DATA10 0x402a0200u
#define CYREG_LCD_DATA11 0x402a0204u
#define CYREG_LCD_DATA12 0x402a0208u
#define CYREG_LCD_DATA13 0x402a020cu
#define CYREG_LCD_DATA14 0x402a0210u
#define CYREG_LCD_DATA15 0x402a0214u
#define CYREG_LCD_DATA16 0x402a0218u
#define CYREG_LCD_DATA17 0x402a021cu
#define CYDEV_LPCOMP_BASE 0x402b0000u
#define CYDEV_LPCOMP_SIZE 0x00010000u
#define CYREG_LPCOMP_ID 0x402b0000u
#define CYFLD_LPCOMP_ID__OFFSET 0x00000000u
#define CYFLD_LPCOMP_ID__SIZE 0x00000010u
#define CYFLD_LPCOMP_REVISION__OFFSET 0x00000010u
#define CYFLD_LPCOMP_REVISION__SIZE 0x00000010u
#define CYREG_LPCOMP_CONFIG 0x402b0004u
#define CYFLD_LPCOMP_MODE1__OFFSET 0x00000000u
#define CYFLD_LPCOMP_MODE1__SIZE 0x00000002u
#define CYVAL_LPCOMP_MODE1_SLOW 0x00000000u
#define CYVAL_LPCOMP_MODE1_FAST 0x00000001u
#define CYVAL_LPCOMP_MODE1_ULP 0x00000002u
#define CYFLD_LPCOMP_HYST1__OFFSET 0x00000002u
#define CYFLD_LPCOMP_HYST1__SIZE 0x00000001u
#define CYFLD_LPCOMP_FILTER1__OFFSET 0x00000003u
#define CYFLD_LPCOMP_FILTER1__SIZE 0x00000001u
#define CYFLD_LPCOMP_INTTYPE1__OFFSET 0x00000004u
#define CYFLD_LPCOMP_INTTYPE1__SIZE 0x00000002u
#define CYVAL_LPCOMP_INTTYPE1_DISABLE 0x00000000u
#define CYVAL_LPCOMP_INTTYPE1_RISING 0x00000001u
#define CYVAL_LPCOMP_INTTYPE1_FALLING 0x00000002u
#define CYVAL_LPCOMP_INTTYPE1_BOTH 0x00000003u
#define CYFLD_LPCOMP_OUT1__OFFSET 0x00000006u
#define CYFLD_LPCOMP_OUT1__SIZE 0x00000001u
#define CYFLD_LPCOMP_ENABLE1__OFFSET 0x00000007u
#define CYFLD_LPCOMP_ENABLE1__SIZE 0x00000001u
#define CYFLD_LPCOMP_MODE2__OFFSET 0x00000008u
#define CYFLD_LPCOMP_MODE2__SIZE 0x00000002u
#define CYVAL_LPCOMP_MODE2_SLOW 0x00000000u
#define CYVAL_LPCOMP_MODE2_FAST 0x00000001u
#define CYVAL_LPCOMP_MODE2_ULP 0x00000002u
#define CYFLD_LPCOMP_HYST2__OFFSET 0x0000000au
#define CYFLD_LPCOMP_HYST2__SIZE 0x00000001u
#define CYFLD_LPCOMP_FILTER2__OFFSET 0x0000000bu
#define CYFLD_LPCOMP_FILTER2__SIZE 0x00000001u
#define CYFLD_LPCOMP_INTTYPE2__OFFSET 0x0000000cu
#define CYFLD_LPCOMP_INTTYPE2__SIZE 0x00000002u
#define CYVAL_LPCOMP_INTTYPE2_DISABLE 0x00000000u
#define CYVAL_LPCOMP_INTTYPE2_RISING 0x00000001u
#define CYVAL_LPCOMP_INTTYPE2_FALLING 0x00000002u
#define CYVAL_LPCOMP_INTTYPE2_BOTH 0x00000003u
#define CYFLD_LPCOMP_OUT2__OFFSET 0x0000000eu
#define CYFLD_LPCOMP_OUT2__SIZE 0x00000001u
#define CYFLD_LPCOMP_ENABLE2__OFFSET 0x0000000fu
#define CYFLD_LPCOMP_ENABLE2__SIZE 0x00000001u
#define CYFLD_LPCOMP_DSI_BYPASS1__OFFSET 0x00000010u
#define CYFLD_LPCOMP_DSI_BYPASS1__SIZE 0x00000001u
#define CYFLD_LPCOMP_DSI_LEVEL1__OFFSET 0x00000011u
#define CYFLD_LPCOMP_DSI_LEVEL1__SIZE 0x00000001u
#define CYFLD_LPCOMP_DSI_BYPASS2__OFFSET 0x00000014u
#define CYFLD_LPCOMP_DSI_BYPASS2__SIZE 0x00000001u
#define CYFLD_LPCOMP_DSI_LEVEL2__OFFSET 0x00000015u
#define CYFLD_LPCOMP_DSI_LEVEL2__SIZE 0x00000001u
#define CYREG_LPCOMP_DFT 0x402b0008u
#define CYFLD_LPCOMP_CAL_EN__OFFSET 0x00000000u
#define CYFLD_LPCOMP_CAL_EN__SIZE 0x00000001u
#define CYFLD_LPCOMP_BYPASS__OFFSET 0x00000001u
#define CYFLD_LPCOMP_BYPASS__SIZE 0x00000001u
#define CYREG_LPCOMP_INTR 0x402b0010u
#define CYFLD_LPCOMP_COMP1__OFFSET 0x00000000u
#define CYFLD_LPCOMP_COMP1__SIZE 0x00000001u
#define CYFLD_LPCOMP_COMP2__OFFSET 0x00000001u
#define CYFLD_LPCOMP_COMP2__SIZE 0x00000001u
#define CYREG_LPCOMP_INTR_SET 0x402b0014u
#define CYREG_LPCOMP_INTR_MASK 0x402b0018u
#define CYFLD_LPCOMP_COMP1_MASK__OFFSET 0x00000000u
#define CYFLD_LPCOMP_COMP1_MASK__SIZE 0x00000001u
#define CYFLD_LPCOMP_COMP2_MASK__OFFSET 0x00000001u
#define CYFLD_LPCOMP_COMP2_MASK__SIZE 0x00000001u
#define CYREG_LPCOMP_INTR_MASKED 0x402b001cu
#define CYFLD_LPCOMP_COMP1_MASKED__OFFSET 0x00000000u
#define CYFLD_LPCOMP_COMP1_MASKED__SIZE 0x00000001u
#define CYFLD_LPCOMP_COMP2_MASKED__OFFSET 0x00000001u
#define CYFLD_LPCOMP_COMP2_MASKED__SIZE 0x00000001u
#define CYREG_LPCOMP_TRIM1 0x402bff00u
#define CYFLD_LPCOMP_COMP1_TRIMA__OFFSET 0x00000000u
#define CYFLD_LPCOMP_COMP1_TRIMA__SIZE 0x00000005u
#define CYREG_LPCOMP_TRIM2 0x402bff04u
#define CYFLD_LPCOMP_COMP1_TRIMB__OFFSET 0x00000000u
#define CYFLD_LPCOMP_COMP1_TRIMB__SIZE 0x00000005u
#define CYREG_LPCOMP_TRIM3 0x402bff08u
#define CYFLD_LPCOMP_COMP2_TRIMA__OFFSET 0x00000000u
#define CYFLD_LPCOMP_COMP2_TRIMA__SIZE 0x00000005u
#define CYREG_LPCOMP_TRIM4 0x402bff0cu
#define CYFLD_LPCOMP_COMP2_TRIMB__OFFSET 0x00000000u
#define CYFLD_LPCOMP_COMP2_TRIMB__SIZE 0x00000005u
#define CYDEV_USBDEVv2_BASE 0x402c0000u
#define CYDEV_USBDEVv2_SIZE 0x00010000u
#define CYREG_USBDEVv2_EP0_DR0 0x402c0000u
#define CYFLD_USBDEVv2_DATA_BYTE__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_DATA_BYTE__SIZE 0x00000008u
#define CYREG_USBDEVv2_EP0_DR1 0x402c0004u
#define CYREG_USBDEVv2_EP0_DR2 0x402c0008u
#define CYREG_USBDEVv2_EP0_DR3 0x402c000cu
#define CYREG_USBDEVv2_EP0_DR4 0x402c0010u
#define CYREG_USBDEVv2_EP0_DR5 0x402c0014u
#define CYREG_USBDEVv2_EP0_DR6 0x402c0018u
#define CYREG_USBDEVv2_EP0_DR7 0x402c001cu
#define CYREG_USBDEVv2_CR0 0x402c0020u
#define CYFLD_USBDEVv2_DEVICE_ADDRESS__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_DEVICE_ADDRESS__SIZE 0x00000007u
#define CYFLD_USBDEVv2_USB_ENABLE__OFFSET 0x00000007u
#define CYFLD_USBDEVv2_USB_ENABLE__SIZE 0x00000001u
#define CYREG_USBDEVv2_CR1 0x402c0024u
#define CYFLD_USBDEVv2_REG_ENABLE__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_REG_ENABLE__SIZE 0x00000001u
#define CYFLD_USBDEVv2_ENABLE_LOCK__OFFSET 0x00000001u
#define CYFLD_USBDEVv2_ENABLE_LOCK__SIZE 0x00000001u
#define CYFLD_USBDEVv2_BUS_ACTIVITY__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_BUS_ACTIVITY__SIZE 0x00000001u
#define CYFLD_USBDEVv2_TRIM_OFFSET_MSB__OFFSET 0x00000003u
#define CYFLD_USBDEVv2_TRIM_OFFSET_MSB__SIZE 0x00000001u
#define CYREG_USBDEVv2_SIE_EP_INT_EN 0x402c0028u
#define CYFLD_USBDEVv2_EP1_INTR_EN__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_EP1_INTR_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP2_INTR_EN__OFFSET 0x00000001u
#define CYFLD_USBDEVv2_EP2_INTR_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP3_INTR_EN__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_EP3_INTR_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP4_INTR_EN__OFFSET 0x00000003u
#define CYFLD_USBDEVv2_EP4_INTR_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP5_INTR_EN__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_EP5_INTR_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP6_INTR_EN__OFFSET 0x00000005u
#define CYFLD_USBDEVv2_EP6_INTR_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP7_INTR_EN__OFFSET 0x00000006u
#define CYFLD_USBDEVv2_EP7_INTR_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP8_INTR_EN__OFFSET 0x00000007u
#define CYFLD_USBDEVv2_EP8_INTR_EN__SIZE 0x00000001u
#define CYREG_USBDEVv2_SIE_EP_INT_SR 0x402c002cu
#define CYFLD_USBDEVv2_EP1_INTR__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_EP1_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP2_INTR__OFFSET 0x00000001u
#define CYFLD_USBDEVv2_EP2_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP3_INTR__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_EP3_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP4_INTR__OFFSET 0x00000003u
#define CYFLD_USBDEVv2_EP4_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP5_INTR__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_EP5_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP6_INTR__OFFSET 0x00000005u
#define CYFLD_USBDEVv2_EP6_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP7_INTR__OFFSET 0x00000006u
#define CYFLD_USBDEVv2_EP7_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP8_INTR__OFFSET 0x00000007u
#define CYFLD_USBDEVv2_EP8_INTR__SIZE 0x00000001u
#define CYREG_USBDEVv2_SIE_EP1_CNT0 0x402c0030u
#define CYFLD_USBDEVv2_DATA_COUNT_MSB__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_DATA_COUNT_MSB__SIZE 0x00000003u
#define CYFLD_USBDEVv2_DATA_VALID__OFFSET 0x00000006u
#define CYFLD_USBDEVv2_DATA_VALID__SIZE 0x00000001u
#define CYVAL_USBDEVv2_DATA_VALID_DATA_ERROR 0x00000000u
#define CYVAL_USBDEVv2_DATA_VALID_DATA_VALID 0x00000001u
#define CYFLD_USBDEVv2_DATA_TOGGLE__OFFSET 0x00000007u
#define CYFLD_USBDEVv2_DATA_TOGGLE__SIZE 0x00000001u
#define CYREG_USBDEVv2_SIE_EP1_CNT1 0x402c0034u
#define CYFLD_USBDEVv2_DATA_COUNT__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_DATA_COUNT__SIZE 0x00000008u
#define CYREG_USBDEVv2_SIE_EP1_CR0 0x402c0038u
#define CYFLD_USBDEVv2_MODE__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_MODE__SIZE 0x00000004u
#define CYVAL_USBDEVv2_MODE_DISABLE 0x00000000u
#define CYVAL_USBDEVv2_MODE_NAK_INOUT 0x00000001u
#define CYVAL_USBDEVv2_MODE_STATUS_OUT_ONLY 0x00000002u
#define CYVAL_USBDEVv2_MODE_STALL_INOUT 0x00000003u
#define CYVAL_USBDEVv2_MODE_ISO_OUT 0x00000005u
#define CYVAL_USBDEVv2_MODE_STATUS_IN_ONLY 0x00000006u
#define CYVAL_USBDEVv2_MODE_ISO_IN 0x00000007u
#define CYVAL_USBDEVv2_MODE_NAK_OUT 0x00000008u
#define CYVAL_USBDEVv2_MODE_ACK_OUT 0x00000009u
#define CYVAL_USBDEVv2_MODE_ACK_OUT_STATUS_IN 0x0000000bu
#define CYVAL_USBDEVv2_MODE_NAK_IN 0x0000000cu
#define CYVAL_USBDEVv2_MODE_ACK_IN 0x0000000du
#define CYVAL_USBDEVv2_MODE_ACK_IN_STATUS_OUT 0x0000000fu
#define CYFLD_USBDEVv2_ACKED_TXN__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_ACKED_TXN__SIZE 0x00000001u
#define CYVAL_USBDEVv2_ACKED_TXN_ACKED_NO 0x00000000u
#define CYVAL_USBDEVv2_ACKED_TXN_ACKED_YES 0x00000001u
#define CYFLD_USBDEVv2_NAK_INT_EN__OFFSET 0x00000005u
#define CYFLD_USBDEVv2_NAK_INT_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_ERR_IN_TXN__OFFSET 0x00000006u
#define CYFLD_USBDEVv2_ERR_IN_TXN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_STALL__OFFSET 0x00000007u
#define CYFLD_USBDEVv2_STALL__SIZE 0x00000001u
#define CYREG_USBDEVv2_USBIO_CR0 0x402c0040u
#define CYFLD_USBDEVv2_RD__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_RD__SIZE 0x00000001u
#define CYVAL_USBDEVv2_RD_DIFF_LOW 0x00000000u
#define CYVAL_USBDEVv2_RD_DIFF_HIGH 0x00000001u
#define CYFLD_USBDEVv2_TD__OFFSET 0x00000005u
#define CYFLD_USBDEVv2_TD__SIZE 0x00000001u
#define CYVAL_USBDEVv2_TD_DIFF_K 0x00000000u
#define CYVAL_USBDEVv2_TD_DIFF_J 0x00000001u
#define CYFLD_USBDEVv2_TSE0__OFFSET 0x00000006u
#define CYFLD_USBDEVv2_TSE0__SIZE 0x00000001u
#define CYFLD_USBDEVv2_TEN__OFFSET 0x00000007u
#define CYFLD_USBDEVv2_TEN__SIZE 0x00000001u
#define CYREG_USBDEVv2_USBIO_CR2 0x402c0044u
#define CYFLD_USBDEVv2_Reserved__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_Reserved__SIZE 0x00000006u
#define CYFLD_USBDEVv2_TEST_PKT__OFFSET 0x00000006u
#define CYFLD_USBDEVv2_TEST_PKT__SIZE 0x00000001u
#define CYFLD_USBDEVv2_TEST_RES__OFFSET 0x00000007u
#define CYFLD_USBDEVv2_TEST_RES__SIZE 0x00000001u
#define CYREG_USBDEVv2_USBIO_CR1 0x402c0048u
#define CYFLD_USBDEVv2_DMO__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_DMO__SIZE 0x00000001u
#define CYFLD_USBDEVv2_DPO__OFFSET 0x00000001u
#define CYFLD_USBDEVv2_DPO__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USBPUEN__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_USBPUEN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_IOMODE__OFFSET 0x00000005u
#define CYFLD_USBDEVv2_IOMODE__SIZE 0x00000001u
#define CYREG_USBDEVv2_DYN_RECONFIG 0x402c0050u
#define CYFLD_USBDEVv2_DYN_CONFIG_EN__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_DYN_CONFIG_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_DYN_RECONFIG_EPNO__OFFSET 0x00000001u
#define CYFLD_USBDEVv2_DYN_RECONFIG_EPNO__SIZE 0x00000003u
#define CYFLD_USBDEVv2_DYN_RECONFIG_RDY_STS__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_DYN_RECONFIG_RDY_STS__SIZE 0x00000001u
#define CYREG_USBDEVv2_SOF0 0x402c0060u
#define CYFLD_USBDEVv2_FRAME_NUMBER__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_FRAME_NUMBER__SIZE 0x00000008u
#define CYREG_USBDEVv2_SOF1 0x402c0064u
#define CYFLD_USBDEVv2_FRAME_NUMBER_MSB__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_FRAME_NUMBER_MSB__SIZE 0x00000003u
#define CYREG_USBDEVv2_SIE_EP2_CNT0 0x402c0070u
#define CYREG_USBDEVv2_SIE_EP2_CNT1 0x402c0074u
#define CYREG_USBDEVv2_SIE_EP2_CR0 0x402c0078u
#define CYREG_USBDEVv2_OSCLK_DR0 0x402c0080u
#define CYFLD_USBDEVv2_ADDER__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_ADDER__SIZE 0x00000008u
#define CYREG_USBDEVv2_OSCLK_DR1 0x402c0084u
#define CYFLD_USBDEVv2_ADDER_MSB__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_ADDER_MSB__SIZE 0x00000007u
#define CYREG_USBDEVv2_EP0_CR 0x402c00a0u
#define CYFLD_USBDEVv2_OUT_RCVD__OFFSET 0x00000005u
#define CYFLD_USBDEVv2_OUT_RCVD__SIZE 0x00000001u
#define CYFLD_USBDEVv2_IN_RCVD__OFFSET 0x00000006u
#define CYFLD_USBDEVv2_IN_RCVD__SIZE 0x00000001u
#define CYFLD_USBDEVv2_SETUP_RCVD__OFFSET 0x00000007u
#define CYFLD_USBDEVv2_SETUP_RCVD__SIZE 0x00000001u
#define CYREG_USBDEVv2_EP0_CNT 0x402c00a4u
#define CYFLD_USBDEVv2_BYTE_COUNT__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_BYTE_COUNT__SIZE 0x00000004u
#define CYREG_USBDEVv2_SIE_EP3_CNT0 0x402c00b0u
#define CYREG_USBDEVv2_SIE_EP3_CNT1 0x402c00b4u
#define CYREG_USBDEVv2_SIE_EP3_CR0 0x402c00b8u
#define CYREG_USBDEVv2_SIE_EP4_CNT0 0x402c00f0u
#define CYREG_USBDEVv2_SIE_EP4_CNT1 0x402c00f4u
#define CYREG_USBDEVv2_SIE_EP4_CR0 0x402c00f8u
#define CYREG_USBDEVv2_SIE_EP5_CNT0 0x402c0130u
#define CYREG_USBDEVv2_SIE_EP5_CNT1 0x402c0134u
#define CYREG_USBDEVv2_SIE_EP5_CR0 0x402c0138u
#define CYREG_USBDEVv2_SIE_EP6_CNT0 0x402c0170u
#define CYREG_USBDEVv2_SIE_EP6_CNT1 0x402c0174u
#define CYREG_USBDEVv2_SIE_EP6_CR0 0x402c0178u
#define CYREG_USBDEVv2_SIE_EP7_CNT0 0x402c01b0u
#define CYREG_USBDEVv2_SIE_EP7_CNT1 0x402c01b4u
#define CYREG_USBDEVv2_SIE_EP7_CR0 0x402c01b8u
#define CYREG_USBDEVv2_SIE_EP8_CNT0 0x402c01f0u
#define CYREG_USBDEVv2_SIE_EP8_CNT1 0x402c01f4u
#define CYREG_USBDEVv2_SIE_EP8_CR0 0x402c01f8u
#define CYREG_USBDEVv2_ARB_EP1_CFG 0x402c0200u
#define CYFLD_USBDEVv2_IN_DATA_RDY__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_IN_DATA_RDY__SIZE 0x00000001u
#define CYFLD_USBDEVv2_DMA_REQ__OFFSET 0x00000001u
#define CYFLD_USBDEVv2_DMA_REQ__SIZE 0x00000001u
#define CYFLD_USBDEVv2_CRC_BYPASS__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_CRC_BYPASS__SIZE 0x00000001u
#define CYVAL_USBDEVv2_CRC_BYPASS_CRC_NORMAL 0x00000000u
#define CYVAL_USBDEVv2_CRC_BYPASS_CRC_BYPASS 0x00000001u
#define CYFLD_USBDEVv2_RESET_PTR__OFFSET 0x00000003u
#define CYFLD_USBDEVv2_RESET_PTR__SIZE 0x00000001u
#define CYVAL_USBDEVv2_RESET_PTR_RESET_KRYPTON 0x00000000u
#define CYVAL_USBDEVv2_RESET_PTR_RESET_NORMAL 0x00000001u
#define CYREG_USBDEVv2_ARB_EP1_INT_EN 0x402c0204u
#define CYFLD_USBDEVv2_IN_BUF_FULL_EN__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_IN_BUF_FULL_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_DMA_GNT_EN__OFFSET 0x00000001u
#define CYFLD_USBDEVv2_DMA_GNT_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_BUF_OVER_EN__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_BUF_OVER_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_BUF_UNDER_EN__OFFSET 0x00000003u
#define CYFLD_USBDEVv2_BUF_UNDER_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_ERR_INT_EN__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_ERR_INT_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_DMA_TERMIN_EN__OFFSET 0x00000005u
#define CYFLD_USBDEVv2_DMA_TERMIN_EN__SIZE 0x00000001u
#define CYREG_USBDEVv2_ARB_EP1_SR 0x402c0208u
#define CYFLD_USBDEVv2_IN_BUF_FULL__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_IN_BUF_FULL__SIZE 0x00000001u
#define CYFLD_USBDEVv2_DMA_GNT__OFFSET 0x00000001u
#define CYFLD_USBDEVv2_DMA_GNT__SIZE 0x00000001u
#define CYFLD_USBDEVv2_BUF_OVER__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_BUF_OVER__SIZE 0x00000001u
#define CYFLD_USBDEVv2_BUF_UNDER__OFFSET 0x00000003u
#define CYFLD_USBDEVv2_BUF_UNDER__SIZE 0x00000001u
#define CYFLD_USBDEVv2_DMA_TERMIN__OFFSET 0x00000005u
#define CYFLD_USBDEVv2_DMA_TERMIN__SIZE 0x00000001u
#define CYREG_USBDEVv2_ARB_RW1_WA 0x402c0210u
#define CYFLD_USBDEVv2_WA__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_WA__SIZE 0x00000008u
#define CYREG_USBDEVv2_ARB_RW1_WA_MSB 0x402c0214u
#define CYFLD_USBDEVv2_WA_MSB__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_WA_MSB__SIZE 0x00000001u
#define CYREG_USBDEVv2_ARB_RW1_RA 0x402c0218u
#define CYFLD_USBDEVv2_RA__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_RA__SIZE 0x00000008u
#define CYREG_USBDEVv2_ARB_RW1_RA_MSB 0x402c021cu
#define CYFLD_USBDEVv2_RA_MSB__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_RA_MSB__SIZE 0x00000001u
#define CYREG_USBDEVv2_ARB_RW1_DR 0x402c0220u
#define CYFLD_USBDEVv2_DR__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_DR__SIZE 0x00000008u
#define CYREG_USBDEVv2_BUF_SIZE 0x402c0230u
#define CYFLD_USBDEVv2_IN_BUF__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_IN_BUF__SIZE 0x00000004u
#define CYFLD_USBDEVv2_OUT_BUF__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_OUT_BUF__SIZE 0x00000004u
#define CYREG_USBDEVv2_EP_ACTIVE 0x402c0238u
#define CYFLD_USBDEVv2_EP1_ACT__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_EP1_ACT__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP2_ACT__OFFSET 0x00000001u
#define CYFLD_USBDEVv2_EP2_ACT__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP3_ACT__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_EP3_ACT__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP4_ACT__OFFSET 0x00000003u
#define CYFLD_USBDEVv2_EP4_ACT__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP5_ACT__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_EP5_ACT__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP6_ACT__OFFSET 0x00000005u
#define CYFLD_USBDEVv2_EP6_ACT__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP7_ACT__OFFSET 0x00000006u
#define CYFLD_USBDEVv2_EP7_ACT__SIZE 0x00000001u
#define CYFLD_USBDEVv2_EP8_ACT__OFFSET 0x00000007u
#define CYFLD_USBDEVv2_EP8_ACT__SIZE 0x00000001u
#define CYREG_USBDEVv2_EP_TYPE 0x402c023cu
#define CYFLD_USBDEVv2_EP1_TYP__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_EP1_TYP__SIZE 0x00000001u
#define CYVAL_USBDEVv2_EP1_TYP_EP_IN 0x00000000u
#define CYVAL_USBDEVv2_EP1_TYP_EP_OUT 0x00000001u
#define CYFLD_USBDEVv2_EP2_TYP__OFFSET 0x00000001u
#define CYFLD_USBDEVv2_EP2_TYP__SIZE 0x00000001u
#define CYVAL_USBDEVv2_EP2_TYP_EP_IN 0x00000000u
#define CYVAL_USBDEVv2_EP2_TYP_EP_OUT 0x00000001u
#define CYFLD_USBDEVv2_EP3_TYP__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_EP3_TYP__SIZE 0x00000001u
#define CYVAL_USBDEVv2_EP3_TYP_EP_IN 0x00000000u
#define CYVAL_USBDEVv2_EP3_TYP_EP_OUT 0x00000001u
#define CYFLD_USBDEVv2_EP4_TYP__OFFSET 0x00000003u
#define CYFLD_USBDEVv2_EP4_TYP__SIZE 0x00000001u
#define CYVAL_USBDEVv2_EP4_TYP_EP_IN 0x00000000u
#define CYVAL_USBDEVv2_EP4_TYP_EP_OUT 0x00000001u
#define CYFLD_USBDEVv2_EP5_TYP__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_EP5_TYP__SIZE 0x00000001u
#define CYVAL_USBDEVv2_EP5_TYP_EP_IN 0x00000000u
#define CYVAL_USBDEVv2_EP5_TYP_EP_OUT 0x00000001u
#define CYFLD_USBDEVv2_EP6_TYP__OFFSET 0x00000005u
#define CYFLD_USBDEVv2_EP6_TYP__SIZE 0x00000001u
#define CYVAL_USBDEVv2_EP6_TYP_EP_IN 0x00000000u
#define CYVAL_USBDEVv2_EP6_TYP_EP_OUT 0x00000001u
#define CYFLD_USBDEVv2_EP7_TYP__OFFSET 0x00000006u
#define CYFLD_USBDEVv2_EP7_TYP__SIZE 0x00000001u
#define CYVAL_USBDEVv2_EP7_TYP_EP_IN 0x00000000u
#define CYVAL_USBDEVv2_EP7_TYP_EP_OUT 0x00000001u
#define CYFLD_USBDEVv2_EP8_TYP__OFFSET 0x00000007u
#define CYFLD_USBDEVv2_EP8_TYP__SIZE 0x00000001u
#define CYVAL_USBDEVv2_EP8_TYP_EP_IN 0x00000000u
#define CYVAL_USBDEVv2_EP8_TYP_EP_OUT 0x00000001u
#define CYREG_USBDEVv2_ARB_EP2_CFG 0x402c0240u
#define CYREG_USBDEVv2_ARB_EP2_INT_EN 0x402c0244u
#define CYREG_USBDEVv2_ARB_EP2_SR 0x402c0248u
#define CYREG_USBDEVv2_ARB_RW2_WA 0x402c0250u
#define CYREG_USBDEVv2_ARB_RW2_WA_MSB 0x402c0254u
#define CYREG_USBDEVv2_ARB_RW2_RA 0x402c0258u
#define CYREG_USBDEVv2_ARB_RW2_RA_MSB 0x402c025cu
#define CYREG_USBDEVv2_ARB_RW2_DR 0x402c0260u
#define CYREG_USBDEVv2_ARB_CFG 0x402c0270u
#define CYFLD_USBDEVv2_AUTO_MEM__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_AUTO_MEM__SIZE 0x00000001u
#define CYFLD_USBDEVv2_DMA_CFG__OFFSET 0x00000005u
#define CYFLD_USBDEVv2_DMA_CFG__SIZE 0x00000002u
#define CYVAL_USBDEVv2_DMA_CFG_DMA_NONE 0x00000000u
#define CYVAL_USBDEVv2_DMA_CFG_DMA_MANUAL 0x00000001u
#define CYVAL_USBDEVv2_DMA_CFG_DMA_AUTO 0x00000002u
#define CYFLD_USBDEVv2_CFG_CMP__OFFSET 0x00000007u
#define CYFLD_USBDEVv2_CFG_CMP__SIZE 0x00000001u
#define CYREG_USBDEVv2_USB_CLK_EN 0x402c0274u
#define CYFLD_USBDEVv2_CSR_CLK_EN__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_CSR_CLK_EN__SIZE 0x00000001u
#define CYREG_USBDEVv2_ARB_INT_EN 0x402c0278u
#define CYREG_USBDEVv2_ARB_INT_SR 0x402c027cu
#define CYREG_USBDEVv2_ARB_EP3_CFG 0x402c0280u
#define CYREG_USBDEVv2_ARB_EP3_INT_EN 0x402c0284u
#define CYREG_USBDEVv2_ARB_EP3_SR 0x402c0288u
#define CYREG_USBDEVv2_ARB_RW3_WA 0x402c0290u
#define CYREG_USBDEVv2_ARB_RW3_WA_MSB 0x402c0294u
#define CYREG_USBDEVv2_ARB_RW3_RA 0x402c0298u
#define CYREG_USBDEVv2_ARB_RW3_RA_MSB 0x402c029cu
#define CYREG_USBDEVv2_ARB_RW3_DR 0x402c02a0u
#define CYREG_USBDEVv2_CWA 0x402c02b0u
#define CYFLD_USBDEVv2_CWA__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_CWA__SIZE 0x00000008u
#define CYREG_USBDEVv2_CWA_MSB 0x402c02b4u
#define CYFLD_USBDEVv2_CWA_MSB__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_CWA_MSB__SIZE 0x00000001u
#define CYREG_USBDEVv2_ARB_EP4_CFG 0x402c02c0u
#define CYREG_USBDEVv2_ARB_EP4_INT_EN 0x402c02c4u
#define CYREG_USBDEVv2_ARB_EP4_SR 0x402c02c8u
#define CYREG_USBDEVv2_ARB_RW4_WA 0x402c02d0u
#define CYREG_USBDEVv2_ARB_RW4_WA_MSB 0x402c02d4u
#define CYREG_USBDEVv2_ARB_RW4_RA 0x402c02d8u
#define CYREG_USBDEVv2_ARB_RW4_RA_MSB 0x402c02dcu
#define CYREG_USBDEVv2_ARB_RW4_DR 0x402c02e0u
#define CYREG_USBDEVv2_DMA_THRES 0x402c02f0u
#define CYFLD_USBDEVv2_DMA_THS__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_DMA_THS__SIZE 0x00000008u
#define CYREG_USBDEVv2_DMA_THRES_MSB 0x402c02f4u
#define CYFLD_USBDEVv2_DMA_THS_MSB__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_DMA_THS_MSB__SIZE 0x00000001u
#define CYREG_USBDEVv2_ARB_EP5_CFG 0x402c0300u
#define CYREG_USBDEVv2_ARB_EP5_INT_EN 0x402c0304u
#define CYREG_USBDEVv2_ARB_EP5_SR 0x402c0308u
#define CYREG_USBDEVv2_ARB_RW5_WA 0x402c0310u
#define CYREG_USBDEVv2_ARB_RW5_WA_MSB 0x402c0314u
#define CYREG_USBDEVv2_ARB_RW5_RA 0x402c0318u
#define CYREG_USBDEVv2_ARB_RW5_RA_MSB 0x402c031cu
#define CYREG_USBDEVv2_ARB_RW5_DR 0x402c0320u
#define CYREG_USBDEVv2_BUS_RST_CNT 0x402c0330u
#define CYFLD_USBDEVv2_bus_rst_cnt__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_bus_rst_cnt__SIZE 0x00000004u
#define CYREG_USBDEVv2_ARB_EP6_CFG 0x402c0340u
#define CYREG_USBDEVv2_ARB_EP6_INT_EN 0x402c0344u
#define CYREG_USBDEVv2_ARB_EP6_SR 0x402c0348u
#define CYREG_USBDEVv2_ARB_RW6_WA 0x402c0350u
#define CYREG_USBDEVv2_ARB_RW6_WA_MSB 0x402c0354u
#define CYREG_USBDEVv2_ARB_RW6_RA 0x402c0358u
#define CYREG_USBDEVv2_ARB_RW6_RA_MSB 0x402c035cu
#define CYREG_USBDEVv2_ARB_RW6_DR 0x402c0360u
#define CYREG_USBDEVv2_ARB_EP7_CFG 0x402c0380u
#define CYREG_USBDEVv2_ARB_EP7_INT_EN 0x402c0384u
#define CYREG_USBDEVv2_ARB_EP7_SR 0x402c0388u
#define CYREG_USBDEVv2_ARB_RW7_WA 0x402c0390u
#define CYREG_USBDEVv2_ARB_RW7_WA_MSB 0x402c0394u
#define CYREG_USBDEVv2_ARB_RW7_RA 0x402c0398u
#define CYREG_USBDEVv2_ARB_RW7_RA_MSB 0x402c039cu
#define CYREG_USBDEVv2_ARB_RW7_DR 0x402c03a0u
#define CYREG_USBDEVv2_ARB_EP8_CFG 0x402c03c0u
#define CYREG_USBDEVv2_ARB_EP8_INT_EN 0x402c03c4u
#define CYREG_USBDEVv2_ARB_EP8_SR 0x402c03c8u
#define CYREG_USBDEVv2_ARB_RW8_WA 0x402c03d0u
#define CYREG_USBDEVv2_ARB_RW8_WA_MSB 0x402c03d4u
#define CYREG_USBDEVv2_ARB_RW8_RA 0x402c03d8u
#define CYREG_USBDEVv2_ARB_RW8_RA_MSB 0x402c03dcu
#define CYREG_USBDEVv2_ARB_RW8_DR 0x402c03e0u
#define CYREG_USBDEVv2_MEM_DATA0 0x402c0400u
#define CYREG_USBDEVv2_MEM_DATA1 0x402c0404u
#define CYREG_USBDEVv2_MEM_DATA2 0x402c0408u
#define CYREG_USBDEVv2_MEM_DATA3 0x402c040cu
#define CYREG_USBDEVv2_MEM_DATA4 0x402c0410u
#define CYREG_USBDEVv2_MEM_DATA5 0x402c0414u
#define CYREG_USBDEVv2_MEM_DATA6 0x402c0418u
#define CYREG_USBDEVv2_MEM_DATA7 0x402c041cu
#define CYREG_USBDEVv2_MEM_DATA8 0x402c0420u
#define CYREG_USBDEVv2_MEM_DATA9 0x402c0424u
#define CYREG_USBDEVv2_MEM_DATA10 0x402c0428u
#define CYREG_USBDEVv2_MEM_DATA11 0x402c042cu
#define CYREG_USBDEVv2_MEM_DATA12 0x402c0430u
#define CYREG_USBDEVv2_MEM_DATA13 0x402c0434u
#define CYREG_USBDEVv2_MEM_DATA14 0x402c0438u
#define CYREG_USBDEVv2_MEM_DATA15 0x402c043cu
#define CYREG_USBDEVv2_MEM_DATA16 0x402c0440u
#define CYREG_USBDEVv2_MEM_DATA17 0x402c0444u
#define CYREG_USBDEVv2_MEM_DATA18 0x402c0448u
#define CYREG_USBDEVv2_MEM_DATA19 0x402c044cu
#define CYREG_USBDEVv2_MEM_DATA20 0x402c0450u
#define CYREG_USBDEVv2_MEM_DATA21 0x402c0454u
#define CYREG_USBDEVv2_MEM_DATA22 0x402c0458u
#define CYREG_USBDEVv2_MEM_DATA23 0x402c045cu
#define CYREG_USBDEVv2_MEM_DATA24 0x402c0460u
#define CYREG_USBDEVv2_MEM_DATA25 0x402c0464u
#define CYREG_USBDEVv2_MEM_DATA26 0x402c0468u
#define CYREG_USBDEVv2_MEM_DATA27 0x402c046cu
#define CYREG_USBDEVv2_MEM_DATA28 0x402c0470u
#define CYREG_USBDEVv2_MEM_DATA29 0x402c0474u
#define CYREG_USBDEVv2_MEM_DATA30 0x402c0478u
#define CYREG_USBDEVv2_MEM_DATA31 0x402c047cu
#define CYREG_USBDEVv2_MEM_DATA32 0x402c0480u
#define CYREG_USBDEVv2_MEM_DATA33 0x402c0484u
#define CYREG_USBDEVv2_MEM_DATA34 0x402c0488u
#define CYREG_USBDEVv2_MEM_DATA35 0x402c048cu
#define CYREG_USBDEVv2_MEM_DATA36 0x402c0490u
#define CYREG_USBDEVv2_MEM_DATA37 0x402c0494u
#define CYREG_USBDEVv2_MEM_DATA38 0x402c0498u
#define CYREG_USBDEVv2_MEM_DATA39 0x402c049cu
#define CYREG_USBDEVv2_MEM_DATA40 0x402c04a0u
#define CYREG_USBDEVv2_MEM_DATA41 0x402c04a4u
#define CYREG_USBDEVv2_MEM_DATA42 0x402c04a8u
#define CYREG_USBDEVv2_MEM_DATA43 0x402c04acu
#define CYREG_USBDEVv2_MEM_DATA44 0x402c04b0u
#define CYREG_USBDEVv2_MEM_DATA45 0x402c04b4u
#define CYREG_USBDEVv2_MEM_DATA46 0x402c04b8u
#define CYREG_USBDEVv2_MEM_DATA47 0x402c04bcu
#define CYREG_USBDEVv2_MEM_DATA48 0x402c04c0u
#define CYREG_USBDEVv2_MEM_DATA49 0x402c04c4u
#define CYREG_USBDEVv2_MEM_DATA50 0x402c04c8u
#define CYREG_USBDEVv2_MEM_DATA51 0x402c04ccu
#define CYREG_USBDEVv2_MEM_DATA52 0x402c04d0u
#define CYREG_USBDEVv2_MEM_DATA53 0x402c04d4u
#define CYREG_USBDEVv2_MEM_DATA54 0x402c04d8u
#define CYREG_USBDEVv2_MEM_DATA55 0x402c04dcu
#define CYREG_USBDEVv2_MEM_DATA56 0x402c04e0u
#define CYREG_USBDEVv2_MEM_DATA57 0x402c04e4u
#define CYREG_USBDEVv2_MEM_DATA58 0x402c04e8u
#define CYREG_USBDEVv2_MEM_DATA59 0x402c04ecu
#define CYREG_USBDEVv2_MEM_DATA60 0x402c04f0u
#define CYREG_USBDEVv2_MEM_DATA61 0x402c04f4u
#define CYREG_USBDEVv2_MEM_DATA62 0x402c04f8u
#define CYREG_USBDEVv2_MEM_DATA63 0x402c04fcu
#define CYREG_USBDEVv2_MEM_DATA64 0x402c0500u
#define CYREG_USBDEVv2_MEM_DATA65 0x402c0504u
#define CYREG_USBDEVv2_MEM_DATA66 0x402c0508u
#define CYREG_USBDEVv2_MEM_DATA67 0x402c050cu
#define CYREG_USBDEVv2_MEM_DATA68 0x402c0510u
#define CYREG_USBDEVv2_MEM_DATA69 0x402c0514u
#define CYREG_USBDEVv2_MEM_DATA70 0x402c0518u
#define CYREG_USBDEVv2_MEM_DATA71 0x402c051cu
#define CYREG_USBDEVv2_MEM_DATA72 0x402c0520u
#define CYREG_USBDEVv2_MEM_DATA73 0x402c0524u
#define CYREG_USBDEVv2_MEM_DATA74 0x402c0528u
#define CYREG_USBDEVv2_MEM_DATA75 0x402c052cu
#define CYREG_USBDEVv2_MEM_DATA76 0x402c0530u
#define CYREG_USBDEVv2_MEM_DATA77 0x402c0534u
#define CYREG_USBDEVv2_MEM_DATA78 0x402c0538u
#define CYREG_USBDEVv2_MEM_DATA79 0x402c053cu
#define CYREG_USBDEVv2_MEM_DATA80 0x402c0540u
#define CYREG_USBDEVv2_MEM_DATA81 0x402c0544u
#define CYREG_USBDEVv2_MEM_DATA82 0x402c0548u
#define CYREG_USBDEVv2_MEM_DATA83 0x402c054cu
#define CYREG_USBDEVv2_MEM_DATA84 0x402c0550u
#define CYREG_USBDEVv2_MEM_DATA85 0x402c0554u
#define CYREG_USBDEVv2_MEM_DATA86 0x402c0558u
#define CYREG_USBDEVv2_MEM_DATA87 0x402c055cu
#define CYREG_USBDEVv2_MEM_DATA88 0x402c0560u
#define CYREG_USBDEVv2_MEM_DATA89 0x402c0564u
#define CYREG_USBDEVv2_MEM_DATA90 0x402c0568u
#define CYREG_USBDEVv2_MEM_DATA91 0x402c056cu
#define CYREG_USBDEVv2_MEM_DATA92 0x402c0570u
#define CYREG_USBDEVv2_MEM_DATA93 0x402c0574u
#define CYREG_USBDEVv2_MEM_DATA94 0x402c0578u
#define CYREG_USBDEVv2_MEM_DATA95 0x402c057cu
#define CYREG_USBDEVv2_MEM_DATA96 0x402c0580u
#define CYREG_USBDEVv2_MEM_DATA97 0x402c0584u
#define CYREG_USBDEVv2_MEM_DATA98 0x402c0588u
#define CYREG_USBDEVv2_MEM_DATA99 0x402c058cu
#define CYREG_USBDEVv2_MEM_DATA100 0x402c0590u
#define CYREG_USBDEVv2_MEM_DATA101 0x402c0594u
#define CYREG_USBDEVv2_MEM_DATA102 0x402c0598u
#define CYREG_USBDEVv2_MEM_DATA103 0x402c059cu
#define CYREG_USBDEVv2_MEM_DATA104 0x402c05a0u
#define CYREG_USBDEVv2_MEM_DATA105 0x402c05a4u
#define CYREG_USBDEVv2_MEM_DATA106 0x402c05a8u
#define CYREG_USBDEVv2_MEM_DATA107 0x402c05acu
#define CYREG_USBDEVv2_MEM_DATA108 0x402c05b0u
#define CYREG_USBDEVv2_MEM_DATA109 0x402c05b4u
#define CYREG_USBDEVv2_MEM_DATA110 0x402c05b8u
#define CYREG_USBDEVv2_MEM_DATA111 0x402c05bcu
#define CYREG_USBDEVv2_MEM_DATA112 0x402c05c0u
#define CYREG_USBDEVv2_MEM_DATA113 0x402c05c4u
#define CYREG_USBDEVv2_MEM_DATA114 0x402c05c8u
#define CYREG_USBDEVv2_MEM_DATA115 0x402c05ccu
#define CYREG_USBDEVv2_MEM_DATA116 0x402c05d0u
#define CYREG_USBDEVv2_MEM_DATA117 0x402c05d4u
#define CYREG_USBDEVv2_MEM_DATA118 0x402c05d8u
#define CYREG_USBDEVv2_MEM_DATA119 0x402c05dcu
#define CYREG_USBDEVv2_MEM_DATA120 0x402c05e0u
#define CYREG_USBDEVv2_MEM_DATA121 0x402c05e4u
#define CYREG_USBDEVv2_MEM_DATA122 0x402c05e8u
#define CYREG_USBDEVv2_MEM_DATA123 0x402c05ecu
#define CYREG_USBDEVv2_MEM_DATA124 0x402c05f0u
#define CYREG_USBDEVv2_MEM_DATA125 0x402c05f4u
#define CYREG_USBDEVv2_MEM_DATA126 0x402c05f8u
#define CYREG_USBDEVv2_MEM_DATA127 0x402c05fcu
#define CYREG_USBDEVv2_MEM_DATA128 0x402c0600u
#define CYREG_USBDEVv2_MEM_DATA129 0x402c0604u
#define CYREG_USBDEVv2_MEM_DATA130 0x402c0608u
#define CYREG_USBDEVv2_MEM_DATA131 0x402c060cu
#define CYREG_USBDEVv2_MEM_DATA132 0x402c0610u
#define CYREG_USBDEVv2_MEM_DATA133 0x402c0614u
#define CYREG_USBDEVv2_MEM_DATA134 0x402c0618u
#define CYREG_USBDEVv2_MEM_DATA135 0x402c061cu
#define CYREG_USBDEVv2_MEM_DATA136 0x402c0620u
#define CYREG_USBDEVv2_MEM_DATA137 0x402c0624u
#define CYREG_USBDEVv2_MEM_DATA138 0x402c0628u
#define CYREG_USBDEVv2_MEM_DATA139 0x402c062cu
#define CYREG_USBDEVv2_MEM_DATA140 0x402c0630u
#define CYREG_USBDEVv2_MEM_DATA141 0x402c0634u
#define CYREG_USBDEVv2_MEM_DATA142 0x402c0638u
#define CYREG_USBDEVv2_MEM_DATA143 0x402c063cu
#define CYREG_USBDEVv2_MEM_DATA144 0x402c0640u
#define CYREG_USBDEVv2_MEM_DATA145 0x402c0644u
#define CYREG_USBDEVv2_MEM_DATA146 0x402c0648u
#define CYREG_USBDEVv2_MEM_DATA147 0x402c064cu
#define CYREG_USBDEVv2_MEM_DATA148 0x402c0650u
#define CYREG_USBDEVv2_MEM_DATA149 0x402c0654u
#define CYREG_USBDEVv2_MEM_DATA150 0x402c0658u
#define CYREG_USBDEVv2_MEM_DATA151 0x402c065cu
#define CYREG_USBDEVv2_MEM_DATA152 0x402c0660u
#define CYREG_USBDEVv2_MEM_DATA153 0x402c0664u
#define CYREG_USBDEVv2_MEM_DATA154 0x402c0668u
#define CYREG_USBDEVv2_MEM_DATA155 0x402c066cu
#define CYREG_USBDEVv2_MEM_DATA156 0x402c0670u
#define CYREG_USBDEVv2_MEM_DATA157 0x402c0674u
#define CYREG_USBDEVv2_MEM_DATA158 0x402c0678u
#define CYREG_USBDEVv2_MEM_DATA159 0x402c067cu
#define CYREG_USBDEVv2_MEM_DATA160 0x402c0680u
#define CYREG_USBDEVv2_MEM_DATA161 0x402c0684u
#define CYREG_USBDEVv2_MEM_DATA162 0x402c0688u
#define CYREG_USBDEVv2_MEM_DATA163 0x402c068cu
#define CYREG_USBDEVv2_MEM_DATA164 0x402c0690u
#define CYREG_USBDEVv2_MEM_DATA165 0x402c0694u
#define CYREG_USBDEVv2_MEM_DATA166 0x402c0698u
#define CYREG_USBDEVv2_MEM_DATA167 0x402c069cu
#define CYREG_USBDEVv2_MEM_DATA168 0x402c06a0u
#define CYREG_USBDEVv2_MEM_DATA169 0x402c06a4u
#define CYREG_USBDEVv2_MEM_DATA170 0x402c06a8u
#define CYREG_USBDEVv2_MEM_DATA171 0x402c06acu
#define CYREG_USBDEVv2_MEM_DATA172 0x402c06b0u
#define CYREG_USBDEVv2_MEM_DATA173 0x402c06b4u
#define CYREG_USBDEVv2_MEM_DATA174 0x402c06b8u
#define CYREG_USBDEVv2_MEM_DATA175 0x402c06bcu
#define CYREG_USBDEVv2_MEM_DATA176 0x402c06c0u
#define CYREG_USBDEVv2_MEM_DATA177 0x402c06c4u
#define CYREG_USBDEVv2_MEM_DATA178 0x402c06c8u
#define CYREG_USBDEVv2_MEM_DATA179 0x402c06ccu
#define CYREG_USBDEVv2_MEM_DATA180 0x402c06d0u
#define CYREG_USBDEVv2_MEM_DATA181 0x402c06d4u
#define CYREG_USBDEVv2_MEM_DATA182 0x402c06d8u
#define CYREG_USBDEVv2_MEM_DATA183 0x402c06dcu
#define CYREG_USBDEVv2_MEM_DATA184 0x402c06e0u
#define CYREG_USBDEVv2_MEM_DATA185 0x402c06e4u
#define CYREG_USBDEVv2_MEM_DATA186 0x402c06e8u
#define CYREG_USBDEVv2_MEM_DATA187 0x402c06ecu
#define CYREG_USBDEVv2_MEM_DATA188 0x402c06f0u
#define CYREG_USBDEVv2_MEM_DATA189 0x402c06f4u
#define CYREG_USBDEVv2_MEM_DATA190 0x402c06f8u
#define CYREG_USBDEVv2_MEM_DATA191 0x402c06fcu
#define CYREG_USBDEVv2_MEM_DATA192 0x402c0700u
#define CYREG_USBDEVv2_MEM_DATA193 0x402c0704u
#define CYREG_USBDEVv2_MEM_DATA194 0x402c0708u
#define CYREG_USBDEVv2_MEM_DATA195 0x402c070cu
#define CYREG_USBDEVv2_MEM_DATA196 0x402c0710u
#define CYREG_USBDEVv2_MEM_DATA197 0x402c0714u
#define CYREG_USBDEVv2_MEM_DATA198 0x402c0718u
#define CYREG_USBDEVv2_MEM_DATA199 0x402c071cu
#define CYREG_USBDEVv2_MEM_DATA200 0x402c0720u
#define CYREG_USBDEVv2_MEM_DATA201 0x402c0724u
#define CYREG_USBDEVv2_MEM_DATA202 0x402c0728u
#define CYREG_USBDEVv2_MEM_DATA203 0x402c072cu
#define CYREG_USBDEVv2_MEM_DATA204 0x402c0730u
#define CYREG_USBDEVv2_MEM_DATA205 0x402c0734u
#define CYREG_USBDEVv2_MEM_DATA206 0x402c0738u
#define CYREG_USBDEVv2_MEM_DATA207 0x402c073cu
#define CYREG_USBDEVv2_MEM_DATA208 0x402c0740u
#define CYREG_USBDEVv2_MEM_DATA209 0x402c0744u
#define CYREG_USBDEVv2_MEM_DATA210 0x402c0748u
#define CYREG_USBDEVv2_MEM_DATA211 0x402c074cu
#define CYREG_USBDEVv2_MEM_DATA212 0x402c0750u
#define CYREG_USBDEVv2_MEM_DATA213 0x402c0754u
#define CYREG_USBDEVv2_MEM_DATA214 0x402c0758u
#define CYREG_USBDEVv2_MEM_DATA215 0x402c075cu
#define CYREG_USBDEVv2_MEM_DATA216 0x402c0760u
#define CYREG_USBDEVv2_MEM_DATA217 0x402c0764u
#define CYREG_USBDEVv2_MEM_DATA218 0x402c0768u
#define CYREG_USBDEVv2_MEM_DATA219 0x402c076cu
#define CYREG_USBDEVv2_MEM_DATA220 0x402c0770u
#define CYREG_USBDEVv2_MEM_DATA221 0x402c0774u
#define CYREG_USBDEVv2_MEM_DATA222 0x402c0778u
#define CYREG_USBDEVv2_MEM_DATA223 0x402c077cu
#define CYREG_USBDEVv2_MEM_DATA224 0x402c0780u
#define CYREG_USBDEVv2_MEM_DATA225 0x402c0784u
#define CYREG_USBDEVv2_MEM_DATA226 0x402c0788u
#define CYREG_USBDEVv2_MEM_DATA227 0x402c078cu
#define CYREG_USBDEVv2_MEM_DATA228 0x402c0790u
#define CYREG_USBDEVv2_MEM_DATA229 0x402c0794u
#define CYREG_USBDEVv2_MEM_DATA230 0x402c0798u
#define CYREG_USBDEVv2_MEM_DATA231 0x402c079cu
#define CYREG_USBDEVv2_MEM_DATA232 0x402c07a0u
#define CYREG_USBDEVv2_MEM_DATA233 0x402c07a4u
#define CYREG_USBDEVv2_MEM_DATA234 0x402c07a8u
#define CYREG_USBDEVv2_MEM_DATA235 0x402c07acu
#define CYREG_USBDEVv2_MEM_DATA236 0x402c07b0u
#define CYREG_USBDEVv2_MEM_DATA237 0x402c07b4u
#define CYREG_USBDEVv2_MEM_DATA238 0x402c07b8u
#define CYREG_USBDEVv2_MEM_DATA239 0x402c07bcu
#define CYREG_USBDEVv2_MEM_DATA240 0x402c07c0u
#define CYREG_USBDEVv2_MEM_DATA241 0x402c07c4u
#define CYREG_USBDEVv2_MEM_DATA242 0x402c07c8u
#define CYREG_USBDEVv2_MEM_DATA243 0x402c07ccu
#define CYREG_USBDEVv2_MEM_DATA244 0x402c07d0u
#define CYREG_USBDEVv2_MEM_DATA245 0x402c07d4u
#define CYREG_USBDEVv2_MEM_DATA246 0x402c07d8u
#define CYREG_USBDEVv2_MEM_DATA247 0x402c07dcu
#define CYREG_USBDEVv2_MEM_DATA248 0x402c07e0u
#define CYREG_USBDEVv2_MEM_DATA249 0x402c07e4u
#define CYREG_USBDEVv2_MEM_DATA250 0x402c07e8u
#define CYREG_USBDEVv2_MEM_DATA251 0x402c07ecu
#define CYREG_USBDEVv2_MEM_DATA252 0x402c07f0u
#define CYREG_USBDEVv2_MEM_DATA253 0x402c07f4u
#define CYREG_USBDEVv2_MEM_DATA254 0x402c07f8u
#define CYREG_USBDEVv2_MEM_DATA255 0x402c07fcu
#define CYREG_USBDEVv2_MEM_DATA256 0x402c0800u
#define CYREG_USBDEVv2_MEM_DATA257 0x402c0804u
#define CYREG_USBDEVv2_MEM_DATA258 0x402c0808u
#define CYREG_USBDEVv2_MEM_DATA259 0x402c080cu
#define CYREG_USBDEVv2_MEM_DATA260 0x402c0810u
#define CYREG_USBDEVv2_MEM_DATA261 0x402c0814u
#define CYREG_USBDEVv2_MEM_DATA262 0x402c0818u
#define CYREG_USBDEVv2_MEM_DATA263 0x402c081cu
#define CYREG_USBDEVv2_MEM_DATA264 0x402c0820u
#define CYREG_USBDEVv2_MEM_DATA265 0x402c0824u
#define CYREG_USBDEVv2_MEM_DATA266 0x402c0828u
#define CYREG_USBDEVv2_MEM_DATA267 0x402c082cu
#define CYREG_USBDEVv2_MEM_DATA268 0x402c0830u
#define CYREG_USBDEVv2_MEM_DATA269 0x402c0834u
#define CYREG_USBDEVv2_MEM_DATA270 0x402c0838u
#define CYREG_USBDEVv2_MEM_DATA271 0x402c083cu
#define CYREG_USBDEVv2_MEM_DATA272 0x402c0840u
#define CYREG_USBDEVv2_MEM_DATA273 0x402c0844u
#define CYREG_USBDEVv2_MEM_DATA274 0x402c0848u
#define CYREG_USBDEVv2_MEM_DATA275 0x402c084cu
#define CYREG_USBDEVv2_MEM_DATA276 0x402c0850u
#define CYREG_USBDEVv2_MEM_DATA277 0x402c0854u
#define CYREG_USBDEVv2_MEM_DATA278 0x402c0858u
#define CYREG_USBDEVv2_MEM_DATA279 0x402c085cu
#define CYREG_USBDEVv2_MEM_DATA280 0x402c0860u
#define CYREG_USBDEVv2_MEM_DATA281 0x402c0864u
#define CYREG_USBDEVv2_MEM_DATA282 0x402c0868u
#define CYREG_USBDEVv2_MEM_DATA283 0x402c086cu
#define CYREG_USBDEVv2_MEM_DATA284 0x402c0870u
#define CYREG_USBDEVv2_MEM_DATA285 0x402c0874u
#define CYREG_USBDEVv2_MEM_DATA286 0x402c0878u
#define CYREG_USBDEVv2_MEM_DATA287 0x402c087cu
#define CYREG_USBDEVv2_MEM_DATA288 0x402c0880u
#define CYREG_USBDEVv2_MEM_DATA289 0x402c0884u
#define CYREG_USBDEVv2_MEM_DATA290 0x402c0888u
#define CYREG_USBDEVv2_MEM_DATA291 0x402c088cu
#define CYREG_USBDEVv2_MEM_DATA292 0x402c0890u
#define CYREG_USBDEVv2_MEM_DATA293 0x402c0894u
#define CYREG_USBDEVv2_MEM_DATA294 0x402c0898u
#define CYREG_USBDEVv2_MEM_DATA295 0x402c089cu
#define CYREG_USBDEVv2_MEM_DATA296 0x402c08a0u
#define CYREG_USBDEVv2_MEM_DATA297 0x402c08a4u
#define CYREG_USBDEVv2_MEM_DATA298 0x402c08a8u
#define CYREG_USBDEVv2_MEM_DATA299 0x402c08acu
#define CYREG_USBDEVv2_MEM_DATA300 0x402c08b0u
#define CYREG_USBDEVv2_MEM_DATA301 0x402c08b4u
#define CYREG_USBDEVv2_MEM_DATA302 0x402c08b8u
#define CYREG_USBDEVv2_MEM_DATA303 0x402c08bcu
#define CYREG_USBDEVv2_MEM_DATA304 0x402c08c0u
#define CYREG_USBDEVv2_MEM_DATA305 0x402c08c4u
#define CYREG_USBDEVv2_MEM_DATA306 0x402c08c8u
#define CYREG_USBDEVv2_MEM_DATA307 0x402c08ccu
#define CYREG_USBDEVv2_MEM_DATA308 0x402c08d0u
#define CYREG_USBDEVv2_MEM_DATA309 0x402c08d4u
#define CYREG_USBDEVv2_MEM_DATA310 0x402c08d8u
#define CYREG_USBDEVv2_MEM_DATA311 0x402c08dcu
#define CYREG_USBDEVv2_MEM_DATA312 0x402c08e0u
#define CYREG_USBDEVv2_MEM_DATA313 0x402c08e4u
#define CYREG_USBDEVv2_MEM_DATA314 0x402c08e8u
#define CYREG_USBDEVv2_MEM_DATA315 0x402c08ecu
#define CYREG_USBDEVv2_MEM_DATA316 0x402c08f0u
#define CYREG_USBDEVv2_MEM_DATA317 0x402c08f4u
#define CYREG_USBDEVv2_MEM_DATA318 0x402c08f8u
#define CYREG_USBDEVv2_MEM_DATA319 0x402c08fcu
#define CYREG_USBDEVv2_MEM_DATA320 0x402c0900u
#define CYREG_USBDEVv2_MEM_DATA321 0x402c0904u
#define CYREG_USBDEVv2_MEM_DATA322 0x402c0908u
#define CYREG_USBDEVv2_MEM_DATA323 0x402c090cu
#define CYREG_USBDEVv2_MEM_DATA324 0x402c0910u
#define CYREG_USBDEVv2_MEM_DATA325 0x402c0914u
#define CYREG_USBDEVv2_MEM_DATA326 0x402c0918u
#define CYREG_USBDEVv2_MEM_DATA327 0x402c091cu
#define CYREG_USBDEVv2_MEM_DATA328 0x402c0920u
#define CYREG_USBDEVv2_MEM_DATA329 0x402c0924u
#define CYREG_USBDEVv2_MEM_DATA330 0x402c0928u
#define CYREG_USBDEVv2_MEM_DATA331 0x402c092cu
#define CYREG_USBDEVv2_MEM_DATA332 0x402c0930u
#define CYREG_USBDEVv2_MEM_DATA333 0x402c0934u
#define CYREG_USBDEVv2_MEM_DATA334 0x402c0938u
#define CYREG_USBDEVv2_MEM_DATA335 0x402c093cu
#define CYREG_USBDEVv2_MEM_DATA336 0x402c0940u
#define CYREG_USBDEVv2_MEM_DATA337 0x402c0944u
#define CYREG_USBDEVv2_MEM_DATA338 0x402c0948u
#define CYREG_USBDEVv2_MEM_DATA339 0x402c094cu
#define CYREG_USBDEVv2_MEM_DATA340 0x402c0950u
#define CYREG_USBDEVv2_MEM_DATA341 0x402c0954u
#define CYREG_USBDEVv2_MEM_DATA342 0x402c0958u
#define CYREG_USBDEVv2_MEM_DATA343 0x402c095cu
#define CYREG_USBDEVv2_MEM_DATA344 0x402c0960u
#define CYREG_USBDEVv2_MEM_DATA345 0x402c0964u
#define CYREG_USBDEVv2_MEM_DATA346 0x402c0968u
#define CYREG_USBDEVv2_MEM_DATA347 0x402c096cu
#define CYREG_USBDEVv2_MEM_DATA348 0x402c0970u
#define CYREG_USBDEVv2_MEM_DATA349 0x402c0974u
#define CYREG_USBDEVv2_MEM_DATA350 0x402c0978u
#define CYREG_USBDEVv2_MEM_DATA351 0x402c097cu
#define CYREG_USBDEVv2_MEM_DATA352 0x402c0980u
#define CYREG_USBDEVv2_MEM_DATA353 0x402c0984u
#define CYREG_USBDEVv2_MEM_DATA354 0x402c0988u
#define CYREG_USBDEVv2_MEM_DATA355 0x402c098cu
#define CYREG_USBDEVv2_MEM_DATA356 0x402c0990u
#define CYREG_USBDEVv2_MEM_DATA357 0x402c0994u
#define CYREG_USBDEVv2_MEM_DATA358 0x402c0998u
#define CYREG_USBDEVv2_MEM_DATA359 0x402c099cu
#define CYREG_USBDEVv2_MEM_DATA360 0x402c09a0u
#define CYREG_USBDEVv2_MEM_DATA361 0x402c09a4u
#define CYREG_USBDEVv2_MEM_DATA362 0x402c09a8u
#define CYREG_USBDEVv2_MEM_DATA363 0x402c09acu
#define CYREG_USBDEVv2_MEM_DATA364 0x402c09b0u
#define CYREG_USBDEVv2_MEM_DATA365 0x402c09b4u
#define CYREG_USBDEVv2_MEM_DATA366 0x402c09b8u
#define CYREG_USBDEVv2_MEM_DATA367 0x402c09bcu
#define CYREG_USBDEVv2_MEM_DATA368 0x402c09c0u
#define CYREG_USBDEVv2_MEM_DATA369 0x402c09c4u
#define CYREG_USBDEVv2_MEM_DATA370 0x402c09c8u
#define CYREG_USBDEVv2_MEM_DATA371 0x402c09ccu
#define CYREG_USBDEVv2_MEM_DATA372 0x402c09d0u
#define CYREG_USBDEVv2_MEM_DATA373 0x402c09d4u
#define CYREG_USBDEVv2_MEM_DATA374 0x402c09d8u
#define CYREG_USBDEVv2_MEM_DATA375 0x402c09dcu
#define CYREG_USBDEVv2_MEM_DATA376 0x402c09e0u
#define CYREG_USBDEVv2_MEM_DATA377 0x402c09e4u
#define CYREG_USBDEVv2_MEM_DATA378 0x402c09e8u
#define CYREG_USBDEVv2_MEM_DATA379 0x402c09ecu
#define CYREG_USBDEVv2_MEM_DATA380 0x402c09f0u
#define CYREG_USBDEVv2_MEM_DATA381 0x402c09f4u
#define CYREG_USBDEVv2_MEM_DATA382 0x402c09f8u
#define CYREG_USBDEVv2_MEM_DATA383 0x402c09fcu
#define CYREG_USBDEVv2_MEM_DATA384 0x402c0a00u
#define CYREG_USBDEVv2_MEM_DATA385 0x402c0a04u
#define CYREG_USBDEVv2_MEM_DATA386 0x402c0a08u
#define CYREG_USBDEVv2_MEM_DATA387 0x402c0a0cu
#define CYREG_USBDEVv2_MEM_DATA388 0x402c0a10u
#define CYREG_USBDEVv2_MEM_DATA389 0x402c0a14u
#define CYREG_USBDEVv2_MEM_DATA390 0x402c0a18u
#define CYREG_USBDEVv2_MEM_DATA391 0x402c0a1cu
#define CYREG_USBDEVv2_MEM_DATA392 0x402c0a20u
#define CYREG_USBDEVv2_MEM_DATA393 0x402c0a24u
#define CYREG_USBDEVv2_MEM_DATA394 0x402c0a28u
#define CYREG_USBDEVv2_MEM_DATA395 0x402c0a2cu
#define CYREG_USBDEVv2_MEM_DATA396 0x402c0a30u
#define CYREG_USBDEVv2_MEM_DATA397 0x402c0a34u
#define CYREG_USBDEVv2_MEM_DATA398 0x402c0a38u
#define CYREG_USBDEVv2_MEM_DATA399 0x402c0a3cu
#define CYREG_USBDEVv2_MEM_DATA400 0x402c0a40u
#define CYREG_USBDEVv2_MEM_DATA401 0x402c0a44u
#define CYREG_USBDEVv2_MEM_DATA402 0x402c0a48u
#define CYREG_USBDEVv2_MEM_DATA403 0x402c0a4cu
#define CYREG_USBDEVv2_MEM_DATA404 0x402c0a50u
#define CYREG_USBDEVv2_MEM_DATA405 0x402c0a54u
#define CYREG_USBDEVv2_MEM_DATA406 0x402c0a58u
#define CYREG_USBDEVv2_MEM_DATA407 0x402c0a5cu
#define CYREG_USBDEVv2_MEM_DATA408 0x402c0a60u
#define CYREG_USBDEVv2_MEM_DATA409 0x402c0a64u
#define CYREG_USBDEVv2_MEM_DATA410 0x402c0a68u
#define CYREG_USBDEVv2_MEM_DATA411 0x402c0a6cu
#define CYREG_USBDEVv2_MEM_DATA412 0x402c0a70u
#define CYREG_USBDEVv2_MEM_DATA413 0x402c0a74u
#define CYREG_USBDEVv2_MEM_DATA414 0x402c0a78u
#define CYREG_USBDEVv2_MEM_DATA415 0x402c0a7cu
#define CYREG_USBDEVv2_MEM_DATA416 0x402c0a80u
#define CYREG_USBDEVv2_MEM_DATA417 0x402c0a84u
#define CYREG_USBDEVv2_MEM_DATA418 0x402c0a88u
#define CYREG_USBDEVv2_MEM_DATA419 0x402c0a8cu
#define CYREG_USBDEVv2_MEM_DATA420 0x402c0a90u
#define CYREG_USBDEVv2_MEM_DATA421 0x402c0a94u
#define CYREG_USBDEVv2_MEM_DATA422 0x402c0a98u
#define CYREG_USBDEVv2_MEM_DATA423 0x402c0a9cu
#define CYREG_USBDEVv2_MEM_DATA424 0x402c0aa0u
#define CYREG_USBDEVv2_MEM_DATA425 0x402c0aa4u
#define CYREG_USBDEVv2_MEM_DATA426 0x402c0aa8u
#define CYREG_USBDEVv2_MEM_DATA427 0x402c0aacu
#define CYREG_USBDEVv2_MEM_DATA428 0x402c0ab0u
#define CYREG_USBDEVv2_MEM_DATA429 0x402c0ab4u
#define CYREG_USBDEVv2_MEM_DATA430 0x402c0ab8u
#define CYREG_USBDEVv2_MEM_DATA431 0x402c0abcu
#define CYREG_USBDEVv2_MEM_DATA432 0x402c0ac0u
#define CYREG_USBDEVv2_MEM_DATA433 0x402c0ac4u
#define CYREG_USBDEVv2_MEM_DATA434 0x402c0ac8u
#define CYREG_USBDEVv2_MEM_DATA435 0x402c0accu
#define CYREG_USBDEVv2_MEM_DATA436 0x402c0ad0u
#define CYREG_USBDEVv2_MEM_DATA437 0x402c0ad4u
#define CYREG_USBDEVv2_MEM_DATA438 0x402c0ad8u
#define CYREG_USBDEVv2_MEM_DATA439 0x402c0adcu
#define CYREG_USBDEVv2_MEM_DATA440 0x402c0ae0u
#define CYREG_USBDEVv2_MEM_DATA441 0x402c0ae4u
#define CYREG_USBDEVv2_MEM_DATA442 0x402c0ae8u
#define CYREG_USBDEVv2_MEM_DATA443 0x402c0aecu
#define CYREG_USBDEVv2_MEM_DATA444 0x402c0af0u
#define CYREG_USBDEVv2_MEM_DATA445 0x402c0af4u
#define CYREG_USBDEVv2_MEM_DATA446 0x402c0af8u
#define CYREG_USBDEVv2_MEM_DATA447 0x402c0afcu
#define CYREG_USBDEVv2_MEM_DATA448 0x402c0b00u
#define CYREG_USBDEVv2_MEM_DATA449 0x402c0b04u
#define CYREG_USBDEVv2_MEM_DATA450 0x402c0b08u
#define CYREG_USBDEVv2_MEM_DATA451 0x402c0b0cu
#define CYREG_USBDEVv2_MEM_DATA452 0x402c0b10u
#define CYREG_USBDEVv2_MEM_DATA453 0x402c0b14u
#define CYREG_USBDEVv2_MEM_DATA454 0x402c0b18u
#define CYREG_USBDEVv2_MEM_DATA455 0x402c0b1cu
#define CYREG_USBDEVv2_MEM_DATA456 0x402c0b20u
#define CYREG_USBDEVv2_MEM_DATA457 0x402c0b24u
#define CYREG_USBDEVv2_MEM_DATA458 0x402c0b28u
#define CYREG_USBDEVv2_MEM_DATA459 0x402c0b2cu
#define CYREG_USBDEVv2_MEM_DATA460 0x402c0b30u
#define CYREG_USBDEVv2_MEM_DATA461 0x402c0b34u
#define CYREG_USBDEVv2_MEM_DATA462 0x402c0b38u
#define CYREG_USBDEVv2_MEM_DATA463 0x402c0b3cu
#define CYREG_USBDEVv2_MEM_DATA464 0x402c0b40u
#define CYREG_USBDEVv2_MEM_DATA465 0x402c0b44u
#define CYREG_USBDEVv2_MEM_DATA466 0x402c0b48u
#define CYREG_USBDEVv2_MEM_DATA467 0x402c0b4cu
#define CYREG_USBDEVv2_MEM_DATA468 0x402c0b50u
#define CYREG_USBDEVv2_MEM_DATA469 0x402c0b54u
#define CYREG_USBDEVv2_MEM_DATA470 0x402c0b58u
#define CYREG_USBDEVv2_MEM_DATA471 0x402c0b5cu
#define CYREG_USBDEVv2_MEM_DATA472 0x402c0b60u
#define CYREG_USBDEVv2_MEM_DATA473 0x402c0b64u
#define CYREG_USBDEVv2_MEM_DATA474 0x402c0b68u
#define CYREG_USBDEVv2_MEM_DATA475 0x402c0b6cu
#define CYREG_USBDEVv2_MEM_DATA476 0x402c0b70u
#define CYREG_USBDEVv2_MEM_DATA477 0x402c0b74u
#define CYREG_USBDEVv2_MEM_DATA478 0x402c0b78u
#define CYREG_USBDEVv2_MEM_DATA479 0x402c0b7cu
#define CYREG_USBDEVv2_MEM_DATA480 0x402c0b80u
#define CYREG_USBDEVv2_MEM_DATA481 0x402c0b84u
#define CYREG_USBDEVv2_MEM_DATA482 0x402c0b88u
#define CYREG_USBDEVv2_MEM_DATA483 0x402c0b8cu
#define CYREG_USBDEVv2_MEM_DATA484 0x402c0b90u
#define CYREG_USBDEVv2_MEM_DATA485 0x402c0b94u
#define CYREG_USBDEVv2_MEM_DATA486 0x402c0b98u
#define CYREG_USBDEVv2_MEM_DATA487 0x402c0b9cu
#define CYREG_USBDEVv2_MEM_DATA488 0x402c0ba0u
#define CYREG_USBDEVv2_MEM_DATA489 0x402c0ba4u
#define CYREG_USBDEVv2_MEM_DATA490 0x402c0ba8u
#define CYREG_USBDEVv2_MEM_DATA491 0x402c0bacu
#define CYREG_USBDEVv2_MEM_DATA492 0x402c0bb0u
#define CYREG_USBDEVv2_MEM_DATA493 0x402c0bb4u
#define CYREG_USBDEVv2_MEM_DATA494 0x402c0bb8u
#define CYREG_USBDEVv2_MEM_DATA495 0x402c0bbcu
#define CYREG_USBDEVv2_MEM_DATA496 0x402c0bc0u
#define CYREG_USBDEVv2_MEM_DATA497 0x402c0bc4u
#define CYREG_USBDEVv2_MEM_DATA498 0x402c0bc8u
#define CYREG_USBDEVv2_MEM_DATA499 0x402c0bccu
#define CYREG_USBDEVv2_MEM_DATA500 0x402c0bd0u
#define CYREG_USBDEVv2_MEM_DATA501 0x402c0bd4u
#define CYREG_USBDEVv2_MEM_DATA502 0x402c0bd8u
#define CYREG_USBDEVv2_MEM_DATA503 0x402c0bdcu
#define CYREG_USBDEVv2_MEM_DATA504 0x402c0be0u
#define CYREG_USBDEVv2_MEM_DATA505 0x402c0be4u
#define CYREG_USBDEVv2_MEM_DATA506 0x402c0be8u
#define CYREG_USBDEVv2_MEM_DATA507 0x402c0becu
#define CYREG_USBDEVv2_MEM_DATA508 0x402c0bf0u
#define CYREG_USBDEVv2_MEM_DATA509 0x402c0bf4u
#define CYREG_USBDEVv2_MEM_DATA510 0x402c0bf8u
#define CYREG_USBDEVv2_MEM_DATA511 0x402c0bfcu
#define CYREG_USBDEVv2_SOF16 0x402c1060u
#define CYFLD_USBDEVv2_FRAME_NUMBER16__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_FRAME_NUMBER16__SIZE 0x0000000bu
#define CYREG_USBDEVv2_OSCLK_DR16 0x402c1080u
#define CYFLD_USBDEVv2_ADDER16__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_ADDER16__SIZE 0x0000000fu
#define CYREG_USBDEVv2_ARB_RW1_WA16 0x402c1210u
#define CYFLD_USBDEVv2_WA16__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_WA16__SIZE 0x00000009u
#define CYREG_USBDEVv2_ARB_RW1_RA16 0x402c1218u
#define CYFLD_USBDEVv2_RA16__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_RA16__SIZE 0x00000009u
#define CYREG_USBDEVv2_ARB_RW1_DR16 0x402c1220u
#define CYFLD_USBDEVv2_DR16__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_DR16__SIZE 0x00000010u
#define CYREG_USBDEVv2_ARB_RW2_WA16 0x402c1250u
#define CYREG_USBDEVv2_ARB_RW2_RA16 0x402c1258u
#define CYREG_USBDEVv2_ARB_RW2_DR16 0x402c1260u
#define CYREG_USBDEVv2_ARB_RW3_WA16 0x402c1290u
#define CYREG_USBDEVv2_ARB_RW3_RA16 0x402c1298u
#define CYREG_USBDEVv2_ARB_RW3_DR16 0x402c12a0u
#define CYREG_USBDEVv2_CWA16 0x402c12b0u
#define CYFLD_USBDEVv2_CWA16__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_CWA16__SIZE 0x00000009u
#define CYREG_USBDEVv2_ARB_RW4_WA16 0x402c12d0u
#define CYREG_USBDEVv2_ARB_RW4_RA16 0x402c12d8u
#define CYREG_USBDEVv2_ARB_RW4_DR16 0x402c12e0u
#define CYREG_USBDEVv2_DMA_THRES16 0x402c12f0u
#define CYFLD_USBDEVv2_DMA_THS16__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_DMA_THS16__SIZE 0x00000009u
#define CYREG_USBDEVv2_ARB_RW5_WA16 0x402c1310u
#define CYREG_USBDEVv2_ARB_RW5_RA16 0x402c1318u
#define CYREG_USBDEVv2_ARB_RW5_DR16 0x402c1320u
#define CYREG_USBDEVv2_ARB_RW6_WA16 0x402c1350u
#define CYREG_USBDEVv2_ARB_RW6_RA16 0x402c1358u
#define CYREG_USBDEVv2_ARB_RW6_DR16 0x402c1360u
#define CYREG_USBDEVv2_ARB_RW7_WA16 0x402c1390u
#define CYREG_USBDEVv2_ARB_RW7_RA16 0x402c1398u
#define CYREG_USBDEVv2_ARB_RW7_DR16 0x402c13a0u
#define CYREG_USBDEVv2_ARB_RW8_WA16 0x402c13d0u
#define CYREG_USBDEVv2_ARB_RW8_RA16 0x402c13d8u
#define CYREG_USBDEVv2_ARB_RW8_DR16 0x402c13e0u
#define CYDEV_USBDEVv2_USB_BASE 0x402c2000u
#define CYDEV_USBDEVv2_USB_SIZE 0x00001000u
#define CYREG_USBDEVv2_USB_POWER_CTRL 0x402c2000u
#define CYFLD_USBDEVv2_USB_VBUS_VALID_OVR__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_VBUS_VALID_OVR__SIZE 0x00000002u
#define CYFLD_USBDEVv2_USB_SUSPEND__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_USB_SUSPEND__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_SUSPEND_DEL__OFFSET 0x00000003u
#define CYFLD_USBDEVv2_USB_SUSPEND_DEL__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_ISOLATE__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_USB_ISOLATE__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_CHDET_PWR_CTL__OFFSET 0x00000005u
#define CYFLD_USBDEVv2_USB_CHDET_PWR_CTL__SIZE 0x00000002u
#define CYFLD_USBDEVv2_USB_ENABLE_DM_PULLDOWN__OFFSET 0x00000019u
#define CYFLD_USBDEVv2_USB_ENABLE_DM_PULLDOWN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_ENABLE_VBUS_PULLDOWN__OFFSET 0x0000001au
#define CYFLD_USBDEVv2_USB_ENABLE_VBUS_PULLDOWN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_ENABLE_RCVR__OFFSET 0x0000001bu
#define CYFLD_USBDEVv2_USB_ENABLE_RCVR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_ENABLE_DPO__OFFSET 0x0000001cu
#define CYFLD_USBDEVv2_USB_ENABLE_DPO__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_ENABLE_DMO__OFFSET 0x0000001du
#define CYFLD_USBDEVv2_USB_ENABLE_DMO__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_ENABLE_CHGDET__OFFSET 0x0000001eu
#define CYFLD_USBDEVv2_USB_ENABLE_CHGDET__SIZE 0x00000001u
/* Duplicate field name in USBDEVv2_USB: ENABLE [31] (previous: [7]) */
#define CYREG_USBDEVv2_USB_CHGDET_CTRL 0x402c2004u
#define CYFLD_USBDEVv2_USB_COMP_DP__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_COMP_DP__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_COMP_DM__OFFSET 0x00000001u
#define CYFLD_USBDEVv2_USB_COMP_DM__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_COMP_EN__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_USB_COMP_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_REF_DP__OFFSET 0x00000003u
#define CYFLD_USBDEVv2_USB_REF_DP__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_REF_DM__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_USB_REF_DM__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_REF_EN__OFFSET 0x00000005u
#define CYFLD_USBDEVv2_USB_REF_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_DCD_SRC_EN__OFFSET 0x00000006u
#define CYFLD_USBDEVv2_USB_DCD_SRC_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_ADFT_CTRL__OFFSET 0x0000000cu
#define CYFLD_USBDEVv2_USB_ADFT_CTRL__SIZE 0x00000002u
#define CYVAL_USBDEVv2_USB_ADFT_CTRL_ADFT_NORMAL 0x00000000u
#define CYVAL_USBDEVv2_USB_ADFT_CTRL_ADFT_VBG 0x00000001u
#define CYVAL_USBDEVv2_USB_ADFT_CTRL_ADFT_DONTUSE 0x00000002u
#define CYVAL_USBDEVv2_USB_ADFT_CTRL_ADFT_ADFTIN 0x00000003u
#define CYFLD_USBDEVv2_USB_COMP_OUT__OFFSET 0x0000001fu
#define CYFLD_USBDEVv2_USB_COMP_OUT__SIZE 0x00000001u
#define CYREG_USBDEVv2_USB_USBIO_CTRL 0x402c2008u
#define CYFLD_USBDEVv2_USB_DM_P__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_DM_P__SIZE 0x00000003u
#define CYVAL_USBDEVv2_USB_DM_P_OFF 0x00000000u
#define CYVAL_USBDEVv2_USB_DM_P_INPUT 0x00000001u
#define CYVAL_USBDEVv2_USB_DM_P_0_PU 0x00000002u
#define CYVAL_USBDEVv2_USB_DM_P_0_Z 0x00000004u
#define CYVAL_USBDEVv2_USB_DM_P_0_1 0x00000006u
#define CYFLD_USBDEVv2_USB_DM_M__OFFSET 0x00000003u
#define CYFLD_USBDEVv2_USB_DM_M__SIZE 0x00000003u
#define CYREG_USBDEVv2_USB_FLOW_CTRL 0x402c200cu
#define CYFLD_USBDEVv2_USB_EP1_ERR_RESP__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_EP1_ERR_RESP__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP2_ERR_RESP__OFFSET 0x00000001u
#define CYFLD_USBDEVv2_USB_EP2_ERR_RESP__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP3_ERR_RESP__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_USB_EP3_ERR_RESP__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP4_ERR_RESP__OFFSET 0x00000003u
#define CYFLD_USBDEVv2_USB_EP4_ERR_RESP__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP5_ERR_RESP__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_USB_EP5_ERR_RESP__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP6_ERR_RESP__OFFSET 0x00000005u
#define CYFLD_USBDEVv2_USB_EP6_ERR_RESP__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP7_ERR_RESP__OFFSET 0x00000006u
#define CYFLD_USBDEVv2_USB_EP7_ERR_RESP__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP8_ERR_RESP__OFFSET 0x00000007u
#define CYFLD_USBDEVv2_USB_EP8_ERR_RESP__SIZE 0x00000001u
#define CYREG_USBDEVv2_USB_LPM_CTRL 0x402c2010u
#define CYFLD_USBDEVv2_USB_LPM_EN__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_LPM_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_LPM_ACK_RESP__OFFSET 0x00000001u
#define CYFLD_USBDEVv2_USB_LPM_ACK_RESP__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_NYET_EN__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_USB_NYET_EN__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_SUB_RESP__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_USB_SUB_RESP__SIZE 0x00000001u
#define CYREG_USBDEVv2_USB_LPM_STAT 0x402c2014u
#define CYFLD_USBDEVv2_USB_LPM_BESL__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_LPM_BESL__SIZE 0x00000004u
#define CYFLD_USBDEVv2_USB_LPM_REMOTEWAKE__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_USB_LPM_REMOTEWAKE__SIZE 0x00000001u
#define CYREG_USBDEVv2_USB_INTR_SIE 0x402c2020u
#define CYFLD_USBDEVv2_USB_SOF_INTR__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_SOF_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_BUS_RESET_INTR__OFFSET 0x00000001u
#define CYFLD_USBDEVv2_USB_BUS_RESET_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP0_INTR__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_USB_EP0_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_LPM_INTR__OFFSET 0x00000003u
#define CYFLD_USBDEVv2_USB_LPM_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_RESUME_INTR__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_USB_RESUME_INTR__SIZE 0x00000001u
#define CYREG_USBDEVv2_USB_INTR_SIE_SET 0x402c2024u
#define CYFLD_USBDEVv2_USB_SOF_INTR_SET__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_SOF_INTR_SET__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_BUS_RESET_INTR_SET__OFFSET 0x00000001u
#define CYFLD_USBDEVv2_USB_BUS_RESET_INTR_SET__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP0_INTR_SET__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_USB_EP0_INTR_SET__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_LPM_INTR_SET__OFFSET 0x00000003u
#define CYFLD_USBDEVv2_USB_LPM_INTR_SET__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_RESUME_INTR_SET__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_USB_RESUME_INTR_SET__SIZE 0x00000001u
#define CYREG_USBDEVv2_USB_INTR_SIE_MASK 0x402c2028u
#define CYFLD_USBDEVv2_USB_SOF_INTR_MASK__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_SOF_INTR_MASK__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_BUS_RESET_INTR_MASK__OFFSET 0x00000001u
#define CYFLD_USBDEVv2_USB_BUS_RESET_INTR_MASK__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP0_INTR_MASK__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_USB_EP0_INTR_MASK__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_LPM_INTR_MASK__OFFSET 0x00000003u
#define CYFLD_USBDEVv2_USB_LPM_INTR_MASK__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_RESUME_INTR_MASK__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_USB_RESUME_INTR_MASK__SIZE 0x00000001u
#define CYREG_USBDEVv2_USB_INTR_SIE_MASKED 0x402c202cu
#define CYFLD_USBDEVv2_USB_SOF_INTR_MASKED__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_SOF_INTR_MASKED__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_BUS_RESET_INTR_MASKED__OFFSET 0x00000001u
#define CYFLD_USBDEVv2_USB_BUS_RESET_INTR_MASKED__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP0_INTR_MASKED__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_USB_EP0_INTR_MASKED__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_LPM_INTR_MASKED__OFFSET 0x00000003u
#define CYFLD_USBDEVv2_USB_LPM_INTR_MASKED__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_RESUME_INTR_MASKED__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_USB_RESUME_INTR_MASKED__SIZE 0x00000001u
#define CYREG_USBDEVv2_USB_INTR_LVL_SEL 0x402c2030u
#define CYFLD_USBDEVv2_USB_SOF_LVL_SEL__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_SOF_LVL_SEL__SIZE 0x00000002u
#define CYVAL_USBDEVv2_USB_SOF_LVL_SEL_HI 0x00000000u
#define CYVAL_USBDEVv2_USB_SOF_LVL_SEL_MED 0x00000001u
#define CYVAL_USBDEVv2_USB_SOF_LVL_SEL_LO 0x00000002u
#define CYVAL_USBDEVv2_USB_SOF_LVL_SEL_RESERVED 0x00000003u
#define CYFLD_USBDEVv2_USB_BUS_RESET_LVL_SEL__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_USB_BUS_RESET_LVL_SEL__SIZE 0x00000002u
#define CYFLD_USBDEVv2_USB_EP0_LVL_SEL__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_USB_EP0_LVL_SEL__SIZE 0x00000002u
#define CYFLD_USBDEVv2_USB_LPM_LVL_SEL__OFFSET 0x00000006u
#define CYFLD_USBDEVv2_USB_LPM_LVL_SEL__SIZE 0x00000002u
#define CYFLD_USBDEVv2_USB_RESUME_LVL_SEL__OFFSET 0x00000008u
#define CYFLD_USBDEVv2_USB_RESUME_LVL_SEL__SIZE 0x00000002u
#define CYFLD_USBDEVv2_USB_ARB_EP_LVL_SEL__OFFSET 0x0000000eu
#define CYFLD_USBDEVv2_USB_ARB_EP_LVL_SEL__SIZE 0x00000002u
#define CYFLD_USBDEVv2_USB_EP1_LVL_SEL__OFFSET 0x00000010u
#define CYFLD_USBDEVv2_USB_EP1_LVL_SEL__SIZE 0x00000002u
#define CYFLD_USBDEVv2_USB_EP2_LVL_SEL__OFFSET 0x00000012u
#define CYFLD_USBDEVv2_USB_EP2_LVL_SEL__SIZE 0x00000002u
#define CYFLD_USBDEVv2_USB_EP3_LVL_SEL__OFFSET 0x00000014u
#define CYFLD_USBDEVv2_USB_EP3_LVL_SEL__SIZE 0x00000002u
#define CYFLD_USBDEVv2_USB_EP4_LVL_SEL__OFFSET 0x00000016u
#define CYFLD_USBDEVv2_USB_EP4_LVL_SEL__SIZE 0x00000002u
#define CYFLD_USBDEVv2_USB_EP5_LVL_SEL__OFFSET 0x00000018u
#define CYFLD_USBDEVv2_USB_EP5_LVL_SEL__SIZE 0x00000002u
#define CYFLD_USBDEVv2_USB_EP6_LVL_SEL__OFFSET 0x0000001au
#define CYFLD_USBDEVv2_USB_EP6_LVL_SEL__SIZE 0x00000002u
#define CYFLD_USBDEVv2_USB_EP7_LVL_SEL__OFFSET 0x0000001cu
#define CYFLD_USBDEVv2_USB_EP7_LVL_SEL__SIZE 0x00000002u
#define CYFLD_USBDEVv2_USB_EP8_LVL_SEL__OFFSET 0x0000001eu
#define CYFLD_USBDEVv2_USB_EP8_LVL_SEL__SIZE 0x00000002u
#define CYREG_USBDEVv2_USB_INTR_CAUSE_HI 0x402c2034u
#define CYFLD_USBDEVv2_USB_ARB_EP_INTR__OFFSET 0x00000007u
#define CYFLD_USBDEVv2_USB_ARB_EP_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP1_INTR__OFFSET 0x00000008u
#define CYFLD_USBDEVv2_USB_EP1_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP2_INTR__OFFSET 0x00000009u
#define CYFLD_USBDEVv2_USB_EP2_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP3_INTR__OFFSET 0x0000000au
#define CYFLD_USBDEVv2_USB_EP3_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP4_INTR__OFFSET 0x0000000bu
#define CYFLD_USBDEVv2_USB_EP4_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP5_INTR__OFFSET 0x0000000cu
#define CYFLD_USBDEVv2_USB_EP5_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP6_INTR__OFFSET 0x0000000du
#define CYFLD_USBDEVv2_USB_EP6_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP7_INTR__OFFSET 0x0000000eu
#define CYFLD_USBDEVv2_USB_EP7_INTR__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_EP8_INTR__OFFSET 0x0000000fu
#define CYFLD_USBDEVv2_USB_EP8_INTR__SIZE 0x00000001u
#define CYREG_USBDEVv2_USB_INTR_CAUSE_MED 0x402c2038u
#define CYREG_USBDEVv2_USB_INTR_CAUSE_LO 0x402c203cu
#define CYREG_USBDEVv2_USB_DFT_CTRL 0x402c2070u
#define CYFLD_USBDEVv2_USB_DDFT_SEL__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_DDFT_SEL__SIZE 0x00000003u
#define CYVAL_USBDEVv2_USB_DDFT_SEL_OFF 0x00000000u
#define CYVAL_USBDEVv2_USB_DDFT_SEL_DP_SE 0x00000001u
#define CYVAL_USBDEVv2_USB_DDFT_SEL_DM_SE 0x00000002u
#define CYVAL_USBDEVv2_USB_DDFT_SEL_RCV_DF 0x00000003u
#define CYVAL_USBDEVv2_USB_DDFT_SEL_CHRG_DET 0x00000004u
#define CYVAL_USBDEVv2_USB_DDFT_SEL_VBUS_DET 0x00000005u
#define CYFLD_USBDEVv2_USB_ADFT_VREFOUT_SEL__OFFSET 0x00000008u
#define CYFLD_USBDEVv2_USB_ADFT_VREFOUT_SEL__SIZE 0x00000002u
#define CYVAL_USBDEVv2_USB_ADFT_VREFOUT_SEL_OPEN 0x00000000u
#define CYVAL_USBDEVv2_USB_ADFT_VREFOUT_SEL_AMUXA 0x00000001u
#define CYVAL_USBDEVv2_USB_ADFT_VREFOUT_SEL_AMUXB 0x00000002u
#define CYVAL_USBDEVv2_USB_ADFT_VREFOUT_SEL_RSVD 0x00000003u
#define CYREG_USBDEVv2_USB_PHY_TRIM0 0x402c2f00u
#define CYFLD_USBDEVv2_USB_TRIM_DP_R_REG__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_TRIM_DP_R_REG__SIZE 0x00000006u
#define CYREG_USBDEVv2_USB_PHY_TRIM1 0x402c2f04u
#define CYFLD_USBDEVv2_USB_TRIM_DM_R_REG__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_TRIM_DM_R_REG__SIZE 0x00000006u
#define CYREG_USBDEVv2_USB_PHY_TRIM2 0x402c2f08u
#define CYFLD_USBDEVv2_USB_TRIM_DP_R_BYPASS__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_TRIM_DP_R_BYPASS__SIZE 0x00000006u
#define CYREG_USBDEVv2_USB_PHY_TRIM3 0x402c2f0cu
#define CYFLD_USBDEVv2_USB_TRIM_DM_R_BYPASS__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_TRIM_DM_R_BYPASS__SIZE 0x00000006u
#define CYREG_USBDEVv2_USB_CHGDET_TRIM 0x402c2f10u
#define CYFLD_USBDEVv2_USB_V325M_TRIM__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_V325M_TRIM__SIZE 0x00000002u
#define CYFLD_USBDEVv2_USB_V600M_TRIM__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_USB_V600M_TRIM__SIZE 0x00000003u
#define CYREG_USBDEVv2_USB_TRIM 0x402c2f14u
#define CYFLD_USBDEVv2_USB_DM_PD_VAL__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_DM_PD_VAL__SIZE 0x00000002u
#define CYREG_USBDEVv2_USB_USBIO_TRIM 0x402c2f18u
#define CYFLD_USBDEVv2_USB_TRIM__OFFSET 0x00000000u
#define CYFLD_USBDEVv2_USB_TRIM__SIZE 0x00000002u
#define CYVAL_USBDEVv2_USB_TRIM_TRIM_NO 0x00000000u
#define CYVAL_USBDEVv2_USB_TRIM_TRIM_LOWER 0x00000001u
#define CYVAL_USBDEVv2_USB_TRIM_TRIM_HIGHER 0x00000002u
#define CYVAL_USBDEVv2_USB_TRIM_TRIM_DONT_USE 0x00000003u
#define CYFLD_USBDEVv2_USB_MDEC__OFFSET 0x00000002u
#define CYFLD_USBDEVv2_USB_MDEC__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_MINC__OFFSET 0x00000003u
#define CYFLD_USBDEVv2_USB_MINC__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_X_INC__OFFSET 0x00000004u
#define CYFLD_USBDEVv2_USB_X_INC__SIZE 0x00000001u
#define CYFLD_USBDEVv2_USB_X_DEC__OFFSET 0x00000005u
#define CYFLD_USBDEVv2_USB_X_DEC__SIZE 0x00000001u
#define CYDEV_CAN0_BASE 0x402e0000u
#define CYDEV_CAN0_SIZE 0x00010000u
#define CYREG_CAN0_INT_STATUS 0x402e0000u
#define CYFLD_CAN_ARB_LOSS__OFFSET 0x00000002u
#define CYFLD_CAN_ARB_LOSS__SIZE 0x00000001u
#define CYFLD_CAN_OVR_LOAD__OFFSET 0x00000003u
#define CYFLD_CAN_OVR_LOAD__SIZE 0x00000001u
#define CYFLD_CAN_BIT_ERR__OFFSET 0x00000004u
#define CYFLD_CAN_BIT_ERR__SIZE 0x00000001u
#define CYFLD_CAN_STUFF_ERR__OFFSET 0x00000005u
#define CYFLD_CAN_STUFF_ERR__SIZE 0x00000001u
#define CYFLD_CAN_ACK_ERR__OFFSET 0x00000006u
#define CYFLD_CAN_ACK_ERR__SIZE 0x00000001u
#define CYFLD_CAN_FORM_ERR__OFFSET 0x00000007u
#define CYFLD_CAN_FORM_ERR__SIZE 0x00000001u
#define CYFLD_CAN_CRC_ERR__OFFSET 0x00000008u
#define CYFLD_CAN_CRC_ERR__SIZE 0x00000001u
#define CYFLD_CAN_BUS_OFF__OFFSET 0x00000009u
#define CYFLD_CAN_BUS_OFF__SIZE 0x00000001u
#define CYFLD_CAN_RX_MSG_LOSS__OFFSET 0x0000000au
#define CYFLD_CAN_RX_MSG_LOSS__SIZE 0x00000001u
#define CYFLD_CAN_TX_MSG__OFFSET 0x0000000bu
#define CYFLD_CAN_TX_MSG__SIZE 0x00000001u
#define CYFLD_CAN_RX_MSG__OFFSET 0x0000000cu
#define CYFLD_CAN_RX_MSG__SIZE 0x00000001u
#define CYFLD_CAN_RTR_MSG__OFFSET 0x0000000du
#define CYFLD_CAN_RTR_MSG__SIZE 0x00000001u
#define CYFLD_CAN_STUCK_AT_0__OFFSET 0x0000000eu
#define CYFLD_CAN_STUCK_AT_0__SIZE 0x00000001u
#define CYFLD_CAN_SST_FAILURE__OFFSET 0x0000000fu
#define CYFLD_CAN_SST_FAILURE__SIZE 0x00000001u
#define CYREG_CAN0_INT_EBL 0x402e0004u
#define CYFLD_CAN_GLOBAL_INT_ENBL__OFFSET 0x00000000u
#define CYFLD_CAN_GLOBAL_INT_ENBL__SIZE 0x00000001u
#define CYFLD_CAN_ARB_LOSS_ENBL__OFFSET 0x00000002u
#define CYFLD_CAN_ARB_LOSS_ENBL__SIZE 0x00000001u
#define CYFLD_CAN_OVR_LOAD_ENBL__OFFSET 0x00000003u
#define CYFLD_CAN_OVR_LOAD_ENBL__SIZE 0x00000001u
#define CYFLD_CAN_BIT_ERR_ENBL__OFFSET 0x00000004u
#define CYFLD_CAN_BIT_ERR_ENBL__SIZE 0x00000001u
#define CYFLD_CAN_STUFF_ERR_ENBL__OFFSET 0x00000005u
#define CYFLD_CAN_STUFF_ERR_ENBL__SIZE 0x00000001u
#define CYFLD_CAN_ACK_ERR_ENBL__OFFSET 0x00000006u
#define CYFLD_CAN_ACK_ERR_ENBL__SIZE 0x00000001u
#define CYFLD_CAN_FORM_ERR_ENBL__OFFSET 0x00000007u
#define CYFLD_CAN_FORM_ERR_ENBL__SIZE 0x00000001u
#define CYFLD_CAN_CRC_ERR_ENBL__OFFSET 0x00000008u
#define CYFLD_CAN_CRC_ERR_ENBL__SIZE 0x00000001u
#define CYFLD_CAN_BUS_OFF_ENBL__OFFSET 0x00000009u
#define CYFLD_CAN_BUS_OFF_ENBL__SIZE 0x00000001u
#define CYFLD_CAN_TX_MSG_ENBL__OFFSET 0x0000000bu
#define CYFLD_CAN_TX_MSG_ENBL__SIZE 0x00000001u
#define CYFLD_CAN_RX_MSG_ENBl__OFFSET 0x0000000cu
#define CYFLD_CAN_RX_MSG_ENBl__SIZE 0x00000001u
#define CYFLD_CAN_RTR_MSG_ENBL__OFFSET 0x0000000du
#define CYFLD_CAN_RTR_MSG_ENBL__SIZE 0x00000001u
#define CYFLD_CAN_STUCK_AT_0_ENBL__OFFSET 0x0000000eu
#define CYFLD_CAN_STUCK_AT_0_ENBL__SIZE 0x00000001u
#define CYFLD_CAN_SST_FAILURE_ENBL__OFFSET 0x0000000fu
#define CYFLD_CAN_SST_FAILURE_ENBL__SIZE 0x00000001u
#define CYREG_CAN0_BUFFER_STATUS 0x402e0008u
#define CYFLD_CAN_RX0_MSG_AV__OFFSET 0x00000000u
#define CYFLD_CAN_RX0_MSG_AV__SIZE 0x00000001u
#define CYFLD_CAN_RX1_MSG_AV__OFFSET 0x00000001u
#define CYFLD_CAN_RX1_MSG_AV__SIZE 0x00000001u
#define CYFLD_CAN_RX2_MSG_AV__OFFSET 0x00000002u
#define CYFLD_CAN_RX2_MSG_AV__SIZE 0x00000001u
#define CYFLD_CAN_RX3_MSG_AV__OFFSET 0x00000003u
#define CYFLD_CAN_RX3_MSG_AV__SIZE 0x00000001u
#define CYFLD_CAN_RX4_MSG_AV__OFFSET 0x00000004u
#define CYFLD_CAN_RX4_MSG_AV__SIZE 0x00000001u
#define CYFLD_CAN_RX5_MSG_AV__OFFSET 0x00000005u
#define CYFLD_CAN_RX5_MSG_AV__SIZE 0x00000001u
#define CYFLD_CAN_RX6_MSG_AV__OFFSET 0x00000006u
#define CYFLD_CAN_RX6_MSG_AV__SIZE 0x00000001u
#define CYFLD_CAN_RX7_MSG_AV__OFFSET 0x00000007u
#define CYFLD_CAN_RX7_MSG_AV__SIZE 0x00000001u
#define CYFLD_CAN_RX8_MSG_AV__OFFSET 0x00000008u
#define CYFLD_CAN_RX8_MSG_AV__SIZE 0x00000001u
#define CYFLD_CAN_RX9_MSG_AV__OFFSET 0x00000009u
#define CYFLD_CAN_RX9_MSG_AV__SIZE 0x00000001u
#define CYFLD_CAN_RX10_MSG_AV__OFFSET 0x0000000au
#define CYFLD_CAN_RX10_MSG_AV__SIZE 0x00000001u
#define CYFLD_CAN_RX11_MSG_AV__OFFSET 0x0000000bu
#define CYFLD_CAN_RX11_MSG_AV__SIZE 0x00000001u
#define CYFLD_CAN_RX12_MSG_AV__OFFSET 0x0000000cu
#define CYFLD_CAN_RX12_MSG_AV__SIZE 0x00000001u
#define CYFLD_CAN_RX13_MSG_AV__OFFSET 0x0000000du
#define CYFLD_CAN_RX13_MSG_AV__SIZE 0x00000001u
#define CYFLD_CAN_RX14_MSG_AV__OFFSET 0x0000000eu
#define CYFLD_CAN_RX14_MSG_AV__SIZE 0x00000001u
#define CYFLD_CAN_RX15_MSG_AV__OFFSET 0x0000000fu
#define CYFLD_CAN_RX15_MSG_AV__SIZE 0x00000001u
#define CYFLD_CAN_TX0_REQ_PEND__OFFSET 0x00000010u
#define CYFLD_CAN_TX0_REQ_PEND__SIZE 0x00000001u
#define CYFLD_CAN_TX1_REQ_PEND__OFFSET 0x00000011u
#define CYFLD_CAN_TX1_REQ_PEND__SIZE 0x00000001u
#define CYFLD_CAN_TX2_REQ_PEND__OFFSET 0x00000012u
#define CYFLD_CAN_TX2_REQ_PEND__SIZE 0x00000001u
#define CYFLD_CAN_TX3_REQ_PEND__OFFSET 0x00000013u
#define CYFLD_CAN_TX3_REQ_PEND__SIZE 0x00000001u
#define CYFLD_CAN_TX4_REQ_PEND__OFFSET 0x00000014u
#define CYFLD_CAN_TX4_REQ_PEND__SIZE 0x00000001u
#define CYFLD_CAN_TX5_REQ_PEND__OFFSET 0x00000015u
#define CYFLD_CAN_TX5_REQ_PEND__SIZE 0x00000001u
#define CYFLD_CAN_TX6_REQ_PEND__OFFSET 0x00000016u
#define CYFLD_CAN_TX6_REQ_PEND__SIZE 0x00000001u
#define CYFLD_CAN_TX7_REQ_PEND__OFFSET 0x00000017u
#define CYFLD_CAN_TX7_REQ_PEND__SIZE 0x00000001u
#define CYREG_CAN0_ERROR_STATUS 0x402e000cu
#define CYFLD_CAN_TX_ERR_CNT__OFFSET 0x00000000u
#define CYFLD_CAN_TX_ERR_CNT__SIZE 0x00000008u
#define CYFLD_CAN_RX_ERR_CNT__OFFSET 0x00000008u
#define CYFLD_CAN_RX_ERR_CNT__SIZE 0x00000008u
#define CYFLD_CAN_ERROR_STATE__OFFSET 0x00000010u
#define CYFLD_CAN_ERROR_STATE__SIZE 0x00000002u
#define CYFLD_CAN_TXGTE96__OFFSET 0x00000012u
#define CYFLD_CAN_TXGTE96__SIZE 0x00000001u
#define CYFLD_CAN_RXGTE96__OFFSET 0x00000013u
#define CYFLD_CAN_RXGTE96__SIZE 0x00000001u
#define CYREG_CAN0_COMMAND 0x402e0010u
#define CYFLD_CAN_RUN__OFFSET 0x00000000u
#define CYFLD_CAN_RUN__SIZE 0x00000001u
#define CYFLD_CAN_LISTEN__OFFSET 0x00000001u
#define CYFLD_CAN_LISTEN__SIZE 0x00000001u
#define CYFLD_CAN_LOOPBACK_TEST__OFFSET 0x00000002u
#define CYFLD_CAN_LOOPBACK_TEST__SIZE 0x00000001u
#define CYFLD_CAN_SRAM_TEST__OFFSET 0x00000003u
#define CYFLD_CAN_SRAM_TEST__SIZE 0x00000001u
#define CYFLD_CAN_IP_REV_NUMBER__OFFSET 0x00000010u
#define CYFLD_CAN_IP_REV_NUMBER__SIZE 0x00000008u
#define CYFLD_CAN_IP_MINOR_VERSION__OFFSET 0x00000018u
#define CYFLD_CAN_IP_MINOR_VERSION__SIZE 0x00000004u
#define CYFLD_CAN_IP_MAJOR_VERSION__OFFSET 0x0000001cu
#define CYFLD_CAN_IP_MAJOR_VERSION__SIZE 0x00000004u
#define CYREG_CAN0_CONFIG 0x402e0014u
#define CYFLD_CAN_EDGE_MODE__OFFSET 0x00000000u
#define CYFLD_CAN_EDGE_MODE__SIZE 0x00000001u
#define CYFLD_CAN_SAMPLING_MODE__OFFSET 0x00000001u
#define CYFLD_CAN_SAMPLING_MODE__SIZE 0x00000001u
#define CYFLD_CAN_CFG_SJW__OFFSET 0x00000002u
#define CYFLD_CAN_CFG_SJW__SIZE 0x00000002u
#define CYFLD_CAN_AUTO_RESTART__OFFSET 0x00000004u
#define CYFLD_CAN_AUTO_RESTART__SIZE 0x00000001u
#define CYFLD_CAN_CFG_TSEG2__OFFSET 0x00000005u
#define CYFLD_CAN_CFG_TSEG2__SIZE 0x00000003u
#define CYFLD_CAN_CFG_TSEG1__OFFSET 0x00000008u
#define CYFLD_CAN_CFG_TSEG1__SIZE 0x00000004u
#define CYFLD_CAN_CFG_ARBITER__OFFSET 0x0000000cu
#define CYFLD_CAN_CFG_ARBITER__SIZE 0x00000001u
#define CYFLD_CAN_SWAP_ENDIAN__OFFSET 0x0000000du
#define CYFLD_CAN_SWAP_ENDIAN__SIZE 0x00000001u
#define CYFLD_CAN_ECR_MODE__OFFSET 0x0000000eu
#define CYFLD_CAN_ECR_MODE__SIZE 0x00000001u
#define CYFLD_CAN_CFG_BITRATE__OFFSET 0x00000010u
#define CYFLD_CAN_CFG_BITRATE__SIZE 0x0000000fu
#define CYREG_CAN0_ECR 0x402e0018u
#define CYFLD_CAN_ECR_STATUS__OFFSET 0x00000000u
#define CYFLD_CAN_ECR_STATUS__SIZE 0x00000001u
#define CYFLD_CAN_ERROR_TYPE__OFFSET 0x00000001u
#define CYFLD_CAN_ERROR_TYPE__SIZE 0x00000003u
#define CYFLD_CAN_RX_MODE__OFFSET 0x00000004u
#define CYFLD_CAN_RX_MODE__SIZE 0x00000001u
#define CYFLD_CAN_TX_MODE__OFFSET 0x00000005u
#define CYFLD_CAN_TX_MODE__SIZE 0x00000001u
#define CYFLD_CAN_BIT__OFFSET 0x00000006u
#define CYFLD_CAN_BIT__SIZE 0x00000006u
#define CYFLD_CAN_Field__OFFSET 0x0000000cu
#define CYFLD_CAN_Field__SIZE 0x00000005u
#define CYDEV_CAN0_CAN_TX0_BASE 0x402e0020u
#define CYDEV_CAN0_CAN_TX0_SIZE 0x00000010u
#define CYREG_CAN0_CAN_TX0_CONTROL 0x402e0020u
#define CYFLD_CAN_CAN_TX_TX_REQ__OFFSET 0x00000000u
#define CYFLD_CAN_CAN_TX_TX_REQ__SIZE 0x00000001u
#define CYFLD_CAN_CAN_TX_TX_ABORT__OFFSET 0x00000001u
#define CYFLD_CAN_CAN_TX_TX_ABORT__SIZE 0x00000001u
#define CYFLD_CAN_CAN_TX_TX_INT_EBL__OFFSET 0x00000002u
#define CYFLD_CAN_CAN_TX_TX_INT_EBL__SIZE 0x00000001u
#define CYFLD_CAN_CAN_TX_WPNL__OFFSET 0x00000003u
#define CYFLD_CAN_CAN_TX_WPNL__SIZE 0x00000001u
#define CYFLD_CAN_CAN_TX_DLC__OFFSET 0x00000010u
#define CYFLD_CAN_CAN_TX_DLC__SIZE 0x00000004u
#define CYFLD_CAN_CAN_TX_IDE__OFFSET 0x00000014u
#define CYFLD_CAN_CAN_TX_IDE__SIZE 0x00000001u
#define CYFLD_CAN_CAN_TX_RTR__OFFSET 0x00000015u
#define CYFLD_CAN_CAN_TX_RTR__SIZE 0x00000001u
#define CYFLD_CAN_CAN_TX_WPNH__OFFSET 0x00000017u
#define CYFLD_CAN_CAN_TX_WPNH__SIZE 0x00000001u
#define CYREG_CAN0_CAN_TX0_ID 0x402e0024u
#define CYFLD_CAN_CAN_TX_ID__OFFSET 0x00000003u
#define CYFLD_CAN_CAN_TX_ID__SIZE 0x0000001du
#define CYREG_CAN0_CAN_TX0_DATA_HIGH 0x402e0028u
#define CYFLD_CAN_CAN_TX_DATA__OFFSET 0x00000000u
#define CYFLD_CAN_CAN_TX_DATA__SIZE 0x00000020u
#define CYREG_CAN0_CAN_TX0_DATA_LOW 0x402e002cu
#define CYDEV_CAN0_CAN_TX1_BASE 0x402e0030u
#define CYDEV_CAN0_CAN_TX1_SIZE 0x00000010u
#define CYREG_CAN0_CAN_TX1_CONTROL 0x402e0030u
#define CYREG_CAN0_CAN_TX1_ID 0x402e0034u
#define CYREG_CAN0_CAN_TX1_DATA_HIGH 0x402e0038u
#define CYREG_CAN0_CAN_TX1_DATA_LOW 0x402e003cu
#define CYDEV_CAN0_CAN_TX2_BASE 0x402e0040u
#define CYDEV_CAN0_CAN_TX2_SIZE 0x00000010u
#define CYREG_CAN0_CAN_TX2_CONTROL 0x402e0040u
#define CYREG_CAN0_CAN_TX2_ID 0x402e0044u
#define CYREG_CAN0_CAN_TX2_DATA_HIGH 0x402e0048u
#define CYREG_CAN0_CAN_TX2_DATA_LOW 0x402e004cu
#define CYDEV_CAN0_CAN_TX3_BASE 0x402e0050u
#define CYDEV_CAN0_CAN_TX3_SIZE 0x00000010u
#define CYREG_CAN0_CAN_TX3_CONTROL 0x402e0050u
#define CYREG_CAN0_CAN_TX3_ID 0x402e0054u
#define CYREG_CAN0_CAN_TX3_DATA_HIGH 0x402e0058u
#define CYREG_CAN0_CAN_TX3_DATA_LOW 0x402e005cu
#define CYDEV_CAN0_CAN_TX4_BASE 0x402e0060u
#define CYDEV_CAN0_CAN_TX4_SIZE 0x00000010u
#define CYREG_CAN0_CAN_TX4_CONTROL 0x402e0060u
#define CYREG_CAN0_CAN_TX4_ID 0x402e0064u
#define CYREG_CAN0_CAN_TX4_DATA_HIGH 0x402e0068u
#define CYREG_CAN0_CAN_TX4_DATA_LOW 0x402e006cu
#define CYDEV_CAN0_CAN_TX5_BASE 0x402e0070u
#define CYDEV_CAN0_CAN_TX5_SIZE 0x00000010u
#define CYREG_CAN0_CAN_TX5_CONTROL 0x402e0070u
#define CYREG_CAN0_CAN_TX5_ID 0x402e0074u
#define CYREG_CAN0_CAN_TX5_DATA_HIGH 0x402e0078u
#define CYREG_CAN0_CAN_TX5_DATA_LOW 0x402e007cu
#define CYDEV_CAN0_CAN_TX6_BASE 0x402e0080u
#define CYDEV_CAN0_CAN_TX6_SIZE 0x00000010u
#define CYREG_CAN0_CAN_TX6_CONTROL 0x402e0080u
#define CYREG_CAN0_CAN_TX6_ID 0x402e0084u
#define CYREG_CAN0_CAN_TX6_DATA_HIGH 0x402e0088u
#define CYREG_CAN0_CAN_TX6_DATA_LOW 0x402e008cu
#define CYDEV_CAN0_CAN_TX7_BASE 0x402e0090u
#define CYDEV_CAN0_CAN_TX7_SIZE 0x00000010u
#define CYREG_CAN0_CAN_TX7_CONTROL 0x402e0090u
#define CYREG_CAN0_CAN_TX7_ID 0x402e0094u
#define CYREG_CAN0_CAN_TX7_DATA_HIGH 0x402e0098u
#define CYREG_CAN0_CAN_TX7_DATA_LOW 0x402e009cu
#define CYDEV_CAN0_CAN_RX0_BASE 0x402e00a0u
#define CYDEV_CAN0_CAN_RX0_SIZE 0x00000020u
#define CYREG_CAN0_CAN_RX0_CONTROL 0x402e00a0u
#define CYFLD_CAN_CAN_RX_MSG_AV_RTRSENT__OFFSET 0x00000000u
#define CYFLD_CAN_CAN_RX_MSG_AV_RTRSENT__SIZE 0x00000001u
#define CYFLD_CAN_CAN_RX_RTR_REPLY_PEND__OFFSET 0x00000001u
#define CYFLD_CAN_CAN_RX_RTR_REPLY_PEND__SIZE 0x00000001u
#define CYFLD_CAN_CAN_RX_RTR_ABORT__OFFSET 0x00000002u
#define CYFLD_CAN_CAN_RX_RTR_ABORT__SIZE 0x00000001u
#define CYFLD_CAN_CAN_RX_BUFFER_EN__OFFSET 0x00000003u
#define CYFLD_CAN_CAN_RX_BUFFER_EN__SIZE 0x00000001u
#define CYFLD_CAN_CAN_RX_RTR_REPLY__OFFSET 0x00000004u
#define CYFLD_CAN_CAN_RX_RTR_REPLY__SIZE 0x00000001u
#define CYFLD_CAN_CAN_RX_RX_INT_EBL__OFFSET 0x00000005u
#define CYFLD_CAN_CAN_RX_RX_INT_EBL__SIZE 0x00000001u
#define CYFLD_CAN_CAN_RX_LINK_FLAG__OFFSET 0x00000006u
#define CYFLD_CAN_CAN_RX_LINK_FLAG__SIZE 0x00000001u
#define CYFLD_CAN_CAN_RX_WPNL__OFFSET 0x00000007u
#define CYFLD_CAN_CAN_RX_WPNL__SIZE 0x00000001u
#define CYFLD_CAN_CAN_RX_DLC__OFFSET 0x00000010u
#define CYFLD_CAN_CAN_RX_DLC__SIZE 0x00000004u
#define CYFLD_CAN_CAN_RX_IDE_FMT__OFFSET 0x00000014u
#define CYFLD_CAN_CAN_RX_IDE_FMT__SIZE 0x00000001u
#define CYFLD_CAN_CAN_RX_RTR_MSG__OFFSET 0x00000015u
#define CYFLD_CAN_CAN_RX_RTR_MSG__SIZE 0x00000001u
#define CYFLD_CAN_CAN_RX_WPNH__OFFSET 0x00000017u
#define CYFLD_CAN_CAN_RX_WPNH__SIZE 0x00000001u
#define CYREG_CAN0_CAN_RX0_ID 0x402e00a4u
#define CYFLD_CAN_CAN_RX_ID__OFFSET 0x00000003u
#define CYFLD_CAN_CAN_RX_ID__SIZE 0x0000001du
#define CYREG_CAN0_CAN_RX0_DATA_HIGH 0x402e00a8u
#define CYFLD_CAN_CAN_RX_DATA__OFFSET 0x00000000u
#define CYFLD_CAN_CAN_RX_DATA__SIZE 0x00000020u
#define CYREG_CAN0_CAN_RX0_DATA_LOW 0x402e00acu
#define CYREG_CAN0_CAN_RX0_AMR 0x402e00b0u
#define CYFLD_CAN_CAN_RX_RTR__OFFSET 0x00000001u
#define CYFLD_CAN_CAN_RX_RTR__SIZE 0x00000001u
#define CYFLD_CAN_CAN_RX_IDE__OFFSET 0x00000002u
#define CYFLD_CAN_CAN_RX_IDE__SIZE 0x00000001u
#define CYREG_CAN0_CAN_RX0_ACR 0x402e00b4u
#define CYREG_CAN0_CAN_RX0_AMR_DATA 0x402e00b8u
#define CYFLD_CAN_CAN_RX_DATAL__OFFSET 0x00000000u
#define CYFLD_CAN_CAN_RX_DATAL__SIZE 0x00000010u
#define CYREG_CAN0_CAN_RX0_ACR_DATA 0x402e00bcu
#define CYDEV_CAN0_CAN_RX1_BASE 0x402e00c0u
#define CYDEV_CAN0_CAN_RX1_SIZE 0x00000020u
#define CYREG_CAN0_CAN_RX1_CONTROL 0x402e00c0u
#define CYREG_CAN0_CAN_RX1_ID 0x402e00c4u
#define CYREG_CAN0_CAN_RX1_DATA_HIGH 0x402e00c8u
#define CYREG_CAN0_CAN_RX1_DATA_LOW 0x402e00ccu
#define CYREG_CAN0_CAN_RX1_AMR 0x402e00d0u
#define CYREG_CAN0_CAN_RX1_ACR 0x402e00d4u
#define CYREG_CAN0_CAN_RX1_AMR_DATA 0x402e00d8u
#define CYREG_CAN0_CAN_RX1_ACR_DATA 0x402e00dcu
#define CYDEV_CAN0_CAN_RX2_BASE 0x402e00e0u
#define CYDEV_CAN0_CAN_RX2_SIZE 0x00000020u
#define CYREG_CAN0_CAN_RX2_CONTROL 0x402e00e0u
#define CYREG_CAN0_CAN_RX2_ID 0x402e00e4u
#define CYREG_CAN0_CAN_RX2_DATA_HIGH 0x402e00e8u
#define CYREG_CAN0_CAN_RX2_DATA_LOW 0x402e00ecu
#define CYREG_CAN0_CAN_RX2_AMR 0x402e00f0u
#define CYREG_CAN0_CAN_RX2_ACR 0x402e00f4u
#define CYREG_CAN0_CAN_RX2_AMR_DATA 0x402e00f8u
#define CYREG_CAN0_CAN_RX2_ACR_DATA 0x402e00fcu
#define CYDEV_CAN0_CAN_RX3_BASE 0x402e0100u
#define CYDEV_CAN0_CAN_RX3_SIZE 0x00000020u
#define CYREG_CAN0_CAN_RX3_CONTROL 0x402e0100u
#define CYREG_CAN0_CAN_RX3_ID 0x402e0104u
#define CYREG_CAN0_CAN_RX3_DATA_HIGH 0x402e0108u
#define CYREG_CAN0_CAN_RX3_DATA_LOW 0x402e010cu
#define CYREG_CAN0_CAN_RX3_AMR 0x402e0110u
#define CYREG_CAN0_CAN_RX3_ACR 0x402e0114u
#define CYREG_CAN0_CAN_RX3_AMR_DATA 0x402e0118u
#define CYREG_CAN0_CAN_RX3_ACR_DATA 0x402e011cu
#define CYDEV_CAN0_CAN_RX4_BASE 0x402e0120u
#define CYDEV_CAN0_CAN_RX4_SIZE 0x00000020u
#define CYREG_CAN0_CAN_RX4_CONTROL 0x402e0120u
#define CYREG_CAN0_CAN_RX4_ID 0x402e0124u
#define CYREG_CAN0_CAN_RX4_DATA_HIGH 0x402e0128u
#define CYREG_CAN0_CAN_RX4_DATA_LOW 0x402e012cu
#define CYREG_CAN0_CAN_RX4_AMR 0x402e0130u
#define CYREG_CAN0_CAN_RX4_ACR 0x402e0134u
#define CYREG_CAN0_CAN_RX4_AMR_DATA 0x402e0138u
#define CYREG_CAN0_CAN_RX4_ACR_DATA 0x402e013cu
#define CYDEV_CAN0_CAN_RX5_BASE 0x402e0140u
#define CYDEV_CAN0_CAN_RX5_SIZE 0x00000020u
#define CYREG_CAN0_CAN_RX5_CONTROL 0x402e0140u
#define CYREG_CAN0_CAN_RX5_ID 0x402e0144u
#define CYREG_CAN0_CAN_RX5_DATA_HIGH 0x402e0148u
#define CYREG_CAN0_CAN_RX5_DATA_LOW 0x402e014cu
#define CYREG_CAN0_CAN_RX5_AMR 0x402e0150u
#define CYREG_CAN0_CAN_RX5_ACR 0x402e0154u
#define CYREG_CAN0_CAN_RX5_AMR_DATA 0x402e0158u
#define CYREG_CAN0_CAN_RX5_ACR_DATA 0x402e015cu
#define CYDEV_CAN0_CAN_RX6_BASE 0x402e0160u
#define CYDEV_CAN0_CAN_RX6_SIZE 0x00000020u
#define CYREG_CAN0_CAN_RX6_CONTROL 0x402e0160u
#define CYREG_CAN0_CAN_RX6_ID 0x402e0164u
#define CYREG_CAN0_CAN_RX6_DATA_HIGH 0x402e0168u
#define CYREG_CAN0_CAN_RX6_DATA_LOW 0x402e016cu
#define CYREG_CAN0_CAN_RX6_AMR 0x402e0170u
#define CYREG_CAN0_CAN_RX6_ACR 0x402e0174u
#define CYREG_CAN0_CAN_RX6_AMR_DATA 0x402e0178u
#define CYREG_CAN0_CAN_RX6_ACR_DATA 0x402e017cu
#define CYDEV_CAN0_CAN_RX7_BASE 0x402e0180u
#define CYDEV_CAN0_CAN_RX7_SIZE 0x00000020u
#define CYREG_CAN0_CAN_RX7_CONTROL 0x402e0180u
#define CYREG_CAN0_CAN_RX7_ID 0x402e0184u
#define CYREG_CAN0_CAN_RX7_DATA_HIGH 0x402e0188u
#define CYREG_CAN0_CAN_RX7_DATA_LOW 0x402e018cu
#define CYREG_CAN0_CAN_RX7_AMR 0x402e0190u
#define CYREG_CAN0_CAN_RX7_ACR 0x402e0194u
#define CYREG_CAN0_CAN_RX7_AMR_DATA 0x402e0198u
#define CYREG_CAN0_CAN_RX7_ACR_DATA 0x402e019cu
#define CYDEV_CAN0_CAN_RX8_BASE 0x402e01a0u
#define CYDEV_CAN0_CAN_RX8_SIZE 0x00000020u
#define CYREG_CAN0_CAN_RX8_CONTROL 0x402e01a0u
#define CYREG_CAN0_CAN_RX8_ID 0x402e01a4u
#define CYREG_CAN0_CAN_RX8_DATA_HIGH 0x402e01a8u
#define CYREG_CAN0_CAN_RX8_DATA_LOW 0x402e01acu
#define CYREG_CAN0_CAN_RX8_AMR 0x402e01b0u
#define CYREG_CAN0_CAN_RX8_ACR 0x402e01b4u
#define CYREG_CAN0_CAN_RX8_AMR_DATA 0x402e01b8u
#define CYREG_CAN0_CAN_RX8_ACR_DATA 0x402e01bcu
#define CYDEV_CAN0_CAN_RX9_BASE 0x402e01c0u
#define CYDEV_CAN0_CAN_RX9_SIZE 0x00000020u
#define CYREG_CAN0_CAN_RX9_CONTROL 0x402e01c0u
#define CYREG_CAN0_CAN_RX9_ID 0x402e01c4u
#define CYREG_CAN0_CAN_RX9_DATA_HIGH 0x402e01c8u
#define CYREG_CAN0_CAN_RX9_DATA_LOW 0x402e01ccu
#define CYREG_CAN0_CAN_RX9_AMR 0x402e01d0u
#define CYREG_CAN0_CAN_RX9_ACR 0x402e01d4u
#define CYREG_CAN0_CAN_RX9_AMR_DATA 0x402e01d8u
#define CYREG_CAN0_CAN_RX9_ACR_DATA 0x402e01dcu
#define CYDEV_CAN0_CAN_RX10_BASE 0x402e01e0u
#define CYDEV_CAN0_CAN_RX10_SIZE 0x00000020u
#define CYREG_CAN0_CAN_RX10_CONTROL 0x402e01e0u
#define CYREG_CAN0_CAN_RX10_ID 0x402e01e4u
#define CYREG_CAN0_CAN_RX10_DATA_HIGH 0x402e01e8u
#define CYREG_CAN0_CAN_RX10_DATA_LOW 0x402e01ecu
#define CYREG_CAN0_CAN_RX10_AMR 0x402e01f0u
#define CYREG_CAN0_CAN_RX10_ACR 0x402e01f4u
#define CYREG_CAN0_CAN_RX10_AMR_DATA 0x402e01f8u
#define CYREG_CAN0_CAN_RX10_ACR_DATA 0x402e01fcu
#define CYDEV_CAN0_CAN_RX11_BASE 0x402e0200u
#define CYDEV_CAN0_CAN_RX11_SIZE 0x00000020u
#define CYREG_CAN0_CAN_RX11_CONTROL 0x402e0200u
#define CYREG_CAN0_CAN_RX11_ID 0x402e0204u
#define CYREG_CAN0_CAN_RX11_DATA_HIGH 0x402e0208u
#define CYREG_CAN0_CAN_RX11_DATA_LOW 0x402e020cu
#define CYREG_CAN0_CAN_RX11_AMR 0x402e0210u
#define CYREG_CAN0_CAN_RX11_ACR 0x402e0214u
#define CYREG_CAN0_CAN_RX11_AMR_DATA 0x402e0218u
#define CYREG_CAN0_CAN_RX11_ACR_DATA 0x402e021cu
#define CYDEV_CAN0_CAN_RX12_BASE 0x402e0220u
#define CYDEV_CAN0_CAN_RX12_SIZE 0x00000020u
#define CYREG_CAN0_CAN_RX12_CONTROL 0x402e0220u
#define CYREG_CAN0_CAN_RX12_ID 0x402e0224u
#define CYREG_CAN0_CAN_RX12_DATA_HIGH 0x402e0228u
#define CYREG_CAN0_CAN_RX12_DATA_LOW 0x402e022cu
#define CYREG_CAN0_CAN_RX12_AMR 0x402e0230u
#define CYREG_CAN0_CAN_RX12_ACR 0x402e0234u
#define CYREG_CAN0_CAN_RX12_AMR_DATA 0x402e0238u
#define CYREG_CAN0_CAN_RX12_ACR_DATA 0x402e023cu
#define CYDEV_CAN0_CAN_RX13_BASE 0x402e0240u
#define CYDEV_CAN0_CAN_RX13_SIZE 0x00000020u
#define CYREG_CAN0_CAN_RX13_CONTROL 0x402e0240u
#define CYREG_CAN0_CAN_RX13_ID 0x402e0244u
#define CYREG_CAN0_CAN_RX13_DATA_HIGH 0x402e0248u
#define CYREG_CAN0_CAN_RX13_DATA_LOW 0x402e024cu
#define CYREG_CAN0_CAN_RX13_AMR 0x402e0250u
#define CYREG_CAN0_CAN_RX13_ACR 0x402e0254u
#define CYREG_CAN0_CAN_RX13_AMR_DATA 0x402e0258u
#define CYREG_CAN0_CAN_RX13_ACR_DATA 0x402e025cu
#define CYDEV_CAN0_CAN_RX14_BASE 0x402e0260u
#define CYDEV_CAN0_CAN_RX14_SIZE 0x00000020u
#define CYREG_CAN0_CAN_RX14_CONTROL 0x402e0260u
#define CYREG_CAN0_CAN_RX14_ID 0x402e0264u
#define CYREG_CAN0_CAN_RX14_DATA_HIGH 0x402e0268u
#define CYREG_CAN0_CAN_RX14_DATA_LOW 0x402e026cu
#define CYREG_CAN0_CAN_RX14_AMR 0x402e0270u
#define CYREG_CAN0_CAN_RX14_ACR 0x402e0274u
#define CYREG_CAN0_CAN_RX14_AMR_DATA 0x402e0278u
#define CYREG_CAN0_CAN_RX14_ACR_DATA 0x402e027cu
#define CYDEV_CAN0_CAN_RX15_BASE 0x402e0280u
#define CYDEV_CAN0_CAN_RX15_SIZE 0x00000020u
#define CYREG_CAN0_CAN_RX15_CONTROL 0x402e0280u
#define CYREG_CAN0_CAN_RX15_ID 0x402e0284u
#define CYREG_CAN0_CAN_RX15_DATA_HIGH 0x402e0288u
#define CYREG_CAN0_CAN_RX15_DATA_LOW 0x402e028cu
#define CYREG_CAN0_CAN_RX15_AMR 0x402e0290u
#define CYREG_CAN0_CAN_RX15_ACR 0x402e0294u
#define CYREG_CAN0_CAN_RX15_AMR_DATA 0x402e0298u
#define CYREG_CAN0_CAN_RX15_ACR_DATA 0x402e029cu
#define CYREG_CAN0_CNTL 0x402e0400u
#define CYFLD_CAN_TT_ENABLE__OFFSET 0x00000000u
#define CYFLD_CAN_TT_ENABLE__SIZE 0x00000001u
#define CYFLD_CAN_IP_ENABLE__OFFSET 0x0000001fu
#define CYFLD_CAN_IP_ENABLE__SIZE 0x00000001u
#define CYREG_CAN0_TTCAN_COUNTER 0x402e0404u
#define CYFLD_CAN_LOCAL_TIME__OFFSET 0x00000010u
#define CYFLD_CAN_LOCAL_TIME__SIZE 0x00000010u
#define CYREG_CAN0_TTCAN_COMPARE 0x402e0408u
#define CYFLD_CAN_TIME_MARK__OFFSET 0x00000010u
#define CYFLD_CAN_TIME_MARK__SIZE 0x00000010u
#define CYREG_CAN0_TTCAN_CAPTURE 0x402e040cu
#define CYFLD_CAN_SYNC_MARK__OFFSET 0x00000010u
#define CYFLD_CAN_SYNC_MARK__SIZE 0x00000010u
#define CYREG_CAN0_TTCAN_TIMING 0x402e0410u
#define CYREG_CAN0_INTR_CAN 0x402e0414u
#define CYFLD_CAN_INT_STATUS__OFFSET 0x00000000u
#define CYFLD_CAN_INT_STATUS__SIZE 0x00000001u
#define CYFLD_CAN_TT_COMPARE__OFFSET 0x00000001u
#define CYFLD_CAN_TT_COMPARE__SIZE 0x00000001u
#define CYFLD_CAN_TT_CAPTURE__OFFSET 0x00000002u
#define CYFLD_CAN_TT_CAPTURE__SIZE 0x00000001u
#define CYREG_CAN0_INTR_CAN_SET 0x402e0418u
#define CYREG_CAN0_INTR_CAN_MASK 0x402e041cu
#define CYREG_CAN0_INTR_CAN_MASKED 0x402e0420u
#define CYDEV_CAN1_BASE 0x402f0000u
#define CYDEV_CAN1_SIZE 0x00010000u
#define CYREG_CAN1_INT_STATUS 0x402f0000u
#define CYREG_CAN1_INT_EBL 0x402f0004u
#define CYREG_CAN1_BUFFER_STATUS 0x402f0008u
#define CYREG_CAN1_ERROR_STATUS 0x402f000cu
#define CYREG_CAN1_COMMAND 0x402f0010u
#define CYREG_CAN1_CONFIG 0x402f0014u
#define CYREG_CAN1_ECR 0x402f0018u
#define CYDEV_CAN1_CAN_TX0_BASE 0x402f0020u
#define CYDEV_CAN1_CAN_TX0_SIZE 0x00000010u
#define CYREG_CAN1_CAN_TX0_CONTROL 0x402f0020u
#define CYREG_CAN1_CAN_TX0_ID 0x402f0024u
#define CYREG_CAN1_CAN_TX0_DATA_HIGH 0x402f0028u
#define CYREG_CAN1_CAN_TX0_DATA_LOW 0x402f002cu
#define CYDEV_CAN1_CAN_TX1_BASE 0x402f0030u
#define CYDEV_CAN1_CAN_TX1_SIZE 0x00000010u
#define CYREG_CAN1_CAN_TX1_CONTROL 0x402f0030u
#define CYREG_CAN1_CAN_TX1_ID 0x402f0034u
#define CYREG_CAN1_CAN_TX1_DATA_HIGH 0x402f0038u
#define CYREG_CAN1_CAN_TX1_DATA_LOW 0x402f003cu
#define CYDEV_CAN1_CAN_TX2_BASE 0x402f0040u
#define CYDEV_CAN1_CAN_TX2_SIZE 0x00000010u
#define CYREG_CAN1_CAN_TX2_CONTROL 0x402f0040u
#define CYREG_CAN1_CAN_TX2_ID 0x402f0044u
#define CYREG_CAN1_CAN_TX2_DATA_HIGH 0x402f0048u
#define CYREG_CAN1_CAN_TX2_DATA_LOW 0x402f004cu
#define CYDEV_CAN1_CAN_TX3_BASE 0x402f0050u
#define CYDEV_CAN1_CAN_TX3_SIZE 0x00000010u
#define CYREG_CAN1_CAN_TX3_CONTROL 0x402f0050u
#define CYREG_CAN1_CAN_TX3_ID 0x402f0054u
#define CYREG_CAN1_CAN_TX3_DATA_HIGH 0x402f0058u
#define CYREG_CAN1_CAN_TX3_DATA_LOW 0x402f005cu
#define CYDEV_CAN1_CAN_TX4_BASE 0x402f0060u
#define CYDEV_CAN1_CAN_TX4_SIZE 0x00000010u
#define CYREG_CAN1_CAN_TX4_CONTROL 0x402f0060u
#define CYREG_CAN1_CAN_TX4_ID 0x402f0064u
#define CYREG_CAN1_CAN_TX4_DATA_HIGH 0x402f0068u
#define CYREG_CAN1_CAN_TX4_DATA_LOW 0x402f006cu
#define CYDEV_CAN1_CAN_TX5_BASE 0x402f0070u
#define CYDEV_CAN1_CAN_TX5_SIZE 0x00000010u
#define CYREG_CAN1_CAN_TX5_CONTROL 0x402f0070u
#define CYREG_CAN1_CAN_TX5_ID 0x402f0074u
#define CYREG_CAN1_CAN_TX5_DATA_HIGH 0x402f0078u
#define CYREG_CAN1_CAN_TX5_DATA_LOW 0x402f007cu
#define CYDEV_CAN1_CAN_TX6_BASE 0x402f0080u
#define CYDEV_CAN1_CAN_TX6_SIZE 0x00000010u
#define CYREG_CAN1_CAN_TX6_CONTROL 0x402f0080u
#define CYREG_CAN1_CAN_TX6_ID 0x402f0084u
#define CYREG_CAN1_CAN_TX6_DATA_HIGH 0x402f0088u
#define CYREG_CAN1_CAN_TX6_DATA_LOW 0x402f008cu
#define CYDEV_CAN1_CAN_TX7_BASE 0x402f0090u
#define CYDEV_CAN1_CAN_TX7_SIZE 0x00000010u
#define CYREG_CAN1_CAN_TX7_CONTROL 0x402f0090u
#define CYREG_CAN1_CAN_TX7_ID 0x402f0094u
#define CYREG_CAN1_CAN_TX7_DATA_HIGH 0x402f0098u
#define CYREG_CAN1_CAN_TX7_DATA_LOW 0x402f009cu
#define CYDEV_CAN1_CAN_RX0_BASE 0x402f00a0u
#define CYDEV_CAN1_CAN_RX0_SIZE 0x00000020u
#define CYREG_CAN1_CAN_RX0_CONTROL 0x402f00a0u
#define CYREG_CAN1_CAN_RX0_ID 0x402f00a4u
#define CYREG_CAN1_CAN_RX0_DATA_HIGH 0x402f00a8u
#define CYREG_CAN1_CAN_RX0_DATA_LOW 0x402f00acu
#define CYREG_CAN1_CAN_RX0_AMR 0x402f00b0u
#define CYREG_CAN1_CAN_RX0_ACR 0x402f00b4u
#define CYREG_CAN1_CAN_RX0_AMR_DATA 0x402f00b8u
#define CYREG_CAN1_CAN_RX0_ACR_DATA 0x402f00bcu
#define CYDEV_CAN1_CAN_RX1_BASE 0x402f00c0u
#define CYDEV_CAN1_CAN_RX1_SIZE 0x00000020u
#define CYREG_CAN1_CAN_RX1_CONTROL 0x402f00c0u
#define CYREG_CAN1_CAN_RX1_ID 0x402f00c4u
#define CYREG_CAN1_CAN_RX1_DATA_HIGH 0x402f00c8u
#define CYREG_CAN1_CAN_RX1_DATA_LOW 0x402f00ccu
#define CYREG_CAN1_CAN_RX1_AMR 0x402f00d0u
#define CYREG_CAN1_CAN_RX1_ACR 0x402f00d4u
#define CYREG_CAN1_CAN_RX1_AMR_DATA 0x402f00d8u
#define CYREG_CAN1_CAN_RX1_ACR_DATA 0x402f00dcu
#define CYDEV_CAN1_CAN_RX2_BASE 0x402f00e0u
#define CYDEV_CAN1_CAN_RX2_SIZE 0x00000020u
#define CYREG_CAN1_CAN_RX2_CONTROL 0x402f00e0u
#define CYREG_CAN1_CAN_RX2_ID 0x402f00e4u
#define CYREG_CAN1_CAN_RX2_DATA_HIGH 0x402f00e8u
#define CYREG_CAN1_CAN_RX2_DATA_LOW 0x402f00ecu
#define CYREG_CAN1_CAN_RX2_AMR 0x402f00f0u
#define CYREG_CAN1_CAN_RX2_ACR 0x402f00f4u
#define CYREG_CAN1_CAN_RX2_AMR_DATA 0x402f00f8u
#define CYREG_CAN1_CAN_RX2_ACR_DATA 0x402f00fcu
#define CYDEV_CAN1_CAN_RX3_BASE 0x402f0100u
#define CYDEV_CAN1_CAN_RX3_SIZE 0x00000020u
#define CYREG_CAN1_CAN_RX3_CONTROL 0x402f0100u
#define CYREG_CAN1_CAN_RX3_ID 0x402f0104u
#define CYREG_CAN1_CAN_RX3_DATA_HIGH 0x402f0108u
#define CYREG_CAN1_CAN_RX3_DATA_LOW 0x402f010cu
#define CYREG_CAN1_CAN_RX3_AMR 0x402f0110u
#define CYREG_CAN1_CAN_RX3_ACR 0x402f0114u
#define CYREG_CAN1_CAN_RX3_AMR_DATA 0x402f0118u
#define CYREG_CAN1_CAN_RX3_ACR_DATA 0x402f011cu
#define CYDEV_CAN1_CAN_RX4_BASE 0x402f0120u
#define CYDEV_CAN1_CAN_RX4_SIZE 0x00000020u
#define CYREG_CAN1_CAN_RX4_CONTROL 0x402f0120u
#define CYREG_CAN1_CAN_RX4_ID 0x402f0124u
#define CYREG_CAN1_CAN_RX4_DATA_HIGH 0x402f0128u
#define CYREG_CAN1_CAN_RX4_DATA_LOW 0x402f012cu
#define CYREG_CAN1_CAN_RX4_AMR 0x402f0130u
#define CYREG_CAN1_CAN_RX4_ACR 0x402f0134u
#define CYREG_CAN1_CAN_RX4_AMR_DATA 0x402f0138u
#define CYREG_CAN1_CAN_RX4_ACR_DATA 0x402f013cu
#define CYDEV_CAN1_CAN_RX5_BASE 0x402f0140u
#define CYDEV_CAN1_CAN_RX5_SIZE 0x00000020u
#define CYREG_CAN1_CAN_RX5_CONTROL 0x402f0140u
#define CYREG_CAN1_CAN_RX5_ID 0x402f0144u
#define CYREG_CAN1_CAN_RX5_DATA_HIGH 0x402f0148u
#define CYREG_CAN1_CAN_RX5_DATA_LOW 0x402f014cu
#define CYREG_CAN1_CAN_RX5_AMR 0x402f0150u
#define CYREG_CAN1_CAN_RX5_ACR 0x402f0154u
#define CYREG_CAN1_CAN_RX5_AMR_DATA 0x402f0158u
#define CYREG_CAN1_CAN_RX5_ACR_DATA 0x402f015cu
#define CYDEV_CAN1_CAN_RX6_BASE 0x402f0160u
#define CYDEV_CAN1_CAN_RX6_SIZE 0x00000020u
#define CYREG_CAN1_CAN_RX6_CONTROL 0x402f0160u
#define CYREG_CAN1_CAN_RX6_ID 0x402f0164u
#define CYREG_CAN1_CAN_RX6_DATA_HIGH 0x402f0168u
#define CYREG_CAN1_CAN_RX6_DATA_LOW 0x402f016cu
#define CYREG_CAN1_CAN_RX6_AMR 0x402f0170u
#define CYREG_CAN1_CAN_RX6_ACR 0x402f0174u
#define CYREG_CAN1_CAN_RX6_AMR_DATA 0x402f0178u
#define CYREG_CAN1_CAN_RX6_ACR_DATA 0x402f017cu
#define CYDEV_CAN1_CAN_RX7_BASE 0x402f0180u
#define CYDEV_CAN1_CAN_RX7_SIZE 0x00000020u
#define CYREG_CAN1_CAN_RX7_CONTROL 0x402f0180u
#define CYREG_CAN1_CAN_RX7_ID 0x402f0184u
#define CYREG_CAN1_CAN_RX7_DATA_HIGH 0x402f0188u
#define CYREG_CAN1_CAN_RX7_DATA_LOW 0x402f018cu
#define CYREG_CAN1_CAN_RX7_AMR 0x402f0190u
#define CYREG_CAN1_CAN_RX7_ACR 0x402f0194u
#define CYREG_CAN1_CAN_RX7_AMR_DATA 0x402f0198u
#define CYREG_CAN1_CAN_RX7_ACR_DATA 0x402f019cu
#define CYDEV_CAN1_CAN_RX8_BASE 0x402f01a0u
#define CYDEV_CAN1_CAN_RX8_SIZE 0x00000020u
#define CYREG_CAN1_CAN_RX8_CONTROL 0x402f01a0u
#define CYREG_CAN1_CAN_RX8_ID 0x402f01a4u
#define CYREG_CAN1_CAN_RX8_DATA_HIGH 0x402f01a8u
#define CYREG_CAN1_CAN_RX8_DATA_LOW 0x402f01acu
#define CYREG_CAN1_CAN_RX8_AMR 0x402f01b0u
#define CYREG_CAN1_CAN_RX8_ACR 0x402f01b4u
#define CYREG_CAN1_CAN_RX8_AMR_DATA 0x402f01b8u
#define CYREG_CAN1_CAN_RX8_ACR_DATA 0x402f01bcu
#define CYDEV_CAN1_CAN_RX9_BASE 0x402f01c0u
#define CYDEV_CAN1_CAN_RX9_SIZE 0x00000020u
#define CYREG_CAN1_CAN_RX9_CONTROL 0x402f01c0u
#define CYREG_CAN1_CAN_RX9_ID 0x402f01c4u
#define CYREG_CAN1_CAN_RX9_DATA_HIGH 0x402f01c8u
#define CYREG_CAN1_CAN_RX9_DATA_LOW 0x402f01ccu
#define CYREG_CAN1_CAN_RX9_AMR 0x402f01d0u
#define CYREG_CAN1_CAN_RX9_ACR 0x402f01d4u
#define CYREG_CAN1_CAN_RX9_AMR_DATA 0x402f01d8u
#define CYREG_CAN1_CAN_RX9_ACR_DATA 0x402f01dcu
#define CYDEV_CAN1_CAN_RX10_BASE 0x402f01e0u
#define CYDEV_CAN1_CAN_RX10_SIZE 0x00000020u
#define CYREG_CAN1_CAN_RX10_CONTROL 0x402f01e0u
#define CYREG_CAN1_CAN_RX10_ID 0x402f01e4u
#define CYREG_CAN1_CAN_RX10_DATA_HIGH 0x402f01e8u
#define CYREG_CAN1_CAN_RX10_DATA_LOW 0x402f01ecu
#define CYREG_CAN1_CAN_RX10_AMR 0x402f01f0u
#define CYREG_CAN1_CAN_RX10_ACR 0x402f01f4u
#define CYREG_CAN1_CAN_RX10_AMR_DATA 0x402f01f8u
#define CYREG_CAN1_CAN_RX10_ACR_DATA 0x402f01fcu
#define CYDEV_CAN1_CAN_RX11_BASE 0x402f0200u
#define CYDEV_CAN1_CAN_RX11_SIZE 0x00000020u
#define CYREG_CAN1_CAN_RX11_CONTROL 0x402f0200u
#define CYREG_CAN1_CAN_RX11_ID 0x402f0204u
#define CYREG_CAN1_CAN_RX11_DATA_HIGH 0x402f0208u
#define CYREG_CAN1_CAN_RX11_DATA_LOW 0x402f020cu
#define CYREG_CAN1_CAN_RX11_AMR 0x402f0210u
#define CYREG_CAN1_CAN_RX11_ACR 0x402f0214u
#define CYREG_CAN1_CAN_RX11_AMR_DATA 0x402f0218u
#define CYREG_CAN1_CAN_RX11_ACR_DATA 0x402f021cu
#define CYDEV_CAN1_CAN_RX12_BASE 0x402f0220u
#define CYDEV_CAN1_CAN_RX12_SIZE 0x00000020u
#define CYREG_CAN1_CAN_RX12_CONTROL 0x402f0220u
#define CYREG_CAN1_CAN_RX12_ID 0x402f0224u
#define CYREG_CAN1_CAN_RX12_DATA_HIGH 0x402f0228u
#define CYREG_CAN1_CAN_RX12_DATA_LOW 0x402f022cu
#define CYREG_CAN1_CAN_RX12_AMR 0x402f0230u
#define CYREG_CAN1_CAN_RX12_ACR 0x402f0234u
#define CYREG_CAN1_CAN_RX12_AMR_DATA 0x402f0238u
#define CYREG_CAN1_CAN_RX12_ACR_DATA 0x402f023cu
#define CYDEV_CAN1_CAN_RX13_BASE 0x402f0240u
#define CYDEV_CAN1_CAN_RX13_SIZE 0x00000020u
#define CYREG_CAN1_CAN_RX13_CONTROL 0x402f0240u
#define CYREG_CAN1_CAN_RX13_ID 0x402f0244u
#define CYREG_CAN1_CAN_RX13_DATA_HIGH 0x402f0248u
#define CYREG_CAN1_CAN_RX13_DATA_LOW 0x402f024cu
#define CYREG_CAN1_CAN_RX13_AMR 0x402f0250u
#define CYREG_CAN1_CAN_RX13_ACR 0x402f0254u
#define CYREG_CAN1_CAN_RX13_AMR_DATA 0x402f0258u
#define CYREG_CAN1_CAN_RX13_ACR_DATA 0x402f025cu
#define CYDEV_CAN1_CAN_RX14_BASE 0x402f0260u
#define CYDEV_CAN1_CAN_RX14_SIZE 0x00000020u
#define CYREG_CAN1_CAN_RX14_CONTROL 0x402f0260u
#define CYREG_CAN1_CAN_RX14_ID 0x402f0264u
#define CYREG_CAN1_CAN_RX14_DATA_HIGH 0x402f0268u
#define CYREG_CAN1_CAN_RX14_DATA_LOW 0x402f026cu
#define CYREG_CAN1_CAN_RX14_AMR 0x402f0270u
#define CYREG_CAN1_CAN_RX14_ACR 0x402f0274u
#define CYREG_CAN1_CAN_RX14_AMR_DATA 0x402f0278u
#define CYREG_CAN1_CAN_RX14_ACR_DATA 0x402f027cu
#define CYDEV_CAN1_CAN_RX15_BASE 0x402f0280u
#define CYDEV_CAN1_CAN_RX15_SIZE 0x00000020u
#define CYREG_CAN1_CAN_RX15_CONTROL 0x402f0280u
#define CYREG_CAN1_CAN_RX15_ID 0x402f0284u
#define CYREG_CAN1_CAN_RX15_DATA_HIGH 0x402f0288u
#define CYREG_CAN1_CAN_RX15_DATA_LOW 0x402f028cu
#define CYREG_CAN1_CAN_RX15_AMR 0x402f0290u
#define CYREG_CAN1_CAN_RX15_ACR 0x402f0294u
#define CYREG_CAN1_CAN_RX15_AMR_DATA 0x402f0298u
#define CYREG_CAN1_CAN_RX15_ACR_DATA 0x402f029cu
#define CYREG_CAN1_CNTL 0x402f0400u
#define CYREG_CAN1_TTCAN_COUNTER 0x402f0404u
#define CYREG_CAN1_TTCAN_COMPARE 0x402f0408u
#define CYREG_CAN1_TTCAN_CAPTURE 0x402f040cu
#define CYREG_CAN1_TTCAN_TIMING 0x402f0410u
#define CYREG_CAN1_INTR_CAN 0x402f0414u
#define CYREG_CAN1_INTR_CAN_SET 0x402f0418u
#define CYREG_CAN1_INTR_CAN_MASK 0x402f041cu
#define CYREG_CAN1_INTR_CAN_MASKED 0x402f0420u
#define CYDEV_CTBM0_BASE 0x40300000u
#define CYDEV_CTBM0_SIZE 0x00010000u
#define CYREG_CTBM0_CTB_CTRL 0x40300000u
#define CYFLD_CTBM_DEEPSLEEP_ON__OFFSET 0x0000001eu
#define CYFLD_CTBM_DEEPSLEEP_ON__SIZE 0x00000001u
#define CYFLD_CTBM_ENABLED__OFFSET 0x0000001fu
#define CYFLD_CTBM_ENABLED__SIZE 0x00000001u
#define CYREG_CTBM0_OA_RES0_CTRL 0x40300004u
#define CYFLD_CTBM_OA0_PWR_MODE__OFFSET 0x00000000u
#define CYFLD_CTBM_OA0_PWR_MODE__SIZE 0x00000002u
#define CYVAL_CTBM_OA0_PWR_MODE_OFF 0x00000000u
#define CYVAL_CTBM_OA0_PWR_MODE_LOW 0x00000001u
#define CYVAL_CTBM_OA0_PWR_MODE_MEDIUM 0x00000002u
#define CYVAL_CTBM_OA0_PWR_MODE_HIGH 0x00000003u
#define CYFLD_CTBM_OA0_DRIVE_STR_SEL__OFFSET 0x00000002u
#define CYFLD_CTBM_OA0_DRIVE_STR_SEL__SIZE 0x00000001u
#define CYFLD_CTBM_OA0_COMP_EN__OFFSET 0x00000004u
#define CYFLD_CTBM_OA0_COMP_EN__SIZE 0x00000001u
#define CYFLD_CTBM_OA0_HYST_EN__OFFSET 0x00000005u
#define CYFLD_CTBM_OA0_HYST_EN__SIZE 0x00000001u
#define CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__OFFSET 0x00000006u
#define CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__SIZE 0x00000001u
#define CYFLD_CTBM_OA0_DSI_LEVEL__OFFSET 0x00000007u
#define CYFLD_CTBM_OA0_DSI_LEVEL__SIZE 0x00000001u
#define CYFLD_CTBM_OA0_COMPINT__OFFSET 0x00000008u
#define CYFLD_CTBM_OA0_COMPINT__SIZE 0x00000002u
#define CYVAL_CTBM_OA0_COMPINT_DISABLE 0x00000000u
#define CYVAL_CTBM_OA0_COMPINT_RISING 0x00000001u
#define CYVAL_CTBM_OA0_COMPINT_FALLING 0x00000002u
#define CYVAL_CTBM_OA0_COMPINT_BOTH 0x00000003u
#define CYFLD_CTBM_OA0_PUMP_EN__OFFSET 0x0000000bu
#define CYFLD_CTBM_OA0_PUMP_EN__SIZE 0x00000001u
#define CYREG_CTBM0_OA_RES1_CTRL 0x40300008u
#define CYFLD_CTBM_OA1_PWR_MODE__OFFSET 0x00000000u
#define CYFLD_CTBM_OA1_PWR_MODE__SIZE 0x00000002u
#define CYFLD_CTBM_OA1_DRIVE_STR_SEL__OFFSET 0x00000002u
#define CYFLD_CTBM_OA1_DRIVE_STR_SEL__SIZE 0x00000001u
#define CYFLD_CTBM_OA1_COMP_EN__OFFSET 0x00000004u
#define CYFLD_CTBM_OA1_COMP_EN__SIZE 0x00000001u
#define CYFLD_CTBM_OA1_HYST_EN__OFFSET 0x00000005u
#define CYFLD_CTBM_OA1_HYST_EN__SIZE 0x00000001u
#define CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__OFFSET 0x00000006u
#define CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__SIZE 0x00000001u
#define CYFLD_CTBM_OA1_DSI_LEVEL__OFFSET 0x00000007u
#define CYFLD_CTBM_OA1_DSI_LEVEL__SIZE 0x00000001u
#define CYFLD_CTBM_OA1_COMPINT__OFFSET 0x00000008u
#define CYFLD_CTBM_OA1_COMPINT__SIZE 0x00000002u
#define CYVAL_CTBM_OA1_COMPINT_DISABLE 0x00000000u
#define CYVAL_CTBM_OA1_COMPINT_RISING 0x00000001u
#define CYVAL_CTBM_OA1_COMPINT_FALLING 0x00000002u
#define CYVAL_CTBM_OA1_COMPINT_BOTH 0x00000003u
#define CYFLD_CTBM_OA1_PUMP_EN__OFFSET 0x0000000bu
#define CYFLD_CTBM_OA1_PUMP_EN__SIZE 0x00000001u
#define CYREG_CTBM0_COMP_STAT 0x4030000cu
#define CYFLD_CTBM_OA0_COMP__OFFSET 0x00000000u
#define CYFLD_CTBM_OA0_COMP__SIZE 0x00000001u
#define CYFLD_CTBM_OA1_COMP__OFFSET 0x00000010u
#define CYFLD_CTBM_OA1_COMP__SIZE 0x00000001u
#define CYREG_CTBM0_INTR 0x40300020u
#define CYFLD_CTBM_COMP0__OFFSET 0x00000000u
#define CYFLD_CTBM_COMP0__SIZE 0x00000001u
#define CYFLD_CTBM_COMP1__OFFSET 0x00000001u
#define CYFLD_CTBM_COMP1__SIZE 0x00000001u
#define CYREG_CTBM0_INTR_SET 0x40300024u
#define CYFLD_CTBM_COMP0_SET__OFFSET 0x00000000u
#define CYFLD_CTBM_COMP0_SET__SIZE 0x00000001u
#define CYFLD_CTBM_COMP1_SET__OFFSET 0x00000001u
#define CYFLD_CTBM_COMP1_SET__SIZE 0x00000001u
#define CYREG_CTBM0_INTR_MASK 0x40300028u
#define CYFLD_CTBM_COMP0_MASK__OFFSET 0x00000000u
#define CYFLD_CTBM_COMP0_MASK__SIZE 0x00000001u
#define CYFLD_CTBM_COMP1_MASK__OFFSET 0x00000001u
#define CYFLD_CTBM_COMP1_MASK__SIZE 0x00000001u
#define CYREG_CTBM0_INTR_MASKED 0x4030002cu
#define CYFLD_CTBM_COMP0_MASKED__OFFSET 0x00000000u
#define CYFLD_CTBM_COMP0_MASKED__SIZE 0x00000001u
#define CYFLD_CTBM_COMP1_MASKED__OFFSET 0x00000001u
#define CYFLD_CTBM_COMP1_MASKED__SIZE 0x00000001u
#define CYREG_CTBM0_DFT_CTRL 0x40300030u
#define CYFLD_CTBM_DFT_MODE__OFFSET 0x00000000u
#define CYFLD_CTBM_DFT_MODE__SIZE 0x00000003u
#define CYFLD_CTBM_DFT_EN__OFFSET 0x0000001fu
#define CYFLD_CTBM_DFT_EN__SIZE 0x00000001u
#define CYREG_CTBM0_OA0_SW 0x40300080u
#define CYFLD_CTBM_OA0P_A00__OFFSET 0x00000000u
#define CYFLD_CTBM_OA0P_A00__SIZE 0x00000001u
#define CYFLD_CTBM_OA0P_A20__OFFSET 0x00000002u
#define CYFLD_CTBM_OA0P_A20__SIZE 0x00000001u
#define CYFLD_CTBM_OA0P_A30__OFFSET 0x00000003u
#define CYFLD_CTBM_OA0P_A30__SIZE 0x00000001u
#define CYFLD_CTBM_OA0M_A11__OFFSET 0x00000008u
#define CYFLD_CTBM_OA0M_A11__SIZE 0x00000001u
#define CYFLD_CTBM_OA0M_A81__OFFSET 0x0000000eu
#define CYFLD_CTBM_OA0M_A81__SIZE 0x00000001u
#define CYFLD_CTBM_OA0O_D51__OFFSET 0x00000012u
#define CYFLD_CTBM_OA0O_D51__SIZE 0x00000001u
#define CYFLD_CTBM_OA0O_D81__OFFSET 0x00000015u
#define CYFLD_CTBM_OA0O_D81__SIZE 0x00000001u
#define CYREG_CTBM0_OA0_SW_CLEAR 0x40300084u
#define CYREG_CTBM0_OA1_SW 0x40300088u
#define CYFLD_CTBM_OA1P_A03__OFFSET 0x00000000u
#define CYFLD_CTBM_OA1P_A03__SIZE 0x00000001u
#define CYFLD_CTBM_OA1P_A13__OFFSET 0x00000001u
#define CYFLD_CTBM_OA1P_A13__SIZE 0x00000001u
#define CYFLD_CTBM_OA1P_A43__OFFSET 0x00000004u
#define CYFLD_CTBM_OA1P_A43__SIZE 0x00000001u
#define CYFLD_CTBM_OA1M_A22__OFFSET 0x00000008u
#define CYFLD_CTBM_OA1M_A22__SIZE 0x00000001u
#define CYFLD_CTBM_OA1M_A82__OFFSET 0x0000000eu
#define CYFLD_CTBM_OA1M_A82__SIZE 0x00000001u
#define CYFLD_CTBM_OA1O_D52__OFFSET 0x00000012u
#define CYFLD_CTBM_OA1O_D52__SIZE 0x00000001u
#define CYFLD_CTBM_OA1O_D62__OFFSET 0x00000013u
#define CYFLD_CTBM_OA1O_D62__SIZE 0x00000001u
#define CYFLD_CTBM_OA1O_D82__OFFSET 0x00000015u
#define CYFLD_CTBM_OA1O_D82__SIZE 0x00000001u
#define CYREG_CTBM0_OA1_SW_CLEAR 0x4030008cu
#define CYREG_CTBM0_CTB_SW_HW_CTRL 0x403000c0u
#define CYFLD_CTBM_P2_HW_CTRL__OFFSET 0x00000002u
#define CYFLD_CTBM_P2_HW_CTRL__SIZE 0x00000001u
#define CYFLD_CTBM_P3_HW_CTRL__OFFSET 0x00000003u
#define CYFLD_CTBM_P3_HW_CTRL__SIZE 0x00000001u
#define CYREG_CTBM0_CTB_SW_STATUS 0x403000c4u
#define CYFLD_CTBM_OA0O_D51_STAT__OFFSET 0x0000001cu
#define CYFLD_CTBM_OA0O_D51_STAT__SIZE 0x00000001u
#define CYFLD_CTBM_OA1O_D52_STAT__OFFSET 0x0000001du
#define CYFLD_CTBM_OA1O_D52_STAT__SIZE 0x00000001u
#define CYFLD_CTBM_OA1O_D62_STAT__OFFSET 0x0000001eu
#define CYFLD_CTBM_OA1O_D62_STAT__SIZE 0x00000001u
#define CYREG_CTBM0_OA0_OFFSET_TRIM 0x40300f00u
#define CYFLD_CTBM_OA0_OFFSET_TRIM__OFFSET 0x00000000u
#define CYFLD_CTBM_OA0_OFFSET_TRIM__SIZE 0x00000006u
#define CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM 0x40300f04u
#define CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__OFFSET 0x00000000u
#define CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__SIZE 0x00000006u
#define CYREG_CTBM0_OA0_COMP_TRIM 0x40300f08u
#define CYFLD_CTBM_OA0_COMP_TRIM__OFFSET 0x00000000u
#define CYFLD_CTBM_OA0_COMP_TRIM__SIZE 0x00000002u
#define CYREG_CTBM0_OA1_OFFSET_TRIM 0x40300f0cu
#define CYFLD_CTBM_OA1_OFFSET_TRIM__OFFSET 0x00000000u
#define CYFLD_CTBM_OA1_OFFSET_TRIM__SIZE 0x00000006u
#define CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM 0x40300f10u
#define CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__OFFSET 0x00000000u
#define CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__SIZE 0x00000006u
#define CYREG_CTBM0_OA1_COMP_TRIM 0x40300f14u
#define CYFLD_CTBM_OA1_COMP_TRIM__OFFSET 0x00000000u
#define CYFLD_CTBM_OA1_COMP_TRIM__SIZE 0x00000002u
#define CYDEV_CTBM1_BASE 0x40310000u
#define CYDEV_CTBM1_SIZE 0x00010000u
#define CYREG_CTBM1_CTB_CTRL 0x40310000u
#define CYREG_CTBM1_OA_RES0_CTRL 0x40310004u
#define CYREG_CTBM1_OA_RES1_CTRL 0x40310008u
#define CYREG_CTBM1_COMP_STAT 0x4031000cu
#define CYREG_CTBM1_INTR 0x40310020u
#define CYREG_CTBM1_INTR_SET 0x40310024u
#define CYREG_CTBM1_INTR_MASK 0x40310028u
#define CYREG_CTBM1_INTR_MASKED 0x4031002cu
#define CYREG_CTBM1_DFT_CTRL 0x40310030u
#define CYREG_CTBM1_OA0_SW 0x40310080u
#define CYREG_CTBM1_OA0_SW_CLEAR 0x40310084u
#define CYREG_CTBM1_OA1_SW 0x40310088u
#define CYREG_CTBM1_OA1_SW_CLEAR 0x4031008cu
#define CYREG_CTBM1_CTB_SW_HW_CTRL 0x403100c0u
#define CYREG_CTBM1_CTB_SW_STATUS 0x403100c4u
#define CYREG_CTBM1_OA0_OFFSET_TRIM 0x40310f00u
#define CYREG_CTBM1_OA0_SLOPE_OFFSET_TRIM 0x40310f04u
#define CYREG_CTBM1_OA0_COMP_TRIM 0x40310f08u
#define CYREG_CTBM1_OA1_OFFSET_TRIM 0x40310f0cu
#define CYREG_CTBM1_OA1_SLOPE_OFFSET_TRIM 0x40310f10u
#define CYREG_CTBM1_OA1_COMP_TRIM 0x40310f14u
#define CYDEV_SAR_BASE 0x403a0000u
#define CYDEV_SAR_SIZE 0x00010000u
#define CYREG_SAR_CTRL 0x403a0000u
#define CYFLD_SAR_VREF_SEL__OFFSET 0x00000004u
#define CYFLD_SAR_VREF_SEL__SIZE 0x00000003u
#define CYVAL_SAR_VREF_SEL_VREF0 0x00000000u
#define CYVAL_SAR_VREF_SEL_VREF1 0x00000001u
#define CYVAL_SAR_VREF_SEL_VREF2 0x00000002u
#define CYVAL_SAR_VREF_SEL_VREF_AROUTE 0x00000003u
#define CYVAL_SAR_VREF_SEL_VBGR 0x00000004u
#define CYVAL_SAR_VREF_SEL_VREF_EXT 0x00000005u
#define CYVAL_SAR_VREF_SEL_VDDA_DIV_2 0x00000006u
#define CYVAL_SAR_VREF_SEL_VDDA 0x00000007u
#define CYFLD_SAR_VREF_BYP_CAP_EN__OFFSET 0x00000007u
#define CYFLD_SAR_VREF_BYP_CAP_EN__SIZE 0x00000001u
#define CYFLD_SAR_NEG_SEL__OFFSET 0x00000009u
#define CYFLD_SAR_NEG_SEL__SIZE 0x00000003u
#define CYVAL_SAR_NEG_SEL_VSSA_KELVIN 0x00000000u
#define CYVAL_SAR_NEG_SEL_ART_VSSA 0x00000001u
#define CYVAL_SAR_NEG_SEL_P1 0x00000002u
#define CYVAL_SAR_NEG_SEL_P3 0x00000003u
#define CYVAL_SAR_NEG_SEL_P5 0x00000004u
#define CYVAL_SAR_NEG_SEL_P7 0x00000005u
#define CYVAL_SAR_NEG_SEL_ACORE 0x00000006u
#define CYVAL_SAR_NEG_SEL_VREF 0x00000007u
#define CYFLD_SAR_SAR_HW_CTRL_NEGVREF__OFFSET 0x0000000du
#define CYFLD_SAR_SAR_HW_CTRL_NEGVREF__SIZE 0x00000001u
#define CYFLD_SAR_PWR_CTRL_VREF__OFFSET 0x0000000eu
#define CYFLD_SAR_PWR_CTRL_VREF__SIZE 0x00000002u
#define CYVAL_SAR_PWR_CTRL_VREF_NORMAL_PWR 0x00000000u
#define CYVAL_SAR_PWR_CTRL_VREF_HALF_PWR 0x00000001u
#define CYVAL_SAR_PWR_CTRL_VREF_THIRD_PWR 0x00000002u
#define CYVAL_SAR_PWR_CTRL_VREF_QUARTER_PWR 0x00000003u
#define CYFLD_SAR_SPARE__OFFSET 0x00000010u
#define CYFLD_SAR_SPARE__SIZE 0x00000004u
#define CYFLD_SAR_BOOSTPUMP_EN__OFFSET 0x00000014u
#define CYFLD_SAR_BOOSTPUMP_EN__SIZE 0x00000001u
#define CYFLD_SAR_ICONT_LV__OFFSET 0x00000018u
#define CYFLD_SAR_ICONT_LV__SIZE 0x00000002u
#define CYVAL_SAR_ICONT_LV_NORMAL_PWR 0x00000000u
#define CYVAL_SAR_ICONT_LV_HALF_PWR 0x00000001u
#define CYVAL_SAR_ICONT_LV_MORE_PWR 0x00000002u
#define CYVAL_SAR_ICONT_LV_QUARTER_PWR 0x00000003u
#define CYFLD_SAR_DEEPSLEEP_ON__OFFSET 0x0000001bu
#define CYFLD_SAR_DEEPSLEEP_ON__SIZE 0x00000001u
#define CYFLD_SAR_DSI_SYNC_CONFIG__OFFSET 0x0000001cu
#define CYFLD_SAR_DSI_SYNC_CONFIG__SIZE 0x00000001u
#define CYFLD_SAR_DSI_MODE__OFFSET 0x0000001du
#define CYFLD_SAR_DSI_MODE__SIZE 0x00000001u
#define CYFLD_SAR_SWITCH_DISABLE__OFFSET 0x0000001eu
#define CYFLD_SAR_SWITCH_DISABLE__SIZE 0x00000001u
#define CYFLD_SAR_ENABLED__OFFSET 0x0000001fu
#define CYFLD_SAR_ENABLED__SIZE 0x00000001u
#define CYREG_SAR_SAMPLE_CTRL 0x403a0004u
#define CYFLD_SAR_SUB_RESOLUTION__OFFSET 0x00000000u
#define CYFLD_SAR_SUB_RESOLUTION__SIZE 0x00000001u
#define CYVAL_SAR_SUB_RESOLUTION_8B 0x00000000u
#define CYVAL_SAR_SUB_RESOLUTION_10B 0x00000001u
#define CYFLD_SAR_LEFT_ALIGN__OFFSET 0x00000001u
#define CYFLD_SAR_LEFT_ALIGN__SIZE 0x00000001u
#define CYFLD_SAR_SINGLE_ENDED_SIGNED__OFFSET 0x00000002u
#define CYFLD_SAR_SINGLE_ENDED_SIGNED__SIZE 0x00000001u
#define CYVAL_SAR_SINGLE_ENDED_SIGNED_UNSIGNED 0x00000000u
#define CYVAL_SAR_SINGLE_ENDED_SIGNED_SIGNED 0x00000001u
#define CYFLD_SAR_DIFFERENTIAL_SIGNED__OFFSET 0x00000003u
#define CYFLD_SAR_DIFFERENTIAL_SIGNED__SIZE 0x00000001u
#define CYVAL_SAR_DIFFERENTIAL_SIGNED_UNSIGNED 0x00000000u
#define CYVAL_SAR_DIFFERENTIAL_SIGNED_SIGNED 0x00000001u
#define CYFLD_SAR_AVG_CNT__OFFSET 0x00000004u
#define CYFLD_SAR_AVG_CNT__SIZE 0x00000003u
#define CYFLD_SAR_AVG_SHIFT__OFFSET 0x00000007u
#define CYFLD_SAR_AVG_SHIFT__SIZE 0x00000001u
#define CYFLD_SAR_CONTINUOUS__OFFSET 0x00000010u
#define CYFLD_SAR_CONTINUOUS__SIZE 0x00000001u
#define CYFLD_SAR_DSI_TRIGGER_EN__OFFSET 0x00000011u
#define CYFLD_SAR_DSI_TRIGGER_EN__SIZE 0x00000001u
#define CYFLD_SAR_DSI_TRIGGER_LEVEL__OFFSET 0x00000012u
#define CYFLD_SAR_DSI_TRIGGER_LEVEL__SIZE 0x00000001u
#define CYFLD_SAR_DSI_SYNC_TRIGGER__OFFSET 0x00000013u
#define CYFLD_SAR_DSI_SYNC_TRIGGER__SIZE 0x00000001u
#define CYFLD_SAR_EOS_DSI_OUT_EN__OFFSET 0x0000001fu
#define CYFLD_SAR_EOS_DSI_OUT_EN__SIZE 0x00000001u
#define CYREG_SAR_SAMPLE_TIME01 0x403a0010u
#define CYFLD_SAR_SAMPLE_TIME0__OFFSET 0x00000000u
#define CYFLD_SAR_SAMPLE_TIME0__SIZE 0x0000000au
#define CYFLD_SAR_SAMPLE_TIME1__OFFSET 0x00000010u
#define CYFLD_SAR_SAMPLE_TIME1__SIZE 0x0000000au
#define CYREG_SAR_SAMPLE_TIME23 0x403a0014u
#define CYFLD_SAR_SAMPLE_TIME2__OFFSET 0x00000000u
#define CYFLD_SAR_SAMPLE_TIME2__SIZE 0x0000000au
#define CYFLD_SAR_SAMPLE_TIME3__OFFSET 0x00000010u
#define CYFLD_SAR_SAMPLE_TIME3__SIZE 0x0000000au
#define CYREG_SAR_RANGE_THRES 0x403a0018u
#define CYFLD_SAR_RANGE_LOW__OFFSET 0x00000000u
#define CYFLD_SAR_RANGE_LOW__SIZE 0x00000010u
#define CYFLD_SAR_RANGE_HIGH__OFFSET 0x00000010u
#define CYFLD_SAR_RANGE_HIGH__SIZE 0x00000010u
#define CYREG_SAR_RANGE_COND 0x403a001cu
#define CYFLD_SAR_RANGE_COND__OFFSET 0x0000001eu
#define CYFLD_SAR_RANGE_COND__SIZE 0x00000002u
#define CYVAL_SAR_RANGE_COND_BELOW 0x00000000u
#define CYVAL_SAR_RANGE_COND_INSIDE 0x00000001u
#define CYVAL_SAR_RANGE_COND_ABOVE 0x00000002u
#define CYVAL_SAR_RANGE_COND_OUTSIDE 0x00000003u
#define CYREG_SAR_CHAN_EN 0x403a0020u
#define CYFLD_SAR_CHAN_EN__OFFSET 0x00000000u
#define CYFLD_SAR_CHAN_EN__SIZE 0x00000010u
#define CYREG_SAR_START_CTRL 0x403a0024u
#define CYFLD_SAR_FW_TRIGGER__OFFSET 0x00000000u
#define CYFLD_SAR_FW_TRIGGER__SIZE 0x00000001u
#define CYREG_SAR_DFT_CTRL 0x403a0030u
#define CYFLD_SAR_DLY_INC__OFFSET 0x00000000u
#define CYFLD_SAR_DLY_INC__SIZE 0x00000001u
#define CYFLD_SAR_HIZ__OFFSET 0x00000001u
#define CYFLD_SAR_HIZ__SIZE 0x00000001u
#define CYFLD_SAR_DFT_INC__OFFSET 0x00000010u
#define CYFLD_SAR_DFT_INC__SIZE 0x00000004u
#define CYFLD_SAR_DFT_OUTC__OFFSET 0x00000014u
#define CYFLD_SAR_DFT_OUTC__SIZE 0x00000003u
#define CYFLD_SAR_SEL_CSEL_DFT__OFFSET 0x00000018u
#define CYFLD_SAR_SEL_CSEL_DFT__SIZE 0x00000004u
#define CYFLD_SAR_EN_CSEL_DFT__OFFSET 0x0000001cu
#define CYFLD_SAR_EN_CSEL_DFT__SIZE 0x00000001u
#define CYFLD_SAR_DCEN__OFFSET 0x0000001du
#define CYFLD_SAR_DCEN__SIZE 0x00000001u
#define CYFLD_SAR_ADFT_OVERRIDE__OFFSET 0x0000001fu
#define CYFLD_SAR_ADFT_OVERRIDE__SIZE 0x00000001u
#define CYREG_SAR_CHAN_CONFIG0 0x403a0080u
#define CYFLD_SAR_PIN_ADDR__OFFSET 0x00000000u
#define CYFLD_SAR_PIN_ADDR__SIZE 0x00000003u
#define CYFLD_SAR_PORT_ADDR__OFFSET 0x00000004u
#define CYFLD_SAR_PORT_ADDR__SIZE 0x00000003u
#define CYVAL_SAR_PORT_ADDR_SARMUX 0x00000000u
#define CYVAL_SAR_PORT_ADDR_CTB0 0x00000001u
#define CYVAL_SAR_PORT_ADDR_CTB1 0x00000002u
#define CYVAL_SAR_PORT_ADDR_CTB2 0x00000003u
#define CYVAL_SAR_PORT_ADDR_CTB3 0x00000004u
#define CYVAL_SAR_PORT_ADDR_AROUTE_VIRT2 0x00000005u
#define CYVAL_SAR_PORT_ADDR_AROUTE_VIRT1 0x00000006u
#define CYVAL_SAR_PORT_ADDR_SARMUX_VIRT 0x00000007u
#define CYFLD_SAR_DIFFERENTIAL_EN__OFFSET 0x00000008u
#define CYFLD_SAR_DIFFERENTIAL_EN__SIZE 0x00000001u
#define CYFLD_SAR_RESOLUTION__OFFSET 0x00000009u
#define CYFLD_SAR_RESOLUTION__SIZE 0x00000001u
#define CYVAL_SAR_RESOLUTION_MAXRES 0x00000000u
#define CYVAL_SAR_RESOLUTION_SUBRES 0x00000001u
#define CYFLD_SAR_AVG_EN__OFFSET 0x0000000au
#define CYFLD_SAR_AVG_EN__SIZE 0x00000001u
#define CYFLD_SAR_SAMPLE_TIME_SEL__OFFSET 0x0000000cu
#define CYFLD_SAR_SAMPLE_TIME_SEL__SIZE 0x00000002u
#define CYFLD_SAR_DSI_OUT_EN__OFFSET 0x0000001fu
#define CYFLD_SAR_DSI_OUT_EN__SIZE 0x00000001u
#define CYREG_SAR_CHAN_CONFIG1 0x403a0084u
#define CYREG_SAR_CHAN_CONFIG2 0x403a0088u
#define CYREG_SAR_CHAN_CONFIG3 0x403a008cu
#define CYREG_SAR_CHAN_CONFIG4 0x403a0090u
#define CYREG_SAR_CHAN_CONFIG5 0x403a0094u
#define CYREG_SAR_CHAN_CONFIG6 0x403a0098u
#define CYREG_SAR_CHAN_CONFIG7 0x403a009cu
#define CYREG_SAR_CHAN_CONFIG8 0x403a00a0u
#define CYREG_SAR_CHAN_CONFIG9 0x403a00a4u
#define CYREG_SAR_CHAN_CONFIG10 0x403a00a8u
#define CYREG_SAR_CHAN_CONFIG11 0x403a00acu
#define CYREG_SAR_CHAN_CONFIG12 0x403a00b0u
#define CYREG_SAR_CHAN_CONFIG13 0x403a00b4u
#define CYREG_SAR_CHAN_CONFIG14 0x403a00b8u
#define CYREG_SAR_CHAN_CONFIG15 0x403a00bcu
#define CYREG_SAR_CHAN_WORK0 0x403a0100u
#define CYFLD_SAR_WORK__OFFSET 0x00000000u
#define CYFLD_SAR_WORK__SIZE 0x00000010u
#define CYFLD_SAR_CHAN_WORK_VALID_MIR__OFFSET 0x0000001fu
#define CYFLD_SAR_CHAN_WORK_VALID_MIR__SIZE 0x00000001u
#define CYREG_SAR_CHAN_WORK1 0x403a0104u
#define CYREG_SAR_CHAN_WORK2 0x403a0108u
#define CYREG_SAR_CHAN_WORK3 0x403a010cu
#define CYREG_SAR_CHAN_WORK4 0x403a0110u
#define CYREG_SAR_CHAN_WORK5 0x403a0114u
#define CYREG_SAR_CHAN_WORK6 0x403a0118u
#define CYREG_SAR_CHAN_WORK7 0x403a011cu
#define CYREG_SAR_CHAN_WORK8 0x403a0120u
#define CYREG_SAR_CHAN_WORK9 0x403a0124u
#define CYREG_SAR_CHAN_WORK10 0x403a0128u
#define CYREG_SAR_CHAN_WORK11 0x403a012cu
#define CYREG_SAR_CHAN_WORK12 0x403a0130u
#define CYREG_SAR_CHAN_WORK13 0x403a0134u
#define CYREG_SAR_CHAN_WORK14 0x403a0138u
#define CYREG_SAR_CHAN_WORK15 0x403a013cu
#define CYREG_SAR_CHAN_RESULT0 0x403a0180u
#define CYFLD_SAR_RESULT__OFFSET 0x00000000u
#define CYFLD_SAR_RESULT__SIZE 0x00000010u
#define CYFLD_SAR_SATURATE_INTR_MIR__OFFSET 0x0000001du
#define CYFLD_SAR_SATURATE_INTR_MIR__SIZE 0x00000001u
#define CYFLD_SAR_RANGE_INTR_MIR__OFFSET 0x0000001eu
#define CYFLD_SAR_RANGE_INTR_MIR__SIZE 0x00000001u
#define CYFLD_SAR_CHAN_RESULT_VALID_MIR__OFFSET 0x0000001fu
#define CYFLD_SAR_CHAN_RESULT_VALID_MIR__SIZE 0x00000001u
#define CYREG_SAR_CHAN_RESULT1 0x403a0184u
#define CYREG_SAR_CHAN_RESULT2 0x403a0188u
#define CYREG_SAR_CHAN_RESULT3 0x403a018cu
#define CYREG_SAR_CHAN_RESULT4 0x403a0190u
#define CYREG_SAR_CHAN_RESULT5 0x403a0194u
#define CYREG_SAR_CHAN_RESULT6 0x403a0198u
#define CYREG_SAR_CHAN_RESULT7 0x403a019cu
#define CYREG_SAR_CHAN_RESULT8 0x403a01a0u
#define CYREG_SAR_CHAN_RESULT9 0x403a01a4u
#define CYREG_SAR_CHAN_RESULT10 0x403a01a8u
#define CYREG_SAR_CHAN_RESULT11 0x403a01acu
#define CYREG_SAR_CHAN_RESULT12 0x403a01b0u
#define CYREG_SAR_CHAN_RESULT13 0x403a01b4u
#define CYREG_SAR_CHAN_RESULT14 0x403a01b8u
#define CYREG_SAR_CHAN_RESULT15 0x403a01bcu
#define CYREG_SAR_CHAN_WORK_VALID 0x403a0200u
#define CYFLD_SAR_CHAN_WORK_VALID__OFFSET 0x00000000u
#define CYFLD_SAR_CHAN_WORK_VALID__SIZE 0x00000010u
#define CYREG_SAR_CHAN_RESULT_VALID 0x403a0204u
#define CYFLD_SAR_CHAN_RESULT_VALID__OFFSET 0x00000000u
#define CYFLD_SAR_CHAN_RESULT_VALID__SIZE 0x00000010u
#define CYREG_SAR_STATUS 0x403a0208u
#define CYFLD_SAR_CUR_CHAN__OFFSET 0x00000000u
#define CYFLD_SAR_CUR_CHAN__SIZE 0x00000005u
#define CYFLD_SAR_SW_VREF_NEG__OFFSET 0x0000001eu
#define CYFLD_SAR_SW_VREF_NEG__SIZE 0x00000001u
#define CYFLD_SAR_BUSY__OFFSET 0x0000001fu
#define CYFLD_SAR_BUSY__SIZE 0x00000001u
#define CYREG_SAR_AVG_STAT 0x403a020cu
#define CYFLD_SAR_CUR_AVG_ACCU__OFFSET 0x00000000u
#define CYFLD_SAR_CUR_AVG_ACCU__SIZE 0x00000014u
#define CYFLD_SAR_CUR_AVG_CNT__OFFSET 0x00000018u
#define CYFLD_SAR_CUR_AVG_CNT__SIZE 0x00000008u
#define CYREG_SAR_INTR 0x403a0210u
#define CYFLD_SAR_EOS_INTR__OFFSET 0x00000000u
#define CYFLD_SAR_EOS_INTR__SIZE 0x00000001u
#define CYFLD_SAR_OVERFLOW_INTR__OFFSET 0x00000001u
#define CYFLD_SAR_OVERFLOW_INTR__SIZE 0x00000001u
#define CYFLD_SAR_FW_COLLISION_INTR__OFFSET 0x00000002u
#define CYFLD_SAR_FW_COLLISION_INTR__SIZE 0x00000001u
#define CYFLD_SAR_DSI_COLLISION_INTR__OFFSET 0x00000003u
#define CYFLD_SAR_DSI_COLLISION_INTR__SIZE 0x00000001u
#define CYFLD_SAR_INJ_EOC_INTR__OFFSET 0x00000004u
#define CYFLD_SAR_INJ_EOC_INTR__SIZE 0x00000001u
#define CYFLD_SAR_INJ_SATURATE_INTR__OFFSET 0x00000005u
#define CYFLD_SAR_INJ_SATURATE_INTR__SIZE 0x00000001u
#define CYFLD_SAR_INJ_RANGE_INTR__OFFSET 0x00000006u
#define CYFLD_SAR_INJ_RANGE_INTR__SIZE 0x00000001u
#define CYFLD_SAR_INJ_COLLISION_INTR__OFFSET 0x00000007u
#define CYFLD_SAR_INJ_COLLISION_INTR__SIZE 0x00000001u
#define CYREG_SAR_INTR_SET 0x403a0214u
#define CYFLD_SAR_EOS_SET__OFFSET 0x00000000u
#define CYFLD_SAR_EOS_SET__SIZE 0x00000001u
#define CYFLD_SAR_OVERFLOW_SET__OFFSET 0x00000001u
#define CYFLD_SAR_OVERFLOW_SET__SIZE 0x00000001u
#define CYFLD_SAR_FW_COLLISION_SET__OFFSET 0x00000002u
#define CYFLD_SAR_FW_COLLISION_SET__SIZE 0x00000001u
#define CYFLD_SAR_DSI_COLLISION_SET__OFFSET 0x00000003u
#define CYFLD_SAR_DSI_COLLISION_SET__SIZE 0x00000001u
#define CYFLD_SAR_INJ_EOC_SET__OFFSET 0x00000004u
#define CYFLD_SAR_INJ_EOC_SET__SIZE 0x00000001u
#define CYFLD_SAR_INJ_SATURATE_SET__OFFSET 0x00000005u
#define CYFLD_SAR_INJ_SATURATE_SET__SIZE 0x00000001u
#define CYFLD_SAR_INJ_RANGE_SET__OFFSET 0x00000006u
#define CYFLD_SAR_INJ_RANGE_SET__SIZE 0x00000001u
#define CYFLD_SAR_INJ_COLLISION_SET__OFFSET 0x00000007u
#define CYFLD_SAR_INJ_COLLISION_SET__SIZE 0x00000001u
#define CYREG_SAR_INTR_MASK 0x403a0218u
#define CYFLD_SAR_EOS_MASK__OFFSET 0x00000000u
#define CYFLD_SAR_EOS_MASK__SIZE 0x00000001u
#define CYFLD_SAR_OVERFLOW_MASK__OFFSET 0x00000001u
#define CYFLD_SAR_OVERFLOW_MASK__SIZE 0x00000001u
#define CYFLD_SAR_FW_COLLISION_MASK__OFFSET 0x00000002u
#define CYFLD_SAR_FW_COLLISION_MASK__SIZE 0x00000001u
#define CYFLD_SAR_DSI_COLLISION_MASK__OFFSET 0x00000003u
#define CYFLD_SAR_DSI_COLLISION_MASK__SIZE 0x00000001u
#define CYFLD_SAR_INJ_EOC_MASK__OFFSET 0x00000004u
#define CYFLD_SAR_INJ_EOC_MASK__SIZE 0x00000001u
#define CYFLD_SAR_INJ_SATURATE_MASK__OFFSET 0x00000005u
#define CYFLD_SAR_INJ_SATURATE_MASK__SIZE 0x00000001u
#define CYFLD_SAR_INJ_RANGE_MASK__OFFSET 0x00000006u
#define CYFLD_SAR_INJ_RANGE_MASK__SIZE 0x00000001u
#define CYFLD_SAR_INJ_COLLISION_MASK__OFFSET 0x00000007u
#define CYFLD_SAR_INJ_COLLISION_MASK__SIZE 0x00000001u
#define CYREG_SAR_INTR_MASKED 0x403a021cu
#define CYFLD_SAR_EOS_MASKED__OFFSET 0x00000000u
#define CYFLD_SAR_EOS_MASKED__SIZE 0x00000001u
#define CYFLD_SAR_OVERFLOW_MASKED__OFFSET 0x00000001u
#define CYFLD_SAR_OVERFLOW_MASKED__SIZE 0x00000001u
#define CYFLD_SAR_FW_COLLISION_MASKED__OFFSET 0x00000002u
#define CYFLD_SAR_FW_COLLISION_MASKED__SIZE 0x00000001u
#define CYFLD_SAR_DSI_COLLISION_MASKED__OFFSET 0x00000003u
#define CYFLD_SAR_DSI_COLLISION_MASKED__SIZE 0x00000001u
#define CYFLD_SAR_INJ_EOC_MASKED__OFFSET 0x00000004u
#define CYFLD_SAR_INJ_EOC_MASKED__SIZE 0x00000001u
#define CYFLD_SAR_INJ_SATURATE_MASKED__OFFSET 0x00000005u
#define CYFLD_SAR_INJ_SATURATE_MASKED__SIZE 0x00000001u
#define CYFLD_SAR_INJ_RANGE_MASKED__OFFSET 0x00000006u
#define CYFLD_SAR_INJ_RANGE_MASKED__SIZE 0x00000001u
#define CYFLD_SAR_INJ_COLLISION_MASKED__OFFSET 0x00000007u
#define CYFLD_SAR_INJ_COLLISION_MASKED__SIZE 0x00000001u
#define CYREG_SAR_SATURATE_INTR 0x403a0220u
#define CYFLD_SAR_SATURATE_INTR__OFFSET 0x00000000u
#define CYFLD_SAR_SATURATE_INTR__SIZE 0x00000010u
#define CYREG_SAR_SATURATE_INTR_SET 0x403a0224u
#define CYFLD_SAR_SATURATE_SET__OFFSET 0x00000000u
#define CYFLD_SAR_SATURATE_SET__SIZE 0x00000010u
#define CYREG_SAR_SATURATE_INTR_MASK 0x403a0228u
#define CYFLD_SAR_SATURATE_MASK__OFFSET 0x00000000u
#define CYFLD_SAR_SATURATE_MASK__SIZE 0x00000010u
#define CYREG_SAR_SATURATE_INTR_MASKED 0x403a022cu
#define CYFLD_SAR_SATURATE_MASKED__OFFSET 0x00000000u
#define CYFLD_SAR_SATURATE_MASKED__SIZE 0x00000010u
#define CYREG_SAR_RANGE_INTR 0x403a0230u
#define CYFLD_SAR_RANGE_INTR__OFFSET 0x00000000u
#define CYFLD_SAR_RANGE_INTR__SIZE 0x00000010u
#define CYREG_SAR_RANGE_INTR_SET 0x403a0234u
#define CYFLD_SAR_RANGE_SET__OFFSET 0x00000000u
#define CYFLD_SAR_RANGE_SET__SIZE 0x00000010u
#define CYREG_SAR_RANGE_INTR_MASK 0x403a0238u
#define CYFLD_SAR_RANGE_MASK__OFFSET 0x00000000u
#define CYFLD_SAR_RANGE_MASK__SIZE 0x00000010u
#define CYREG_SAR_RANGE_INTR_MASKED 0x403a023cu
#define CYFLD_SAR_RANGE_MASKED__OFFSET 0x00000000u
#define CYFLD_SAR_RANGE_MASKED__SIZE 0x00000010u
#define CYREG_SAR_INTR_CAUSE 0x403a0240u
#define CYFLD_SAR_EOS_MASKED_MIR__OFFSET 0x00000000u
#define CYFLD_SAR_EOS_MASKED_MIR__SIZE 0x00000001u
#define CYFLD_SAR_OVERFLOW_MASKED_MIR__OFFSET 0x00000001u
#define CYFLD_SAR_OVERFLOW_MASKED_MIR__SIZE 0x00000001u
#define CYFLD_SAR_FW_COLLISION_MASKED_MIR__OFFSET 0x00000002u
#define CYFLD_SAR_FW_COLLISION_MASKED_MIR__SIZE 0x00000001u
#define CYFLD_SAR_DSI_COLLISION_MASKED_MIR__OFFSET 0x00000003u
#define CYFLD_SAR_DSI_COLLISION_MASKED_MIR__SIZE 0x00000001u
#define CYFLD_SAR_INJ_EOC_MASKED_MIR__OFFSET 0x00000004u
#define CYFLD_SAR_INJ_EOC_MASKED_MIR__SIZE 0x00000001u
#define CYFLD_SAR_INJ_SATURATE_MASKED_MIR__OFFSET 0x00000005u
#define CYFLD_SAR_INJ_SATURATE_MASKED_MIR__SIZE 0x00000001u
#define CYFLD_SAR_INJ_RANGE_MASKED_MIR__OFFSET 0x00000006u
#define CYFLD_SAR_INJ_RANGE_MASKED_MIR__SIZE 0x00000001u
#define CYFLD_SAR_INJ_COLLISION_MASKED_MIR__OFFSET 0x00000007u
#define CYFLD_SAR_INJ_COLLISION_MASKED_MIR__SIZE 0x00000001u
#define CYFLD_SAR_SATURATE_MASKED_RED__OFFSET 0x0000001eu
#define CYFLD_SAR_SATURATE_MASKED_RED__SIZE 0x00000001u
#define CYFLD_SAR_RANGE_MASKED_RED__OFFSET 0x0000001fu
#define CYFLD_SAR_RANGE_MASKED_RED__SIZE 0x00000001u
#define CYREG_SAR_INJ_CHAN_CONFIG 0x403a0280u
#define CYFLD_SAR_INJ_PIN_ADDR__OFFSET 0x00000000u
#define CYFLD_SAR_INJ_PIN_ADDR__SIZE 0x00000003u
#define CYFLD_SAR_INJ_PORT_ADDR__OFFSET 0x00000004u
#define CYFLD_SAR_INJ_PORT_ADDR__SIZE 0x00000003u
#define CYVAL_SAR_INJ_PORT_ADDR_SARMUX 0x00000000u
#define CYVAL_SAR_INJ_PORT_ADDR_CTB0 0x00000001u
#define CYVAL_SAR_INJ_PORT_ADDR_CTB1 0x00000002u
#define CYVAL_SAR_INJ_PORT_ADDR_CTB2 0x00000003u
#define CYVAL_SAR_INJ_PORT_ADDR_CTB3 0x00000004u
#define CYVAL_SAR_INJ_PORT_ADDR_AROUTE_VIRT 0x00000006u
#define CYVAL_SAR_INJ_PORT_ADDR_SARMUX_VIRT 0x00000007u
#define CYFLD_SAR_INJ_DIFFERENTIAL_EN__OFFSET 0x00000008u
#define CYFLD_SAR_INJ_DIFFERENTIAL_EN__SIZE 0x00000001u
#define CYFLD_SAR_INJ_RESOLUTION__OFFSET 0x00000009u
#define CYFLD_SAR_INJ_RESOLUTION__SIZE 0x00000001u
#define CYVAL_SAR_INJ_RESOLUTION_12B 0x00000000u
#define CYVAL_SAR_INJ_RESOLUTION_SUBRES 0x00000001u
#define CYFLD_SAR_INJ_AVG_EN__OFFSET 0x0000000au
#define CYFLD_SAR_INJ_AVG_EN__SIZE 0x00000001u
#define CYFLD_SAR_INJ_SAMPLE_TIME_SEL__OFFSET 0x0000000cu
#define CYFLD_SAR_INJ_SAMPLE_TIME_SEL__SIZE 0x00000002u
#define CYFLD_SAR_INJ_TAILGATING__OFFSET 0x0000001eu
#define CYFLD_SAR_INJ_TAILGATING__SIZE 0x00000001u
#define CYFLD_SAR_INJ_START_EN__OFFSET 0x0000001fu
#define CYFLD_SAR_INJ_START_EN__SIZE 0x00000001u
#define CYREG_SAR_INJ_RESULT 0x403a0290u
#define CYFLD_SAR_INJ_RESULT__OFFSET 0x00000000u
#define CYFLD_SAR_INJ_RESULT__SIZE 0x00000010u
#define CYFLD_SAR_INJ_COLLISION_INTR_MIR__OFFSET 0x0000001cu
#define CYFLD_SAR_INJ_COLLISION_INTR_MIR__SIZE 0x00000001u
#define CYFLD_SAR_INJ_SATURATE_INTR_MIR__OFFSET 0x0000001du
#define CYFLD_SAR_INJ_SATURATE_INTR_MIR__SIZE 0x00000001u
#define CYFLD_SAR_INJ_RANGE_INTR_MIR__OFFSET 0x0000001eu
#define CYFLD_SAR_INJ_RANGE_INTR_MIR__SIZE 0x00000001u
#define CYFLD_SAR_INJ_EOC_INTR_MIR__OFFSET 0x0000001fu
#define CYFLD_SAR_INJ_EOC_INTR_MIR__SIZE 0x00000001u
#define CYREG_SAR_MUX_SWITCH0 0x403a0300u
#define CYFLD_SAR_MUX_FW_P0_VPLUS__OFFSET 0x00000000u
#define CYFLD_SAR_MUX_FW_P0_VPLUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P1_VPLUS__OFFSET 0x00000001u
#define CYFLD_SAR_MUX_FW_P1_VPLUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P2_VPLUS__OFFSET 0x00000002u
#define CYFLD_SAR_MUX_FW_P2_VPLUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P3_VPLUS__OFFSET 0x00000003u
#define CYFLD_SAR_MUX_FW_P3_VPLUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P4_VPLUS__OFFSET 0x00000004u
#define CYFLD_SAR_MUX_FW_P4_VPLUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P5_VPLUS__OFFSET 0x00000005u
#define CYFLD_SAR_MUX_FW_P5_VPLUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P6_VPLUS__OFFSET 0x00000006u
#define CYFLD_SAR_MUX_FW_P6_VPLUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P7_VPLUS__OFFSET 0x00000007u
#define CYFLD_SAR_MUX_FW_P7_VPLUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P0_VMINUS__OFFSET 0x00000008u
#define CYFLD_SAR_MUX_FW_P0_VMINUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P1_VMINUS__OFFSET 0x00000009u
#define CYFLD_SAR_MUX_FW_P1_VMINUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P2_VMINUS__OFFSET 0x0000000au
#define CYFLD_SAR_MUX_FW_P2_VMINUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P3_VMINUS__OFFSET 0x0000000bu
#define CYFLD_SAR_MUX_FW_P3_VMINUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P4_VMINUS__OFFSET 0x0000000cu
#define CYFLD_SAR_MUX_FW_P4_VMINUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P5_VMINUS__OFFSET 0x0000000du
#define CYFLD_SAR_MUX_FW_P5_VMINUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P6_VMINUS__OFFSET 0x0000000eu
#define CYFLD_SAR_MUX_FW_P6_VMINUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P7_VMINUS__OFFSET 0x0000000fu
#define CYFLD_SAR_MUX_FW_P7_VMINUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_VSSA_VMINUS__OFFSET 0x00000010u
#define CYFLD_SAR_MUX_FW_VSSA_VMINUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_TEMP_VPLUS__OFFSET 0x00000011u
#define CYFLD_SAR_MUX_FW_TEMP_VPLUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__OFFSET 0x00000012u
#define CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__OFFSET 0x00000013u
#define CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__OFFSET 0x00000014u
#define CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__OFFSET 0x00000015u
#define CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__OFFSET 0x00000016u
#define CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__OFFSET 0x00000017u
#define CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__OFFSET 0x00000018u
#define CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__OFFSET 0x00000019u
#define CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P4_COREIO0__OFFSET 0x0000001au
#define CYFLD_SAR_MUX_FW_P4_COREIO0__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P5_COREIO1__OFFSET 0x0000001bu
#define CYFLD_SAR_MUX_FW_P5_COREIO1__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P6_COREIO2__OFFSET 0x0000001cu
#define CYFLD_SAR_MUX_FW_P6_COREIO2__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P7_COREIO3__OFFSET 0x0000001du
#define CYFLD_SAR_MUX_FW_P7_COREIO3__SIZE 0x00000001u
#define CYREG_SAR_MUX_SWITCH_CLEAR0 0x403a0304u
#define CYREG_SAR_MUX_SWITCH1 0x403a0308u
#define CYFLD_SAR_MUX_FW_P4_DFT_INP__OFFSET 0x00000000u
#define CYFLD_SAR_MUX_FW_P4_DFT_INP__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_P5_DFT_INM__OFFSET 0x00000001u
#define CYFLD_SAR_MUX_FW_P5_DFT_INM__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__OFFSET 0x00000002u
#define CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__SIZE 0x00000001u
#define CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__OFFSET 0x00000003u
#define CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__SIZE 0x00000001u
#define CYREG_SAR_MUX_SWITCH_CLEAR1 0x403a030cu
#define CYREG_SAR_MUX_SWITCH_HW_CTRL 0x403a0340u
#define CYFLD_SAR_MUX_HW_CTRL_P0__OFFSET 0x00000000u
#define CYFLD_SAR_MUX_HW_CTRL_P0__SIZE 0x00000001u
#define CYFLD_SAR_MUX_HW_CTRL_P1__OFFSET 0x00000001u
#define CYFLD_SAR_MUX_HW_CTRL_P1__SIZE 0x00000001u
#define CYFLD_SAR_MUX_HW_CTRL_P2__OFFSET 0x00000002u
#define CYFLD_SAR_MUX_HW_CTRL_P2__SIZE 0x00000001u
#define CYFLD_SAR_MUX_HW_CTRL_P3__OFFSET 0x00000003u
#define CYFLD_SAR_MUX_HW_CTRL_P3__SIZE 0x00000001u
#define CYFLD_SAR_MUX_HW_CTRL_P4__OFFSET 0x00000004u
#define CYFLD_SAR_MUX_HW_CTRL_P4__SIZE 0x00000001u
#define CYFLD_SAR_MUX_HW_CTRL_P5__OFFSET 0x00000005u
#define CYFLD_SAR_MUX_HW_CTRL_P5__SIZE 0x00000001u
#define CYFLD_SAR_MUX_HW_CTRL_P6__OFFSET 0x00000006u
#define CYFLD_SAR_MUX_HW_CTRL_P6__SIZE 0x00000001u
#define CYFLD_SAR_MUX_HW_CTRL_P7__OFFSET 0x00000007u
#define CYFLD_SAR_MUX_HW_CTRL_P7__SIZE 0x00000001u
#define CYFLD_SAR_MUX_HW_CTRL_VSSA__OFFSET 0x00000010u
#define CYFLD_SAR_MUX_HW_CTRL_VSSA__SIZE 0x00000001u
#define CYFLD_SAR_MUX_HW_CTRL_TEMP__OFFSET 0x00000011u
#define CYFLD_SAR_MUX_HW_CTRL_TEMP__SIZE 0x00000001u
#define CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__OFFSET 0x00000012u
#define CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__SIZE 0x00000001u
#define CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__OFFSET 0x00000013u
#define CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__SIZE 0x00000001u
#define CYFLD_SAR_MUX_HW_CTRL_SARBUS0__OFFSET 0x00000016u
#define CYFLD_SAR_MUX_HW_CTRL_SARBUS0__SIZE 0x00000001u
#define CYFLD_SAR_MUX_HW_CTRL_SARBUS1__OFFSET 0x00000017u
#define CYFLD_SAR_MUX_HW_CTRL_SARBUS1__SIZE 0x00000001u
#define CYREG_SAR_MUX_SWITCH_STATUS 0x403a0348u
#define CYREG_SAR_PUMP_CTRL 0x403a0380u
#define CYFLD_SAR_CLOCK_SEL__OFFSET 0x00000000u
#define CYFLD_SAR_CLOCK_SEL__SIZE 0x00000001u
#define CYREG_SAR_ANA_TRIM 0x403a0f00u
#define CYFLD_SAR_CAP_TRIM__OFFSET 0x00000000u
#define CYFLD_SAR_CAP_TRIM__SIZE 0x00000003u
#define CYFLD_SAR_TRIMUNIT__OFFSET 0x00000003u
#define CYFLD_SAR_TRIMUNIT__SIZE 0x00000001u
#define CYREG_SAR_WOUNDING 0x403a0f04u
#define CYFLD_SAR_WOUND_RESOLUTION__OFFSET 0x00000000u
#define CYFLD_SAR_WOUND_RESOLUTION__SIZE 0x00000002u
#define CYVAL_SAR_WOUND_RESOLUTION_12BIT 0x00000000u
#define CYVAL_SAR_WOUND_RESOLUTION_10BIT 0x00000001u
#define CYVAL_SAR_WOUND_RESOLUTION_8BIT 0x00000002u
#define CYVAL_SAR_WOUND_RESOLUTION_8BIT_TOO 0x00000003u
#define CYDEV_PASS_BASE 0x403f0000u
#define CYDEV_PASS_SIZE 0x00010000u
#define CYREG_PASS_INTR_CAUSE 0x403f0000u
#define CYFLD_PASS_CTB0_INT__OFFSET 0x00000000u
#define CYFLD_PASS_CTB0_INT__SIZE 0x00000001u
#define CYFLD_PASS_CTB1_INT__OFFSET 0x00000001u
#define CYFLD_PASS_CTB1_INT__SIZE 0x00000001u
#define CYREG_PASS_DFT_CTRL 0x403f0030u
#define CYFLD_PASS_DSAB_ADFT_RES_EN__OFFSET 0x00000000u
#define CYFLD_PASS_DSAB_ADFT_RES_EN__SIZE 0x00000001u
#define CYDEV_PASS_DSAB_BASE 0x403f0e00u
#define CYDEV_PASS_DSAB_SIZE 0x00000100u
#define CYREG_PASS_DSAB_DSAB_CTRL 0x403f0e00u
#define CYFLD_PASS_DSAB_CURRENT_SEL__OFFSET 0x00000000u
#define CYFLD_PASS_DSAB_CURRENT_SEL__SIZE 0x00000006u
#define CYFLD_PASS_DSAB_SEL_OUT__OFFSET 0x00000008u
#define CYFLD_PASS_DSAB_SEL_OUT__SIZE 0x00000004u
#define CYFLD_PASS_DSAB_ENABLED__OFFSET 0x0000001fu
#define CYFLD_PASS_DSAB_ENABLED__SIZE 0x00000001u
#define CYREG_PASS_DSAB_DSAB_DFT 0x403f0e04u
#define CYFLD_PASS_DSAB_EN_DFT__OFFSET 0x00000000u
#define CYFLD_PASS_DSAB_EN_DFT__SIZE 0x00000004u
#define CYREG_PASS_DSAB_TRIM 0x403f0f00u
#define CYFLD_PASS_IBIAS_TRIM__OFFSET 0x00000000u
#define CYFLD_PASS_IBIAS_TRIM__SIZE 0x00000004u
#define CYDEV_CM0_BASE 0xe0000000u
#define CYDEV_CM0_SIZE 0x00100000u
#define CYREG_CM0_DWT_PID4 0xe0001fd0u
#define CYFLD_CM0_VALUE__OFFSET 0x00000000u
#define CYFLD_CM0_VALUE__SIZE 0x00000020u
#define CYREG_CM0_DWT_PID0 0xe0001fe0u
#define CYREG_CM0_DWT_PID1 0xe0001fe4u
#define CYREG_CM0_DWT_PID2 0xe0001fe8u
#define CYREG_CM0_DWT_PID3 0xe0001fecu
#define CYREG_CM0_DWT_CID0 0xe0001ff0u
#define CYREG_CM0_DWT_CID1 0xe0001ff4u
#define CYREG_CM0_DWT_CID2 0xe0001ff8u
#define CYREG_CM0_DWT_CID3 0xe0001ffcu
#define CYREG_CM0_BP_PID4 0xe0002fd0u
#define CYREG_CM0_BP_PID0 0xe0002fe0u
#define CYREG_CM0_BP_PID1 0xe0002fe4u
#define CYREG_CM0_BP_PID2 0xe0002fe8u
#define CYREG_CM0_BP_PID3 0xe0002fecu
#define CYREG_CM0_BP_CID0 0xe0002ff0u
#define CYREG_CM0_BP_CID1 0xe0002ff4u
#define CYREG_CM0_BP_CID2 0xe0002ff8u
#define CYREG_CM0_BP_CID3 0xe0002ffcu
#define CYREG_CM0_SYST_CSR 0xe000e010u
#define CYFLD_CM0_ENABLE__OFFSET 0x00000000u
#define CYFLD_CM0_ENABLE__SIZE 0x00000001u
#define CYFLD_CM0_TICKINT__OFFSET 0x00000001u
#define CYFLD_CM0_TICKINT__SIZE 0x00000001u
#define CYFLD_CM0_CLKSOURCE__OFFSET 0x00000002u
#define CYFLD_CM0_CLKSOURCE__SIZE 0x00000001u
#define CYFLD_CM0_COUNTFLAG__OFFSET 0x00000010u
#define CYFLD_CM0_COUNTFLAG__SIZE 0x00000001u
#define CYREG_CM0_SYST_RVR 0xe000e014u
#define CYFLD_CM0_RELOAD__OFFSET 0x00000000u
#define CYFLD_CM0_RELOAD__SIZE 0x00000018u
#define CYREG_CM0_SYST_CVR 0xe000e018u
#define CYFLD_CM0_CURRENT__OFFSET 0x00000000u
#define CYFLD_CM0_CURRENT__SIZE 0x00000018u
#define CYREG_CM0_SYST_CALIB 0xe000e01cu
#define CYFLD_CM0_TENMS__OFFSET 0x00000000u
#define CYFLD_CM0_TENMS__SIZE 0x00000018u
#define CYFLD_CM0_SKEW__OFFSET 0x0000001eu
#define CYFLD_CM0_SKEW__SIZE 0x00000001u
#define CYFLD_CM0_NOREF__OFFSET 0x0000001fu
#define CYFLD_CM0_NOREF__SIZE 0x00000001u
#define CYREG_CM0_ISER 0xe000e100u
#define CYFLD_CM0_SETENA__OFFSET 0x00000000u
#define CYFLD_CM0_SETENA__SIZE 0x00000020u
#define CYREG_CM0_ICER 0xe000e180u
#define CYFLD_CM0_CLRENA__OFFSET 0x00000000u
#define CYFLD_CM0_CLRENA__SIZE 0x00000020u
#define CYREG_CM0_ISPR 0xe000e200u
#define CYFLD_CM0_SETPEND__OFFSET 0x00000000u
#define CYFLD_CM0_SETPEND__SIZE 0x00000020u
#define CYREG_CM0_ICPR 0xe000e280u
#define CYFLD_CM0_CLRPEND__OFFSET 0x00000000u
#define CYFLD_CM0_CLRPEND__SIZE 0x00000020u
#define CYREG_CM0_IPR0 0xe000e400u
#define CYFLD_CM0_PRI_N0__OFFSET 0x00000006u
#define CYFLD_CM0_PRI_N0__SIZE 0x00000002u
#define CYFLD_CM0_PRI_N1__OFFSET 0x0000000eu
#define CYFLD_CM0_PRI_N1__SIZE 0x00000002u
#define CYFLD_CM0_PRI_N2__OFFSET 0x00000016u
#define CYFLD_CM0_PRI_N2__SIZE 0x00000002u
#define CYFLD_CM0_PRI_N3__OFFSET 0x0000001eu
#define CYFLD_CM0_PRI_N3__SIZE 0x00000002u
#define CYREG_CM0_IPR1 0xe000e404u
#define CYREG_CM0_IPR2 0xe000e408u
#define CYREG_CM0_IPR3 0xe000e40cu
#define CYREG_CM0_IPR4 0xe000e410u
#define CYREG_CM0_IPR5 0xe000e414u
#define CYREG_CM0_IPR6 0xe000e418u
#define CYREG_CM0_IPR7 0xe000e41cu
#define CYREG_CM0_CPUID 0xe000ed00u
#define CYFLD_CM0_REVISION__OFFSET 0x00000000u
#define CYFLD_CM0_REVISION__SIZE 0x00000004u
#define CYFLD_CM0_PARTNO__OFFSET 0x00000004u
#define CYFLD_CM0_PARTNO__SIZE 0x0000000cu
#define CYFLD_CM0_CONSTANT__OFFSET 0x00000010u
#define CYFLD_CM0_CONSTANT__SIZE 0x00000004u
#define CYFLD_CM0_VARIANT__OFFSET 0x00000014u
#define CYFLD_CM0_VARIANT__SIZE 0x00000004u
#define CYFLD_CM0_IMPLEMENTER__OFFSET 0x00000018u
#define CYFLD_CM0_IMPLEMENTER__SIZE 0x00000008u
#define CYREG_CM0_ICSR 0xe000ed04u
#define CYFLD_CM0_VECTACTIVE__OFFSET 0x00000000u
#define CYFLD_CM0_VECTACTIVE__SIZE 0x00000009u
#define CYFLD_CM0_VECTPENDING__OFFSET 0x0000000cu
#define CYFLD_CM0_VECTPENDING__SIZE 0x00000009u
#define CYFLD_CM0_ISRPENDING__OFFSET 0x00000016u
#define CYFLD_CM0_ISRPENDING__SIZE 0x00000001u
#define CYFLD_CM0_ISRPREEMPT__OFFSET 0x00000017u
#define CYFLD_CM0_ISRPREEMPT__SIZE 0x00000001u
#define CYFLD_CM0_PENDSTCLR__OFFSET 0x00000019u
#define CYFLD_CM0_PENDSTCLR__SIZE 0x00000001u
#define CYFLD_CM0_PENDSTSETb__OFFSET 0x0000001au
#define CYFLD_CM0_PENDSTSETb__SIZE 0x00000001u
#define CYFLD_CM0_PENDSVCLR__OFFSET 0x0000001bu
#define CYFLD_CM0_PENDSVCLR__SIZE 0x00000001u
#define CYFLD_CM0_PENDSVSET__OFFSET 0x0000001cu
#define CYFLD_CM0_PENDSVSET__SIZE 0x00000001u
#define CYFLD_CM0_NMIPENDSET__OFFSET 0x0000001fu
#define CYFLD_CM0_NMIPENDSET__SIZE 0x00000001u
#define CYREG_CM0_AIRCR 0xe000ed0cu
#define CYFLD_CM0_VECTCLRACTIVE__OFFSET 0x00000001u
#define CYFLD_CM0_VECTCLRACTIVE__SIZE 0x00000001u
#define CYFLD_CM0_SYSRESETREQ__OFFSET 0x00000002u
#define CYFLD_CM0_SYSRESETREQ__SIZE 0x00000001u
#define CYFLD_CM0_ENDIANNESS__OFFSET 0x0000000fu
#define CYFLD_CM0_ENDIANNESS__SIZE 0x00000001u
#define CYFLD_CM0_VECTKEY__OFFSET 0x00000010u
#define CYFLD_CM0_VECTKEY__SIZE 0x00000010u
#define CYREG_CM0_SCR 0xe000ed10u
#define CYFLD_CM0_SLEEPONEXIT__OFFSET 0x00000001u
#define CYFLD_CM0_SLEEPONEXIT__SIZE 0x00000001u
#define CYFLD_CM0_SLEEPDEEP__OFFSET 0x00000002u
#define CYFLD_CM0_SLEEPDEEP__SIZE 0x00000001u
#define CYFLD_CM0_SEVONPEND__OFFSET 0x00000004u
#define CYFLD_CM0_SEVONPEND__SIZE 0x00000001u
#define CYREG_CM0_CCR 0xe000ed14u
#define CYFLD_CM0_UNALIGN_TRP__OFFSET 0x00000003u
#define CYFLD_CM0_UNALIGN_TRP__SIZE 0x00000001u
#define CYFLD_CM0_STKALIGN__OFFSET 0x00000009u
#define CYFLD_CM0_STKALIGN__SIZE 0x00000001u
#define CYREG_CM0_SHPR2 0xe000ed1cu
#define CYFLD_CM0_PRI_11__OFFSET 0x0000001eu
#define CYFLD_CM0_PRI_11__SIZE 0x00000002u
#define CYREG_CM0_SHPR3 0xe000ed20u
#define CYFLD_CM0_PRI_14__OFFSET 0x00000016u
#define CYFLD_CM0_PRI_14__SIZE 0x00000002u
#define CYFLD_CM0_PRI_15__OFFSET 0x0000001eu
#define CYFLD_CM0_PRI_15__SIZE 0x00000002u
#define CYREG_CM0_SHCSR 0xe000ed24u
#define CYFLD_CM0_SVCALLPENDED__OFFSET 0x0000000fu
#define CYFLD_CM0_SVCALLPENDED__SIZE 0x00000001u
#define CYREG_CM0_SCS_PID4 0xe000efd0u
#define CYREG_CM0_SCS_PID0 0xe000efe0u
#define CYREG_CM0_SCS_PID1 0xe000efe4u
#define CYREG_CM0_SCS_PID2 0xe000efe8u
#define CYREG_CM0_SCS_PID3 0xe000efecu
#define CYREG_CM0_SCS_CID0 0xe000eff0u
#define CYREG_CM0_SCS_CID1 0xe000eff4u
#define CYREG_CM0_SCS_CID2 0xe000eff8u
#define CYREG_CM0_SCS_CID3 0xe000effcu
#define CYREG_CM0_ROM_SCS 0xe00ff000u
#define CYREG_CM0_ROM_DWT 0xe00ff004u
#define CYREG_CM0_ROM_BPU 0xe00ff008u
#define CYREG_CM0_ROM_END 0xe00ff00cu
#define CYREG_CM0_ROM_CSMT 0xe00fffccu
#define CYREG_CM0_ROM_PID4 0xe00fffd0u
#define CYREG_CM0_ROM_PID0 0xe00fffe0u
#define CYREG_CM0_ROM_PID1 0xe00fffe4u
#define CYREG_CM0_ROM_PID2 0xe00fffe8u
#define CYREG_CM0_ROM_PID3 0xe00fffecu
#define CYREG_CM0_ROM_CID0 0xe00ffff0u
#define CYREG_CM0_ROM_CID1 0xe00ffff4u
#define CYREG_CM0_ROM_CID2 0xe00ffff8u
#define CYREG_CM0_ROM_CID3 0xe00ffffcu
#define CYDEV_ROMTABLE_BASE 0xf0000000u
#define CYDEV_ROMTABLE_SIZE 0x00001000u
#define CYREG_ROMTABLE_ADDR 0xf0000000u
#define CYFLD_ROMTABLE_PRESENT__OFFSET 0x00000000u
#define CYFLD_ROMTABLE_PRESENT__SIZE 0x00000001u
#define CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET 0x00000001u
#define CYFLD_ROMTABLE_FORMAT_32BIT__SIZE 0x00000001u
#define CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET 0x0000000cu
#define CYFLD_ROMTABLE_ADDR_OFFSET__SIZE 0x00000014u
#define CYREG_ROMTABLE_DID 0xf0000fccu
#define CYFLD_ROMTABLE_VALUE__OFFSET 0x00000000u
#define CYFLD_ROMTABLE_VALUE__SIZE 0x00000020u
#define CYREG_ROMTABLE_PID4 0xf0000fd0u
#define CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET 0x00000000u
#define CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE 0x00000004u
#define CYFLD_ROMTABLE_COUNT__OFFSET 0x00000004u
#define CYFLD_ROMTABLE_COUNT__SIZE 0x00000004u
#define CYREG_ROMTABLE_PID5 0xf0000fd4u
#define CYREG_ROMTABLE_PID6 0xf0000fd8u
#define CYREG_ROMTABLE_PID7 0xf0000fdcu
#define CYREG_ROMTABLE_PID0 0xf0000fe0u
#define CYFLD_ROMTABLE_PN_MIN__OFFSET 0x00000000u
#define CYFLD_ROMTABLE_PN_MIN__SIZE 0x00000008u
#define CYREG_ROMTABLE_PID1 0xf0000fe4u
#define CYFLD_ROMTABLE_PN_MAJ__OFFSET 0x00000000u
#define CYFLD_ROMTABLE_PN_MAJ__SIZE 0x00000004u
#define CYFLD_ROMTABLE_JEPID_MIN__OFFSET 0x00000004u
#define CYFLD_ROMTABLE_JEPID_MIN__SIZE 0x00000004u
#define CYREG_ROMTABLE_PID2 0xf0000fe8u
#define CYFLD_ROMTABLE_JEPID_MAJ__OFFSET 0x00000000u
#define CYFLD_ROMTABLE_JEPID_MAJ__SIZE 0x00000003u
#define CYFLD_ROMTABLE_REV__OFFSET 0x00000004u
#define CYFLD_ROMTABLE_REV__SIZE 0x00000004u
#define CYREG_ROMTABLE_PID3 0xf0000fecu
#define CYFLD_ROMTABLE_CM__OFFSET 0x00000000u
#define CYFLD_ROMTABLE_CM__SIZE 0x00000004u
#define CYFLD_ROMTABLE_REV_AND__OFFSET 0x00000004u
#define CYFLD_ROMTABLE_REV_AND__SIZE 0x00000004u
#define CYREG_ROMTABLE_CID0 0xf0000ff0u
#define CYREG_ROMTABLE_CID1 0xf0000ff4u
#define CYREG_ROMTABLE_CID2 0xf0000ff8u
#define CYREG_ROMTABLE_CID3 0xf0000ffcu
#define CYDEV_FLS_SECTOR_SIZE 0x00020000u
#define CYDEV_FLS_ROW_SIZE 0x00000100u
#define CYREG_SFLASH_PROT_ROW00 CYREG_SFLASH_PROT_ROW0
#define CYREG_SFLASH_PROT_ROW01 CYREG_SFLASH_PROT_ROW1
#define CYREG_SFLASH_PROT_ROW02 CYREG_SFLASH_PROT_ROW2
#define CYREG_SFLASH_PROT_ROW03 CYREG_SFLASH_PROT_ROW3
#define CYREG_SFLASH_PROT_ROW04 CYREG_SFLASH_PROT_ROW4
#define CYREG_SFLASH_PROT_ROW05 CYREG_SFLASH_PROT_ROW5
#define CYREG_SFLASH_PROT_ROW06 CYREG_SFLASH_PROT_ROW6
#define CYREG_SFLASH_PROT_ROW07 CYREG_SFLASH_PROT_ROW7
#define CYREG_SFLASH_PROT_ROW08 CYREG_SFLASH_PROT_ROW8
#define CYREG_SFLASH_PROT_ROW09 CYREG_SFLASH_PROT_ROW9
#define CYREG_SFLASH_AV_PAIRS_8B000 CYREG_SFLASH_AV_PAIRS_8B0
#define CYREG_SFLASH_AV_PAIRS_8B001 CYREG_SFLASH_AV_PAIRS_8B1
#define CYREG_SFLASH_AV_PAIRS_8B002 CYREG_SFLASH_AV_PAIRS_8B2
#define CYREG_SFLASH_AV_PAIRS_8B003 CYREG_SFLASH_AV_PAIRS_8B3
#define CYREG_SFLASH_AV_PAIRS_8B004 CYREG_SFLASH_AV_PAIRS_8B4
#define CYREG_SFLASH_AV_PAIRS_8B005 CYREG_SFLASH_AV_PAIRS_8B5
#define CYREG_SFLASH_AV_PAIRS_8B006 CYREG_SFLASH_AV_PAIRS_8B6
#define CYREG_SFLASH_AV_PAIRS_8B007 CYREG_SFLASH_AV_PAIRS_8B7
#define CYREG_SFLASH_AV_PAIRS_8B008 CYREG_SFLASH_AV_PAIRS_8B8
#define CYREG_SFLASH_AV_PAIRS_8B009 CYREG_SFLASH_AV_PAIRS_8B9
#define CYREG_SFLASH_AV_PAIRS_8B010 CYREG_SFLASH_AV_PAIRS_8B10
#define CYREG_SFLASH_AV_PAIRS_8B011 CYREG_SFLASH_AV_PAIRS_8B11
#define CYREG_SFLASH_AV_PAIRS_8B012 CYREG_SFLASH_AV_PAIRS_8B12
#define CYREG_SFLASH_AV_PAIRS_8B013 CYREG_SFLASH_AV_PAIRS_8B13
#define CYREG_SFLASH_AV_PAIRS_8B014 CYREG_SFLASH_AV_PAIRS_8B14
#define CYREG_SFLASH_AV_PAIRS_8B015 CYREG_SFLASH_AV_PAIRS_8B15
#define CYREG_SFLASH_AV_PAIRS_8B016 CYREG_SFLASH_AV_PAIRS_8B16
#define CYREG_SFLASH_AV_PAIRS_8B017 CYREG_SFLASH_AV_PAIRS_8B17
#define CYREG_SFLASH_AV_PAIRS_8B018 CYREG_SFLASH_AV_PAIRS_8B18
#define CYREG_SFLASH_AV_PAIRS_8B019 CYREG_SFLASH_AV_PAIRS_8B19
#define CYREG_SFLASH_AV_PAIRS_8B020 CYREG_SFLASH_AV_PAIRS_8B20
#define CYREG_SFLASH_AV_PAIRS_8B021 CYREG_SFLASH_AV_PAIRS_8B21
#define CYREG_SFLASH_AV_PAIRS_8B022 CYREG_SFLASH_AV_PAIRS_8B22
#define CYREG_SFLASH_AV_PAIRS_8B023 CYREG_SFLASH_AV_PAIRS_8B23
#define CYREG_SFLASH_AV_PAIRS_8B024 CYREG_SFLASH_AV_PAIRS_8B24
#define CYREG_SFLASH_AV_PAIRS_8B025 CYREG_SFLASH_AV_PAIRS_8B25
#define CYREG_SFLASH_AV_PAIRS_8B026 CYREG_SFLASH_AV_PAIRS_8B26
#define CYREG_SFLASH_AV_PAIRS_8B027 CYREG_SFLASH_AV_PAIRS_8B27
#define CYREG_SFLASH_AV_PAIRS_8B028 CYREG_SFLASH_AV_PAIRS_8B28
#define CYREG_SFLASH_AV_PAIRS_8B029 CYREG_SFLASH_AV_PAIRS_8B29
#define CYREG_SFLASH_AV_PAIRS_8B030 CYREG_SFLASH_AV_PAIRS_8B30
#define CYREG_SFLASH_AV_PAIRS_8B031 CYREG_SFLASH_AV_PAIRS_8B31
#define CYREG_SFLASH_AV_PAIRS_8B032 CYREG_SFLASH_AV_PAIRS_8B32
#define CYREG_SFLASH_AV_PAIRS_8B033 CYREG_SFLASH_AV_PAIRS_8B33
#define CYREG_SFLASH_AV_PAIRS_8B034 CYREG_SFLASH_AV_PAIRS_8B34
#define CYREG_SFLASH_AV_PAIRS_8B035 CYREG_SFLASH_AV_PAIRS_8B35
#define CYREG_SFLASH_AV_PAIRS_8B036 CYREG_SFLASH_AV_PAIRS_8B36
#define CYREG_SFLASH_AV_PAIRS_8B037 CYREG_SFLASH_AV_PAIRS_8B37
#define CYREG_SFLASH_AV_PAIRS_8B038 CYREG_SFLASH_AV_PAIRS_8B38
#define CYREG_SFLASH_AV_PAIRS_8B039 CYREG_SFLASH_AV_PAIRS_8B39
#define CYREG_SFLASH_AV_PAIRS_8B040 CYREG_SFLASH_AV_PAIRS_8B40
#define CYREG_SFLASH_AV_PAIRS_8B041 CYREG_SFLASH_AV_PAIRS_8B41
#define CYREG_SFLASH_AV_PAIRS_8B042 CYREG_SFLASH_AV_PAIRS_8B42
#define CYREG_SFLASH_AV_PAIRS_8B043 CYREG_SFLASH_AV_PAIRS_8B43
#define CYREG_SFLASH_AV_PAIRS_8B044 CYREG_SFLASH_AV_PAIRS_8B44
#define CYREG_SFLASH_AV_PAIRS_8B045 CYREG_SFLASH_AV_PAIRS_8B45
#define CYREG_SFLASH_AV_PAIRS_8B046 CYREG_SFLASH_AV_PAIRS_8B46
#define CYREG_SFLASH_AV_PAIRS_8B047 CYREG_SFLASH_AV_PAIRS_8B47
#define CYREG_SFLASH_AV_PAIRS_8B048 CYREG_SFLASH_AV_PAIRS_8B48
#define CYREG_SFLASH_AV_PAIRS_8B049 CYREG_SFLASH_AV_PAIRS_8B49
#define CYREG_SFLASH_AV_PAIRS_8B050 CYREG_SFLASH_AV_PAIRS_8B50
#define CYREG_SFLASH_AV_PAIRS_8B051 CYREG_SFLASH_AV_PAIRS_8B51
#define CYREG_SFLASH_AV_PAIRS_8B052 CYREG_SFLASH_AV_PAIRS_8B52
#define CYREG_SFLASH_AV_PAIRS_8B053 CYREG_SFLASH_AV_PAIRS_8B53
#define CYREG_SFLASH_AV_PAIRS_8B054 CYREG_SFLASH_AV_PAIRS_8B54
#define CYREG_SFLASH_AV_PAIRS_8B055 CYREG_SFLASH_AV_PAIRS_8B55
#define CYREG_SFLASH_AV_PAIRS_8B056 CYREG_SFLASH_AV_PAIRS_8B56
#define CYREG_SFLASH_AV_PAIRS_8B057 CYREG_SFLASH_AV_PAIRS_8B57
#define CYREG_SFLASH_AV_PAIRS_8B058 CYREG_SFLASH_AV_PAIRS_8B58
#define CYREG_SFLASH_AV_PAIRS_8B059 CYREG_SFLASH_AV_PAIRS_8B59
#define CYREG_SFLASH_AV_PAIRS_8B060 CYREG_SFLASH_AV_PAIRS_8B60
#define CYREG_SFLASH_AV_PAIRS_8B061 CYREG_SFLASH_AV_PAIRS_8B61
#define CYREG_SFLASH_AV_PAIRS_8B062 CYREG_SFLASH_AV_PAIRS_8B62
#define CYREG_SFLASH_AV_PAIRS_8B063 CYREG_SFLASH_AV_PAIRS_8B63
#define CYREG_SFLASH_AV_PAIRS_8B064 CYREG_SFLASH_AV_PAIRS_8B64
#define CYREG_SFLASH_AV_PAIRS_8B065 CYREG_SFLASH_AV_PAIRS_8B65
#define CYREG_SFLASH_AV_PAIRS_8B066 CYREG_SFLASH_AV_PAIRS_8B66
#define CYREG_SFLASH_AV_PAIRS_8B067 CYREG_SFLASH_AV_PAIRS_8B67
#define CYREG_SFLASH_AV_PAIRS_8B068 CYREG_SFLASH_AV_PAIRS_8B68
#define CYREG_SFLASH_AV_PAIRS_8B069 CYREG_SFLASH_AV_PAIRS_8B69
#define CYREG_SFLASH_AV_PAIRS_8B070 CYREG_SFLASH_AV_PAIRS_8B70
#define CYREG_SFLASH_AV_PAIRS_8B071 CYREG_SFLASH_AV_PAIRS_8B71
#define CYREG_SFLASH_AV_PAIRS_8B072 CYREG_SFLASH_AV_PAIRS_8B72
#define CYREG_SFLASH_AV_PAIRS_8B073 CYREG_SFLASH_AV_PAIRS_8B73
#define CYREG_SFLASH_AV_PAIRS_8B074 CYREG_SFLASH_AV_PAIRS_8B74
#define CYREG_SFLASH_AV_PAIRS_8B075 CYREG_SFLASH_AV_PAIRS_8B75
#define CYREG_SFLASH_AV_PAIRS_8B076 CYREG_SFLASH_AV_PAIRS_8B76
#define CYREG_SFLASH_AV_PAIRS_8B077 CYREG_SFLASH_AV_PAIRS_8B77
#define CYREG_SFLASH_AV_PAIRS_8B078 CYREG_SFLASH_AV_PAIRS_8B78
#define CYREG_SFLASH_AV_PAIRS_8B079 CYREG_SFLASH_AV_PAIRS_8B79
#define CYREG_SFLASH_AV_PAIRS_8B080 CYREG_SFLASH_AV_PAIRS_8B80
#define CYREG_SFLASH_AV_PAIRS_8B081 CYREG_SFLASH_AV_PAIRS_8B81
#define CYREG_SFLASH_AV_PAIRS_8B082 CYREG_SFLASH_AV_PAIRS_8B82
#define CYREG_SFLASH_AV_PAIRS_8B083 CYREG_SFLASH_AV_PAIRS_8B83
#define CYREG_SFLASH_AV_PAIRS_8B084 CYREG_SFLASH_AV_PAIRS_8B84
#define CYREG_SFLASH_AV_PAIRS_8B085 CYREG_SFLASH_AV_PAIRS_8B85
#define CYREG_SFLASH_AV_PAIRS_8B086 CYREG_SFLASH_AV_PAIRS_8B86
#define CYREG_SFLASH_AV_PAIRS_8B087 CYREG_SFLASH_AV_PAIRS_8B87
#define CYREG_SFLASH_AV_PAIRS_8B088 CYREG_SFLASH_AV_PAIRS_8B88
#define CYREG_SFLASH_AV_PAIRS_8B089 CYREG_SFLASH_AV_PAIRS_8B89
#define CYREG_SFLASH_AV_PAIRS_8B090 CYREG_SFLASH_AV_PAIRS_8B90
#define CYREG_SFLASH_AV_PAIRS_8B091 CYREG_SFLASH_AV_PAIRS_8B91
#define CYREG_SFLASH_AV_PAIRS_8B092 CYREG_SFLASH_AV_PAIRS_8B92
#define CYREG_SFLASH_AV_PAIRS_8B093 CYREG_SFLASH_AV_PAIRS_8B93
#define CYREG_SFLASH_AV_PAIRS_8B094 CYREG_SFLASH_AV_PAIRS_8B94
#define CYREG_SFLASH_AV_PAIRS_8B095 CYREG_SFLASH_AV_PAIRS_8B95
#define CYREG_SFLASH_AV_PAIRS_8B096 CYREG_SFLASH_AV_PAIRS_8B96
#define CYREG_SFLASH_AV_PAIRS_8B097 CYREG_SFLASH_AV_PAIRS_8B97
#define CYREG_SFLASH_AV_PAIRS_8B098 CYREG_SFLASH_AV_PAIRS_8B98
#define CYREG_SFLASH_AV_PAIRS_8B099 CYREG_SFLASH_AV_PAIRS_8B99
#define CYREG_SFLASH_AV_PAIRS_32B00 CYREG_SFLASH_AV_PAIRS_32B0
#define CYREG_SFLASH_AV_PAIRS_32B01 CYREG_SFLASH_AV_PAIRS_32B1
#define CYREG_SFLASH_AV_PAIRS_32B02 CYREG_SFLASH_AV_PAIRS_32B2
#define CYREG_SFLASH_AV_PAIRS_32B03 CYREG_SFLASH_AV_PAIRS_32B3
#define CYREG_SFLASH_AV_PAIRS_32B04 CYREG_SFLASH_AV_PAIRS_32B4
#define CYREG_SFLASH_AV_PAIRS_32B05 CYREG_SFLASH_AV_PAIRS_32B5
#define CYREG_SFLASH_AV_PAIRS_32B06 CYREG_SFLASH_AV_PAIRS_32B6
#define CYREG_SFLASH_AV_PAIRS_32B07 CYREG_SFLASH_AV_PAIRS_32B7
#define CYREG_SFLASH_AV_PAIRS_32B08 CYREG_SFLASH_AV_PAIRS_32B8
#define CYREG_SFLASH_AV_PAIRS_32B09 CYREG_SFLASH_AV_PAIRS_32B9
#define CYREG_SFLASH_PE_TE_DATA00 CYREG_SFLASH_PE_TE_DATA0
#define CYREG_SFLASH_PE_TE_DATA01 CYREG_SFLASH_PE_TE_DATA1
#define CYREG_SFLASH_PE_TE_DATA02 CYREG_SFLASH_PE_TE_DATA2
#define CYREG_SFLASH_PE_TE_DATA03 CYREG_SFLASH_PE_TE_DATA3
#define CYREG_SFLASH_PE_TE_DATA04 CYREG_SFLASH_PE_TE_DATA4
#define CYREG_SFLASH_PE_TE_DATA05 CYREG_SFLASH_PE_TE_DATA5
#define CYREG_SFLASH_PE_TE_DATA06 CYREG_SFLASH_PE_TE_DATA6
#define CYREG_SFLASH_PE_TE_DATA07 CYREG_SFLASH_PE_TE_DATA7
#define CYREG_SFLASH_PE_TE_DATA08 CYREG_SFLASH_PE_TE_DATA8
#define CYREG_SFLASH_PE_TE_DATA09 CYREG_SFLASH_PE_TE_DATA9
#define CYREG_SFLASH_IMO_TRIM00 CYREG_SFLASH_IMO_TRIM0
#define CYREG_SFLASH_IMO_TRIM01 CYREG_SFLASH_IMO_TRIM1
#define CYREG_SFLASH_IMO_TRIM02 CYREG_SFLASH_IMO_TRIM2
#define CYREG_SFLASH_IMO_TRIM03 CYREG_SFLASH_IMO_TRIM3
#define CYREG_SFLASH_IMO_TRIM04 CYREG_SFLASH_IMO_TRIM4
#define CYREG_SFLASH_IMO_TRIM05 CYREG_SFLASH_IMO_TRIM5
#define CYREG_SFLASH_IMO_TRIM06 CYREG_SFLASH_IMO_TRIM6
#define CYREG_SFLASH_IMO_TRIM07 CYREG_SFLASH_IMO_TRIM7
#define CYREG_SFLASH_IMO_TRIM08 CYREG_SFLASH_IMO_TRIM8
#define CYREG_SFLASH_IMO_TRIM09 CYREG_SFLASH_IMO_TRIM9
#define CYREG_SFLASH_ALT_PROT_ROW000 CYREG_SFLASH_ALT_PROT_ROW0
#define CYREG_SFLASH_ALT_PROT_ROW001 CYREG_SFLASH_ALT_PROT_ROW1
#define CYREG_SFLASH_ALT_PROT_ROW002 CYREG_SFLASH_ALT_PROT_ROW2
#define CYREG_SFLASH_ALT_PROT_ROW003 CYREG_SFLASH_ALT_PROT_ROW3
#define CYREG_SFLASH_ALT_PROT_ROW004 CYREG_SFLASH_ALT_PROT_ROW4
#define CYREG_SFLASH_ALT_PROT_ROW005 CYREG_SFLASH_ALT_PROT_ROW5
#define CYREG_SFLASH_ALT_PROT_ROW006 CYREG_SFLASH_ALT_PROT_ROW6
#define CYREG_SFLASH_ALT_PROT_ROW007 CYREG_SFLASH_ALT_PROT_ROW7
#define CYREG_SFLASH_ALT_PROT_ROW008 CYREG_SFLASH_ALT_PROT_ROW8
#define CYREG_SFLASH_ALT_PROT_ROW009 CYREG_SFLASH_ALT_PROT_ROW9
#define CYREG_SFLASH_ALT_PROT_ROW010 CYREG_SFLASH_ALT_PROT_ROW10
#define CYREG_SFLASH_ALT_PROT_ROW011 CYREG_SFLASH_ALT_PROT_ROW11
#define CYREG_SFLASH_ALT_PROT_ROW012 CYREG_SFLASH_ALT_PROT_ROW12
#define CYREG_SFLASH_ALT_PROT_ROW013 CYREG_SFLASH_ALT_PROT_ROW13
#define CYREG_SFLASH_ALT_PROT_ROW014 CYREG_SFLASH_ALT_PROT_ROW14
#define CYREG_SFLASH_ALT_PROT_ROW015 CYREG_SFLASH_ALT_PROT_ROW15
#define CYREG_SFLASH_ALT_PROT_ROW016 CYREG_SFLASH_ALT_PROT_ROW16
#define CYREG_SFLASH_ALT_PROT_ROW017 CYREG_SFLASH_ALT_PROT_ROW17
#define CYREG_SFLASH_ALT_PROT_ROW018 CYREG_SFLASH_ALT_PROT_ROW18
#define CYREG_SFLASH_ALT_PROT_ROW019 CYREG_SFLASH_ALT_PROT_ROW19
#define CYREG_SFLASH_ALT_PROT_ROW020 CYREG_SFLASH_ALT_PROT_ROW20
#define CYREG_SFLASH_ALT_PROT_ROW021 CYREG_SFLASH_ALT_PROT_ROW21
#define CYREG_SFLASH_ALT_PROT_ROW022 CYREG_SFLASH_ALT_PROT_ROW22
#define CYREG_SFLASH_ALT_PROT_ROW023 CYREG_SFLASH_ALT_PROT_ROW23
#define CYREG_SFLASH_ALT_PROT_ROW024 CYREG_SFLASH_ALT_PROT_ROW24
#define CYREG_SFLASH_ALT_PROT_ROW025 CYREG_SFLASH_ALT_PROT_ROW25
#define CYREG_SFLASH_ALT_PROT_ROW026 CYREG_SFLASH_ALT_PROT_ROW26
#define CYREG_SFLASH_ALT_PROT_ROW027 CYREG_SFLASH_ALT_PROT_ROW27
#define CYREG_SFLASH_ALT_PROT_ROW028 CYREG_SFLASH_ALT_PROT_ROW28
#define CYREG_SFLASH_ALT_PROT_ROW029 CYREG_SFLASH_ALT_PROT_ROW29
#define CYREG_SFLASH_ALT_PROT_ROW030 CYREG_SFLASH_ALT_PROT_ROW30
#define CYREG_SFLASH_ALT_PROT_ROW031 CYREG_SFLASH_ALT_PROT_ROW31
#define CYREG_SFLASH_ALT_PROT_ROW032 CYREG_SFLASH_ALT_PROT_ROW32
#define CYREG_SFLASH_ALT_PROT_ROW033 CYREG_SFLASH_ALT_PROT_ROW33
#define CYREG_SFLASH_ALT_PROT_ROW034 CYREG_SFLASH_ALT_PROT_ROW34
#define CYREG_SFLASH_ALT_PROT_ROW035 CYREG_SFLASH_ALT_PROT_ROW35
#define CYREG_SFLASH_ALT_PROT_ROW036 CYREG_SFLASH_ALT_PROT_ROW36
#define CYREG_SFLASH_ALT_PROT_ROW037 CYREG_SFLASH_ALT_PROT_ROW37
#define CYREG_SFLASH_ALT_PROT_ROW038 CYREG_SFLASH_ALT_PROT_ROW38
#define CYREG_SFLASH_ALT_PROT_ROW039 CYREG_SFLASH_ALT_PROT_ROW39
#define CYREG_SFLASH_ALT_PROT_ROW040 CYREG_SFLASH_ALT_PROT_ROW40
#define CYREG_SFLASH_ALT_PROT_ROW041 CYREG_SFLASH_ALT_PROT_ROW41
#define CYREG_SFLASH_ALT_PROT_ROW042 CYREG_SFLASH_ALT_PROT_ROW42
#define CYREG_SFLASH_ALT_PROT_ROW043 CYREG_SFLASH_ALT_PROT_ROW43
#define CYREG_SFLASH_ALT_PROT_ROW044 CYREG_SFLASH_ALT_PROT_ROW44
#define CYREG_SFLASH_ALT_PROT_ROW045 CYREG_SFLASH_ALT_PROT_ROW45
#define CYREG_SFLASH_ALT_PROT_ROW046 CYREG_SFLASH_ALT_PROT_ROW46
#define CYREG_SFLASH_ALT_PROT_ROW047 CYREG_SFLASH_ALT_PROT_ROW47
#define CYREG_SFLASH_ALT_PROT_ROW048 CYREG_SFLASH_ALT_PROT_ROW48
#define CYREG_SFLASH_ALT_PROT_ROW049 CYREG_SFLASH_ALT_PROT_ROW49
#define CYREG_SFLASH_ALT_PROT_ROW050 CYREG_SFLASH_ALT_PROT_ROW50
#define CYREG_SFLASH_ALT_PROT_ROW051 CYREG_SFLASH_ALT_PROT_ROW51
#define CYREG_SFLASH_ALT_PROT_ROW052 CYREG_SFLASH_ALT_PROT_ROW52
#define CYREG_SFLASH_ALT_PROT_ROW053 CYREG_SFLASH_ALT_PROT_ROW53
#define CYREG_SFLASH_ALT_PROT_ROW054 CYREG_SFLASH_ALT_PROT_ROW54
#define CYREG_SFLASH_ALT_PROT_ROW055 CYREG_SFLASH_ALT_PROT_ROW55
#define CYREG_SFLASH_ALT_PROT_ROW056 CYREG_SFLASH_ALT_PROT_ROW56
#define CYREG_SFLASH_ALT_PROT_ROW057 CYREG_SFLASH_ALT_PROT_ROW57
#define CYREG_SFLASH_ALT_PROT_ROW058 CYREG_SFLASH_ALT_PROT_ROW58
#define CYREG_SFLASH_ALT_PROT_ROW059 CYREG_SFLASH_ALT_PROT_ROW59
#define CYREG_SFLASH_ALT_PROT_ROW060 CYREG_SFLASH_ALT_PROT_ROW60
#define CYREG_SFLASH_ALT_PROT_ROW061 CYREG_SFLASH_ALT_PROT_ROW61
#define CYREG_SFLASH_ALT_PROT_ROW062 CYREG_SFLASH_ALT_PROT_ROW62
#define CYREG_SFLASH_ALT_PROT_ROW063 CYREG_SFLASH_ALT_PROT_ROW63
#define CYREG_SFLASH_ALT_PROT_ROW064 CYREG_SFLASH_ALT_PROT_ROW64
#define CYREG_SFLASH_ALT_PROT_ROW065 CYREG_SFLASH_ALT_PROT_ROW65
#define CYREG_SFLASH_ALT_PROT_ROW066 CYREG_SFLASH_ALT_PROT_ROW66
#define CYREG_SFLASH_ALT_PROT_ROW067 CYREG_SFLASH_ALT_PROT_ROW67
#define CYREG_SFLASH_ALT_PROT_ROW068 CYREG_SFLASH_ALT_PROT_ROW68
#define CYREG_SFLASH_ALT_PROT_ROW069 CYREG_SFLASH_ALT_PROT_ROW69
#define CYREG_SFLASH_ALT_PROT_ROW070 CYREG_SFLASH_ALT_PROT_ROW70
#define CYREG_SFLASH_ALT_PROT_ROW071 CYREG_SFLASH_ALT_PROT_ROW71
#define CYREG_SFLASH_ALT_PROT_ROW072 CYREG_SFLASH_ALT_PROT_ROW72
#define CYREG_SFLASH_ALT_PROT_ROW073 CYREG_SFLASH_ALT_PROT_ROW73
#define CYREG_SFLASH_ALT_PROT_ROW074 CYREG_SFLASH_ALT_PROT_ROW74
#define CYREG_SFLASH_ALT_PROT_ROW075 CYREG_SFLASH_ALT_PROT_ROW75
#define CYREG_SFLASH_ALT_PROT_ROW076 CYREG_SFLASH_ALT_PROT_ROW76
#define CYREG_SFLASH_ALT_PROT_ROW077 CYREG_SFLASH_ALT_PROT_ROW77
#define CYREG_SFLASH_ALT_PROT_ROW078 CYREG_SFLASH_ALT_PROT_ROW78
#define CYREG_SFLASH_ALT_PROT_ROW079 CYREG_SFLASH_ALT_PROT_ROW79
#define CYREG_SFLASH_ALT_PROT_ROW080 CYREG_SFLASH_ALT_PROT_ROW80
#define CYREG_SFLASH_ALT_PROT_ROW081 CYREG_SFLASH_ALT_PROT_ROW81
#define CYREG_SFLASH_ALT_PROT_ROW082 CYREG_SFLASH_ALT_PROT_ROW82
#define CYREG_SFLASH_ALT_PROT_ROW083 CYREG_SFLASH_ALT_PROT_ROW83
#define CYREG_SFLASH_ALT_PROT_ROW084 CYREG_SFLASH_ALT_PROT_ROW84
#define CYREG_SFLASH_ALT_PROT_ROW085 CYREG_SFLASH_ALT_PROT_ROW85
#define CYREG_SFLASH_ALT_PROT_ROW086 CYREG_SFLASH_ALT_PROT_ROW86
#define CYREG_SFLASH_ALT_PROT_ROW087 CYREG_SFLASH_ALT_PROT_ROW87
#define CYREG_SFLASH_ALT_PROT_ROW088 CYREG_SFLASH_ALT_PROT_ROW88
#define CYREG_SFLASH_ALT_PROT_ROW089 CYREG_SFLASH_ALT_PROT_ROW89
#define CYREG_SFLASH_ALT_PROT_ROW090 CYREG_SFLASH_ALT_PROT_ROW90
#define CYREG_SFLASH_ALT_PROT_ROW091 CYREG_SFLASH_ALT_PROT_ROW91
#define CYREG_SFLASH_ALT_PROT_ROW092 CYREG_SFLASH_ALT_PROT_ROW92
#define CYREG_SFLASH_ALT_PROT_ROW093 CYREG_SFLASH_ALT_PROT_ROW93
#define CYREG_SFLASH_ALT_PROT_ROW094 CYREG_SFLASH_ALT_PROT_ROW94
#define CYREG_SFLASH_ALT_PROT_ROW095 CYREG_SFLASH_ALT_PROT_ROW95
#define CYREG_SFLASH_ALT_PROT_ROW096 CYREG_SFLASH_ALT_PROT_ROW96
#define CYREG_SFLASH_ALT_PROT_ROW097 CYREG_SFLASH_ALT_PROT_ROW97
#define CYREG_SFLASH_ALT_PROT_ROW098 CYREG_SFLASH_ALT_PROT_ROW98
#define CYREG_SFLASH_ALT_PROT_ROW099 CYREG_SFLASH_ALT_PROT_ROW99
#define CYREG_PERI_PCLK_CTL00 CYREG_PERI_PCLK_CTL0
#define CYREG_PERI_PCLK_CTL01 CYREG_PERI_PCLK_CTL1
#define CYREG_PERI_PCLK_CTL02 CYREG_PERI_PCLK_CTL2
#define CYREG_PERI_PCLK_CTL03 CYREG_PERI_PCLK_CTL3
#define CYREG_PERI_PCLK_CTL04 CYREG_PERI_PCLK_CTL4
#define CYREG_PERI_PCLK_CTL05 CYREG_PERI_PCLK_CTL5
#define CYREG_PERI_PCLK_CTL06 CYREG_PERI_PCLK_CTL6
#define CYREG_PERI_PCLK_CTL07 CYREG_PERI_PCLK_CTL7
#define CYREG_PERI_PCLK_CTL08 CYREG_PERI_PCLK_CTL8
#define CYREG_PERI_PCLK_CTL09 CYREG_PERI_PCLK_CTL9
#define CYREG_PERI_DIV_16_CTL00 CYREG_PERI_DIV_16_CTL0
#define CYREG_PERI_DIV_16_CTL01 CYREG_PERI_DIV_16_CTL1
#define CYREG_PERI_DIV_16_CTL02 CYREG_PERI_DIV_16_CTL2
#define CYREG_PERI_DIV_16_CTL03 CYREG_PERI_DIV_16_CTL3
#define CYREG_PERI_DIV_16_CTL04 CYREG_PERI_DIV_16_CTL4
#define CYREG_PERI_DIV_16_CTL05 CYREG_PERI_DIV_16_CTL5
#define CYREG_PERI_DIV_16_CTL06 CYREG_PERI_DIV_16_CTL6
#define CYREG_PERI_DIV_16_CTL07 CYREG_PERI_DIV_16_CTL7
#define CYREG_PERI_DIV_16_CTL08 CYREG_PERI_DIV_16_CTL8
#define CYREG_PERI_DIV_16_CTL09 CYREG_PERI_DIV_16_CTL9
#define CYFLD_PERI_SEL__OFFSET CYFLD_PERI_TR_GROUP_SEL__OFFSET
#define CYFLD_PERI_SEL__SIZE CYFLD_PERI_TR_GROUP_SEL__SIZE
#define CYREG_UDB_W8_A0_00 CYREG_UDB_W8_A00
#define CYREG_UDB_W8_A0_01 CYREG_UDB_W8_A01
#define CYREG_UDB_W8_A0_02 CYREG_UDB_W8_A02
#define CYREG_UDB_W8_A0_03 CYREG_UDB_W8_A03
#define CYREG_UDB_W8_A1_00 CYREG_UDB_W8_A10
#define CYREG_UDB_W8_A1_01 CYREG_UDB_W8_A11
#define CYREG_UDB_W8_A1_02 CYREG_UDB_W8_A12
#define CYREG_UDB_W8_A1_03 CYREG_UDB_W8_A13
#define CYREG_UDB_W8_D0_00 CYREG_UDB_W8_D00
#define CYREG_UDB_W8_D0_01 CYREG_UDB_W8_D01
#define CYREG_UDB_W8_D0_02 CYREG_UDB_W8_D02
#define CYREG_UDB_W8_D0_03 CYREG_UDB_W8_D03
#define CYREG_UDB_W8_D1_00 CYREG_UDB_W8_D10
#define CYREG_UDB_W8_D1_01 CYREG_UDB_W8_D11
#define CYREG_UDB_W8_D1_02 CYREG_UDB_W8_D12
#define CYREG_UDB_W8_D1_03 CYREG_UDB_W8_D13
#define CYREG_UDB_W8_F0_00 CYREG_UDB_W8_F00
#define CYREG_UDB_W8_F0_01 CYREG_UDB_W8_F01
#define CYREG_UDB_W8_F0_02 CYREG_UDB_W8_F02
#define CYREG_UDB_W8_F0_03 CYREG_UDB_W8_F03
#define CYREG_UDB_W8_F1_00 CYREG_UDB_W8_F10
#define CYREG_UDB_W8_F1_01 CYREG_UDB_W8_F11
#define CYREG_UDB_W8_F1_02 CYREG_UDB_W8_F12
#define CYREG_UDB_W8_F1_03 CYREG_UDB_W8_F13
#define CYREG_UDB_W8_ST_00 CYREG_UDB_W8_ST0
#define CYREG_UDB_W8_ST_01 CYREG_UDB_W8_ST1
#define CYREG_UDB_W8_ST_02 CYREG_UDB_W8_ST2
#define CYREG_UDB_W8_ST_03 CYREG_UDB_W8_ST3
#define CYREG_UDB_W8_CTL_00 CYREG_UDB_W8_CTL0
#define CYREG_UDB_W8_CTL_01 CYREG_UDB_W8_CTL1
#define CYREG_UDB_W8_CTL_02 CYREG_UDB_W8_CTL2
#define CYREG_UDB_W8_CTL_03 CYREG_UDB_W8_CTL3
#define CYREG_UDB_W8_MSK_00 CYREG_UDB_W8_MSK0
#define CYREG_UDB_W8_MSK_01 CYREG_UDB_W8_MSK1
#define CYREG_UDB_W8_MSK_02 CYREG_UDB_W8_MSK2
#define CYREG_UDB_W8_MSK_03 CYREG_UDB_W8_MSK3
#define CYREG_UDB_W8_ACTL_00 CYREG_UDB_W8_ACTL0
#define CYREG_UDB_W8_ACTL_01 CYREG_UDB_W8_ACTL1
#define CYREG_UDB_W8_ACTL_02 CYREG_UDB_W8_ACTL2
#define CYREG_UDB_W8_ACTL_03 CYREG_UDB_W8_ACTL3
#define CYREG_UDB_W8_MC_00 CYREG_UDB_W8_MC0
#define CYREG_UDB_W8_MC_01 CYREG_UDB_W8_MC1
#define CYREG_UDB_W8_MC_02 CYREG_UDB_W8_MC2
#define CYREG_UDB_W8_MC_03 CYREG_UDB_W8_MC3
#define CYREG_UDB_CAT16_A_00 CYREG_UDB_CAT16_A0
#define CYREG_UDB_CAT16_A_01 CYREG_UDB_CAT16_A1
#define CYREG_UDB_CAT16_A_02 CYREG_UDB_CAT16_A2
#define CYREG_UDB_CAT16_A_03 CYREG_UDB_CAT16_A3
#define CYREG_UDB_CAT16_D_00 CYREG_UDB_CAT16_D0
#define CYREG_UDB_CAT16_D_01 CYREG_UDB_CAT16_D1
#define CYREG_UDB_CAT16_D_02 CYREG_UDB_CAT16_D2
#define CYREG_UDB_CAT16_D_03 CYREG_UDB_CAT16_D3
#define CYREG_UDB_CAT16_F_00 CYREG_UDB_CAT16_F0
#define CYREG_UDB_CAT16_F_01 CYREG_UDB_CAT16_F1
#define CYREG_UDB_CAT16_F_02 CYREG_UDB_CAT16_F2
#define CYREG_UDB_CAT16_F_03 CYREG_UDB_CAT16_F3
#define CYREG_UDB_CAT16_CTL_ST_00 CYREG_UDB_CAT16_CTL_ST0
#define CYREG_UDB_CAT16_CTL_ST_01 CYREG_UDB_CAT16_CTL_ST1
#define CYREG_UDB_CAT16_CTL_ST_02 CYREG_UDB_CAT16_CTL_ST2
#define CYREG_UDB_CAT16_CTL_ST_03 CYREG_UDB_CAT16_CTL_ST3
#define CYREG_UDB_CAT16_ACTL_MSK_00 CYREG_UDB_CAT16_ACTL_MSK0
#define CYREG_UDB_CAT16_ACTL_MSK_01 CYREG_UDB_CAT16_ACTL_MSK1
#define CYREG_UDB_CAT16_ACTL_MSK_02 CYREG_UDB_CAT16_ACTL_MSK2
#define CYREG_UDB_CAT16_ACTL_MSK_03 CYREG_UDB_CAT16_ACTL_MSK3
#define CYREG_UDB_CAT16_MC_00 CYREG_UDB_CAT16_MC0
#define CYREG_UDB_CAT16_MC_01 CYREG_UDB_CAT16_MC1
#define CYREG_UDB_CAT16_MC_02 CYREG_UDB_CAT16_MC2
#define CYREG_UDB_CAT16_MC_03 CYREG_UDB_CAT16_MC3
#define CYREG_UDB_W16_A0_00 CYREG_UDB_W16_A00
#define CYREG_UDB_W16_A0_01 CYREG_UDB_W16_A01
#define CYREG_UDB_W16_A0_02 CYREG_UDB_W16_A02
#define CYREG_UDB_W16_A1_00 CYREG_UDB_W16_A10
#define CYREG_UDB_W16_A1_01 CYREG_UDB_W16_A11
#define CYREG_UDB_W16_A1_02 CYREG_UDB_W16_A12
#define CYREG_UDB_W16_D0_00 CYREG_UDB_W16_D00
#define CYREG_UDB_W16_D0_01 CYREG_UDB_W16_D01
#define CYREG_UDB_W16_D0_02 CYREG_UDB_W16_D02
#define CYREG_UDB_W16_D1_00 CYREG_UDB_W16_D10
#define CYREG_UDB_W16_D1_01 CYREG_UDB_W16_D11
#define CYREG_UDB_W16_D1_02 CYREG_UDB_W16_D12
#define CYREG_UDB_W16_F0_00 CYREG_UDB_W16_F00
#define CYREG_UDB_W16_F0_01 CYREG_UDB_W16_F01
#define CYREG_UDB_W16_F0_02 CYREG_UDB_W16_F02
#define CYREG_UDB_W16_F1_00 CYREG_UDB_W16_F10
#define CYREG_UDB_W16_F1_01 CYREG_UDB_W16_F11
#define CYREG_UDB_W16_F1_02 CYREG_UDB_W16_F12
#define CYREG_UDB_W16_ST_00 CYREG_UDB_W16_ST0
#define CYREG_UDB_W16_ST_01 CYREG_UDB_W16_ST1
#define CYREG_UDB_W16_ST_02 CYREG_UDB_W16_ST2
#define CYREG_UDB_W16_CTL_00 CYREG_UDB_W16_CTL0
#define CYREG_UDB_W16_CTL_01 CYREG_UDB_W16_CTL1
#define CYREG_UDB_W16_CTL_02 CYREG_UDB_W16_CTL2
#define CYREG_UDB_W16_MSK_00 CYREG_UDB_W16_MSK0
#define CYREG_UDB_W16_MSK_01 CYREG_UDB_W16_MSK1
#define CYREG_UDB_W16_MSK_02 CYREG_UDB_W16_MSK2
#define CYREG_UDB_W16_ACTL_00 CYREG_UDB_W16_ACTL0
#define CYREG_UDB_W16_ACTL_01 CYREG_UDB_W16_ACTL1
#define CYREG_UDB_W16_ACTL_02 CYREG_UDB_W16_ACTL2
#define CYREG_UDB_W16_MC_00 CYREG_UDB_W16_MC0
#define CYREG_UDB_W16_MC_01 CYREG_UDB_W16_MC1
#define CYREG_UDB_W16_MC_02 CYREG_UDB_W16_MC2
#define CYREG_UDB_W32_A0_00 CYREG_UDB_W32_A0
#define CYREG_UDB_W32_A1_00 CYREG_UDB_W32_A1
#define CYREG_UDB_W32_D0_00 CYREG_UDB_W32_D0
#define CYREG_UDB_W32_D1_00 CYREG_UDB_W32_D1
#define CYREG_UDB_W32_F0_00 CYREG_UDB_W32_F0
#define CYREG_UDB_W32_F1_00 CYREG_UDB_W32_F1
#define CYREG_UDB_W32_ST_00 CYREG_UDB_W32_ST
#define CYREG_UDB_W32_CTL_00 CYREG_UDB_W32_CTL
#define CYREG_UDB_W32_MSK_00 CYREG_UDB_W32_MSK
#define CYREG_UDB_W32_ACTL_00 CYREG_UDB_W32_ACTL
#define CYREG_UDB_W32_MC_00 CYREG_UDB_W32_MC
#define CYREG_CPUSS_SL_CTL00 CYREG_CPUSS_SL_CTL0
#define CYREG_CPUSS_SL_CTL01 CYREG_CPUSS_SL_CTL1
#define CYREG_CPUSS_SL_CTL02 CYREG_CPUSS_SL_CTL2
#define CYREG_DMAC_CH_CTL00 CYREG_DMAC_CH_CTL0
#define CYREG_DMAC_CH_CTL01 CYREG_DMAC_CH_CTL1
#define CYREG_DMAC_CH_CTL02 CYREG_DMAC_CH_CTL2
#define CYREG_DMAC_CH_CTL03 CYREG_DMAC_CH_CTL3
#define CYREG_DMAC_CH_CTL04 CYREG_DMAC_CH_CTL4
#define CYREG_DMAC_CH_CTL05 CYREG_DMAC_CH_CTL5
#define CYREG_DMAC_CH_CTL06 CYREG_DMAC_CH_CTL6
#define CYREG_DMAC_CH_CTL07 CYREG_DMAC_CH_CTL7
#define CYREG_WCO_WCO_CONFIG CYREG_WCO_CONFIG
#define CYREG_WCO_WCO_STATUS CYREG_WCO_STATUS
#define CYREG_WCO_WCO_DPLL CYREG_WCO_DPLL
#define CYREG_WCO_WCO_TRIM CYREG_WCO_TRIM
#define CYREG_SCB0_EZ_DATA00 CYREG_SCB0_EZ_DATA0
#define CYREG_SCB0_EZ_DATA01 CYREG_SCB0_EZ_DATA1
#define CYREG_SCB0_EZ_DATA02 CYREG_SCB0_EZ_DATA2
#define CYREG_SCB0_EZ_DATA03 CYREG_SCB0_EZ_DATA3
#define CYREG_SCB0_EZ_DATA04 CYREG_SCB0_EZ_DATA4
#define CYREG_SCB0_EZ_DATA05 CYREG_SCB0_EZ_DATA5
#define CYREG_SCB0_EZ_DATA06 CYREG_SCB0_EZ_DATA6
#define CYREG_SCB0_EZ_DATA07 CYREG_SCB0_EZ_DATA7
#define CYREG_SCB0_EZ_DATA08 CYREG_SCB0_EZ_DATA8
#define CYREG_SCB0_EZ_DATA09 CYREG_SCB0_EZ_DATA9
#define CYREG_SCB0_EZ_DATA000 CYREG_SCB0_EZ_DATA0
#define CYREG_SCB0_EZ_DATA001 CYREG_SCB0_EZ_DATA1
#define CYREG_SCB0_EZ_DATA002 CYREG_SCB0_EZ_DATA2
#define CYREG_SCB0_EZ_DATA003 CYREG_SCB0_EZ_DATA3
#define CYREG_SCB0_EZ_DATA004 CYREG_SCB0_EZ_DATA4
#define CYREG_SCB0_EZ_DATA005 CYREG_SCB0_EZ_DATA5
#define CYREG_SCB0_EZ_DATA006 CYREG_SCB0_EZ_DATA6
#define CYREG_SCB0_EZ_DATA007 CYREG_SCB0_EZ_DATA7
#define CYREG_SCB0_EZ_DATA008 CYREG_SCB0_EZ_DATA8
#define CYREG_SCB0_EZ_DATA009 CYREG_SCB0_EZ_DATA9
#define CYREG_SCB0_EZ_DATA010 CYREG_SCB0_EZ_DATA10
#define CYREG_SCB0_EZ_DATA011 CYREG_SCB0_EZ_DATA11
#define CYREG_SCB0_EZ_DATA012 CYREG_SCB0_EZ_DATA12
#define CYREG_SCB0_EZ_DATA013 CYREG_SCB0_EZ_DATA13
#define CYREG_SCB0_EZ_DATA014 CYREG_SCB0_EZ_DATA14
#define CYREG_SCB0_EZ_DATA015 CYREG_SCB0_EZ_DATA15
#define CYREG_SCB0_EZ_DATA016 CYREG_SCB0_EZ_DATA16
#define CYREG_SCB0_EZ_DATA017 CYREG_SCB0_EZ_DATA17
#define CYREG_SCB0_EZ_DATA018 CYREG_SCB0_EZ_DATA18
#define CYREG_SCB0_EZ_DATA019 CYREG_SCB0_EZ_DATA19
#define CYREG_SCB0_EZ_DATA020 CYREG_SCB0_EZ_DATA20
#define CYREG_SCB0_EZ_DATA021 CYREG_SCB0_EZ_DATA21
#define CYREG_SCB0_EZ_DATA022 CYREG_SCB0_EZ_DATA22
#define CYREG_SCB0_EZ_DATA023 CYREG_SCB0_EZ_DATA23
#define CYREG_SCB0_EZ_DATA024 CYREG_SCB0_EZ_DATA24
#define CYREG_SCB0_EZ_DATA025 CYREG_SCB0_EZ_DATA25
#define CYREG_SCB0_EZ_DATA026 CYREG_SCB0_EZ_DATA26
#define CYREG_SCB0_EZ_DATA027 CYREG_SCB0_EZ_DATA27
#define CYREG_SCB0_EZ_DATA028 CYREG_SCB0_EZ_DATA28
#define CYREG_SCB0_EZ_DATA029 CYREG_SCB0_EZ_DATA29
#define CYREG_SCB0_EZ_DATA030 CYREG_SCB0_EZ_DATA30
#define CYREG_SCB0_EZ_DATA031 CYREG_SCB0_EZ_DATA31
#define CYREG_SCB1_EZ_DATA00 CYREG_SCB1_EZ_DATA0
#define CYREG_SCB1_EZ_DATA01 CYREG_SCB1_EZ_DATA1
#define CYREG_SCB1_EZ_DATA02 CYREG_SCB1_EZ_DATA2
#define CYREG_SCB1_EZ_DATA03 CYREG_SCB1_EZ_DATA3
#define CYREG_SCB1_EZ_DATA04 CYREG_SCB1_EZ_DATA4
#define CYREG_SCB1_EZ_DATA05 CYREG_SCB1_EZ_DATA5
#define CYREG_SCB1_EZ_DATA06 CYREG_SCB1_EZ_DATA6
#define CYREG_SCB1_EZ_DATA07 CYREG_SCB1_EZ_DATA7
#define CYREG_SCB1_EZ_DATA08 CYREG_SCB1_EZ_DATA8
#define CYREG_SCB1_EZ_DATA09 CYREG_SCB1_EZ_DATA9
#define CYREG_SCB1_EZ_DATA000 CYREG_SCB1_EZ_DATA0
#define CYREG_SCB1_EZ_DATA001 CYREG_SCB1_EZ_DATA1
#define CYREG_SCB1_EZ_DATA002 CYREG_SCB1_EZ_DATA2
#define CYREG_SCB1_EZ_DATA003 CYREG_SCB1_EZ_DATA3
#define CYREG_SCB1_EZ_DATA004 CYREG_SCB1_EZ_DATA4
#define CYREG_SCB1_EZ_DATA005 CYREG_SCB1_EZ_DATA5
#define CYREG_SCB1_EZ_DATA006 CYREG_SCB1_EZ_DATA6
#define CYREG_SCB1_EZ_DATA007 CYREG_SCB1_EZ_DATA7
#define CYREG_SCB1_EZ_DATA008 CYREG_SCB1_EZ_DATA8
#define CYREG_SCB1_EZ_DATA009 CYREG_SCB1_EZ_DATA9
#define CYREG_SCB1_EZ_DATA010 CYREG_SCB1_EZ_DATA10
#define CYREG_SCB1_EZ_DATA011 CYREG_SCB1_EZ_DATA11
#define CYREG_SCB1_EZ_DATA012 CYREG_SCB1_EZ_DATA12
#define CYREG_SCB1_EZ_DATA013 CYREG_SCB1_EZ_DATA13
#define CYREG_SCB1_EZ_DATA014 CYREG_SCB1_EZ_DATA14
#define CYREG_SCB1_EZ_DATA015 CYREG_SCB1_EZ_DATA15
#define CYREG_SCB1_EZ_DATA016 CYREG_SCB1_EZ_DATA16
#define CYREG_SCB1_EZ_DATA017 CYREG_SCB1_EZ_DATA17
#define CYREG_SCB1_EZ_DATA018 CYREG_SCB1_EZ_DATA18
#define CYREG_SCB1_EZ_DATA019 CYREG_SCB1_EZ_DATA19
#define CYREG_SCB1_EZ_DATA020 CYREG_SCB1_EZ_DATA20
#define CYREG_SCB1_EZ_DATA021 CYREG_SCB1_EZ_DATA21
#define CYREG_SCB1_EZ_DATA022 CYREG_SCB1_EZ_DATA22
#define CYREG_SCB1_EZ_DATA023 CYREG_SCB1_EZ_DATA23
#define CYREG_SCB1_EZ_DATA024 CYREG_SCB1_EZ_DATA24
#define CYREG_SCB1_EZ_DATA025 CYREG_SCB1_EZ_DATA25
#define CYREG_SCB1_EZ_DATA026 CYREG_SCB1_EZ_DATA26
#define CYREG_SCB1_EZ_DATA027 CYREG_SCB1_EZ_DATA27
#define CYREG_SCB1_EZ_DATA028 CYREG_SCB1_EZ_DATA28
#define CYREG_SCB1_EZ_DATA029 CYREG_SCB1_EZ_DATA29
#define CYREG_SCB1_EZ_DATA030 CYREG_SCB1_EZ_DATA30
#define CYREG_SCB1_EZ_DATA031 CYREG_SCB1_EZ_DATA31
#define CYREG_SCB2_EZ_DATA00 CYREG_SCB2_EZ_DATA0
#define CYREG_SCB2_EZ_DATA01 CYREG_SCB2_EZ_DATA1
#define CYREG_SCB2_EZ_DATA02 CYREG_SCB2_EZ_DATA2
#define CYREG_SCB2_EZ_DATA03 CYREG_SCB2_EZ_DATA3
#define CYREG_SCB2_EZ_DATA04 CYREG_SCB2_EZ_DATA4
#define CYREG_SCB2_EZ_DATA05 CYREG_SCB2_EZ_DATA5
#define CYREG_SCB2_EZ_DATA06 CYREG_SCB2_EZ_DATA6
#define CYREG_SCB2_EZ_DATA07 CYREG_SCB2_EZ_DATA7
#define CYREG_SCB2_EZ_DATA08 CYREG_SCB2_EZ_DATA8
#define CYREG_SCB2_EZ_DATA09 CYREG_SCB2_EZ_DATA9
#define CYREG_SCB2_EZ_DATA000 CYREG_SCB2_EZ_DATA0
#define CYREG_SCB2_EZ_DATA001 CYREG_SCB2_EZ_DATA1
#define CYREG_SCB2_EZ_DATA002 CYREG_SCB2_EZ_DATA2
#define CYREG_SCB2_EZ_DATA003 CYREG_SCB2_EZ_DATA3
#define CYREG_SCB2_EZ_DATA004 CYREG_SCB2_EZ_DATA4
#define CYREG_SCB2_EZ_DATA005 CYREG_SCB2_EZ_DATA5
#define CYREG_SCB2_EZ_DATA006 CYREG_SCB2_EZ_DATA6
#define CYREG_SCB2_EZ_DATA007 CYREG_SCB2_EZ_DATA7
#define CYREG_SCB2_EZ_DATA008 CYREG_SCB2_EZ_DATA8
#define CYREG_SCB2_EZ_DATA009 CYREG_SCB2_EZ_DATA9
#define CYREG_SCB2_EZ_DATA010 CYREG_SCB2_EZ_DATA10
#define CYREG_SCB2_EZ_DATA011 CYREG_SCB2_EZ_DATA11
#define CYREG_SCB2_EZ_DATA012 CYREG_SCB2_EZ_DATA12
#define CYREG_SCB2_EZ_DATA013 CYREG_SCB2_EZ_DATA13
#define CYREG_SCB2_EZ_DATA014 CYREG_SCB2_EZ_DATA14
#define CYREG_SCB2_EZ_DATA015 CYREG_SCB2_EZ_DATA15
#define CYREG_SCB2_EZ_DATA016 CYREG_SCB2_EZ_DATA16
#define CYREG_SCB2_EZ_DATA017 CYREG_SCB2_EZ_DATA17
#define CYREG_SCB2_EZ_DATA018 CYREG_SCB2_EZ_DATA18
#define CYREG_SCB2_EZ_DATA019 CYREG_SCB2_EZ_DATA19
#define CYREG_SCB2_EZ_DATA020 CYREG_SCB2_EZ_DATA20
#define CYREG_SCB2_EZ_DATA021 CYREG_SCB2_EZ_DATA21
#define CYREG_SCB2_EZ_DATA022 CYREG_SCB2_EZ_DATA22
#define CYREG_SCB2_EZ_DATA023 CYREG_SCB2_EZ_DATA23
#define CYREG_SCB2_EZ_DATA024 CYREG_SCB2_EZ_DATA24
#define CYREG_SCB2_EZ_DATA025 CYREG_SCB2_EZ_DATA25
#define CYREG_SCB2_EZ_DATA026 CYREG_SCB2_EZ_DATA26
#define CYREG_SCB2_EZ_DATA027 CYREG_SCB2_EZ_DATA27
#define CYREG_SCB2_EZ_DATA028 CYREG_SCB2_EZ_DATA28
#define CYREG_SCB2_EZ_DATA029 CYREG_SCB2_EZ_DATA29
#define CYREG_SCB2_EZ_DATA030 CYREG_SCB2_EZ_DATA30
#define CYREG_SCB2_EZ_DATA031 CYREG_SCB2_EZ_DATA31
#define CYREG_SCB3_EZ_DATA00 CYREG_SCB3_EZ_DATA0
#define CYREG_SCB3_EZ_DATA01 CYREG_SCB3_EZ_DATA1
#define CYREG_SCB3_EZ_DATA02 CYREG_SCB3_EZ_DATA2
#define CYREG_SCB3_EZ_DATA03 CYREG_SCB3_EZ_DATA3
#define CYREG_SCB3_EZ_DATA04 CYREG_SCB3_EZ_DATA4
#define CYREG_SCB3_EZ_DATA05 CYREG_SCB3_EZ_DATA5
#define CYREG_SCB3_EZ_DATA06 CYREG_SCB3_EZ_DATA6
#define CYREG_SCB3_EZ_DATA07 CYREG_SCB3_EZ_DATA7
#define CYREG_SCB3_EZ_DATA08 CYREG_SCB3_EZ_DATA8
#define CYREG_SCB3_EZ_DATA09 CYREG_SCB3_EZ_DATA9
#define CYREG_SCB3_EZ_DATA000 CYREG_SCB3_EZ_DATA0
#define CYREG_SCB3_EZ_DATA001 CYREG_SCB3_EZ_DATA1
#define CYREG_SCB3_EZ_DATA002 CYREG_SCB3_EZ_DATA2
#define CYREG_SCB3_EZ_DATA003 CYREG_SCB3_EZ_DATA3
#define CYREG_SCB3_EZ_DATA004 CYREG_SCB3_EZ_DATA4
#define CYREG_SCB3_EZ_DATA005 CYREG_SCB3_EZ_DATA5
#define CYREG_SCB3_EZ_DATA006 CYREG_SCB3_EZ_DATA6
#define CYREG_SCB3_EZ_DATA007 CYREG_SCB3_EZ_DATA7
#define CYREG_SCB3_EZ_DATA008 CYREG_SCB3_EZ_DATA8
#define CYREG_SCB3_EZ_DATA009 CYREG_SCB3_EZ_DATA9
#define CYREG_SCB3_EZ_DATA010 CYREG_SCB3_EZ_DATA10
#define CYREG_SCB3_EZ_DATA011 CYREG_SCB3_EZ_DATA11
#define CYREG_SCB3_EZ_DATA012 CYREG_SCB3_EZ_DATA12
#define CYREG_SCB3_EZ_DATA013 CYREG_SCB3_EZ_DATA13
#define CYREG_SCB3_EZ_DATA014 CYREG_SCB3_EZ_DATA14
#define CYREG_SCB3_EZ_DATA015 CYREG_SCB3_EZ_DATA15
#define CYREG_SCB3_EZ_DATA016 CYREG_SCB3_EZ_DATA16
#define CYREG_SCB3_EZ_DATA017 CYREG_SCB3_EZ_DATA17
#define CYREG_SCB3_EZ_DATA018 CYREG_SCB3_EZ_DATA18
#define CYREG_SCB3_EZ_DATA019 CYREG_SCB3_EZ_DATA19
#define CYREG_SCB3_EZ_DATA020 CYREG_SCB3_EZ_DATA20
#define CYREG_SCB3_EZ_DATA021 CYREG_SCB3_EZ_DATA21
#define CYREG_SCB3_EZ_DATA022 CYREG_SCB3_EZ_DATA22
#define CYREG_SCB3_EZ_DATA023 CYREG_SCB3_EZ_DATA23
#define CYREG_SCB3_EZ_DATA024 CYREG_SCB3_EZ_DATA24
#define CYREG_SCB3_EZ_DATA025 CYREG_SCB3_EZ_DATA25
#define CYREG_SCB3_EZ_DATA026 CYREG_SCB3_EZ_DATA26
#define CYREG_SCB3_EZ_DATA027 CYREG_SCB3_EZ_DATA27
#define CYREG_SCB3_EZ_DATA028 CYREG_SCB3_EZ_DATA28
#define CYREG_SCB3_EZ_DATA029 CYREG_SCB3_EZ_DATA29
#define CYREG_SCB3_EZ_DATA030 CYREG_SCB3_EZ_DATA30
#define CYREG_SCB3_EZ_DATA031 CYREG_SCB3_EZ_DATA31
#define CYREG_CAN0_CAN_RX00_CONTROL CYREG_CAN0_CAN_RX0_CONTROL
#define CYREG_CAN0_CAN_RX00_ID CYREG_CAN0_CAN_RX0_ID
#define CYREG_CAN0_CAN_RX00_DATA_HIGH CYREG_CAN0_CAN_RX0_DATA_HIGH
#define CYREG_CAN0_CAN_RX00_DATA_LOW CYREG_CAN0_CAN_RX0_DATA_LOW
#define CYREG_CAN0_CAN_RX00_AMR CYREG_CAN0_CAN_RX0_AMR
#define CYREG_CAN0_CAN_RX00_ACR CYREG_CAN0_CAN_RX0_ACR
#define CYREG_CAN0_CAN_RX00_AMR_DATA CYREG_CAN0_CAN_RX0_AMR_DATA
#define CYREG_CAN0_CAN_RX00_ACR_DATA CYREG_CAN0_CAN_RX0_ACR_DATA
#define CYREG_CAN0_CAN_RX01_CONTROL CYREG_CAN0_CAN_RX1_CONTROL
#define CYREG_CAN0_CAN_RX01_ID CYREG_CAN0_CAN_RX1_ID
#define CYREG_CAN0_CAN_RX01_DATA_HIGH CYREG_CAN0_CAN_RX1_DATA_HIGH
#define CYREG_CAN0_CAN_RX01_DATA_LOW CYREG_CAN0_CAN_RX1_DATA_LOW
#define CYREG_CAN0_CAN_RX01_AMR CYREG_CAN0_CAN_RX1_AMR
#define CYREG_CAN0_CAN_RX01_ACR CYREG_CAN0_CAN_RX1_ACR
#define CYREG_CAN0_CAN_RX01_AMR_DATA CYREG_CAN0_CAN_RX1_AMR_DATA
#define CYREG_CAN0_CAN_RX01_ACR_DATA CYREG_CAN0_CAN_RX1_ACR_DATA
#define CYREG_CAN0_CAN_RX02_CONTROL CYREG_CAN0_CAN_RX2_CONTROL
#define CYREG_CAN0_CAN_RX02_ID CYREG_CAN0_CAN_RX2_ID
#define CYREG_CAN0_CAN_RX02_DATA_HIGH CYREG_CAN0_CAN_RX2_DATA_HIGH
#define CYREG_CAN0_CAN_RX02_DATA_LOW CYREG_CAN0_CAN_RX2_DATA_LOW
#define CYREG_CAN0_CAN_RX02_AMR CYREG_CAN0_CAN_RX2_AMR
#define CYREG_CAN0_CAN_RX02_ACR CYREG_CAN0_CAN_RX2_ACR
#define CYREG_CAN0_CAN_RX02_AMR_DATA CYREG_CAN0_CAN_RX2_AMR_DATA
#define CYREG_CAN0_CAN_RX02_ACR_DATA CYREG_CAN0_CAN_RX2_ACR_DATA
#define CYREG_CAN0_CAN_RX03_CONTROL CYREG_CAN0_CAN_RX3_CONTROL
#define CYREG_CAN0_CAN_RX03_ID CYREG_CAN0_CAN_RX3_ID
#define CYREG_CAN0_CAN_RX03_DATA_HIGH CYREG_CAN0_CAN_RX3_DATA_HIGH
#define CYREG_CAN0_CAN_RX03_DATA_LOW CYREG_CAN0_CAN_RX3_DATA_LOW
#define CYREG_CAN0_CAN_RX03_AMR CYREG_CAN0_CAN_RX3_AMR
#define CYREG_CAN0_CAN_RX03_ACR CYREG_CAN0_CAN_RX3_ACR
#define CYREG_CAN0_CAN_RX03_AMR_DATA CYREG_CAN0_CAN_RX3_AMR_DATA
#define CYREG_CAN0_CAN_RX03_ACR_DATA CYREG_CAN0_CAN_RX3_ACR_DATA
#define CYREG_CAN0_CAN_RX04_CONTROL CYREG_CAN0_CAN_RX4_CONTROL
#define CYREG_CAN0_CAN_RX04_ID CYREG_CAN0_CAN_RX4_ID
#define CYREG_CAN0_CAN_RX04_DATA_HIGH CYREG_CAN0_CAN_RX4_DATA_HIGH
#define CYREG_CAN0_CAN_RX04_DATA_LOW CYREG_CAN0_CAN_RX4_DATA_LOW
#define CYREG_CAN0_CAN_RX04_AMR CYREG_CAN0_CAN_RX4_AMR
#define CYREG_CAN0_CAN_RX04_ACR CYREG_CAN0_CAN_RX4_ACR
#define CYREG_CAN0_CAN_RX04_AMR_DATA CYREG_CAN0_CAN_RX4_AMR_DATA
#define CYREG_CAN0_CAN_RX04_ACR_DATA CYREG_CAN0_CAN_RX4_ACR_DATA
#define CYREG_CAN0_CAN_RX05_CONTROL CYREG_CAN0_CAN_RX5_CONTROL
#define CYREG_CAN0_CAN_RX05_ID CYREG_CAN0_CAN_RX5_ID
#define CYREG_CAN0_CAN_RX05_DATA_HIGH CYREG_CAN0_CAN_RX5_DATA_HIGH
#define CYREG_CAN0_CAN_RX05_DATA_LOW CYREG_CAN0_CAN_RX5_DATA_LOW
#define CYREG_CAN0_CAN_RX05_AMR CYREG_CAN0_CAN_RX5_AMR
#define CYREG_CAN0_CAN_RX05_ACR CYREG_CAN0_CAN_RX5_ACR
#define CYREG_CAN0_CAN_RX05_AMR_DATA CYREG_CAN0_CAN_RX5_AMR_DATA
#define CYREG_CAN0_CAN_RX05_ACR_DATA CYREG_CAN0_CAN_RX5_ACR_DATA
#define CYREG_CAN0_CAN_RX06_CONTROL CYREG_CAN0_CAN_RX6_CONTROL
#define CYREG_CAN0_CAN_RX06_ID CYREG_CAN0_CAN_RX6_ID
#define CYREG_CAN0_CAN_RX06_DATA_HIGH CYREG_CAN0_CAN_RX6_DATA_HIGH
#define CYREG_CAN0_CAN_RX06_DATA_LOW CYREG_CAN0_CAN_RX6_DATA_LOW
#define CYREG_CAN0_CAN_RX06_AMR CYREG_CAN0_CAN_RX6_AMR
#define CYREG_CAN0_CAN_RX06_ACR CYREG_CAN0_CAN_RX6_ACR
#define CYREG_CAN0_CAN_RX06_AMR_DATA CYREG_CAN0_CAN_RX6_AMR_DATA
#define CYREG_CAN0_CAN_RX06_ACR_DATA CYREG_CAN0_CAN_RX6_ACR_DATA
#define CYREG_CAN0_CAN_RX07_CONTROL CYREG_CAN0_CAN_RX7_CONTROL
#define CYREG_CAN0_CAN_RX07_ID CYREG_CAN0_CAN_RX7_ID
#define CYREG_CAN0_CAN_RX07_DATA_HIGH CYREG_CAN0_CAN_RX7_DATA_HIGH
#define CYREG_CAN0_CAN_RX07_DATA_LOW CYREG_CAN0_CAN_RX7_DATA_LOW
#define CYREG_CAN0_CAN_RX07_AMR CYREG_CAN0_CAN_RX7_AMR
#define CYREG_CAN0_CAN_RX07_ACR CYREG_CAN0_CAN_RX7_ACR
#define CYREG_CAN0_CAN_RX07_AMR_DATA CYREG_CAN0_CAN_RX7_AMR_DATA
#define CYREG_CAN0_CAN_RX07_ACR_DATA CYREG_CAN0_CAN_RX7_ACR_DATA
#define CYREG_CAN0_CAN_RX08_CONTROL CYREG_CAN0_CAN_RX8_CONTROL
#define CYREG_CAN0_CAN_RX08_ID CYREG_CAN0_CAN_RX8_ID
#define CYREG_CAN0_CAN_RX08_DATA_HIGH CYREG_CAN0_CAN_RX8_DATA_HIGH
#define CYREG_CAN0_CAN_RX08_DATA_LOW CYREG_CAN0_CAN_RX8_DATA_LOW
#define CYREG_CAN0_CAN_RX08_AMR CYREG_CAN0_CAN_RX8_AMR
#define CYREG_CAN0_CAN_RX08_ACR CYREG_CAN0_CAN_RX8_ACR
#define CYREG_CAN0_CAN_RX08_AMR_DATA CYREG_CAN0_CAN_RX8_AMR_DATA
#define CYREG_CAN0_CAN_RX08_ACR_DATA CYREG_CAN0_CAN_RX8_ACR_DATA
#define CYREG_CAN0_CAN_RX09_CONTROL CYREG_CAN0_CAN_RX9_CONTROL
#define CYREG_CAN0_CAN_RX09_ID CYREG_CAN0_CAN_RX9_ID
#define CYREG_CAN0_CAN_RX09_DATA_HIGH CYREG_CAN0_CAN_RX9_DATA_HIGH
#define CYREG_CAN0_CAN_RX09_DATA_LOW CYREG_CAN0_CAN_RX9_DATA_LOW
#define CYREG_CAN0_CAN_RX09_AMR CYREG_CAN0_CAN_RX9_AMR
#define CYREG_CAN0_CAN_RX09_ACR CYREG_CAN0_CAN_RX9_ACR
#define CYREG_CAN0_CAN_RX09_AMR_DATA CYREG_CAN0_CAN_RX9_AMR_DATA
#define CYREG_CAN0_CAN_RX09_ACR_DATA CYREG_CAN0_CAN_RX9_ACR_DATA
#define CYREG_CAN1_CAN_RX00_CONTROL CYREG_CAN1_CAN_RX0_CONTROL
#define CYREG_CAN1_CAN_RX00_ID CYREG_CAN1_CAN_RX0_ID
#define CYREG_CAN1_CAN_RX00_DATA_HIGH CYREG_CAN1_CAN_RX0_DATA_HIGH
#define CYREG_CAN1_CAN_RX00_DATA_LOW CYREG_CAN1_CAN_RX0_DATA_LOW
#define CYREG_CAN1_CAN_RX00_AMR CYREG_CAN1_CAN_RX0_AMR
#define CYREG_CAN1_CAN_RX00_ACR CYREG_CAN1_CAN_RX0_ACR
#define CYREG_CAN1_CAN_RX00_AMR_DATA CYREG_CAN1_CAN_RX0_AMR_DATA
#define CYREG_CAN1_CAN_RX00_ACR_DATA CYREG_CAN1_CAN_RX0_ACR_DATA
#define CYREG_CAN1_CAN_RX01_CONTROL CYREG_CAN1_CAN_RX1_CONTROL
#define CYREG_CAN1_CAN_RX01_ID CYREG_CAN1_CAN_RX1_ID
#define CYREG_CAN1_CAN_RX01_DATA_HIGH CYREG_CAN1_CAN_RX1_DATA_HIGH
#define CYREG_CAN1_CAN_RX01_DATA_LOW CYREG_CAN1_CAN_RX1_DATA_LOW
#define CYREG_CAN1_CAN_RX01_AMR CYREG_CAN1_CAN_RX1_AMR
#define CYREG_CAN1_CAN_RX01_ACR CYREG_CAN1_CAN_RX1_ACR
#define CYREG_CAN1_CAN_RX01_AMR_DATA CYREG_CAN1_CAN_RX1_AMR_DATA
#define CYREG_CAN1_CAN_RX01_ACR_DATA CYREG_CAN1_CAN_RX1_ACR_DATA
#define CYREG_CAN1_CAN_RX02_CONTROL CYREG_CAN1_CAN_RX2_CONTROL
#define CYREG_CAN1_CAN_RX02_ID CYREG_CAN1_CAN_RX2_ID
#define CYREG_CAN1_CAN_RX02_DATA_HIGH CYREG_CAN1_CAN_RX2_DATA_HIGH
#define CYREG_CAN1_CAN_RX02_DATA_LOW CYREG_CAN1_CAN_RX2_DATA_LOW
#define CYREG_CAN1_CAN_RX02_AMR CYREG_CAN1_CAN_RX2_AMR
#define CYREG_CAN1_CAN_RX02_ACR CYREG_CAN1_CAN_RX2_ACR
#define CYREG_CAN1_CAN_RX02_AMR_DATA CYREG_CAN1_CAN_RX2_AMR_DATA
#define CYREG_CAN1_CAN_RX02_ACR_DATA CYREG_CAN1_CAN_RX2_ACR_DATA
#define CYREG_CAN1_CAN_RX03_CONTROL CYREG_CAN1_CAN_RX3_CONTROL
#define CYREG_CAN1_CAN_RX03_ID CYREG_CAN1_CAN_RX3_ID
#define CYREG_CAN1_CAN_RX03_DATA_HIGH CYREG_CAN1_CAN_RX3_DATA_HIGH
#define CYREG_CAN1_CAN_RX03_DATA_LOW CYREG_CAN1_CAN_RX3_DATA_LOW
#define CYREG_CAN1_CAN_RX03_AMR CYREG_CAN1_CAN_RX3_AMR
#define CYREG_CAN1_CAN_RX03_ACR CYREG_CAN1_CAN_RX3_ACR
#define CYREG_CAN1_CAN_RX03_AMR_DATA CYREG_CAN1_CAN_RX3_AMR_DATA
#define CYREG_CAN1_CAN_RX03_ACR_DATA CYREG_CAN1_CAN_RX3_ACR_DATA
#define CYREG_CAN1_CAN_RX04_CONTROL CYREG_CAN1_CAN_RX4_CONTROL
#define CYREG_CAN1_CAN_RX04_ID CYREG_CAN1_CAN_RX4_ID
#define CYREG_CAN1_CAN_RX04_DATA_HIGH CYREG_CAN1_CAN_RX4_DATA_HIGH
#define CYREG_CAN1_CAN_RX04_DATA_LOW CYREG_CAN1_CAN_RX4_DATA_LOW
#define CYREG_CAN1_CAN_RX04_AMR CYREG_CAN1_CAN_RX4_AMR
#define CYREG_CAN1_CAN_RX04_ACR CYREG_CAN1_CAN_RX4_ACR
#define CYREG_CAN1_CAN_RX04_AMR_DATA CYREG_CAN1_CAN_RX4_AMR_DATA
#define CYREG_CAN1_CAN_RX04_ACR_DATA CYREG_CAN1_CAN_RX4_ACR_DATA
#define CYREG_CAN1_CAN_RX05_CONTROL CYREG_CAN1_CAN_RX5_CONTROL
#define CYREG_CAN1_CAN_RX05_ID CYREG_CAN1_CAN_RX5_ID
#define CYREG_CAN1_CAN_RX05_DATA_HIGH CYREG_CAN1_CAN_RX5_DATA_HIGH
#define CYREG_CAN1_CAN_RX05_DATA_LOW CYREG_CAN1_CAN_RX5_DATA_LOW
#define CYREG_CAN1_CAN_RX05_AMR CYREG_CAN1_CAN_RX5_AMR
#define CYREG_CAN1_CAN_RX05_ACR CYREG_CAN1_CAN_RX5_ACR
#define CYREG_CAN1_CAN_RX05_AMR_DATA CYREG_CAN1_CAN_RX5_AMR_DATA
#define CYREG_CAN1_CAN_RX05_ACR_DATA CYREG_CAN1_CAN_RX5_ACR_DATA
#define CYREG_CAN1_CAN_RX06_CONTROL CYREG_CAN1_CAN_RX6_CONTROL
#define CYREG_CAN1_CAN_RX06_ID CYREG_CAN1_CAN_RX6_ID
#define CYREG_CAN1_CAN_RX06_DATA_HIGH CYREG_CAN1_CAN_RX6_DATA_HIGH
#define CYREG_CAN1_CAN_RX06_DATA_LOW CYREG_CAN1_CAN_RX6_DATA_LOW
#define CYREG_CAN1_CAN_RX06_AMR CYREG_CAN1_CAN_RX6_AMR
#define CYREG_CAN1_CAN_RX06_ACR CYREG_CAN1_CAN_RX6_ACR
#define CYREG_CAN1_CAN_RX06_AMR_DATA CYREG_CAN1_CAN_RX6_AMR_DATA
#define CYREG_CAN1_CAN_RX06_ACR_DATA CYREG_CAN1_CAN_RX6_ACR_DATA
#define CYREG_CAN1_CAN_RX07_CONTROL CYREG_CAN1_CAN_RX7_CONTROL
#define CYREG_CAN1_CAN_RX07_ID CYREG_CAN1_CAN_RX7_ID
#define CYREG_CAN1_CAN_RX07_DATA_HIGH CYREG_CAN1_CAN_RX7_DATA_HIGH
#define CYREG_CAN1_CAN_RX07_DATA_LOW CYREG_CAN1_CAN_RX7_DATA_LOW
#define CYREG_CAN1_CAN_RX07_AMR CYREG_CAN1_CAN_RX7_AMR
#define CYREG_CAN1_CAN_RX07_ACR CYREG_CAN1_CAN_RX7_ACR
#define CYREG_CAN1_CAN_RX07_AMR_DATA CYREG_CAN1_CAN_RX7_AMR_DATA
#define CYREG_CAN1_CAN_RX07_ACR_DATA CYREG_CAN1_CAN_RX7_ACR_DATA
#define CYREG_CAN1_CAN_RX08_CONTROL CYREG_CAN1_CAN_RX8_CONTROL
#define CYREG_CAN1_CAN_RX08_ID CYREG_CAN1_CAN_RX8_ID
#define CYREG_CAN1_CAN_RX08_DATA_HIGH CYREG_CAN1_CAN_RX8_DATA_HIGH
#define CYREG_CAN1_CAN_RX08_DATA_LOW CYREG_CAN1_CAN_RX8_DATA_LOW
#define CYREG_CAN1_CAN_RX08_AMR CYREG_CAN1_CAN_RX8_AMR
#define CYREG_CAN1_CAN_RX08_ACR CYREG_CAN1_CAN_RX8_ACR
#define CYREG_CAN1_CAN_RX08_AMR_DATA CYREG_CAN1_CAN_RX8_AMR_DATA
#define CYREG_CAN1_CAN_RX08_ACR_DATA CYREG_CAN1_CAN_RX8_ACR_DATA
#define CYREG_CAN1_CAN_RX09_CONTROL CYREG_CAN1_CAN_RX9_CONTROL
#define CYREG_CAN1_CAN_RX09_ID CYREG_CAN1_CAN_RX9_ID
#define CYREG_CAN1_CAN_RX09_DATA_HIGH CYREG_CAN1_CAN_RX9_DATA_HIGH
#define CYREG_CAN1_CAN_RX09_DATA_LOW CYREG_CAN1_CAN_RX9_DATA_LOW
#define CYREG_CAN1_CAN_RX09_AMR CYREG_CAN1_CAN_RX9_AMR
#define CYREG_CAN1_CAN_RX09_ACR CYREG_CAN1_CAN_RX9_ACR
#define CYREG_CAN1_CAN_RX09_AMR_DATA CYREG_CAN1_CAN_RX9_AMR_DATA
#define CYREG_CAN1_CAN_RX09_ACR_DATA CYREG_CAN1_CAN_RX9_ACR_DATA
#define CYREG_SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define CYREG_SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define CYREG_SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define CYREG_SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define CYREG_SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define CYREG_SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define CYREG_SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define CYREG_SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define CYREG_SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define CYREG_SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define CYREG_SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define CYREG_SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define CYREG_SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define CYREG_SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define CYREG_SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define CYREG_SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define CYREG_SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define CYREG_SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define CYREG_SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define CYREG_SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define CYREG_SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define CYREG_SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define CYREG_SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define CYREG_SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define CYREG_SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define CYREG_SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define CYREG_SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define CYREG_SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define CYREG_SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define CYREG_SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define CYSFLASH_S1_testpgm_rev 0x0ffff300u
#define CYSFLASH_S1_testpgm_rev__SIZE 0x00000006u
#define CYSFLASH_S1_testpgm_rev__OFFSET 0x00000000u
#define CYSFLASH_S2_testpgm_rev_LSB 0x0ffff300u
#define CYSFLASH_S2_testpgm_rev_LSB__SIZE 0x00000002u
#define CYSFLASH_S2_testpgm_rev_LSB__OFFSET 0x00000006u
#define CYSFLASH_S2_testpgm_rev_MSB 0x0ffff301u
#define CYSFLASH_S2_testpgm_rev_MSB__SIZE 0x00000004u
#define CYSFLASH_S2_testpgm_rev_MSB__OFFSET 0x00000000u
#define CYSFLASH_S3_testpgm_rev_LSB 0x0ffff301u
#define CYSFLASH_S3_testpgm_rev_LSB__SIZE 0x00000004u
#define CYSFLASH_S3_testpgm_rev_LSB__OFFSET 0x00000004u
#define CYSFLASH_S3_testpgm_rev_MSB 0x0ffff302u
#define CYSFLASH_S3_testpgm_rev_MSB__SIZE 0x00000002u
#define CYSFLASH_S3_testpgm_rev_MSB__OFFSET 0x00000000u
#define CYSFLASH_CRI_testpgm_rev 0x0ffff302u
#define CYSFLASH_CRI_testpgm_rev__SIZE 0x00000006u
#define CYSFLASH_CRI_testpgm_rev__OFFSET 0x00000002u
#define CYSFLASH_CHI_testpgm_rev 0x0ffff303u
#define CYSFLASH_CHI_testpgm_rev__SIZE 0x00000006u
#define CYSFLASH_CHI_testpgm_rev__OFFSET 0x00000000u
#endif /* CYDEVICE_TRM_H */
