#-----------------------------------------------------------
# PlanAhead v14.5 (64-bit)
# Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
# Start of session at: Thu Oct 15 20:38:48 2020
# Process ID: 15536
# Log file: D:/HZIEE/2-COCP/2-Prac/P1-1/ADDER4B/planAhead_run_1/planAhead.log
# Journal file: D:/HZIEE/2-COCP/2-Prac/P1-1/ADDER4B/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1414 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/HZIEE/2-COCP/2-Prac/P1-1/ADDER4B/pa.fromHdl.tcl
# create_project -name ADDER4B -dir "D:/HZIEE/2-COCP/2-Prac/P1-1/ADDER4B/planAhead_run_1" -part xa6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "four_bit_full_adder.ucf" [current_fileset -constrset]
Adding file 'D:/HZIEE/2-COCP/2-Prac/P1-1/ADDER4B/four_bit_full_adder.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {four_bit_full_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top four_bit_full_adder $srcset
# add_files [list {four_bit_full_adder.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xa6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/HZIEE/2-COCP/2-Prac/P1-1/ADDER4B/adder.v" into library work
Analyzing Verilog file "D:/HZIEE/2-COCP/2-Prac/P1-1/ADDER4B/four_bit_full_adder.v" into library work
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/aspartan6/xa6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/aspartan6/xa6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/aspartan6/xa6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/HZIEE/2-COCP/2-Prac/P1-1/ADDER4B/four_bit_full_adder.ucf]
Finished Parsing UCF File [D:/HZIEE/2-COCP/2-Prac/P1-1/ADDER4B/four_bit_full_adder.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 136819a5
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 629.613 ; gain = 171.883
update_compile_order -fileset sim_1
startgroup
set_property package_pin V15 [get_ports {S[3]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {S[2]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {S[1]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {S[0]}]
endgroup
startgroup
set_property package_pin T15 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {A[0]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {B[0]}]
endgroup
save_constraints
refresh_design
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/HZIEE/2-COCP/2-Prac/P1-1/ADDER4B/adder.v" into library work
Analyzing Verilog file "D:/HZIEE/2-COCP/2-Prac/P1-1/ADDER4B/four_bit_full_adder.v" into library work
Parsing UCF File [D:/HZIEE/2-COCP/2-Prac/P1-1/ADDER4B/four_bit_full_adder.ucf]
Finished Parsing UCF File [D:/HZIEE/2-COCP/2-Prac/P1-1/ADDER4B/four_bit_full_adder.ucf]
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/HZIEE/2-COCP/2-Prac/P1-1/ADDER4B\planAhead_pid15536.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Oct 15 21:53:37 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
