-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_phase_voltages\hdlsrc\parallel_8_phase_voltages\parallel_8_sim_phase_voltages_src_Subsystem.vhd
-- Created: 2022-11-23 12:26:45
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_sim_phase_voltages_src_Subsystem
-- Source Path: parallel_8_phase_voltages/Phase_voltages_per_switching_state1/Subsystem
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY parallel_8_sim_phase_voltages_src_Subsystem IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        u_dc_link_voltage15               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        Index_15                          :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        sin_theta_el                      :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        cos_theta_el                      :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state     :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state     :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state     :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state     :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state1    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state1    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state1    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state1    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state2    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state2    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state2    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state2    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state3    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state3    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state3    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state3    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state4    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state4    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state4    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state4    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state5    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state5    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state5    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state5    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state6    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state6    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state6    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state6    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        d_voltage_per_switching_state7    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        q_voltage_per_switching_state7    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        x_voltage_per_switching_state7    :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        y_voltage_per_switching_state7    :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
        );
END parallel_8_sim_phase_voltages_src_Subsystem;


ARCHITECTURE rtl OF parallel_8_sim_phase_voltages_src_Subsystem IS

  -- Component Declarations
  COMPONENT parallel_8_sim_phase_voltages_src_MATLAB_Function15
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT parallel_8_sim_phase_voltages_src_MATLAB_Function14
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT parallel_8_sim_phase_voltages_src_MATLAB_Function13
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT parallel_8_sim_phase_voltages_src_MATLAB_Function12
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT parallel_8_sim_phase_voltages_src_MATLAB_Function11
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT parallel_8_sim_phase_voltages_src_MATLAB_Function10
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT parallel_8_sim_phase_voltages_src_MATLAB_Function9
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT parallel_8_sim_phase_voltages_src_MATLAB_Function8
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          sin_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cos_theta_el                    :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          u_dc_link_voltage               :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          Index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
          d_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          q_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          x_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          y_voltage_per_switching_state   :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : parallel_8_sim_phase_voltages_src_MATLAB_Function15
    USE ENTITY work.parallel_8_sim_phase_voltages_src_MATLAB_Function15(rtl);

  FOR ALL : parallel_8_sim_phase_voltages_src_MATLAB_Function14
    USE ENTITY work.parallel_8_sim_phase_voltages_src_MATLAB_Function14(rtl);

  FOR ALL : parallel_8_sim_phase_voltages_src_MATLAB_Function13
    USE ENTITY work.parallel_8_sim_phase_voltages_src_MATLAB_Function13(rtl);

  FOR ALL : parallel_8_sim_phase_voltages_src_MATLAB_Function12
    USE ENTITY work.parallel_8_sim_phase_voltages_src_MATLAB_Function12(rtl);

  FOR ALL : parallel_8_sim_phase_voltages_src_MATLAB_Function11
    USE ENTITY work.parallel_8_sim_phase_voltages_src_MATLAB_Function11(rtl);

  FOR ALL : parallel_8_sim_phase_voltages_src_MATLAB_Function10
    USE ENTITY work.parallel_8_sim_phase_voltages_src_MATLAB_Function10(rtl);

  FOR ALL : parallel_8_sim_phase_voltages_src_MATLAB_Function9
    USE ENTITY work.parallel_8_sim_phase_voltages_src_MATLAB_Function9(rtl);

  FOR ALL : parallel_8_sim_phase_voltages_src_MATLAB_Function8
    USE ENTITY work.parallel_8_sim_phase_voltages_src_MATLAB_Function8(rtl);

  -- Signals
  SIGNAL d_voltage_per_switching_state_1  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_1  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_1  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_1  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_2  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_2  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_2  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_2  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_3  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_3  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_3  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_3  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_4  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_4  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_4  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_4  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_5  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_5  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_5  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_5  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_6  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_6  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_6  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_6  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL d_voltage_per_switching_state_7  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL q_voltage_per_switching_state_7  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL x_voltage_per_switching_state_7  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL y_voltage_per_switching_state_7  : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  u_MATLAB_Function15 : parallel_8_sim_phase_voltages_src_MATLAB_Function15
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => sin_theta_el,  -- single
              cos_theta_el => cos_theta_el,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state  -- single
              );

  u_MATLAB_Function14 : parallel_8_sim_phase_voltages_src_MATLAB_Function14
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => sin_theta_el,  -- single
              cos_theta_el => cos_theta_el,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_1,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_1,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_1,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_1  -- single
              );

  u_MATLAB_Function13 : parallel_8_sim_phase_voltages_src_MATLAB_Function13
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => sin_theta_el,  -- single
              cos_theta_el => cos_theta_el,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_2,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_2,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_2,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_2  -- single
              );

  u_MATLAB_Function12 : parallel_8_sim_phase_voltages_src_MATLAB_Function12
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => sin_theta_el,  -- single
              cos_theta_el => cos_theta_el,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_3,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_3,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_3,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_3  -- single
              );

  u_MATLAB_Function11 : parallel_8_sim_phase_voltages_src_MATLAB_Function11
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => sin_theta_el,  -- single
              cos_theta_el => cos_theta_el,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_4,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_4,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_4,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_4  -- single
              );

  u_MATLAB_Function10 : parallel_8_sim_phase_voltages_src_MATLAB_Function10
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => sin_theta_el,  -- single
              cos_theta_el => cos_theta_el,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_5,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_5,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_5,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_5  -- single
              );

  u_MATLAB_Function9 : parallel_8_sim_phase_voltages_src_MATLAB_Function9
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => sin_theta_el,  -- single
              cos_theta_el => cos_theta_el,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_6,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_6,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_6,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_6  -- single
              );

  u_MATLAB_Function8 : parallel_8_sim_phase_voltages_src_MATLAB_Function8
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              sin_theta_el => sin_theta_el,  -- single
              cos_theta_el => cos_theta_el,  -- single
              u_dc_link_voltage => u_dc_link_voltage15,  -- single
              Index => Index_15,  -- int32
              d_voltage_per_switching_state => d_voltage_per_switching_state_7,  -- single
              q_voltage_per_switching_state => q_voltage_per_switching_state_7,  -- single
              x_voltage_per_switching_state => x_voltage_per_switching_state_7,  -- single
              y_voltage_per_switching_state => y_voltage_per_switching_state_7  -- single
              );

  d_voltage_per_switching_state1 <= d_voltage_per_switching_state_1;

  q_voltage_per_switching_state1 <= q_voltage_per_switching_state_1;

  x_voltage_per_switching_state1 <= x_voltage_per_switching_state_1;

  y_voltage_per_switching_state1 <= y_voltage_per_switching_state_1;

  d_voltage_per_switching_state2 <= d_voltage_per_switching_state_2;

  q_voltage_per_switching_state2 <= q_voltage_per_switching_state_2;

  x_voltage_per_switching_state2 <= x_voltage_per_switching_state_2;

  y_voltage_per_switching_state2 <= y_voltage_per_switching_state_2;

  d_voltage_per_switching_state3 <= d_voltage_per_switching_state_3;

  q_voltage_per_switching_state3 <= q_voltage_per_switching_state_3;

  x_voltage_per_switching_state3 <= x_voltage_per_switching_state_3;

  y_voltage_per_switching_state3 <= y_voltage_per_switching_state_3;

  d_voltage_per_switching_state4 <= d_voltage_per_switching_state_4;

  q_voltage_per_switching_state4 <= q_voltage_per_switching_state_4;

  x_voltage_per_switching_state4 <= x_voltage_per_switching_state_4;

  y_voltage_per_switching_state4 <= y_voltage_per_switching_state_4;

  d_voltage_per_switching_state5 <= d_voltage_per_switching_state_5;

  q_voltage_per_switching_state5 <= q_voltage_per_switching_state_5;

  x_voltage_per_switching_state5 <= x_voltage_per_switching_state_5;

  y_voltage_per_switching_state5 <= y_voltage_per_switching_state_5;

  d_voltage_per_switching_state6 <= d_voltage_per_switching_state_6;

  q_voltage_per_switching_state6 <= q_voltage_per_switching_state_6;

  x_voltage_per_switching_state6 <= x_voltage_per_switching_state_6;

  y_voltage_per_switching_state6 <= y_voltage_per_switching_state_6;

  d_voltage_per_switching_state7 <= d_voltage_per_switching_state_7;

  q_voltage_per_switching_state7 <= q_voltage_per_switching_state_7;

  x_voltage_per_switching_state7 <= x_voltage_per_switching_state_7;

  y_voltage_per_switching_state7 <= y_voltage_per_switching_state_7;

END rtl;

