there are 2 subformulas
trying to create strategy directly for (p0p0on0start2mod R (u0spi2control0f1dread2cmd2none1b & (p0p0on0start2mod -> Xu0spi2control0f1dread2cmd0f1dreg241b1b))) & (u0spi2control0f1dread2cmd0f1dreg61b1b R u0finished0f1dbot1b) & G(u0spi2control0f1dread2cmd0f1dreg31b1b | u0spi2control0f1dread2cmd0f1dreg41b1b | u0spi2control0f1dread2cmd0f1dreg51b1b | u0spi2control0f1dread2cmd0f1dreg61b1b | u0spi2control0f1dread2cmd0f1dreg241b1b | u0spi2control0f1dread2cmd0f1dreg251b1b | u0spi2control0f1dread2cmd2none1b) & G(u0reg2manager2cmd0f1dno2command1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfive1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfour1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1done1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dthree1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dtwo1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dzero1b0spi2response1b) & G(u0spi2control0f1dread2cmd0f1dreg241b1b -> X(p0p0spi2finished0spi2response R ((p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd0f1dreg251b1b) & (!p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd2none1b)))) & G(u0spi2control0f1dread2cmd0f1dreg251b1b -> X(p0p0spi2finished0spi2response R ((!p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd2none1b) & (p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd0f1dreg31b1b)))) & G(u0spi2control0f1dread2cmd0f1dreg31b1b -> X(p0p0spi2finished0spi2response R ((!p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd2none1b) & (p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd0f1dreg41b1b)))) & G(u0spi2control0f1dread2cmd0f1dreg41b1b -> X(p0p0spi2finished0spi2response R ((!p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd2none1b) & (p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd0f1dreg51b1b)))) & G(u0spi2control0f1dread2cmd0f1dreg51b1b -> X(p0p0spi2finished0spi2response R ((!p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd2none1b) & (p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd0f1dreg61b1b)))) & G(u0spi2control0f1dread2cmd0f1dreg61b1b -> X(p0p0spi2finished0spi2response R ((!p0p0spi2finished0spi2response -> u0spi2control0f1dread2cmd2none1b) & (p0p0spi2finished0spi2response <-> u0finished0f1dtop1b) & (p0p0spi2finished0spi2response -> (p0p0on0start2mod R (u0spi2control0f1dread2cmd2none1b & (p0p0on0start2mod -> Xu0spi2control0f1dread2cmd0f1dreg241b1b))))))) & G(u0finished0f1dtop1b -> X(u0spi2control0f1dread2cmd0f1dreg61b1b R u0finished0f1dbot1b)) & G(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dzero1b0spi2response1b <-> u0spi2control0f1dread2cmd0f1dreg251b1b) & G(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1done1b0spi2response1b <-> u0spi2control0f1dread2cmd0f1dreg31b1b) & G(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dtwo1b0spi2response1b <-> u0spi2control0f1dread2cmd0f1dreg41b1b) & G(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dthree1b0spi2response1b <-> u0spi2control0f1dread2cmd0f1dreg51b1b) & G(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfour1b0spi2response1b <-> u0spi2control0f1dread2cmd0f1dreg61b1b) & G(u0finished0f1dtop1b <-> u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfive1b0spi2response1b) & G!((!u0finished0f1dbot1b & !((!u0finished0f1dtop1b & u0finished0finished) <-> (u0finished0f1dtop1b & !u0finished0finished))) <-> (u0finished0f1dbot1b & !(u0finished0f1dtop1b | u0finished0finished))) & G!((!((!((!u0reg2manager2cmd0f1dno2command1b & u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dthree1b0spi2response1b) <-> (u0reg2manager2cmd0f1dno2command1b & !u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dthree1b0spi2response1b)) & !(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfour1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dzero1b0spi2response1b)) <-> (!((!u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfour1b0spi2response1b & u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dzero1b0spi2response1b) <-> (u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfour1b0spi2response1b & !u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dzero1b0spi2response1b)) & !(u0reg2manager2cmd0f1dno2command1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dthree1b0spi2response1b))) & !(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfive1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1done1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dtwo1b0spi2response1b | u0reg2manager2cmd0reg2manager2cmd)) <-> (!((!((u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1done1b0spi2response1b & !u0reg2manager2cmd0reg2manager2cmd) <-> (!u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1done1b0spi2response1b & u0reg2manager2cmd0reg2manager2cmd)) & !(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfive1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dtwo1b0spi2response1b)) <-> (!((!u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfive1b0spi2response1b & u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dtwo1b0spi2response1b) <-> (u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfive1b0spi2response1b & !u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dtwo1b0spi2response1b)) & !(u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1done1b0spi2response1b | u0reg2manager2cmd0reg2manager2cmd))) & !(u0reg2manager2cmd0f1dno2command1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dfour1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dthree1b0spi2response1b | u0reg2manager2cmd0f1dset2register0f1dmodule2type1b0f1dzero1b0spi2response1b))) & G!((!((!((u0spi2control0f1dread2cmd0f1dreg41b1b & !u0spi2control0f1dread2cmd2none1b) <-> (!u0spi2control0f1dread2cmd0f1dreg41b1b & u0spi2control0f1dread2cmd2none1b)) & !(u0spi2control0f1dread2cmd0f1dreg61b1b | u0spi2control0f1dread2cmd0f1dreg251b1b)) <-> (!((u0spi2control0f1dread2cmd0f1dreg61b1b & !u0spi2control0f1dread2cmd0f1dreg251b1b) <-> (!u0spi2control0f1dread2cmd0f1dreg61b1b & u0spi2control0f1dread2cmd0f1dreg251b1b)) & !(u0spi2control0f1dread2cmd0f1dreg41b1b | u0spi2control0f1dread2cmd2none1b))) & !(u0spi2control0f1dread2cmd0f1dreg31b1b | u0spi2control0f1dread2cmd0f1dreg51b1b | u0spi2control0f1dread2cmd0f1dreg241b1b | u0spi2control0spi2control)) <-> (!((!((u0spi2control0f1dread2cmd0f1dreg31b1b & !u0spi2control0spi2control) <-> (!u0spi2control0f1dread2cmd0f1dreg31b1b & u0spi2control0spi2control)) & !(u0spi2control0f1dread2cmd0f1dreg51b1b | u0spi2control0f1dread2cmd0f1dreg241b1b)) <-> (!((u0spi2control0f1dread2cmd0f1dreg51b1b & !u0spi2control0f1dread2cmd0f1dreg241b1b) <-> (!u0spi2control0f1dread2cmd0f1dreg51b1b & u0spi2control0f1dread2cmd0f1dreg241b1b)) & !(u0spi2control0f1dread2cmd0f1dreg31b1b | u0spi2control0spi2control))) & !(u0spi2control0f1dread2cmd0f1dreg41b1b | u0spi2control0f1dread2cmd0f1dreg61b1b | u0spi2control0f1dread2cmd0f1dreg251b1b | u0spi2control0f1dread2cmd2none1b)))
direct strategy might exist but was not found.
translating formula done in 0.0074987 seconds
automaton has 8 states and 1 colors
split inputs and outputs done in 0.0001159 seconds
automaton has 24 states
determinization done
DPA has 24 states, 1 colors
simplification done
DPA has 24 states
determinization and simplification took 7.0343e-05 seconds
solving game with acceptance: BÃ¼chi
game solved in 2.7244e-05 seconds
simplification took 0.000140518 seconds
trying to create strategy directly for Gu0sensor2type0f1dmy2sensor2type1b & G!((u0sensor2type0f1dmy2sensor2type1b & !u0sensor2type0sensor2type) <-> (!u0sensor2type0f1dmy2sensor2type1b & u0sensor2type0sensor2type))
direct strategy was found.
direct strat has 1 states, 1 edges and 0 colors
simplification took 2.2887e-05 seconds
AIG circuit was created in 0.000423779 seconds and has 3 latches and 51 gates

real	0m0.027s
user	0m0.011s
sys	0m0.016s
