<!DOCTYPE html><html>
<head><link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/css/bootstrap.min.css">
<link rel="stylesheet" href="styles/intel_table_styles.css"></head>
<body>
<h3>Intel&reg; Microarchitecture code named Haswell X Events</h3> This section provides reference for hardware events that can be monitored for the CPU(s):<p>
<li>Intel&reg; Xeon&reg; E5/E7 v3 processor</li><p>
<table class="table table-responsive" style="table-layout:fixed;width:100%">
	<tr>
		<th>EventName</th>
		<th>Description</th>
	</tr>
	<tr>
		<td><span id="ARITH.DIVIDER_UOPS">ARITH.DIVIDER_UOPS</span></td>
		<td>Any uop executed by the Divider. (This includes all divide uops, sqrt, ...)</td>
	</tr>
	<tr>
		<td><span id="AVX_INSTS.ALL">AVX_INSTS.ALL</span></td>
		<td>Note that a whole rep string only counts AVX_INST.ALL once.</td>
	</tr>
	<tr>
		<td><span id="BACLEARS.ANY">BACLEARS.ANY</span></td>
		<td>Number of front end re-steers due to BPU misprediction.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_EXEC.ALL_BRANCHES">BR_INST_EXEC.ALL_BRANCHES</span></td>
		<td>Counts all near executed branches (not necessarily retired).</td>
	</tr>
	<tr>
		<td><span id="BR_INST_EXEC.ALL_CONDITIONAL">BR_INST_EXEC.ALL_CONDITIONAL</span></td>
		<td>Speculative and retired macro-conditional branches.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_EXEC.ALL_DIRECT_JMP">BR_INST_EXEC.ALL_DIRECT_JMP</span></td>
		<td>Speculative and retired macro-unconditional branches excluding calls and indirects.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_EXEC.ALL_DIRECT_NEAR_CALL">BR_INST_EXEC.ALL_DIRECT_NEAR_CALL</span></td>
		<td>Speculative and retired direct near calls.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_EXEC.ALL_INDIRECT_JUMP_NON_CALL_RET">BR_INST_EXEC.ALL_INDIRECT_JUMP_NON_CALL_RET</span></td>
		<td>Speculative and retired indirect branches excluding calls and returns.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_EXEC.ALL_INDIRECT_NEAR_RETURN">BR_INST_EXEC.ALL_INDIRECT_NEAR_RETURN</span></td>
		<td>Speculative and retired indirect return branches.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_EXEC.NONTAKEN_CONDITIONAL">BR_INST_EXEC.NONTAKEN_CONDITIONAL</span></td>
		<td>Not taken macro-conditional branches.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_EXEC.TAKEN_CONDITIONAL">BR_INST_EXEC.TAKEN_CONDITIONAL</span></td>
		<td>Taken speculative and retired macro-conditional branches.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_EXEC.TAKEN_DIRECT_JUMP">BR_INST_EXEC.TAKEN_DIRECT_JUMP</span></td>
		<td>Taken speculative and retired macro-conditional branch instructions excluding calls and indirects.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_EXEC.TAKEN_DIRECT_NEAR_CALL">BR_INST_EXEC.TAKEN_DIRECT_NEAR_CALL</span></td>
		<td>Taken speculative and retired direct near calls.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_EXEC.TAKEN_INDIRECT_JUMP_NON_CALL_RET">BR_INST_EXEC.TAKEN_INDIRECT_JUMP_NON_CALL_RET</span></td>
		<td>Taken speculative and retired indirect branches excluding calls and returns.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_EXEC.TAKEN_INDIRECT_NEAR_CALL">BR_INST_EXEC.TAKEN_INDIRECT_NEAR_CALL</span></td>
		<td>Taken speculative and retired indirect calls.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_EXEC.TAKEN_INDIRECT_NEAR_RETURN">BR_INST_EXEC.TAKEN_INDIRECT_NEAR_RETURN</span></td>
		<td>Taken speculative and retired indirect branches with return mnemonic.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.ALL_BRANCHES">BR_INST_RETIRED.ALL_BRANCHES</span></td>
		<td>Branch instructions at retirement.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.ALL_BRANCHES_PS">BR_INST_RETIRED.ALL_BRANCHES_PS</span></td>
		<td>All (macro) branch instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.CONDITIONAL">BR_INST_RETIRED.CONDITIONAL</span></td>
		<td>Counts the number of conditional branch instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.CONDITIONAL_PS">BR_INST_RETIRED.CONDITIONAL_PS</span></td>
		<td>Conditional branch instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.FAR_BRANCH">BR_INST_RETIRED.FAR_BRANCH</span></td>
		<td>Number of far branches retired.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.NEAR_CALL">BR_INST_RETIRED.NEAR_CALL</span></td>
		<td>Direct and indirect near call instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.NEAR_CALL_PS">BR_INST_RETIRED.NEAR_CALL_PS</span></td>
		<td>Direct and indirect near call instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.NEAR_CALL_R3">BR_INST_RETIRED.NEAR_CALL_R3</span></td>
		<td>Direct and indirect macro near call instructions retired (captured in ring 3).</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.NEAR_CALL_R3_PS">BR_INST_RETIRED.NEAR_CALL_R3_PS</span></td>
		<td>Direct and indirect macro near call instructions retired (captured in ring 3).</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.NEAR_RETURN">BR_INST_RETIRED.NEAR_RETURN</span></td>
		<td>Counts the number of near return instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.NEAR_RETURN_PS">BR_INST_RETIRED.NEAR_RETURN_PS</span></td>
		<td>Return instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.NEAR_TAKEN">BR_INST_RETIRED.NEAR_TAKEN</span></td>
		<td>Number of near taken branches retired.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.NEAR_TAKEN_PS">BR_INST_RETIRED.NEAR_TAKEN_PS</span></td>
		<td>Taken branch instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.NOT_TAKEN">BR_INST_RETIRED.NOT_TAKEN</span></td>
		<td>Counts the number of not taken branch instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_EXEC.ALL_BRANCHES">BR_MISP_EXEC.ALL_BRANCHES</span></td>
		<td>Counts all near executed branches (not necessarily retired).</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_EXEC.ALL_CONDITIONAL">BR_MISP_EXEC.ALL_CONDITIONAL</span></td>
		<td>Speculative and retired mispredicted macro conditional branches.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_EXEC.ALL_INDIRECT_JUMP_NON_CALL_RET">BR_MISP_EXEC.ALL_INDIRECT_JUMP_NON_CALL_RET</span></td>
		<td>Mispredicted indirect branches excluding calls and returns.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_EXEC.NONTAKEN_CONDITIONAL">BR_MISP_EXEC.NONTAKEN_CONDITIONAL</span></td>
		<td>Not taken speculative and retired mispredicted macro conditional branches.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_EXEC.TAKEN_CONDITIONAL">BR_MISP_EXEC.TAKEN_CONDITIONAL</span></td>
		<td>Taken speculative and retired mispredicted macro conditional branches.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_EXEC.TAKEN_INDIRECT_JUMP_NON_CALL_RET">BR_MISP_EXEC.TAKEN_INDIRECT_JUMP_NON_CALL_RET</span></td>
		<td>Taken speculative and retired mispredicted indirect branches excluding calls and returns.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_EXEC.TAKEN_INDIRECT_NEAR_CALL">BR_MISP_EXEC.TAKEN_INDIRECT_NEAR_CALL</span></td>
		<td>Taken speculative and retired mispredicted indirect calls.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_EXEC.TAKEN_RETURN_NEAR">BR_MISP_EXEC.TAKEN_RETURN_NEAR</span></td>
		<td>Taken speculative and retired mispredicted indirect branches with return mnemonic.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.ALL_BRANCHES">BR_MISP_RETIRED.ALL_BRANCHES</span></td>
		<td>Mispredicted branch instructions at retirement.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.ALL_BRANCHES_PS">BR_MISP_RETIRED.ALL_BRANCHES_PS</span></td>
		<td>This event counts all mispredicted branch instructions retired. This is a precise event.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.CONDITIONAL">BR_MISP_RETIRED.CONDITIONAL</span></td>
		<td>Mispredicted conditional branch instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.CONDITIONAL_PS">BR_MISP_RETIRED.CONDITIONAL_PS</span></td>
		<td>Mispredicted conditional branch instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.NEAR_TAKEN">BR_MISP_RETIRED.NEAR_TAKEN</span></td>
		<td>Number of near branch instructions retired that were taken but mispredicted.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.NEAR_TAKEN_PS">BR_MISP_RETIRED.NEAR_TAKEN_PS</span></td>
		<td>number of near branch instructions retired that were mispredicted and taken.</td>
	</tr>
	<tr>
		<td><span id="CPL_CYCLES.RING0">CPL_CYCLES.RING0</span></td>
		<td>Unhalted core cycles when the thread is in ring 0.</td>
	</tr>
	<tr>
		<td><span id="CPL_CYCLES.RING0_TRANS">CPL_CYCLES.RING0_TRANS</span></td>
		<td>Number of intervals between processor halts while thread is in ring 0.</td>
	</tr>
	<tr>
		<td><span id="CPL_CYCLES.RING123">CPL_CYCLES.RING123</span></td>
		<td>Unhalted core cycles when the thread is not in ring 0.</td>
	</tr>
	<tr>
		<td><span id="CPU_CLK_THREAD_UNHALTED.ONE_THREAD_ACTIVE">CPU_CLK_THREAD_UNHALTED.ONE_THREAD_ACTIVE</span></td>
		<td>Count XClk pulses when this thread is unhalted and the other thread is halted.</td>
	</tr>
	<tr>
		<td><span id="CPU_CLK_THREAD_UNHALTED.REF_XCLK">CPU_CLK_THREAD_UNHALTED.REF_XCLK</span></td>
		<td>Increments at the frequency of XCLK (100 MHz) when not halted.</td>
	</tr>
	<tr>
		<td><span id="CPU_CLK_THREAD_UNHALTED.REF_XCLK_ANY">CPU_CLK_THREAD_UNHALTED.REF_XCLK_ANY</span></td>
		<td>Reference cycles when the at least one thread on the physical core is unhalted (counts at 100 MHz rate).</td>
	</tr>
	<tr>
		<td><span id="CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE">CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE</span></td>
		<td>Count XClk pulses when this thread is unhalted and the other thread is halted.</td>
	</tr>
	<tr>
		<td><span id="CPU_CLK_UNHALTED.REF_TSC">CPU_CLK_UNHALTED.REF_TSC</span></td>
		<td>This event counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state.</td>
	</tr>
	<tr>
		<td><span id="CPU_CLK_UNHALTED.REF_XCLK">CPU_CLK_UNHALTED.REF_XCLK</span></td>
		<td>Reference cycles when the thread is unhalted. (counts at 100 MHz rate)</td>
	</tr>
	<tr>
		<td><span id="CPU_CLK_UNHALTED.REF_XCLK_ANY">CPU_CLK_UNHALTED.REF_XCLK_ANY</span></td>
		<td>Reference cycles when the at least one thread on the physical core is unhalted (counts at 100 MHz rate).</td>
	</tr>
	<tr>
		<td><span id="CPU_CLK_UNHALTED.THREAD">CPU_CLK_UNHALTED.THREAD</span></td>
		<td>This event counts the number of thread cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. The core frequency may change from time to time due to power or thermal throttling.</td>
	</tr>
	<tr>
		<td><span id="CPU_CLK_UNHALTED.THREAD_ANY">CPU_CLK_UNHALTED.THREAD_ANY</span></td>
		<td>Core cycles when at least one thread on the physical core is not in halt state.</td>
	</tr>
	<tr>
		<td><span id="CPU_CLK_UNHALTED.THREAD_P">CPU_CLK_UNHALTED.THREAD_P</span></td>
		<td>Counts the number of thread cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. The core frequency may change from time to time due to power or thermal throttling.</td>
	</tr>
	<tr>
		<td><span id="CPU_CLK_UNHALTED.THREAD_P_ANY">CPU_CLK_UNHALTED.THREAD_P_ANY</span></td>
		<td>Core cycles when at least one thread on the physical core is not in halt state.</td>
	</tr>
	<tr>
		<td><span id="CYCLE_ACTIVITY.CYCLES_L1D_PENDING">CYCLE_ACTIVITY.CYCLES_L1D_PENDING</span></td>
		<td>Cycles with pending L1 data cache miss loads. Set Cmask=8 to count cycle.</td>
	</tr>
	<tr>
		<td><span id="CYCLE_ACTIVITY.CYCLES_L2_PENDING">CYCLE_ACTIVITY.CYCLES_L2_PENDING</span></td>
		<td>Cycles with pending L2 miss loads. Set Cmask=2 to count cycle.</td>
	</tr>
	<tr>
		<td><span id="CYCLE_ACTIVITY.CYCLES_LDM_PENDING">CYCLE_ACTIVITY.CYCLES_LDM_PENDING</span></td>
		<td>Cycles with pending memory loads. Set Cmask=2 to count cycle.</td>
	</tr>
	<tr>
		<td><span id="CYCLE_ACTIVITY.CYCLES_NO_EXECUTE">CYCLE_ACTIVITY.CYCLES_NO_EXECUTE</span></td>
		<td>This event counts cycles during which no instructions were executed in the execution stage of the pipeline.</td>
	</tr>
	<tr>
		<td><span id="CYCLE_ACTIVITY.STALLS_L1D_PENDING">CYCLE_ACTIVITY.STALLS_L1D_PENDING</span></td>
		<td>Execution stalls due to L1 data cache miss loads. Set Cmask=0CH.</td>
	</tr>
	<tr>
		<td><span id="CYCLE_ACTIVITY.STALLS_L2_PENDING">CYCLE_ACTIVITY.STALLS_L2_PENDING</span></td>
		<td>Number of loads missed L2.</td>
	</tr>
	<tr>
		<td><span id="CYCLE_ACTIVITY.STALLS_LDM_PENDING">CYCLE_ACTIVITY.STALLS_LDM_PENDING</span></td>
		<td>This event counts cycles during which no instructions were executed in the execution stage of the pipeline and there were memory instructions pending (waiting for data).</td>
	</tr>
	<tr>
		<td><span id="DSB2MITE_SWITCHES.PENALTY_CYCLES">DSB2MITE_SWITCHES.PENALTY_CYCLES</span></td>
		<td>Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.</td>
	</tr>
	<tr>
		<td><span id="DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK">DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK</span></td>
		<td>Misses in all TLB levels that cause a page walk of any page size.</td>
	</tr>
	<tr>
		<td><span id="DTLB_LOAD_MISSES.PDE_CACHE_MISS">DTLB_LOAD_MISSES.PDE_CACHE_MISS</span></td>
		<td>DTLB demand load misses with low part of linear-to-physical address translation missed.</td>
	</tr>
	<tr>
		<td><span id="DTLB_LOAD_MISSES.STLB_HIT">DTLB_LOAD_MISSES.STLB_HIT</span></td>
		<td>Number of cache load STLB hits. No page walk.</td>
	</tr>
	<tr>
		<td><span id="DTLB_LOAD_MISSES.STLB_HIT_2M">DTLB_LOAD_MISSES.STLB_HIT_2M</span></td>
		<td>This event counts load operations from a 2M page that miss the first DTLB level but hit the second and do not cause page walks.</td>
	</tr>
	<tr>
		<td><span id="DTLB_LOAD_MISSES.STLB_HIT_4K">DTLB_LOAD_MISSES.STLB_HIT_4K</span></td>
		<td>This event counts load operations from a 4K page that miss the first DTLB level but hit the second and do not cause page walks.</td>
	</tr>
	<tr>
		<td><span id="DTLB_LOAD_MISSES.WALK_COMPLETED">DTLB_LOAD_MISSES.WALK_COMPLETED</span></td>
		<td>Completed page walks in any TLB of any page size due to demand load misses.</td>
	</tr>
	<tr>
		<td><span id="DTLB_LOAD_MISSES.WALK_COMPLETED_1G">DTLB_LOAD_MISSES.WALK_COMPLETED_1G</span></td>
		<td>Load miss in all TLB levels causes a page walk that completes. (1G)</td>
	</tr>
	<tr>
		<td><span id="DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M">DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M</span></td>
		<td>Completed page walks due to demand load misses that caused 2M/4M page walks in any TLB levels.</td>
	</tr>
	<tr>
		<td><span id="DTLB_LOAD_MISSES.WALK_COMPLETED_4K">DTLB_LOAD_MISSES.WALK_COMPLETED_4K</span></td>
		<td>Completed page walks due to demand load misses that caused 4K page walks in any TLB levels.</td>
	</tr>
	<tr>
		<td><span id="DTLB_LOAD_MISSES.WALK_DURATION">DTLB_LOAD_MISSES.WALK_DURATION</span></td>
		<td>This event counts cycles when the  page miss handler (PMH) is servicing page walks caused by DTLB load misses.</td>
	</tr>
	<tr>
		<td><span id="DTLB_STORE_MISSES.MISS_CAUSES_A_WALK">DTLB_STORE_MISSES.MISS_CAUSES_A_WALK</span></td>
		<td>Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G).</td>
	</tr>
	<tr>
		<td><span id="DTLB_STORE_MISSES.PDE_CACHE_MISS">DTLB_STORE_MISSES.PDE_CACHE_MISS</span></td>
		<td>DTLB store misses with low part of linear-to-physical address translation missed.</td>
	</tr>
	<tr>
		<td><span id="DTLB_STORE_MISSES.STLB_HIT">DTLB_STORE_MISSES.STLB_HIT</span></td>
		<td>Store operations that miss the first TLB level but hit the second and do not cause page walks.</td>
	</tr>
	<tr>
		<td><span id="DTLB_STORE_MISSES.STLB_HIT_2M">DTLB_STORE_MISSES.STLB_HIT_2M</span></td>
		<td>This event counts store operations from a 2M page that miss the first DTLB level but hit the second and do not cause page walks.</td>
	</tr>
	<tr>
		<td><span id="DTLB_STORE_MISSES.STLB_HIT_4K">DTLB_STORE_MISSES.STLB_HIT_4K</span></td>
		<td>This event counts store operations from a 4K page that miss the first DTLB level but hit the second and do not cause page walks.</td>
	</tr>
	<tr>
		<td><span id="DTLB_STORE_MISSES.WALK_COMPLETED">DTLB_STORE_MISSES.WALK_COMPLETED</span></td>
		<td>Completed page walks due to store miss in any TLB levels of any page size (4K/2M/4M/1G).</td>
	</tr>
	<tr>
		<td><span id="DTLB_STORE_MISSES.WALK_COMPLETED_1G">DTLB_STORE_MISSES.WALK_COMPLETED_1G</span></td>
		<td>Store misses in all DTLB levels that cause completed page walks. (1G)</td>
	</tr>
	<tr>
		<td><span id="DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M">DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M</span></td>
		<td>Completed page walks due to store misses in one or more TLB levels of 2M/4M page structure.</td>
	</tr>
	<tr>
		<td><span id="DTLB_STORE_MISSES.WALK_COMPLETED_4K">DTLB_STORE_MISSES.WALK_COMPLETED_4K</span></td>
		<td>Completed page walks due to store misses in one or more TLB levels of 4K page structure.</td>
	</tr>
	<tr>
		<td><span id="DTLB_STORE_MISSES.WALK_DURATION">DTLB_STORE_MISSES.WALK_DURATION</span></td>
		<td>This event counts cycles when the  page miss handler (PMH) is servicing page walks caused by DTLB store misses.</td>
	</tr>
	<tr>
		<td><span id="EPT.WALK_CYCLES">EPT.WALK_CYCLES</span></td>
		<td>Cycle count for an Extended Page table walk.</td>
	</tr>
	<tr>
		<td><span id="FP_ASSIST.ANY">FP_ASSIST.ANY</span></td>
		<td>Cycles with any input/output SSE* or FP assists.</td>
	</tr>
	<tr>
		<td><span id="FP_ASSIST.SIMD_INPUT">FP_ASSIST.SIMD_INPUT</span></td>
		<td>Number of SIMD FP assists due to input values.</td>
	</tr>
	<tr>
		<td><span id="FP_ASSIST.SIMD_OUTPUT">FP_ASSIST.SIMD_OUTPUT</span></td>
		<td>Number of SIMD FP assists due to output values.</td>
	</tr>
	<tr>
		<td><span id="FP_ASSIST.X87_INPUT">FP_ASSIST.X87_INPUT</span></td>
		<td>Number of X87 FP assists due to input values.</td>
	</tr>
	<tr>
		<td><span id="FP_ASSIST.X87_OUTPUT">FP_ASSIST.X87_OUTPUT</span></td>
		<td>Number of X87 FP assists due to output values.</td>
	</tr>
	<tr>
		<td><span id="HLE_RETIRED.ABORTED">HLE_RETIRED.ABORTED</span></td>
		<td>Number of times an HLE execution aborted due to any reasons (multiple categories may count as one).</td>
	</tr>
	<tr>
		<td><span id="HLE_RETIRED.ABORTED_MISC1">HLE_RETIRED.ABORTED_MISC1</span></td>
		<td>Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).</td>
	</tr>
	<tr>
		<td><span id="HLE_RETIRED.ABORTED_MISC2">HLE_RETIRED.ABORTED_MISC2</span></td>
		<td>Number of times an HLE execution aborted due to uncommon conditions.</td>
	</tr>
	<tr>
		<td><span id="HLE_RETIRED.ABORTED_MISC3">HLE_RETIRED.ABORTED_MISC3</span></td>
		<td>Number of times an HLE execution aborted due to HLE-unfriendly instructions.</td>
	</tr>
	<tr>
		<td><span id="HLE_RETIRED.ABORTED_MISC4">HLE_RETIRED.ABORTED_MISC4</span></td>
		<td>Number of times an HLE execution aborted due to incompatible memory type.</td>
	</tr>
	<tr>
		<td><span id="HLE_RETIRED.ABORTED_MISC5">HLE_RETIRED.ABORTED_MISC5</span></td>
		<td>Number of times an HLE execution aborted due to none of the previous 4 categories (e.g. interrupts).</td>
	</tr>
	<tr>
		<td><span id="HLE_RETIRED.ABORTED_PS">HLE_RETIRED.ABORTED_PS</span></td>
		<td>Number of times an HLE execution aborted due to any reasons (multiple categories may count as one).</td>
	</tr>
	<tr>
		<td><span id="HLE_RETIRED.COMMIT">HLE_RETIRED.COMMIT</span></td>
		<td>Number of times an HLE execution successfully committed.</td>
	</tr>
	<tr>
		<td><span id="HLE_RETIRED.START">HLE_RETIRED.START</span></td>
		<td>Number of times an HLE execution started.</td>
	</tr>
	<tr>
		<td><span id="ICACHE.HIT">ICACHE.HIT</span></td>
		<td>Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. both cacheable and noncacheable, including UC fetches.</td>
	</tr>
	<tr>
		<td><span id="ICACHE.IFDATA_STALL">ICACHE.IFDATA_STALL</span></td>
		<td>Cycles where a code fetch is stalled due to L1 instruction-cache miss.</td>
	</tr>
	<tr>
		<td><span id="ICACHE.IFETCH_STALL">ICACHE.IFETCH_STALL</span></td>
		<td>Cycles where a code fetch is stalled due to L1 instruction-cache miss.</td>
	</tr>
	<tr>
		<td><span id="ICACHE.MISSES">ICACHE.MISSES</span></td>
		<td>This event counts Instruction Cache (ICACHE) misses.</td>
	</tr>
	<tr>
		<td><span id="IDQ.ALL_DSB_CYCLES_4_UOPS">IDQ.ALL_DSB_CYCLES_4_UOPS</span></td>
		<td>Counts cycles DSB is delivered four uops. Set Cmask = 4.</td>
	</tr>
	<tr>
		<td><span id="IDQ.ALL_DSB_CYCLES_ANY_UOPS">IDQ.ALL_DSB_CYCLES_ANY_UOPS</span></td>
		<td>Counts cycles DSB is delivered at least one uops. Set Cmask = 1.</td>
	</tr>
	<tr>
		<td><span id="IDQ.ALL_MITE_CYCLES_4_UOPS">IDQ.ALL_MITE_CYCLES_4_UOPS</span></td>
		<td>Counts cycles MITE is delivered four uops. Set Cmask = 4.</td>
	</tr>
	<tr>
		<td><span id="IDQ.ALL_MITE_CYCLES_ANY_UOPS">IDQ.ALL_MITE_CYCLES_ANY_UOPS</span></td>
		<td>Counts cycles MITE is delivered at least one uop. Set Cmask = 1.</td>
	</tr>
	<tr>
		<td><span id="IDQ.DSB_CYCLES">IDQ.DSB_CYCLES</span></td>
		<td>Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path.</td>
	</tr>
	<tr>
		<td><span id="IDQ.DSB_UOPS">IDQ.DSB_UOPS</span></td>
		<td>Increment each cycle. # of uops delivered to IDQ from DSB path. Set Cmask = 1 to count cycles.</td>
	</tr>
	<tr>
		<td><span id="IDQ.EMPTY">IDQ.EMPTY</span></td>
		<td>Counts cycles the IDQ is empty.</td>
	</tr>
	<tr>
		<td><span id="IDQ.MITE_ALL_UOPS">IDQ.MITE_ALL_UOPS</span></td>
		<td>Number of uops delivered to IDQ from any path.</td>
	</tr>
	<tr>
		<td><span id="IDQ.MITE_CYCLES">IDQ.MITE_CYCLES</span></td>
		<td>Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path.</td>
	</tr>
	<tr>
		<td><span id="IDQ.MITE_UOPS">IDQ.MITE_UOPS</span></td>
		<td>Increment each cycle # of uops delivered to IDQ from MITE path. Set Cmask = 1 to count cycles.</td>
	</tr>
	<tr>
		<td><span id="IDQ.MS_CYCLES">IDQ.MS_CYCLES</span></td>
		<td>This event counts cycles during which the microcode sequencer assisted the Front-end in delivering uops.  Microcode assists are used for complex instructions or scenarios that can&#39;t be handled by the standard decoder.  Using other instructions, if possible, will usually improve performance.</td>
	</tr>
	<tr>
		<td><span id="IDQ.MS_DSB_CYCLES">IDQ.MS_DSB_CYCLES</span></td>
		<td>Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy.</td>
	</tr>
	<tr>
		<td><span id="IDQ.MS_DSB_OCCUR">IDQ.MS_DSB_OCCUR</span></td>
		<td>Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequenser (MS) is busy.</td>
	</tr>
	<tr>
		<td><span id="IDQ.MS_DSB_UOPS">IDQ.MS_DSB_UOPS</span></td>
		<td>Increment each cycle # of uops delivered to IDQ when MS_busy by DSB. Set Cmask = 1 to count cycles. Add Edge=1 to count # of delivery.</td>
	</tr>
	<tr>
		<td><span id="IDQ.MS_MITE_UOPS">IDQ.MS_MITE_UOPS</span></td>
		<td>Increment each cycle # of uops delivered to IDQ when MS_busy by MITE. Set Cmask = 1 to count cycles.</td>
	</tr>
	<tr>
		<td><span id="IDQ.MS_SWITCHES">IDQ.MS_SWITCHES</span></td>
		<td>Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer.</td>
	</tr>
	<tr>
		<td><span id="IDQ.MS_UOPS">IDQ.MS_UOPS</span></td>
		<td>This event counts uops delivered by the Front-end with the assistance of the microcode sequencer.  Microcode assists are used for complex instructions or scenarios that can&#39;t be handled by the standard decoder.  Using other instructions, if possible, will usually improve performance.</td>
	</tr>
	<tr>
		<td><span id="IDQ_UOPS_NOT_DELIVERED.CORE">IDQ_UOPS_NOT_DELIVERED.CORE</span></td>
		<td>This event count the number of undelivered (unallocated) uops from the Front-end to the Resource Allocation Table (RAT) while the Back-end of the processor is not stalled. The Front-end can allocate up to 4 uops per cycle so this event can increment 0-4 times per cycle depending on the number of unallocated uops. This event is counted on a per-core basis.</td>
	</tr>
	<tr>
		<td><span id="IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE">IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE</span></td>
		<td>This event counts the number cycles during which the Front-end allocated exactly zero uops to the Resource Allocation Table (RAT) while the Back-end of the processor is not stalled.  This event is counted on a per-core basis.</td>
	</tr>
	<tr>
		<td><span id="IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK">IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK</span></td>
		<td>Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.</td>
	</tr>
	<tr>
		<td><span id="IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE">IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE</span></td>
		<td>Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled.</td>
	</tr>
	<tr>
		<td><span id="IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE">IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE</span></td>
		<td>Cycles with less than 2 uops delivered by the front end.</td>
	</tr>
	<tr>
		<td><span id="IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE">IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE</span></td>
		<td>Cycles with less than 3 uops delivered by the front end.</td>
	</tr>
	<tr>
		<td><span id="ILD_STALL.IQ_FULL">ILD_STALL.IQ_FULL</span></td>
		<td>Stall cycles due to IQ is full.</td>
	</tr>
	<tr>
		<td><span id="ILD_STALL.LCP">ILD_STALL.LCP</span></td>
		<td>This event counts cycles where the decoder is stalled on an instruction with a length changing prefix (LCP).</td>
	</tr>
	<tr>
		<td><span id="INST_RETIRED.ANY">INST_RETIRED.ANY</span></td>
		<td>This event counts the number of instructions retired from execution. For instructions that consist of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction. Counting continues during hardware interrupts, traps, and inside interrupt handlers. INST_RETIRED.ANY is counted by a designated fixed counter, leaving the programmable counters available for other events. Faulting executions of GETSEC/VM entry/VM Exit/MWait will not count as retired instructions.</td>
	</tr>
	<tr>
		<td><span id="INST_RETIRED.ANY_P">INST_RETIRED.ANY_P</span></td>
		<td>Number of instructions at retirement.</td>
	</tr>
	<tr>
		<td><span id="INST_RETIRED.PREC_DIST">INST_RETIRED.PREC_DIST</span></td>
		<td>Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution.</td>
	</tr>
	<tr>
		<td><span id="INST_RETIRED.X87">INST_RETIRED.X87</span></td>
		<td>This is a non-precise version (that is, does not use PEBS) of the event that counts FP operations retired. For X87 FP operations that have no exceptions counting also includes flows that have several X87, or flows that use X87 uops in the exception handling.</td>
	</tr>
	<tr>
		<td><span id="INT_MISC.RECOVERY_CYCLES">INT_MISC.RECOVERY_CYCLES</span></td>
		<td>This event counts the number of cycles spent waiting for a recovery after an event such as a processor nuke, JEClear, assist, hle/rtm abort etc.</td>
	</tr>
	<tr>
		<td><span id="INT_MISC.RECOVERY_CYCLES_ANY">INT_MISC.RECOVERY_CYCLES_ANY</span></td>
		<td>Core cycles the allocator was stalled due to recovery from earlier clear event for any thread running on the physical core (e.g. misprediction or memory nuke).</td>
	</tr>
	<tr>
		<td><span id="ITLB.ITLB_FLUSH">ITLB.ITLB_FLUSH</span></td>
		<td>Counts the number of ITLB flushes, includes 4k/2M/4M pages.</td>
	</tr>
	<tr>
		<td><span id="ITLB_MISSES.MISS_CAUSES_A_WALK">ITLB_MISSES.MISS_CAUSES_A_WALK</span></td>
		<td>Misses in ITLB that causes a page walk of any page size.</td>
	</tr>
	<tr>
		<td><span id="ITLB_MISSES.STLB_HIT">ITLB_MISSES.STLB_HIT</span></td>
		<td>ITLB misses that hit STLB. No page walk.</td>
	</tr>
	<tr>
		<td><span id="ITLB_MISSES.STLB_HIT_2M">ITLB_MISSES.STLB_HIT_2M</span></td>
		<td>ITLB misses that hit STLB (2M).</td>
	</tr>
	<tr>
		<td><span id="ITLB_MISSES.STLB_HIT_4K">ITLB_MISSES.STLB_HIT_4K</span></td>
		<td>ITLB misses that hit STLB (4K).</td>
	</tr>
	<tr>
		<td><span id="ITLB_MISSES.WALK_COMPLETED">ITLB_MISSES.WALK_COMPLETED</span></td>
		<td>Completed page walks in ITLB of any page size.</td>
	</tr>
	<tr>
		<td><span id="ITLB_MISSES.WALK_COMPLETED_1G">ITLB_MISSES.WALK_COMPLETED_1G</span></td>
		<td>Store miss in all TLB levels causes a page walk that completes. (1G)</td>
	</tr>
	<tr>
		<td><span id="ITLB_MISSES.WALK_COMPLETED_2M_4M">ITLB_MISSES.WALK_COMPLETED_2M_4M</span></td>
		<td>Completed page walks due to misses in ITLB 2M/4M page entries.</td>
	</tr>
	<tr>
		<td><span id="ITLB_MISSES.WALK_COMPLETED_4K">ITLB_MISSES.WALK_COMPLETED_4K</span></td>
		<td>Completed page walks due to misses in ITLB 4K page entries.</td>
	</tr>
	<tr>
		<td><span id="ITLB_MISSES.WALK_DURATION">ITLB_MISSES.WALK_DURATION</span></td>
		<td>This event counts cycles when the  page miss handler (PMH) is servicing page walks caused by ITLB misses.</td>
	</tr>
	<tr>
		<td><span id="L1D.REPLACEMENT">L1D.REPLACEMENT</span></td>
		<td>This event counts when new data lines are brought into the L1 Data cache, which cause other lines to be evicted from the cache.</td>
	</tr>
	<tr>
		<td><span id="L1D_PEND_MISS.FB_FULL">L1D_PEND_MISS.FB_FULL</span></td>
		<td>Cycles a demand request was blocked due to Fill Buffers inavailability.</td>
	</tr>
	<tr>
		<td><span id="L1D_PEND_MISS.PENDING">L1D_PEND_MISS.PENDING</span></td>
		<td>Increments the number of outstanding L1D misses every cycle. Set Cmask = 1 and Edge =1 to count occurrences.</td>
	</tr>
	<tr>
		<td><span id="L1D_PEND_MISS.PENDING_CYCLES">L1D_PEND_MISS.PENDING_CYCLES</span></td>
		<td>Cycles with L1D load Misses outstanding.</td>
	</tr>
	<tr>
		<td><span id="L1D_PEND_MISS.PENDING_CYCLES_ANY">L1D_PEND_MISS.PENDING_CYCLES_ANY</span></td>
		<td>Cycles with L1D load Misses outstanding from any thread on physical core.</td>
	</tr>
	<tr>
		<td><span id="L1D_PEND_MISS.REQUEST_FB_FULL">L1D_PEND_MISS.REQUEST_FB_FULL</span></td>
		<td>Number of times a request needed a FB entry but there was no entry available for it. That is the FB unavailability was dominant reason for blocking the request. A request includes cacheable/uncacheable demands that is load, store or SW prefetch. HWP are e.</td>
	</tr>
	<tr>
		<td><span id="L2_DEMAND_RQSTS.WB_HIT">L2_DEMAND_RQSTS.WB_HIT</span></td>
		<td>Not rejected writebacks that hit L2 cache.</td>
	</tr>
	<tr>
		<td><span id="L2_LINES_IN.ALL">L2_LINES_IN.ALL</span></td>
		<td>This event counts the number of L2 cache lines brought into the L2 cache.  Lines are filled into the L2 cache when there was an L2 miss.</td>
	</tr>
	<tr>
		<td><span id="L2_LINES_IN.E">L2_LINES_IN.E</span></td>
		<td>L2 cache lines in E state filling L2.</td>
	</tr>
	<tr>
		<td><span id="L2_LINES_IN.I">L2_LINES_IN.I</span></td>
		<td>L2 cache lines in I state filling L2.</td>
	</tr>
	<tr>
		<td><span id="L2_LINES_IN.S">L2_LINES_IN.S</span></td>
		<td>L2 cache lines in S state filling L2.</td>
	</tr>
	<tr>
		<td><span id="L2_LINES_OUT.DEMAND_CLEAN">L2_LINES_OUT.DEMAND_CLEAN</span></td>
		<td>Clean L2 cache lines evicted by demand.</td>
	</tr>
	<tr>
		<td><span id="L2_LINES_OUT.DEMAND_DIRTY">L2_LINES_OUT.DEMAND_DIRTY</span></td>
		<td>Dirty L2 cache lines evicted by demand.</td>
	</tr>
	<tr>
		<td><span id="L2_RQSTS.ALL_CODE_RD">L2_RQSTS.ALL_CODE_RD</span></td>
		<td>Counts all L2 code requests.</td>
	</tr>
	<tr>
		<td><span id="L2_RQSTS.ALL_DEMAND_DATA_RD">L2_RQSTS.ALL_DEMAND_DATA_RD</span></td>
		<td>Counts any demand and L1 HW prefetch data load requests to L2.</td>
	</tr>
	<tr>
		<td><span id="L2_RQSTS.ALL_DEMAND_MISS">L2_RQSTS.ALL_DEMAND_MISS</span></td>
		<td>Demand requests that miss L2 cache.</td>
	</tr>
	<tr>
		<td><span id="L2_RQSTS.ALL_DEMAND_REFERENCES">L2_RQSTS.ALL_DEMAND_REFERENCES</span></td>
		<td>Demand requests to L2 cache.</td>
	</tr>
	<tr>
		<td><span id="L2_RQSTS.ALL_PF">L2_RQSTS.ALL_PF</span></td>
		<td>Counts all L2 HW prefetcher requests.</td>
	</tr>
	<tr>
		<td><span id="L2_RQSTS.ALL_RFO">L2_RQSTS.ALL_RFO</span></td>
		<td>Counts all L2 store RFO requests.</td>
	</tr>
	<tr>
		<td><span id="L2_RQSTS.CODE_RD_HIT">L2_RQSTS.CODE_RD_HIT</span></td>
		<td>Number of instruction fetches that hit the L2 cache.</td>
	</tr>
	<tr>
		<td><span id="L2_RQSTS.CODE_RD_MISS">L2_RQSTS.CODE_RD_MISS</span></td>
		<td>Number of instruction fetches that missed the L2 cache.</td>
	</tr>
	<tr>
		<td><span id="L2_RQSTS.DEMAND_DATA_RD_HIT">L2_RQSTS.DEMAND_DATA_RD_HIT</span></td>
		<td>Demand data read requests that hit L2 cache.</td>
	</tr>
	<tr>
		<td><span id="L2_RQSTS.DEMAND_DATA_RD_MISS">L2_RQSTS.DEMAND_DATA_RD_MISS</span></td>
		<td>Demand data read requests that missed L2, no rejects.</td>
	</tr>
	<tr>
		<td><span id="L2_RQSTS.L2_PF_HIT">L2_RQSTS.L2_PF_HIT</span></td>
		<td>Counts all L2 HW prefetcher requests that hit L2.</td>
	</tr>
	<tr>
		<td><span id="L2_RQSTS.L2_PF_MISS">L2_RQSTS.L2_PF_MISS</span></td>
		<td>Counts all L2 HW prefetcher requests that missed L2.</td>
	</tr>
	<tr>
		<td><span id="L2_RQSTS.MISS">L2_RQSTS.MISS</span></td>
		<td>All requests that missed L2.</td>
	</tr>
	<tr>
		<td><span id="L2_RQSTS.REFERENCES">L2_RQSTS.REFERENCES</span></td>
		<td>All requests to L2 cache.</td>
	</tr>
	<tr>
		<td><span id="L2_RQSTS.RFO_HIT">L2_RQSTS.RFO_HIT</span></td>
		<td>Counts the number of store RFO requests that hit the L2 cache.</td>
	</tr>
	<tr>
		<td><span id="L2_RQSTS.RFO_MISS">L2_RQSTS.RFO_MISS</span></td>
		<td>Counts the number of store RFO requests that miss the L2 cache.</td>
	</tr>
	<tr>
		<td><span id="L2_TRANS.ALL_PF">L2_TRANS.ALL_PF</span></td>
		<td>Any MLC or L3 HW prefetch accessing L2, including rejects.</td>
	</tr>
	<tr>
		<td><span id="L2_TRANS.ALL_REQUESTS">L2_TRANS.ALL_REQUESTS</span></td>
		<td>Transactions accessing L2 pipe.</td>
	</tr>
	<tr>
		<td><span id="L2_TRANS.CODE_RD">L2_TRANS.CODE_RD</span></td>
		<td>L2 cache accesses when fetching instructions.</td>
	</tr>
	<tr>
		<td><span id="L2_TRANS.DEMAND_DATA_RD">L2_TRANS.DEMAND_DATA_RD</span></td>
		<td>Demand data read requests that access L2 cache.</td>
	</tr>
	<tr>
		<td><span id="L2_TRANS.L1D_WB">L2_TRANS.L1D_WB</span></td>
		<td>L1D writebacks that access L2 cache.</td>
	</tr>
	<tr>
		<td><span id="L2_TRANS.L2_FILL">L2_TRANS.L2_FILL</span></td>
		<td>L2 fill requests that access L2 cache.</td>
	</tr>
	<tr>
		<td><span id="L2_TRANS.L2_WB">L2_TRANS.L2_WB</span></td>
		<td>L2 writebacks that access L2 cache.</td>
	</tr>
	<tr>
		<td><span id="L2_TRANS.RFO">L2_TRANS.RFO</span></td>
		<td>RFO requests that access L2 cache.</td>
	</tr>
	<tr>
		<td><span id="LD_BLOCKS.NO_SR">LD_BLOCKS.NO_SR</span></td>
		<td>The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.</td>
	</tr>
	<tr>
		<td><span id="LD_BLOCKS.STORE_FORWARD">LD_BLOCKS.STORE_FORWARD</span></td>
		<td>This event counts loads that followed a store to the same address, where the data could not be forwarded inside the pipeline from the store to the load.  The most common reason why store forwarding would be blocked is when a load&#39;s address range overlaps with a preceding smaller uncompleted store. The penalty for blocked store forwarding is that the load must wait for the store to write its value to the cache before it can be issued.</td>
	</tr>
	<tr>
		<td><span id="LD_BLOCKS_PARTIAL.ADDRESS_ALIAS">LD_BLOCKS_PARTIAL.ADDRESS_ALIAS</span></td>
		<td>Aliasing occurs when a load is issued after a store and their memory addresses are offset by 4K.  This event counts the number of loads that aliased with a preceding store, resulting in an extended address check in the pipeline which can have a performance impact.</td>
	</tr>
	<tr>
		<td><span id="LOAD_HIT_PRE.HW_PF">LOAD_HIT_PRE.HW_PF</span></td>
		<td>Non-SW-prefetch load dispatches that hit fill buffer allocated for H/W prefetch.</td>
	</tr>
	<tr>
		<td><span id="LOAD_HIT_PRE.SW_PF">LOAD_HIT_PRE.SW_PF</span></td>
		<td>Non-SW-prefetch load dispatches that hit fill buffer allocated for S/W prefetch.</td>
	</tr>
	<tr>
		<td><span id="LOCK_CYCLES.CACHE_LOCK_DURATION">LOCK_CYCLES.CACHE_LOCK_DURATION</span></td>
		<td>Cycles in which the L1D is locked.</td>
	</tr>
	<tr>
		<td><span id="LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION">LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION</span></td>
		<td>Cycles in which the L1D and L2 are locked, due to a UC lock or split lock.</td>
	</tr>
	<tr>
		<td><span id="LONGEST_LAT_CACHE.MISS">LONGEST_LAT_CACHE.MISS</span></td>
		<td>This event counts each cache miss condition for references to the last level cache.</td>
	</tr>
	<tr>
		<td><span id="LONGEST_LAT_CACHE.REFERENCE">LONGEST_LAT_CACHE.REFERENCE</span></td>
		<td>This event counts requests originating from the core that reference a cache line in the last level cache.</td>
	</tr>
	<tr>
		<td><span id="LSD.CYCLES_4_UOPS">LSD.CYCLES_4_UOPS</span></td>
		<td>Cycles 4 Uops delivered by the LSD, but didn&#39;t come from the decoder.</td>
	</tr>
	<tr>
		<td><span id="LSD.CYCLES_ACTIVE">LSD.CYCLES_ACTIVE</span></td>
		<td>Cycles Uops delivered by the LSD, but didn&#39;t come from the decoder.</td>
	</tr>
	<tr>
		<td><span id="LSD.UOPS">LSD.UOPS</span></td>
		<td>Number of uops delivered by the LSD.</td>
	</tr>
	<tr>
		<td><span id="MACHINE_CLEARS.COUNT">MACHINE_CLEARS.COUNT</span></td>
		<td>Number of machine clears (nukes) of any type.</td>
	</tr>
	<tr>
		<td><span id="MACHINE_CLEARS.CYCLES">MACHINE_CLEARS.CYCLES</span></td>
		<td>Cycles there was a Nuke. Account for both thread-specific and All Thread Nukes.</td>
	</tr>
	<tr>
		<td><span id="MACHINE_CLEARS.MASKMOV">MACHINE_CLEARS.MASKMOV</span></td>
		<td>This event counts the number of executed Intel AVX masked load operations that refer to an illegal address range with the mask bits set to 0.</td>
	</tr>
	<tr>
		<td><span id="MACHINE_CLEARS.MEMORY_ORDERING">MACHINE_CLEARS.MEMORY_ORDERING</span></td>
		<td>This event counts the number of memory ordering machine clears detected. Memory ordering machine clears can result from memory address aliasing or snoops from another hardware thread or core to data inflight in the pipeline.  Machine clears can have a significant performance impact if they are happening frequently.</td>
	</tr>
	<tr>
		<td><span id="MACHINE_CLEARS.SMC">MACHINE_CLEARS.SMC</span></td>
		<td>This event is incremented when self-modifying code (SMC) is detected, which causes a machine clear.  Machine clears can have a significant performance impact if they are happening frequently.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT">MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT</span></td>
		<td>Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT_PS">MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT_PS</span></td>
		<td>This event counts retired load uops that hit in the L3 cache, but required a cross-core snoop which resulted in a HIT in an on-pkg core cache. This does not include hardware prefetches. This is a precise event.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM">MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM</span></td>
		<td>Retired load uops which data sources were HitM responses from shared L3.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM_PS">MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM_PS</span></td>
		<td>This event counts retired load uops that hit in the L3 cache, but required a cross-core snoop which resulted in a HITM (hit modified) in an on-pkg core cache. This does not include hardware prefetches. This is a precise event.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS">MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS</span></td>
		<td>Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS_PS">MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS_PS</span></td>
		<td>Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_NONE">MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_NONE</span></td>
		<td>Retired load uops which data sources were hits in L3 without snoops required.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_NONE_PS">MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_NONE_PS</span></td>
		<td>Retired load uops which data sources were hits in L3 without snoops required.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM">MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM</span></td>
		<td>This event counts retired load uops where the data came from local DRAM. This does not include hardware prefetches.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM_PS">MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM_PS</span></td>
		<td>This event counts retired load uops where the data came from local DRAM. This does not include hardware prefetches. This is a precise event.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM">MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM</span></td>
		<td>Retired load uop whose Data Source was: remote DRAM either Snoop not needed or Snoop Miss (RspI)</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM_PS">MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM_PS</span></td>
		<td>Retired load uop whose Data Source was: remote DRAM either Snoop not needed or Snoop Miss (RspI) (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD">MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD</span></td>
		<td>Retired load uop whose Data Source was: forwarded from remote cache</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD_PS">MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD_PS</span></td>
		<td>Retired load uop whose Data Source was: forwarded from remote cache (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM">MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM</span></td>
		<td>Retired load uop whose Data Source was: Remote cache HITM</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM_PS">MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM_PS</span></td>
		<td>Retired load uop whose Data Source was: Remote cache HITM (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_RETIRED.HIT_LFB">MEM_LOAD_UOPS_RETIRED.HIT_LFB</span></td>
		<td>Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS">MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS</span></td>
		<td>Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_RETIRED.L1_HIT">MEM_LOAD_UOPS_RETIRED.L1_HIT</span></td>
		<td>Retired load uops with L1 cache hits as data sources.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_RETIRED.L1_HIT_PS">MEM_LOAD_UOPS_RETIRED.L1_HIT_PS</span></td>
		<td>Retired load uops with L1 cache hits as data sources.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_RETIRED.L1_MISS">MEM_LOAD_UOPS_RETIRED.L1_MISS</span></td>
		<td>Retired load uops missed L1 cache as data sources.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_RETIRED.L1_MISS_PS">MEM_LOAD_UOPS_RETIRED.L1_MISS_PS</span></td>
		<td>This event counts retired load uops in which data sources missed in the L1 cache. This does not include hardware prefetches. This is a precise event.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_RETIRED.L2_HIT">MEM_LOAD_UOPS_RETIRED.L2_HIT</span></td>
		<td>Retired load uops with L2 cache hits as data sources.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_RETIRED.L2_HIT_PS">MEM_LOAD_UOPS_RETIRED.L2_HIT_PS</span></td>
		<td>Retired load uops with L2 cache hits as data sources.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_RETIRED.L2_MISS">MEM_LOAD_UOPS_RETIRED.L2_MISS</span></td>
		<td>Retired load uops missed L2. Unknown data source excluded.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_RETIRED.L2_MISS_PS">MEM_LOAD_UOPS_RETIRED.L2_MISS_PS</span></td>
		<td>Retired load uops with L2 cache misses as data sources.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_RETIRED.L3_HIT">MEM_LOAD_UOPS_RETIRED.L3_HIT</span></td>
		<td>Retired load uops with L3 cache hits as data sources.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_RETIRED.L3_HIT_PS">MEM_LOAD_UOPS_RETIRED.L3_HIT_PS</span></td>
		<td>This event counts retired load uops in which data sources were data hits in the L3 cache without snoops required. This does not include hardware prefetches. This is a precise event.</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_RETIRED.L3_MISS">MEM_LOAD_UOPS_RETIRED.L3_MISS</span></td>
		<td>Retired load uops missed L3. Excludes unknown data source .</td>
	</tr>
	<tr>
		<td><span id="MEM_LOAD_UOPS_RETIRED.L3_MISS_PS">MEM_LOAD_UOPS_RETIRED.L3_MISS_PS</span></td>
		<td>Miss in last-level (L3) cache. Excludes Unknown data-source.</td>
	</tr>
	<tr>
		<td><span id="MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128">MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128</span></td>
		<td>Loads with latency value being above 128.</td>
	</tr>
	<tr>
		<td><span id="MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16">MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16</span></td>
		<td>Loads with latency value being above 16.</td>
	</tr>
	<tr>
		<td><span id="MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256">MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256</span></td>
		<td>Loads with latency value being above 256.</td>
	</tr>
	<tr>
		<td><span id="MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32">MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32</span></td>
		<td>Loads with latency value being above 32.</td>
	</tr>
	<tr>
		<td><span id="MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4">MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4</span></td>
		<td>Loads with latency value being above 4.</td>
	</tr>
	<tr>
		<td><span id="MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512">MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512</span></td>
		<td>Loads with latency value being above 512.</td>
	</tr>
	<tr>
		<td><span id="MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64">MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64</span></td>
		<td>Loads with latency value being above 64.</td>
	</tr>
	<tr>
		<td><span id="MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8">MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8</span></td>
		<td>Loads with latency value being above 8.</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.ALL_LOADS">MEM_UOPS_RETIRED.ALL_LOADS</span></td>
		<td>All retired load uops.</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.ALL_LOADS_PS">MEM_UOPS_RETIRED.ALL_LOADS_PS</span></td>
		<td>All retired load uops. (precise Event)</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.ALL_STORES">MEM_UOPS_RETIRED.ALL_STORES</span></td>
		<td>All retired store uops.</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.ALL_STORES_PS">MEM_UOPS_RETIRED.ALL_STORES_PS</span></td>
		<td>This event counts all store uops retired. This is a precise event.</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.LOCK_LOADS">MEM_UOPS_RETIRED.LOCK_LOADS</span></td>
		<td>Retired load uops with locked access.</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.LOCK_LOADS_PS">MEM_UOPS_RETIRED.LOCK_LOADS_PS</span></td>
		<td>Retired load uops with locked access. (precise Event)</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.SPLIT_LOADS">MEM_UOPS_RETIRED.SPLIT_LOADS</span></td>
		<td>Retired load uops that split across a cacheline boundary.</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.SPLIT_LOADS_PS">MEM_UOPS_RETIRED.SPLIT_LOADS_PS</span></td>
		<td>This event counts load uops retired which had memory addresses spilt across 2 cache lines. A line split is across 64B cache-lines which may include a page split (4K). This is a precise event.</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.SPLIT_STORES">MEM_UOPS_RETIRED.SPLIT_STORES</span></td>
		<td>Retired store uops that split across a cacheline boundary.</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.SPLIT_STORES_PS">MEM_UOPS_RETIRED.SPLIT_STORES_PS</span></td>
		<td>This event counts store uops retired which had memory addresses spilt across 2 cache lines. A line split is across 64B cache-lines which may include a page split (4K). This is a precise event.</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.STLB_MISS_LOADS">MEM_UOPS_RETIRED.STLB_MISS_LOADS</span></td>
		<td>Retired load uops that miss the STLB.</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.STLB_MISS_LOADS_PS">MEM_UOPS_RETIRED.STLB_MISS_LOADS_PS</span></td>
		<td>Retired load uops that miss the STLB. (precise Event)</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.STLB_MISS_STORES">MEM_UOPS_RETIRED.STLB_MISS_STORES</span></td>
		<td>Retired store uops that miss the STLB.</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.STLB_MISS_STORES_PS">MEM_UOPS_RETIRED.STLB_MISS_STORES_PS</span></td>
		<td>Retired store uops that miss the STLB. (precise Event)</td>
	</tr>
	<tr>
		<td><span id="MISALIGN_MEM_REF.LOADS">MISALIGN_MEM_REF.LOADS</span></td>
		<td>Speculative cache-line split load uops dispatched to L1D.</td>
	</tr>
	<tr>
		<td><span id="MISALIGN_MEM_REF.STORES">MISALIGN_MEM_REF.STORES</span></td>
		<td>Speculative cache-line split store-address uops dispatched to L1D.</td>
	</tr>
	<tr>
		<td><span id="MOVE_ELIMINATION.INT_ELIMINATED">MOVE_ELIMINATION.INT_ELIMINATED</span></td>
		<td>Number of integer move elimination candidate uops that were eliminated.</td>
	</tr>
	<tr>
		<td><span id="MOVE_ELIMINATION.INT_NOT_ELIMINATED">MOVE_ELIMINATION.INT_NOT_ELIMINATED</span></td>
		<td>Number of integer move elimination candidate uops that were not eliminated.</td>
	</tr>
	<tr>
		<td><span id="MOVE_ELIMINATION.SIMD_ELIMINATED">MOVE_ELIMINATION.SIMD_ELIMINATED</span></td>
		<td>Number of SIMD move elimination candidate uops that were eliminated.</td>
	</tr>
	<tr>
		<td><span id="MOVE_ELIMINATION.SIMD_NOT_ELIMINATED">MOVE_ELIMINATION.SIMD_NOT_ELIMINATED</span></td>
		<td>Number of SIMD move elimination candidate uops that were not eliminated.</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_REQUESTS.ALL_DATA_RD">OFFCORE_REQUESTS.ALL_DATA_RD</span></td>
		<td>Data read requests sent to uncore (demand and prefetch).</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_REQUESTS.DEMAND_CODE_RD">OFFCORE_REQUESTS.DEMAND_CODE_RD</span></td>
		<td>Demand code read requests sent to uncore.</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_REQUESTS.DEMAND_DATA_RD">OFFCORE_REQUESTS.DEMAND_DATA_RD</span></td>
		<td>Demand data read requests sent to uncore.</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_REQUESTS.DEMAND_RFO">OFFCORE_REQUESTS.DEMAND_RFO</span></td>
		<td>Demand RFO read requests sent to uncore, including regular RFOs, locks, ItoM.</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_REQUESTS_BUFFER.SQ_FULL">OFFCORE_REQUESTS_BUFFER.SQ_FULL</span></td>
		<td>Offcore requests buffer cannot take more entries for this thread core.</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD">OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD</span></td>
		<td>Offcore outstanding cacheable data read transactions in SQ to uncore. Set Cmask=1 to count cycles.</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD">OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD</span></td>
		<td>Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore.</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD">OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD</span></td>
		<td>Cycles when offcore outstanding Demand Data Read transactions are present in SuperQueue (SQ), queue to uncore.</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO">OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO</span></td>
		<td>Offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore, every cycle.</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD">OFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD</span></td>
		<td>Offcore outstanding Demand code Read transactions in SQ to uncore. Set Cmask=1 to count cycles.</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD">OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD</span></td>
		<td>Offcore outstanding demand data read transactions in SQ to uncore. Set Cmask=1 to count cycles.</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6">OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6</span></td>
		<td>Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue.</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO">OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO</span></td>
		<td>Offcore outstanding RFO store transactions in SQ to uncore. Set Cmask=1 to count cycles.</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE">OFFCORE_RESPONSE</span></td>
		<td>Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.</td>
	</tr>
	<tr>
		<td><span id="OTHER_ASSISTS.ANY_WB_ASSIST">OTHER_ASSISTS.ANY_WB_ASSIST</span></td>
		<td>Number of microcode assists invoked by HW upon uop writeback.</td>
	</tr>
	<tr>
		<td><span id="OTHER_ASSISTS.AVX_TO_SSE">OTHER_ASSISTS.AVX_TO_SSE</span></td>
		<td>Number of transitions from AVX-256 to legacy SSE when penalty applicable.</td>
	</tr>
	<tr>
		<td><span id="OTHER_ASSISTS.SSE_TO_AVX">OTHER_ASSISTS.SSE_TO_AVX</span></td>
		<td>Number of transitions from SSE to AVX-256 when penalty applicable.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKER_LOADS.DTLB_L1">PAGE_WALKER_LOADS.DTLB_L1</span></td>
		<td>Number of DTLB page walker loads that hit in the L1+FB.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKER_LOADS.DTLB_L2">PAGE_WALKER_LOADS.DTLB_L2</span></td>
		<td>Number of DTLB page walker loads that hit in the L2.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKER_LOADS.DTLB_L3">PAGE_WALKER_LOADS.DTLB_L3</span></td>
		<td>Number of DTLB page walker loads that hit in the L3.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKER_LOADS.DTLB_MEMORY">PAGE_WALKER_LOADS.DTLB_MEMORY</span></td>
		<td>Number of DTLB page walker loads from memory.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKER_LOADS.EPT_DTLB_L1">PAGE_WALKER_LOADS.EPT_DTLB_L1</span></td>
		<td>Counts the number of Extended Page Table walks from the DTLB that hit in the L1 and FB.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKER_LOADS.EPT_DTLB_L2">PAGE_WALKER_LOADS.EPT_DTLB_L2</span></td>
		<td>Counts the number of Extended Page Table walks from the DTLB that hit in the L2.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKER_LOADS.EPT_DTLB_L3">PAGE_WALKER_LOADS.EPT_DTLB_L3</span></td>
		<td>Counts the number of Extended Page Table walks from the DTLB that hit in the L3.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKER_LOADS.EPT_DTLB_MEMORY">PAGE_WALKER_LOADS.EPT_DTLB_MEMORY</span></td>
		<td>Counts the number of Extended Page Table walks from the DTLB that hit in memory.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKER_LOADS.EPT_ITLB_L1">PAGE_WALKER_LOADS.EPT_ITLB_L1</span></td>
		<td>Counts the number of Extended Page Table walks from the ITLB that hit in the L1 and FB.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKER_LOADS.EPT_ITLB_L2">PAGE_WALKER_LOADS.EPT_ITLB_L2</span></td>
		<td>Counts the number of Extended Page Table walks from the ITLB that hit in the L2.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKER_LOADS.EPT_ITLB_L3">PAGE_WALKER_LOADS.EPT_ITLB_L3</span></td>
		<td>Counts the number of Extended Page Table walks from the ITLB that hit in the L2.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKER_LOADS.EPT_ITLB_MEMORY">PAGE_WALKER_LOADS.EPT_ITLB_MEMORY</span></td>
		<td>Counts the number of Extended Page Table walks from the ITLB that hit in memory.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKER_LOADS.ITLB_L1">PAGE_WALKER_LOADS.ITLB_L1</span></td>
		<td>Number of ITLB page walker loads that hit in the L1+FB.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKER_LOADS.ITLB_L2">PAGE_WALKER_LOADS.ITLB_L2</span></td>
		<td>Number of ITLB page walker loads that hit in the L2.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKER_LOADS.ITLB_L3">PAGE_WALKER_LOADS.ITLB_L3</span></td>
		<td>Number of ITLB page walker loads that hit in the L3.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKER_LOADS.ITLB_MEMORY">PAGE_WALKER_LOADS.ITLB_MEMORY</span></td>
		<td>Number of ITLB page walker loads from memory.</td>
	</tr>
	<tr>
		<td><span id="RESOURCE_STALLS.ANY">RESOURCE_STALLS.ANY</span></td>
		<td>Cycles allocation is stalled due to resource related reason.</td>
	</tr>
	<tr>
		<td><span id="RESOURCE_STALLS.ROB">RESOURCE_STALLS.ROB</span></td>
		<td>Cycles stalled due to re-order buffer full.</td>
	</tr>
	<tr>
		<td><span id="RESOURCE_STALLS.RS">RESOURCE_STALLS.RS</span></td>
		<td>Cycles stalled due to no eligible RS entry available.</td>
	</tr>
	<tr>
		<td><span id="RESOURCE_STALLS.SB">RESOURCE_STALLS.SB</span></td>
		<td>This event counts cycles during which no instructions were allocated because no Store Buffers (SB) were available.</td>
	</tr>
	<tr>
		<td><span id="ROB_MISC_EVENTS.LBR_INSERTS">ROB_MISC_EVENTS.LBR_INSERTS</span></td>
		<td>Count cases of saving new LBR records by hardware.</td>
	</tr>
	<tr>
		<td><span id="RS_EVENTS.EMPTY_CYCLES">RS_EVENTS.EMPTY_CYCLES</span></td>
		<td>This event counts cycles when the Reservation Station ( RS ) is empty for the thread. The RS is a structure that buffers allocated micro-ops from the Front-end. If there are many cycles when the RS is empty, it may represent an underflow of instructions delivered from the Front-end.</td>
	</tr>
	<tr>
		<td><span id="RS_EVENTS.EMPTY_END">RS_EVENTS.EMPTY_END</span></td>
		<td>Counts end of periods where the Reservation Station (RS) was empty. Could be useful to precisely locate Frontend Latency Bound issues.</td>
	</tr>
	<tr>
		<td><span id="RTM_RETIRED.ABORTED">RTM_RETIRED.ABORTED</span></td>
		<td>Number of times an RTM execution aborted due to any reasons (multiple categories may count as one).</td>
	</tr>
	<tr>
		<td><span id="RTM_RETIRED.ABORTED_MISC1">RTM_RETIRED.ABORTED_MISC1</span></td>
		<td>Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts).</td>
	</tr>
	<tr>
		<td><span id="RTM_RETIRED.ABORTED_MISC2">RTM_RETIRED.ABORTED_MISC2</span></td>
		<td>Number of times an RTM execution aborted due to various memory events (e.g., read/write capacity and conflicts).</td>
	</tr>
	<tr>
		<td><span id="RTM_RETIRED.ABORTED_MISC3">RTM_RETIRED.ABORTED_MISC3</span></td>
		<td>Number of times an RTM execution aborted due to HLE-unfriendly instructions.</td>
	</tr>
	<tr>
		<td><span id="RTM_RETIRED.ABORTED_MISC4">RTM_RETIRED.ABORTED_MISC4</span></td>
		<td>Number of times an RTM execution aborted due to incompatible memory type.</td>
	</tr>
	<tr>
		<td><span id="RTM_RETIRED.ABORTED_MISC5">RTM_RETIRED.ABORTED_MISC5</span></td>
		<td>Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt).</td>
	</tr>
	<tr>
		<td><span id="RTM_RETIRED.ABORTED_PS">RTM_RETIRED.ABORTED_PS</span></td>
		<td>Number of times an RTM execution aborted due to any reasons (multiple categories may count as one).</td>
	</tr>
	<tr>
		<td><span id="RTM_RETIRED.COMMIT">RTM_RETIRED.COMMIT</span></td>
		<td>Number of times an RTM execution successfully committed.</td>
	</tr>
	<tr>
		<td><span id="RTM_RETIRED.START">RTM_RETIRED.START</span></td>
		<td>Number of times an RTM execution started.</td>
	</tr>
	<tr>
		<td><span id="SQ_MISC.SPLIT_LOCK">SQ_MISC.SPLIT_LOCK</span></td>
		<td>Split locks in SQ</td>
	</tr>
	<tr>
		<td><span id="TLB_FLUSH.DTLB_THREAD">TLB_FLUSH.DTLB_THREAD</span></td>
		<td>DTLB flush attempts of the thread-specific entries.</td>
	</tr>
	<tr>
		<td><span id="TLB_FLUSH.STLB_ANY">TLB_FLUSH.STLB_ANY</span></td>
		<td>Count number of STLB flush attempts.</td>
	</tr>
	<tr>
		<td><span id="TX_EXEC.MISC1">TX_EXEC.MISC1</span></td>
		<td>Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort.</td>
	</tr>
	<tr>
		<td><span id="TX_EXEC.MISC2">TX_EXEC.MISC2</span></td>
		<td>Counts the number of times a class of instructions (e.g., vzeroupper) that may cause a transactional abort was executed inside a transactional region.</td>
	</tr>
	<tr>
		<td><span id="TX_EXEC.MISC3">TX_EXEC.MISC3</span></td>
		<td>Counts the number of times an instruction execution caused the transactional nest count supported to be exceeded.</td>
	</tr>
	<tr>
		<td><span id="TX_EXEC.MISC4">TX_EXEC.MISC4</span></td>
		<td>Counts the number of times a XBEGIN instruction was executed inside an HLE transactional region.</td>
	</tr>
	<tr>
		<td><span id="TX_EXEC.MISC5">TX_EXEC.MISC5</span></td>
		<td>Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region.</td>
	</tr>
	<tr>
		<td><span id="TX_MEM.ABORT_CAPACITY_WRITE">TX_MEM.ABORT_CAPACITY_WRITE</span></td>
		<td>Number of times a transactional abort was signaled due to a data capacity limitation for transactional writes.</td>
	</tr>
	<tr>
		<td><span id="TX_MEM.ABORT_CONFLICT">TX_MEM.ABORT_CONFLICT</span></td>
		<td>Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address.</td>
	</tr>
	<tr>
		<td><span id="TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH">TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH</span></td>
		<td>Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer.</td>
	</tr>
	<tr>
		<td><span id="TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY">TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY</span></td>
		<td>Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero.</td>
	</tr>
	<tr>
		<td><span id="TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT">TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT</span></td>
		<td>Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer.</td>
	</tr>
	<tr>
		<td><span id="TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK">TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK</span></td>
		<td>Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision buffer.</td>
	</tr>
	<tr>
		<td><span id="TX_MEM.HLE_ELISION_BUFFER_FULL">TX_MEM.HLE_ELISION_BUFFER_FULL</span></td>
		<td>Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero.</td>
	</tr>
	<tr>
		<td><span id="UOPS_DISPATCHED_PORT.PORT_0">UOPS_DISPATCHED_PORT.PORT_0</span></td>
		<td>Cycles per thread when uops are executed in port 0.</td>
	</tr>
	<tr>
		<td><span id="UOPS_DISPATCHED_PORT.PORT_1">UOPS_DISPATCHED_PORT.PORT_1</span></td>
		<td>Cycles per thread when uops are executed in port 1.</td>
	</tr>
	<tr>
		<td><span id="UOPS_DISPATCHED_PORT.PORT_2">UOPS_DISPATCHED_PORT.PORT_2</span></td>
		<td>Cycles per thread when uops are executed in port 2.</td>
	</tr>
	<tr>
		<td><span id="UOPS_DISPATCHED_PORT.PORT_3">UOPS_DISPATCHED_PORT.PORT_3</span></td>
		<td>Cycles per thread when uops are executed in port 3.</td>
	</tr>
	<tr>
		<td><span id="UOPS_DISPATCHED_PORT.PORT_4">UOPS_DISPATCHED_PORT.PORT_4</span></td>
		<td>Cycles per thread when uops are executed in port 4.</td>
	</tr>
	<tr>
		<td><span id="UOPS_DISPATCHED_PORT.PORT_5">UOPS_DISPATCHED_PORT.PORT_5</span></td>
		<td>Cycles per thread when uops are executed in port 5.</td>
	</tr>
	<tr>
		<td><span id="UOPS_DISPATCHED_PORT.PORT_6">UOPS_DISPATCHED_PORT.PORT_6</span></td>
		<td>Cycles per thread when uops are executed in port 6.</td>
	</tr>
	<tr>
		<td><span id="UOPS_DISPATCHED_PORT.PORT_7">UOPS_DISPATCHED_PORT.PORT_7</span></td>
		<td>Cycles per thread when uops are executed in port 7.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED.CORE">UOPS_EXECUTED.CORE</span></td>
		<td>Counts total number of uops to be executed per-core each cycle.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED.CORE_CYCLES_GE_1">UOPS_EXECUTED.CORE_CYCLES_GE_1</span></td>
		<td>Cycles at least 1 micro-op is executed from any thread on physical core.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED.CORE_CYCLES_GE_2">UOPS_EXECUTED.CORE_CYCLES_GE_2</span></td>
		<td>Cycles at least 2 micro-op is executed from any thread on physical core.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED.CORE_CYCLES_GE_3">UOPS_EXECUTED.CORE_CYCLES_GE_3</span></td>
		<td>Cycles at least 3 micro-op is executed from any thread on physical core.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED.CORE_CYCLES_GE_4">UOPS_EXECUTED.CORE_CYCLES_GE_4</span></td>
		<td>Cycles at least 4 micro-op is executed from any thread on physical core.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED.CORE_CYCLES_NONE">UOPS_EXECUTED.CORE_CYCLES_NONE</span></td>
		<td>Cycles with no micro-ops executed from any thread on physical core.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC">UOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC</span></td>
		<td>This events counts the cycles where at least one uop was executed. It is counted per thread.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED.CYCLES_GE_2_UOPS_EXEC">UOPS_EXECUTED.CYCLES_GE_2_UOPS_EXEC</span></td>
		<td>This events counts the cycles where at least two uop were executed. It is counted per thread.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED.CYCLES_GE_3_UOPS_EXEC">UOPS_EXECUTED.CYCLES_GE_3_UOPS_EXEC</span></td>
		<td>This events counts the cycles where at least three uop were executed. It is counted per thread.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED.CYCLES_GE_4_UOPS_EXEC">UOPS_EXECUTED.CYCLES_GE_4_UOPS_EXEC</span></td>
		<td>Cycles where at least 4 uops were executed per-thread.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED.STALL_CYCLES">UOPS_EXECUTED.STALL_CYCLES</span></td>
		<td>Counts number of cycles no uops were dispatched to be executed on this thread.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED_PORT.PORT_0">UOPS_EXECUTED_PORT.PORT_0</span></td>
		<td>Cycles which a uop is dispatched on port 0 in this thread.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED_PORT.PORT_0_CORE">UOPS_EXECUTED_PORT.PORT_0_CORE</span></td>
		<td>Cycles per core when uops are exectuted in port 0.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED_PORT.PORT_1">UOPS_EXECUTED_PORT.PORT_1</span></td>
		<td>Cycles which a uop is dispatched on port 1 in this thread.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED_PORT.PORT_1_CORE">UOPS_EXECUTED_PORT.PORT_1_CORE</span></td>
		<td>Cycles per core when uops are exectuted in port 1.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED_PORT.PORT_2">UOPS_EXECUTED_PORT.PORT_2</span></td>
		<td>Cycles which a uop is dispatched on port 2 in this thread.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED_PORT.PORT_2_CORE">UOPS_EXECUTED_PORT.PORT_2_CORE</span></td>
		<td>Cycles per core when uops are dispatched to port 2.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED_PORT.PORT_3">UOPS_EXECUTED_PORT.PORT_3</span></td>
		<td>Cycles which a uop is dispatched on port 3 in this thread.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED_PORT.PORT_3_CORE">UOPS_EXECUTED_PORT.PORT_3_CORE</span></td>
		<td>Cycles per core when uops are dispatched to port 3.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED_PORT.PORT_4">UOPS_EXECUTED_PORT.PORT_4</span></td>
		<td>Cycles which a uop is dispatched on port 4 in this thread.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED_PORT.PORT_4_CORE">UOPS_EXECUTED_PORT.PORT_4_CORE</span></td>
		<td>Cycles per core when uops are exectuted in port 4.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED_PORT.PORT_5">UOPS_EXECUTED_PORT.PORT_5</span></td>
		<td>Cycles which a uop is dispatched on port 5 in this thread.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED_PORT.PORT_5_CORE">UOPS_EXECUTED_PORT.PORT_5_CORE</span></td>
		<td>Cycles per core when uops are exectuted in port 5.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED_PORT.PORT_6">UOPS_EXECUTED_PORT.PORT_6</span></td>
		<td>Cycles which a uop is dispatched on port 6 in this thread.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED_PORT.PORT_6_CORE">UOPS_EXECUTED_PORT.PORT_6_CORE</span></td>
		<td>Cycles per core when uops are exectuted in port 6.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED_PORT.PORT_7">UOPS_EXECUTED_PORT.PORT_7</span></td>
		<td>Cycles which a uop is dispatched on port 7 in this thread.</td>
	</tr>
	<tr>
		<td><span id="UOPS_EXECUTED_PORT.PORT_7_CORE">UOPS_EXECUTED_PORT.PORT_7_CORE</span></td>
		<td>Cycles per core when uops are dispatched to port 7.</td>
	</tr>
	<tr>
		<td><span id="UOPS_ISSUED.ANY">UOPS_ISSUED.ANY</span></td>
		<td>This event counts the number of uops issued by the Front-end of the pipeline to the Back-end. This event is counted at the allocation stage and will count both retired and non-retired uops.</td>
	</tr>
	<tr>
		<td><span id="UOPS_ISSUED.CORE_STALL_CYCLES">UOPS_ISSUED.CORE_STALL_CYCLES</span></td>
		<td>Cycles when Resource Allocation Table (RAT) does not issue Uops to Reservation Station (RS) for all threads.</td>
	</tr>
	<tr>
		<td><span id="UOPS_ISSUED.FLAGS_MERGE">UOPS_ISSUED.FLAGS_MERGE</span></td>
		<td>Number of flags-merge uops allocated. Such uops add delay.</td>
	</tr>
	<tr>
		<td><span id="UOPS_ISSUED.SINGLE_MUL">UOPS_ISSUED.SINGLE_MUL</span></td>
		<td>Number of multiply packed/scalar single precision uops allocated.</td>
	</tr>
	<tr>
		<td><span id="UOPS_ISSUED.SLOW_LEA">UOPS_ISSUED.SLOW_LEA</span></td>
		<td>Number of slow LEA or similar uops allocated. Such uop has 3 sources (for example, 2 sources + immediate) regardless of whether it is a result of LEA instruction or not.</td>
	</tr>
	<tr>
		<td><span id="UOPS_ISSUED.STALL_CYCLES">UOPS_ISSUED.STALL_CYCLES</span></td>
		<td>Cycles when Resource Allocation Table (RAT) does not issue Uops to Reservation Station (RS) for the thread.</td>
	</tr>
	<tr>
		<td><span id="UOPS_RETIRED.ALL">UOPS_RETIRED.ALL</span></td>
		<td>Counts the number of micro-ops retired. Use Cmask=1 and invert to count active cycles or stalled cycles.</td>
	</tr>
	<tr>
		<td><span id="UOPS_RETIRED.ALL_PS">UOPS_RETIRED.ALL_PS</span></td>
		<td>Actually retired uops.</td>
	</tr>
	<tr>
		<td><span id="UOPS_RETIRED.CORE_STALL_CYCLES">UOPS_RETIRED.CORE_STALL_CYCLES</span></td>
		<td>Cycles without actually retired uops.</td>
	</tr>
	<tr>
		<td><span id="UOPS_RETIRED.RETIRE_SLOTS">UOPS_RETIRED.RETIRE_SLOTS</span></td>
		<td>This event counts the number of retirement slots used each cycle.  There are potentially 4 slots that can be used each cycle - meaning, 4 uops or 4 instructions could retire each cycle.</td>
	</tr>
	<tr>
		<td><span id="UOPS_RETIRED.RETIRE_SLOTS_PS">UOPS_RETIRED.RETIRE_SLOTS_PS</span></td>
		<td>Retirement slots used.</td>
	</tr>
	<tr>
		<td><span id="UOPS_RETIRED.STALL_CYCLES">UOPS_RETIRED.STALL_CYCLES</span></td>
		<td>Cycles without actually retired uops.</td>
	</tr>
	<tr>
		<td><span id="UOPS_RETIRED.TOTAL_CYCLES">UOPS_RETIRED.TOTAL_CYCLES</span></td>
		<td>Cycles with less than 10 actually retired uops.</td>
	</tr>
	<tr>
		<td><span id="UNC_ARB_COH_TRK_REQUESTS.ALL">UNC_ARB_COH_TRK_REQUESTS.ALL</span></td>
		<td>Number of entries allocated. Account for Any type: e.g. Snoop, Core aperture, etc.</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts demand data reads  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts demand data reads  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts demand data reads  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts demand data reads  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts demand data reads  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts demand data reads  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts demand data reads  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts demand data reads  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts demand data reads  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts demand data reads  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=DEMAND_DATA_RD: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts demand data reads  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts all demand data writes (RFOs)  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts all demand data writes (RFOs)  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts all demand data writes (RFOs)  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts all demand data writes (RFOs)  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts all demand data writes (RFOs)  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts all demand data writes (RFOs)  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts all demand data writes (RFOs)  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts all demand data writes (RFOs)  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts all demand data writes (RFOs)  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts all demand data writes (RFOs)  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=DEMAND_RFO: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts all demand data writes (RFOs)  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts all demand code reads  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts all demand code reads  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts all demand code reads  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts all demand code reads  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts all demand code reads  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts all demand code reads  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts all demand code reads  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts all demand code reads  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts all demand code reads  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts all demand code reads  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=DEMAND_CODE_RD: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts all demand code reads  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=COREWB: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=COREWB: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts writebacks (modified to exclusive)  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=COREWB: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=COREWB: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts writebacks (modified to exclusive)  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=COREWB: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=COREWB: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts writebacks (modified to exclusive)  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=COREWB: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=COREWB: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts writebacks (modified to exclusive)  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=COREWB: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=COREWB: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts writebacks (modified to exclusive)  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=COREWB: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=COREWB: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts writebacks (modified to exclusive)  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=COREWB: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=COREWB: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts writebacks (modified to exclusive)  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=COREWB: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=COREWB: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts writebacks (modified to exclusive)  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=COREWB: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=COREWB: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts writebacks (modified to exclusive)  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=COREWB: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=COREWB: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts writebacks (modified to exclusive)  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=COREWB: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=COREWB: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts writebacks (modified to exclusive)  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts prefetch (that bring data to L2) data reads  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts prefetch (that bring data to L2) data reads  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts prefetch (that bring data to L2) data reads  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts prefetch (that bring data to L2) data reads  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts prefetch (that bring data to L2) data reads  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts prefetch (that bring data to L2) data reads  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts prefetch (that bring data to L2) data reads  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts prefetch (that bring data to L2) data reads  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts prefetch (that bring data to L2) data reads  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts prefetch (that bring data to L2) data reads  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=PF_L2_DATA_RD: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts prefetch (that bring data to L2) data reads  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts all prefetch (that bring data to L2) RFOs  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts all prefetch (that bring data to L2) RFOs  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts all prefetch (that bring data to L2) RFOs  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts all prefetch (that bring data to L2) RFOs  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts all prefetch (that bring data to L2) RFOs  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts all prefetch (that bring data to L2) RFOs  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts all prefetch (that bring data to L2) RFOs  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts all prefetch (that bring data to L2) RFOs  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts all prefetch (that bring data to L2) RFOs  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts all prefetch (that bring data to L2) RFOs  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=PF_L2_RFO: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts all prefetch (that bring data to L2) RFOs  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts all prefetch (that bring data to LLC only) code reads  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts all prefetch (that bring data to LLC only) code reads  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts all prefetch (that bring data to LLC only) code reads  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts all prefetch (that bring data to LLC only) code reads  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts all prefetch (that bring data to LLC only) code reads  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts all prefetch (that bring data to LLC only) code reads  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts all prefetch (that bring data to LLC only) code reads  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts all prefetch (that bring data to LLC only) code reads  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts all prefetch (that bring data to LLC only) code reads  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts all prefetch (that bring data to LLC only) code reads  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=PF_L2_CODE_RD: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts all prefetch (that bring data to LLC only) code reads  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts all prefetch (that bring data to LLC only) data reads  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts all prefetch (that bring data to LLC only) data reads  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts all prefetch (that bring data to LLC only) data reads  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts all prefetch (that bring data to LLC only) data reads  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts all prefetch (that bring data to LLC only) data reads  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts all prefetch (that bring data to LLC only) data reads  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts all prefetch (that bring data to LLC only) data reads  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts all prefetch (that bring data to LLC only) data reads  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts all prefetch (that bring data to LLC only) data reads  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts all prefetch (that bring data to LLC only) data reads  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=PF_LLC_DATA_RD: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts all prefetch (that bring data to LLC only) data reads  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts all prefetch (that bring data to LLC only) RFOs  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts all prefetch (that bring data to LLC only) RFOs  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts all prefetch (that bring data to LLC only) RFOs  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts all prefetch (that bring data to LLC only) RFOs  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts all prefetch (that bring data to LLC only) RFOs  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts all prefetch (that bring data to LLC only) RFOs  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts all prefetch (that bring data to LLC only) RFOs  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts all prefetch (that bring data to LLC only) RFOs  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts all prefetch (that bring data to LLC only) RFOs  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts all prefetch (that bring data to LLC only) RFOs  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=PF_LLC_RFO: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts all prefetch (that bring data to LLC only) RFOs  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts prefetch (that bring data to LLC only) code reads  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts prefetch (that bring data to LLC only) code reads  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts prefetch (that bring data to LLC only) code reads  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts prefetch (that bring data to LLC only) code reads  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts prefetch (that bring data to LLC only) code reads  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts prefetch (that bring data to LLC only) code reads  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts prefetch (that bring data to LLC only) code reads  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts prefetch (that bring data to LLC only) code reads  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts prefetch (that bring data to LLC only) code reads  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts prefetch (that bring data to LLC only) code reads  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=PF_LLC_CODE_RD: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts prefetch (that bring data to LLC only) code reads  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=OTHER: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=OTHER: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts any other requests  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=OTHER: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=OTHER: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts any other requests  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=OTHER: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=OTHER: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts any other requests  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=OTHER: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=OTHER: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts any other requests  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=OTHER: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=OTHER: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts any other requests  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=OTHER: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=OTHER: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts any other requests  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=OTHER: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=OTHER: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts any other requests  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=OTHER: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=OTHER: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts any other requests  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=OTHER: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=OTHER: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts any other requests  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=OTHER: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=OTHER: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts any other requests  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=OTHER: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=OTHER: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts any other requests  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts all prefetch data reads  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts all prefetch data reads  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts all prefetch data reads  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts all prefetch data reads  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts all prefetch data reads  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts all prefetch data reads  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts all prefetch data reads  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts all prefetch data reads  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts all prefetch data reads  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts all prefetch data reads  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=ALL_PF_DATA_RD: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts all prefetch data reads  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts prefetch RFOs  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts prefetch RFOs  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts prefetch RFOs  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts prefetch RFOs  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts prefetch RFOs  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts prefetch RFOs  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts prefetch RFOs  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts prefetch RFOs  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts prefetch RFOs  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts prefetch RFOs  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=ALL_PF_RFO: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts prefetch RFOs  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts all prefetch code reads  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts all prefetch code reads  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts all prefetch code reads  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts all prefetch code reads  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts all prefetch code reads  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts all prefetch code reads  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts all prefetch code reads  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts all prefetch code reads  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts all prefetch code reads  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts all prefetch code reads  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=ALL_PF_CODE_RD: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts all prefetch code reads  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts all demand &amp; prefetch data reads  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts all demand &amp; prefetch data reads  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts all demand &amp; prefetch data reads  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts all demand &amp; prefetch data reads  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts all demand &amp; prefetch data reads  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts all demand &amp; prefetch data reads  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts all demand &amp; prefetch data reads  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts all demand &amp; prefetch data reads  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts all demand &amp; prefetch data reads  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts all demand &amp; prefetch data reads  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=ALL_DATA_RD: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts all demand &amp; prefetch data reads  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts all demand &amp; prefetch RFOs  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts all demand &amp; prefetch RFOs  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts all demand &amp; prefetch RFOs  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts all demand &amp; prefetch RFOs  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts all demand &amp; prefetch RFOs  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts all demand &amp; prefetch RFOs  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts all demand &amp; prefetch RFOs  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts all demand &amp; prefetch RFOs  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts all demand &amp; prefetch RFOs  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts all demand &amp; prefetch RFOs  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=ALL_RFO: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts all demand &amp; prefetch RFOs  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts all demand &amp; prefetch code reads  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts all demand &amp; prefetch code reads  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts all demand &amp; prefetch code reads  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts all demand &amp; prefetch code reads  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts all demand &amp; prefetch code reads  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts all demand &amp; prefetch code reads  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts all demand &amp; prefetch code reads  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts all demand &amp; prefetch code reads  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts all demand &amp; prefetch code reads  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts all demand &amp; prefetch code reads  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=ALL_CODE_RD: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts all demand &amp; prefetch code reads  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_READS: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=ALL_READS: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts all data/code/rfo reads (demand &amp; prefetch)  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_READS: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=ALL_READS: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts all data/code/rfo reads (demand &amp; prefetch)  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_READS: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=ALL_READS: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts all data/code/rfo reads (demand &amp; prefetch)  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_READS: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=ALL_READS: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts all data/code/rfo reads (demand &amp; prefetch)  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_READS: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=ALL_READS: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts all data/code/rfo reads (demand &amp; prefetch)  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_READS: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=ALL_READS: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts all data/code/rfo reads (demand &amp; prefetch)  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_READS: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=ALL_READS: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts all data/code/rfo reads (demand &amp; prefetch)  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_READS: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=ALL_READS: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts all data/code/rfo reads (demand &amp; prefetch)  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_READS: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=ALL_READS: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts all data/code/rfo reads (demand &amp; prefetch)  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_READS: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=ALL_READS: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts all data/code/rfo reads (demand &amp; prefetch)  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_READS: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=ALL_READS: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts all data/code/rfo reads (demand &amp; prefetch)  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_HIT.ANY_RESPONSE">OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_HIT.ANY_RESPONSE</span></td>
		<td>Counts all requests  that hit in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_HIT.NO_SNOOP_NEEDED">OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_HIT.NO_SNOOP_NEEDED</span></td>
		<td>Counts all requests  that hit in the L3 and sibling core snoops are not needed as either the core-valid bit is not set or the shared line is present in multiple cores</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_HIT.SNOOP_MISS">OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_HIT.SNOOP_MISS</span></td>
		<td>Counts all requests  that hit in the L3 and the snoops sent to sibling cores return clean response</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD">OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_HIT.HIT_OTHER_CORE_NO_FWD</span></td>
		<td>Counts all requests  that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_HIT.HITM_OTHER_CORE">OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_HIT.HITM_OTHER_CORE</span></td>
		<td>Counts all requests  that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_MISS.ANY_RESPONSE">OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_MISS.ANY_RESPONSE</span></td>
		<td>Counts all requests  that miss in the L3</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_MISS.LOCAL_DRAM">OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_MISS.LOCAL_DRAM</span></td>
		<td>Counts all requests  that miss the L3 and the data is returned from local dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_MISS.REMOTE_DRAM">OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_MISS.REMOTE_DRAM</span></td>
		<td>Counts all requests  that miss the L3 and the data is returned from remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_MISS.ANY_DRAM">OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_MISS.ANY_DRAM</span></td>
		<td>Counts all requests  that miss the L3 and the data is returned from local or remote dram</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_MISS.REMOTE_HITM">OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_MISS.REMOTE_HITM</span></td>
		<td>Counts all requests  that miss the L3 and the modified data is transferred from remote cache</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_MISS.REMOTE_HIT_FORWARD">OFFCORE_RESPONSE:request=ALL_REQUESTS: response=LLC_MISS.REMOTE_HIT_FORWARD</span></td>
		<td>Counts all requests  that miss the L3 and clean or shared data is transferred from remote cache</td>
	</tr>
</table>

</body>
</html>
