Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep 15 16:46:47 2022
| Host         : LAPTOP-PB11LJ5H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_fifo_16_byte_disttributed_RAM_control_sets_placed.rpt
| Design       : top_fifo_16_byte_disttributed_RAM
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+---------------------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+--------------------------+---------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                          | sync_reset_IBUF                       |                1 |              2 |
|  clk_IBUF_BUFG | CTRL_FIFO/EMPTY_JK/E[0]  | COUNTER_PTR_READ/count[3]_i_1_n_0     |                1 |              4 |
|  clk_IBUF_BUFG | CTRL_FIFO/FULL_JK/cable6 | COUNTER_PTR_WRITE/count[3]_i_1__0_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | CTRL_FIFO/FULL_JK/cable6 |                                       |                2 |             16 |
+----------------+--------------------------+---------------------------------------+------------------+----------------+


