{
  "processor": "TVC CPU (Z80 variant)",
  "manufacturer": "Videoton (Hungary)",
  "year": 1985,
  "schema_version": "1.0",
  "source": "Videoton TVC documentation; Zilog Z80 CPU Technical Manual cross-reference",
  "base_architecture": "z80",
  "base_timing_reference": "../../zilog/z80/timing/z80_timing.json",
  "timing_notes": "Hungarian Z80-based computer (Videoton TVC). Uses a standard Z80 CPU (likely East German U880 or Soviet KR1858VM1) at 3.125 MHz. Cycle-identical to Z80. The TVC adds custom I/O but CPU timing is standard Z80.",
  "instruction_count": 693,
  "instructions": [
    {"mnemonic": "NOP", "opcode": "0x00", "bytes": 1, "cycles": 4, "category": "nop", "addressing_mode": "implied", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD BC,nn", "opcode": "0x01", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "immediate_extended", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD (BC),A", "opcode": "0x02", "bytes": 1, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "INC BC", "opcode": "0x03", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": ""},
    {"mnemonic": "INC B", "opcode": "0x04", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZH-V-", "notes": ""},
    {"mnemonic": "DEC B", "opcode": "0x05", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZH-V-", "notes": ""},
    {"mnemonic": "LD B,n", "opcode": "0x06", "bytes": 2, "cycles": 7, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "", "notes": ""},
    {"mnemonic": "ADD HL,BC", "opcode": "0x09", "bytes": 1, "cycles": 11, "category": "alu", "addressing_mode": "register", "flags_affected": "-H-C", "notes": ""},
    {"mnemonic": "LD A,(BC)", "opcode": "0x0A", "bytes": 1, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "DJNZ e", "opcode": "0x10", "bytes": 2, "cycles": 13, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "13 if taken, 8 if not"},
    {"mnemonic": "LD DE,nn", "opcode": "0x11", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "immediate_extended", "flags_affected": "", "notes": ""},
    {"mnemonic": "JR e", "opcode": "0x18", "bytes": 2, "cycles": 12, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": ""},
    {"mnemonic": "JR NZ,e", "opcode": "0x20", "bytes": 2, "cycles": 12, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "12 if taken, 7 if not"},
    {"mnemonic": "LD HL,nn", "opcode": "0x21", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "immediate_extended", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD (nn),HL", "opcode": "0x22", "bytes": 3, "cycles": 16, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD SP,nn", "opcode": "0x31", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "immediate_extended", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD A,n", "opcode": "0x3E", "bytes": 2, "cycles": 7, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD r,(HL)", "opcode": "0x46", "bytes": 1, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD (HL),r", "opcode": "0x70", "bytes": 1, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "ADD A,r", "opcode": "0x80", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHVNC", "notes": ""},
    {"mnemonic": "SUB r", "opcode": "0x90", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHVNC", "notes": ""},
    {"mnemonic": "AND r", "opcode": "0xA0", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPNC", "notes": ""},
    {"mnemonic": "OR r", "opcode": "0xB0", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPNC", "notes": ""},
    {"mnemonic": "XOR r", "opcode": "0xA8", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPNC", "notes": ""},
    {"mnemonic": "CP r", "opcode": "0xB8", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHVNC", "notes": ""},
    {"mnemonic": "PUSH BC", "opcode": "0xC5", "bytes": 1, "cycles": 11, "category": "stack", "addressing_mode": "register", "flags_affected": "", "notes": ""},
    {"mnemonic": "POP BC", "opcode": "0xC1", "bytes": 1, "cycles": 10, "category": "stack", "addressing_mode": "register", "flags_affected": "", "notes": ""},
    {"mnemonic": "JP nn", "opcode": "0xC3", "bytes": 3, "cycles": 10, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "CALL nn", "opcode": "0xCD", "bytes": 3, "cycles": 17, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "RET", "opcode": "0xC9", "bytes": 1, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": ""},
    {"mnemonic": "IN A,(n)", "opcode": "0xDB", "bytes": 2, "cycles": 11, "category": "io", "addressing_mode": "immediate", "flags_affected": "", "notes": ""},
    {"mnemonic": "OUT (n),A", "opcode": "0xD3", "bytes": 2, "cycles": 11, "category": "io", "addressing_mode": "immediate", "flags_affected": "", "notes": ""},
    {"mnemonic": "EI", "opcode": "0xFB", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": ""},
    {"mnemonic": "DI", "opcode": "0xF3", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": ""},
    {"mnemonic": "LDIR", "opcode": "0xEDB0", "bytes": 2, "cycles": 21, "category": "block", "addressing_mode": "register_indirect", "flags_affected": "H0P0N0", "notes": "Block transfer"},
    {"mnemonic": "HALT", "opcode": "0x76", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": ""}
  ]
}
