* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jan 2 2025 18:35:44

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX8K
    Package:       CB132

Design statistics:
------------------
    FFs:                  0
    LUTs:                 1
    RAMs:                 0
    IOBs:                 10
    GBs:                  0
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 1/7680
        Combinational Logic Cells: 1        out of   7680      0.0130208%
        Sequential Logic Cells:    0        out of   7680      0%
        Logic Tiles:               1        out of   960       0.104167%
    Registers: 
        Logic Registers:           0        out of   7680      0%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                1        out of   95        1.05263%
        Output Pins:               9        out of   95        9.47368%
        InOut Pins:                0        out of   95        0%
    Global Buffers:                0        out of   8         0%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   24        0%
    Bank 1: 9        out of   25        36%
    Bank 0: 0        out of   24        0%
    Bank 2: 1        out of   22        4.54545%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    P14         Input      SB_LVCMOS    No       1        Simple Input   usb_rx  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    J11         Output     SB_LVCMOS    No       1        Simple Output  led[0]  
    K11         Output     SB_LVCMOS    No       1        Simple Output  led[1]  
    K12         Output     SB_LVCMOS    No       1        Simple Output  led[2]  
    K14         Output     SB_LVCMOS    No       1        Simple Output  led[3]  
    L12         Output     SB_LVCMOS    No       1        Simple Output  led[4]  
    L14         Output     SB_LVCMOS    No       1        Simple Output  led[5]  
    M9          Output     SB_LVCMOS    No       2        Simple Output  usb_tx  
    M12         Output     SB_LVCMOS    No       1        Simple Output  led[6]  
    N14         Output     SB_LVCMOS    No       1        Simple Output  led[7]  



Router Summary:
---------------
    Status:  Successful
    Runtime: 5 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile       20 out of 146184      0.0136814%
                          Span 4        6 out of  29696      0.0202047%
                         Span 12        2 out of   5632      0.0355114%
      Vertical Inter-LUT Connect        0 out of   6720      0%


