 Timing Path to OVF 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : OVF 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_82/A1                 OR2_X4        Fall  1.3550 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_82/ZN                 OR2_X4        Fall  1.4000 0.0450 0.0110 1.40503  12.6626  14.0676           4       100                    | 
|    i_0_18/sgo__sro_c78/A1         NOR2_X4       Fall  1.4000 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c78/ZN         NOR2_X4       Rise  1.4270 0.0270 0.0180 0.402352 8.52857  8.93093           2       100                    | 
|    i_0_18/i_78/A1                 NAND2_X4      Rise  1.4270 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_78/ZN                 NAND2_X4      Fall  1.4470 0.0200 0.0110 1.2726   12.6626  13.9352           4       100                    | 
|    i_0_18/sgo__sro_c62/A1         NOR2_X4       Fall  1.4470 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c62/ZN         NOR2_X4       Rise  1.4740 0.0270 0.0180 0.394455 8.52857  8.92303           2       100                    | 
|    i_0_18/i_74/A1                 NAND2_X4      Rise  1.4740 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_74/ZN                 NAND2_X4      Fall  1.4920 0.0180 0.0100 0.624469 10.5884  11.2129           3       100                    | 
|    i_0_18/CLOCK_sgo__c192/A1      NOR3_X4       Fall  1.4920 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c192/ZN      NOR3_X4       Rise  1.5200 0.0280 0.0230 0.299815 3.25089  3.55071           1       100                    | 
|    i_0_18/CLOCK_sgo__c194/A       INV_X2        Rise  1.5200 0.0000 0.0230          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c194/ZN      INV_X2        Fall  1.5400 0.0200 0.0120 3.23612  11.559   14.7951           4       100                    | 
|    i_0_18/i_71/A1                 NOR3_X4       Fall  1.5410 0.0010 0.0120          5.11236                                                   | 
|    i_0_18/i_71/ZN                 NOR3_X4       Rise  1.5810 0.0400 0.0320 0.403726 8.52857  8.9323            2       100                    | 
|    i_0_18/i_70/A1                 NAND2_X4      Rise  1.5810 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_70/ZN                 NAND2_X4      Fall  1.6010 0.0200 0.0130 0.615045 9.18451  9.79956           2       100                    | 
|    i_0_18/i_69/A1                 NOR2_X4       Fall  1.6010 0.0000 0.0130          5.59465                                                   | 
|    i_0_18/i_69/ZN                 NOR2_X4       Rise  1.6230 0.0220 0.0150 0.570031 4.22495  4.79498           2       100                    | 
|    i_0_18/i_68/A2                 NOR2_X1       Rise  1.6230 0.0000 0.0150          1.65135                                                   | 
|    i_0_18/i_68/ZN                 NOR2_X1       Fall  1.6350 0.0120 0.0120 0.346309 1.59229  1.9386            1       100                    | 
|    i_0_18/p_0[63]                               Fall  1.6350 0.0000                                                                           | 
|    i_0_0_64/A                     MUX2_X2       Fall  1.6350 0.0000 0.0120          1.55658                                                   | 
|    i_0_0_64/Z                     MUX2_X2       Fall  1.6940 0.0590 0.0130 0.582089 4.23082  4.81291           2       100                    | 
|    i_0_0_1/A2                     NAND2_X2      Fall  1.6940 0.0000 0.0130          3.14281                                                   | 
|    i_0_0_1/ZN                     NAND2_X2      Rise  1.7150 0.0210 0.0110 0.81495  4.00378  4.81873           1       100                    | 
|    i_0_0_0/A                      XNOR2_X2      Rise  1.7150 0.0000 0.0110          4.00378                                                   | 
|    i_0_0_0/ZN                     XNOR2_X2      Rise  1.7600 0.0450 0.0350 0.431715 10       10.4317           1       100                    | 
|    OVF                                          Rise  1.7600 0.0000 0.0350          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to Res[63] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[63] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_82/A1                 OR2_X4        Fall  1.3550 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_82/ZN                 OR2_X4        Fall  1.4000 0.0450 0.0110 1.40503  12.6626  14.0676           4       100                    | 
|    i_0_18/sgo__sro_c78/A1         NOR2_X4       Fall  1.4000 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c78/ZN         NOR2_X4       Rise  1.4270 0.0270 0.0180 0.402352 8.52857  8.93093           2       100                    | 
|    i_0_18/i_78/A1                 NAND2_X4      Rise  1.4270 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_78/ZN                 NAND2_X4      Fall  1.4470 0.0200 0.0110 1.2726   12.6626  13.9352           4       100                    | 
|    i_0_18/sgo__sro_c62/A1         NOR2_X4       Fall  1.4470 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c62/ZN         NOR2_X4       Rise  1.4740 0.0270 0.0180 0.394455 8.52857  8.92303           2       100                    | 
|    i_0_18/i_74/A1                 NAND2_X4      Rise  1.4740 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_74/ZN                 NAND2_X4      Fall  1.4920 0.0180 0.0100 0.624469 10.5884  11.2129           3       100                    | 
|    i_0_18/CLOCK_sgo__c192/A1      NOR3_X4       Fall  1.4920 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c192/ZN      NOR3_X4       Rise  1.5200 0.0280 0.0230 0.299815 3.25089  3.55071           1       100                    | 
|    i_0_18/CLOCK_sgo__c194/A       INV_X2        Rise  1.5200 0.0000 0.0230          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c194/ZN      INV_X2        Fall  1.5400 0.0200 0.0120 3.23612  11.559   14.7951           4       100                    | 
|    i_0_18/i_71/A1                 NOR3_X4       Fall  1.5410 0.0010 0.0120          5.11236                                                   | 
|    i_0_18/i_71/ZN                 NOR3_X4       Rise  1.5810 0.0400 0.0320 0.403726 8.52857  8.9323            2       100                    | 
|    i_0_18/i_70/A1                 NAND2_X4      Rise  1.5810 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_70/ZN                 NAND2_X4      Fall  1.6010 0.0200 0.0130 0.615045 9.18451  9.79956           2       100                    | 
|    i_0_18/i_69/A1                 NOR2_X4       Fall  1.6010 0.0000 0.0130          5.59465                                                   | 
|    i_0_18/i_69/ZN                 NOR2_X4       Rise  1.6230 0.0220 0.0150 0.570031 4.22495  4.79498           2       100                    | 
|    i_0_18/i_68/A2                 NOR2_X1       Rise  1.6230 0.0000 0.0150          1.65135                                                   | 
|    i_0_18/i_68/ZN                 NOR2_X1       Fall  1.6350 0.0120 0.0120 0.346309 1.59229  1.9386            1       100                    | 
|    i_0_18/p_0[63]                               Fall  1.6350 0.0000                                                                           | 
|    i_0_0_64/A                     MUX2_X2       Fall  1.6350 0.0000 0.0120          1.55658                                                   | 
|    i_0_0_64/Z                     MUX2_X2       Fall  1.6940 0.0590 0.0130 0.582089 4.23082  4.81291           2       100                    | 
|    opt_ipo_c42/A                  CLKBUF_X1     Fall  1.6940 0.0000 0.0130          0.699202                                                  | 
|    opt_ipo_c42/Z                  CLKBUF_X1     Fall  1.7490 0.0550 0.0260 0.239506 10       10.2395           1       100                    | 
|    Res[63]                                      Fall  1.7490 0.0000 0.0260          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7490        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to Res[61] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[61] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_82/A1                 OR2_X4        Fall  1.3550 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_82/ZN                 OR2_X4        Fall  1.4000 0.0450 0.0110 1.40503  12.6626  14.0676           4       100                    | 
|    i_0_18/sgo__sro_c78/A1         NOR2_X4       Fall  1.4000 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c78/ZN         NOR2_X4       Rise  1.4270 0.0270 0.0180 0.402352 8.52857  8.93093           2       100                    | 
|    i_0_18/i_78/A1                 NAND2_X4      Rise  1.4270 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_78/ZN                 NAND2_X4      Fall  1.4470 0.0200 0.0110 1.2726   12.6626  13.9352           4       100                    | 
|    i_0_18/sgo__sro_c62/A1         NOR2_X4       Fall  1.4470 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c62/ZN         NOR2_X4       Rise  1.4740 0.0270 0.0180 0.394455 8.52857  8.92303           2       100                    | 
|    i_0_18/i_74/A1                 NAND2_X4      Rise  1.4740 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_74/ZN                 NAND2_X4      Fall  1.4920 0.0180 0.0100 0.624469 10.5884  11.2129           3       100                    | 
|    i_0_18/CLOCK_sgo__c192/A1      NOR3_X4       Fall  1.4920 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c192/ZN      NOR3_X4       Rise  1.5200 0.0280 0.0230 0.299815 3.25089  3.55071           1       100                    | 
|    i_0_18/CLOCK_sgo__c194/A       INV_X2        Rise  1.5200 0.0000 0.0230          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c194/ZN      INV_X2        Fall  1.5400 0.0200 0.0120 3.23612  11.559   14.7951           4       100                    | 
|    i_0_18/i_71/A1                 NOR3_X4       Fall  1.5410 0.0010 0.0120          5.11236                                                   | 
|    i_0_18/i_71/ZN                 NOR3_X4       Rise  1.5810 0.0400 0.0320 0.403726 8.52857  8.9323            2       100                    | 
|    i_0_18/i_70/A1                 NAND2_X4      Rise  1.5810 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_70/ZN                 NAND2_X4      Fall  1.6010 0.0200 0.0130 0.615045 9.18451  9.79956           2       100                    | 
|    i_0_18/i_66/B                  XOR2_X1       Fall  1.6010 0.0000 0.0130          2.41145                                                   | 
|    i_0_18/i_66/Z                  XOR2_X1       Fall  1.6570 0.0560 0.0180 0.223824 0.94642  1.17024           1       100                    | 
|    i_0_18/p_0[61]                               Fall  1.6570 0.0000                                                                           | 
|    i_0_0_62/A                     MUX2_X1       Fall  1.6570 0.0000 0.0180          0.907039                                                  | 
|    i_0_0_62/Z                     MUX2_X1       Fall  1.7360 0.0790 0.0210 0.331382 10       10.3314           1       100                    | 
|    Res[61]                                      Fall  1.7360 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to Res[62] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[62] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_82/A1                 OR2_X4        Fall  1.3550 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_82/ZN                 OR2_X4        Fall  1.4000 0.0450 0.0110 1.40503  12.6626  14.0676           4       100                    | 
|    i_0_18/sgo__sro_c78/A1         NOR2_X4       Fall  1.4000 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c78/ZN         NOR2_X4       Rise  1.4270 0.0270 0.0180 0.402352 8.52857  8.93093           2       100                    | 
|    i_0_18/i_78/A1                 NAND2_X4      Rise  1.4270 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_78/ZN                 NAND2_X4      Fall  1.4470 0.0200 0.0110 1.2726   12.6626  13.9352           4       100                    | 
|    i_0_18/sgo__sro_c62/A1         NOR2_X4       Fall  1.4470 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c62/ZN         NOR2_X4       Rise  1.4740 0.0270 0.0180 0.394455 8.52857  8.92303           2       100                    | 
|    i_0_18/i_74/A1                 NAND2_X4      Rise  1.4740 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_74/ZN                 NAND2_X4      Fall  1.4920 0.0180 0.0100 0.624469 10.5884  11.2129           3       100                    | 
|    i_0_18/CLOCK_sgo__c192/A1      NOR3_X4       Fall  1.4920 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c192/ZN      NOR3_X4       Rise  1.5200 0.0280 0.0230 0.299815 3.25089  3.55071           1       100                    | 
|    i_0_18/CLOCK_sgo__c194/A       INV_X2        Rise  1.5200 0.0000 0.0230          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c194/ZN      INV_X2        Fall  1.5400 0.0200 0.0120 3.23612  11.559   14.7951           4       100                    | 
|    i_0_18/i_71/A1                 NOR3_X4       Fall  1.5410 0.0010 0.0120          5.11236                                                   | 
|    i_0_18/i_71/ZN                 NOR3_X4       Rise  1.5810 0.0400 0.0320 0.403726 8.52857  8.9323            2       100                    | 
|    i_0_18/i_70/A1                 NAND2_X4      Rise  1.5810 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_70/ZN                 NAND2_X4      Fall  1.6010 0.0200 0.0130 0.615045 9.18451  9.79956           2       100                    | 
|    i_0_18/i_69/A1                 NOR2_X4       Fall  1.6010 0.0000 0.0130          5.59465                                                   | 
|    i_0_18/i_69/ZN                 NOR2_X4       Rise  1.6230 0.0220 0.0150 0.570031 4.22495  4.79498           2       100                    | 
|    i_0_18/i_67/B                  XNOR2_X1      Rise  1.6230 0.0000 0.0150          2.57361                                                   | 
|    i_0_18/i_67/ZN                 XNOR2_X1      Rise  1.6620 0.0390 0.0180 0.255798 0.94642  1.20222           1       100                    | 
|    i_0_18/p_0[62]                               Rise  1.6620 0.0000                                                                           | 
|    i_0_0_63/A                     MUX2_X1       Rise  1.6620 0.0000 0.0180          0.94642                                                   | 
|    i_0_0_63/Z                     MUX2_X1       Rise  1.7230 0.0610 0.0280 0.341036 10       10.341            1       100                    | 
|    Res[62]                                      Rise  1.7230 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to Res[60] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[60] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_82/A1                 OR2_X4        Fall  1.3550 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_82/ZN                 OR2_X4        Fall  1.4000 0.0450 0.0110 1.40503  12.6626  14.0676           4       100                    | 
|    i_0_18/sgo__sro_c78/A1         NOR2_X4       Fall  1.4000 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c78/ZN         NOR2_X4       Rise  1.4270 0.0270 0.0180 0.402352 8.52857  8.93093           2       100                    | 
|    i_0_18/i_78/A1                 NAND2_X4      Rise  1.4270 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_78/ZN                 NAND2_X4      Fall  1.4470 0.0200 0.0110 1.2726   12.6626  13.9352           4       100                    | 
|    i_0_18/sgo__sro_c62/A1         NOR2_X4       Fall  1.4470 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c62/ZN         NOR2_X4       Rise  1.4740 0.0270 0.0180 0.394455 8.52857  8.92303           2       100                    | 
|    i_0_18/i_74/A1                 NAND2_X4      Rise  1.4740 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_74/ZN                 NAND2_X4      Fall  1.4920 0.0180 0.0100 0.624469 10.5884  11.2129           3       100                    | 
|    i_0_18/CLOCK_sgo__c192/A1      NOR3_X4       Fall  1.4920 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c192/ZN      NOR3_X4       Rise  1.5200 0.0280 0.0230 0.299815 3.25089  3.55071           1       100                    | 
|    i_0_18/CLOCK_sgo__c194/A       INV_X2        Rise  1.5200 0.0000 0.0230          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c194/ZN      INV_X2        Fall  1.5400 0.0200 0.0120 3.23612  11.559   14.7951           4       100                    | 
|    i_0_18/i_71/A1                 NOR3_X4       Fall  1.5410 0.0010 0.0120          5.11236                                                   | 
|    i_0_18/i_71/ZN                 NOR3_X4       Rise  1.5810 0.0400 0.0320 0.403726 8.52857  8.9323            2       100                    | 
|    i_0_18/i_65/B                  XNOR2_X1      Rise  1.5810 0.0000 0.0320          2.57361                                                   | 
|    i_0_18/i_65/ZN                 XNOR2_X1      Rise  1.6240 0.0430 0.0170 0.262075 0.94642  1.20849           1       100                    | 
|    i_0_18/p_0[60]                               Rise  1.6240 0.0000                                                                           | 
|    i_0_0_61/A                     MUX2_X1       Rise  1.6240 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_61/Z                     MUX2_X1       Rise  1.6850 0.0610 0.0280 0.139492 10       10.1395           1       100                    | 
|    Res[60]                                      Rise  1.6850 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.6850        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1150        | 
-------------------------------------------------------------


 Timing Path to Res[58] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[58] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_82/A1                 OR2_X4        Fall  1.3550 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_82/ZN                 OR2_X4        Fall  1.4000 0.0450 0.0110 1.40503  12.6626  14.0676           4       100                    | 
|    i_0_18/sgo__sro_c78/A1         NOR2_X4       Fall  1.4000 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c78/ZN         NOR2_X4       Rise  1.4270 0.0270 0.0180 0.402352 8.52857  8.93093           2       100                    | 
|    i_0_18/i_78/A1                 NAND2_X4      Rise  1.4270 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_78/ZN                 NAND2_X4      Fall  1.4470 0.0200 0.0110 1.2726   12.6626  13.9352           4       100                    | 
|    i_0_18/sgo__sro_c62/A1         NOR2_X4       Fall  1.4470 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c62/ZN         NOR2_X4       Rise  1.4740 0.0270 0.0180 0.394455 8.52857  8.92303           2       100                    | 
|    i_0_18/i_74/A1                 NAND2_X4      Rise  1.4740 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_74/ZN                 NAND2_X4      Fall  1.4920 0.0180 0.0100 0.624469 10.5884  11.2129           3       100                    | 
|    i_0_18/CLOCK_sgo__c192/A1      NOR3_X4       Fall  1.4920 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c192/ZN      NOR3_X4       Rise  1.5200 0.0280 0.0230 0.299815 3.25089  3.55071           1       100                    | 
|    i_0_18/CLOCK_sgo__c194/A       INV_X2        Rise  1.5200 0.0000 0.0230          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c194/ZN      INV_X2        Fall  1.5400 0.0200 0.0120 3.23612  11.559   14.7951           4       100                    | 
|    i_0_18/i_63/B                  XOR2_X1       Fall  1.5410 0.0010 0.0120          2.41145                                                   | 
|    i_0_18/i_63/Z                  XOR2_X1       Fall  1.5970 0.0560 0.0180 0.403402 0.94642  1.34982           1       100                    | 
|    i_0_18/p_0[58]                               Fall  1.5970 0.0000                                                                           | 
|    i_0_0_59/A                     MUX2_X1       Fall  1.5970 0.0000 0.0180          0.907039                                                  | 
|    i_0_0_59/Z                     MUX2_X1       Fall  1.6760 0.0790 0.0210 0.334825 10       10.3348           1       100                    | 
|    Res[58]                                      Fall  1.6760 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.6760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1240        | 
-------------------------------------------------------------


 Timing Path to Res[59] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[59] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_82/A1                 OR2_X4        Fall  1.3550 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_82/ZN                 OR2_X4        Fall  1.4000 0.0450 0.0110 1.40503  12.6626  14.0676           4       100                    | 
|    i_0_18/sgo__sro_c78/A1         NOR2_X4       Fall  1.4000 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c78/ZN         NOR2_X4       Rise  1.4270 0.0270 0.0180 0.402352 8.52857  8.93093           2       100                    | 
|    i_0_18/i_78/A1                 NAND2_X4      Rise  1.4270 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_78/ZN                 NAND2_X4      Fall  1.4470 0.0200 0.0110 1.2726   12.6626  13.9352           4       100                    | 
|    i_0_18/sgo__sro_c62/A1         NOR2_X4       Fall  1.4470 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c62/ZN         NOR2_X4       Rise  1.4740 0.0270 0.0180 0.394455 8.52857  8.92303           2       100                    | 
|    i_0_18/i_74/A1                 NAND2_X4      Rise  1.4740 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_74/ZN                 NAND2_X4      Fall  1.4920 0.0180 0.0100 0.624469 10.5884  11.2129           3       100                    | 
|    i_0_18/CLOCK_sgo__c192/A1      NOR3_X4       Fall  1.4920 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c192/ZN      NOR3_X4       Rise  1.5200 0.0280 0.0230 0.299815 3.25089  3.55071           1       100                    | 
|    i_0_18/CLOCK_sgo__c194/A       INV_X2        Rise  1.5200 0.0000 0.0230          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c194/ZN      INV_X2        Fall  1.5400 0.0200 0.0120 3.23612  11.559   14.7951           4       100                    | 
|    i_0_18/i_72/A1                 NOR2_X1       Fall  1.5410 0.0010 0.0120          1.41309                                                   | 
|    i_0_18/i_72/ZN                 NOR2_X1       Rise  1.5710 0.0300 0.0220 0.265047 2.57361  2.83865           1       100                    | 
|    i_0_18/i_64/B                  XNOR2_X1      Rise  1.5710 0.0000 0.0220          2.57361                                                   | 
|    i_0_18/i_64/ZN                 XNOR2_X1      Rise  1.6110 0.0400 0.0190 0.163709 0.94642  1.11013           1       100                    | 
|    i_0_18/p_0[59]                               Rise  1.6110 0.0000                                                                           | 
|    i_0_0_60/A                     MUX2_X1       Rise  1.6110 0.0000 0.0190          0.94642                                                   | 
|    i_0_0_60/Z                     MUX2_X1       Rise  1.6720 0.0610 0.0280 0.139831 10       10.1398           1       100                    | 
|    Res[59]                                      Rise  1.6720 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.6720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1280        | 
-------------------------------------------------------------


 Timing Path to Res[57] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[57] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_82/A1                 OR2_X4        Fall  1.3550 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_82/ZN                 OR2_X4        Fall  1.4000 0.0450 0.0110 1.40503  12.6626  14.0676           4       100                    | 
|    i_0_18/sgo__sro_c78/A1         NOR2_X4       Fall  1.4000 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c78/ZN         NOR2_X4       Rise  1.4270 0.0270 0.0180 0.402352 8.52857  8.93093           2       100                    | 
|    i_0_18/i_78/A1                 NAND2_X4      Rise  1.4270 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_78/ZN                 NAND2_X4      Fall  1.4470 0.0200 0.0110 1.2726   12.6626  13.9352           4       100                    | 
|    i_0_18/sgo__sro_c62/A1         NOR2_X4       Fall  1.4470 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c62/ZN         NOR2_X4       Rise  1.4740 0.0270 0.0180 0.394455 8.52857  8.92303           2       100                    | 
|    i_0_18/i_74/A1                 NAND2_X4      Rise  1.4740 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_74/ZN                 NAND2_X4      Fall  1.4920 0.0180 0.0100 0.624469 10.5884  11.2129           3       100                    | 
|    i_0_18/CLOCK_sgo__c192/A1      NOR3_X4       Fall  1.4920 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c192/ZN      NOR3_X4       Rise  1.5200 0.0280 0.0230 0.299815 3.25089  3.55071           1       100                    | 
|    i_0_18/CLOCK_sgo__c194/A       INV_X2        Rise  1.5200 0.0000 0.0230          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c194/ZN      INV_X2        Fall  1.5400 0.0200 0.0120 3.23612  11.559   14.7951           4       100                    | 
|    i_0_18/i_61/A1                 AND2_X1       Fall  1.5410 0.0010 0.0120          0.874832                                                  | 
|    i_0_18/i_61/ZN                 AND2_X1       Fall  1.5700 0.0290 0.0060 0.18927  0.94642  1.13569           1       100                    | 
|    i_0_18/p_0[57]                               Fall  1.5700 0.0000                                                                           | 
|    i_0_0_58/A                     MUX2_X1       Fall  1.5700 0.0000 0.0060          0.907039                                                  | 
|    i_0_0_58/Z                     MUX2_X1       Fall  1.6440 0.0740 0.0210 0.501727 10       10.5017           1       100                    | 
|    Res[57]                                      Fall  1.6440 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.6440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1560        | 
-------------------------------------------------------------


 Timing Path to Res[56] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[56] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_82/A1                 OR2_X4        Fall  1.3550 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_82/ZN                 OR2_X4        Fall  1.4000 0.0450 0.0110 1.40503  12.6626  14.0676           4       100                    | 
|    i_0_18/sgo__sro_c78/A1         NOR2_X4       Fall  1.4000 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c78/ZN         NOR2_X4       Rise  1.4270 0.0270 0.0180 0.402352 8.52857  8.93093           2       100                    | 
|    i_0_18/i_78/A1                 NAND2_X4      Rise  1.4270 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_78/ZN                 NAND2_X4      Fall  1.4470 0.0200 0.0110 1.2726   12.6626  13.9352           4       100                    | 
|    i_0_18/sgo__sro_c62/A1         NOR2_X4       Fall  1.4470 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c62/ZN         NOR2_X4       Rise  1.4740 0.0270 0.0180 0.394455 8.52857  8.92303           2       100                    | 
|    i_0_18/i_74/A1                 NAND2_X4      Rise  1.4740 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_74/ZN                 NAND2_X4      Fall  1.4920 0.0180 0.0100 0.624469 10.5884  11.2129           3       100                    | 
|    i_0_18/i_60/B                  XOR2_X1       Fall  1.4920 0.0000 0.0100          2.41145                                                   | 
|    i_0_18/i_60/Z                  XOR2_X1       Fall  1.5470 0.0550 0.0190 0.658418 0.94642  1.60484           1       100                    | 
|    i_0_18/p_0[56]                               Fall  1.5470 0.0000                                                                           | 
|    i_0_0_57/A                     MUX2_X1       Fall  1.5470 0.0000 0.0190          0.907039                                                  | 
|    i_0_0_57/Z                     MUX2_X1       Fall  1.6270 0.0800 0.0210 0.750266 10       10.7503           1       100                    | 
|    Res[56]                                      Fall  1.6270 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.6270        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1730        | 
-------------------------------------------------------------


 Timing Path to Res[54] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[54] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_82/A1                 OR2_X4        Fall  1.3550 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_82/ZN                 OR2_X4        Fall  1.4000 0.0450 0.0110 1.40503  12.6626  14.0676           4       100                    | 
|    i_0_18/sgo__sro_c78/A1         NOR2_X4       Fall  1.4000 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c78/ZN         NOR2_X4       Rise  1.4270 0.0270 0.0180 0.402352 8.52857  8.93093           2       100                    | 
|    i_0_18/i_78/A1                 NAND2_X4      Rise  1.4270 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_78/ZN                 NAND2_X4      Fall  1.4470 0.0200 0.0110 1.2726   12.6626  13.9352           4       100                    | 
|    i_0_18/i_76/A1                 NOR3_X1       Fall  1.4470 0.0000 0.0110          1.4005                                                    | 
|    i_0_18/i_76/ZN                 NOR3_X1       Rise  1.4900 0.0430 0.0350 0.274893 2.57361  2.8485            1       100                    | 
|    i_0_18/i_58/B                  XNOR2_X1      Rise  1.4900 0.0000 0.0350          2.57361                                                   | 
|    i_0_18/i_58/ZN                 XNOR2_X1      Rise  1.5330 0.0430 0.0180 0.271616 0.94642  1.21804           1       100                    | 
|    i_0_18/p_0[54]                               Rise  1.5330 0.0000                                                                           | 
|    i_0_0_55/A                     MUX2_X1       Rise  1.5330 0.0000 0.0180          0.94642                                                   | 
|    i_0_0_55/Z                     MUX2_X1       Rise  1.5950 0.0620 0.0290 0.491748 10       10.4917           1       100                    | 
|    Res[54]                                      Rise  1.5950 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.5950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2050        | 
-------------------------------------------------------------


 Timing Path to Res[52] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[52] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_82/A1                 OR2_X4        Fall  1.3550 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_82/ZN                 OR2_X4        Fall  1.4000 0.0450 0.0110 1.40503  12.6626  14.0676           4       100                    | 
|    i_0_18/sgo__sro_c78/A1         NOR2_X4       Fall  1.4000 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c78/ZN         NOR2_X4       Rise  1.4270 0.0270 0.0180 0.402352 8.52857  8.93093           2       100                    | 
|    i_0_18/i_78/A1                 NAND2_X4      Rise  1.4270 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_78/ZN                 NAND2_X4      Fall  1.4470 0.0200 0.0110 1.2726   12.6626  13.9352           4       100                    | 
|    i_0_18/i_56/B                  XOR2_X1       Fall  1.4470 0.0000 0.0110          2.41145                                                   | 
|    i_0_18/i_56/Z                  XOR2_X1       Fall  1.5020 0.0550 0.0170 0.457253 0.94642  1.40367           1       100                    | 
|    i_0_18/p_0[52]                               Fall  1.5020 0.0000                                                                           | 
|    i_0_0_53/A                     MUX2_X1       Fall  1.5020 0.0000 0.0170          0.907039                                                  | 
|    i_0_0_53/Z                     MUX2_X1       Fall  1.5810 0.0790 0.0210 0.531506 10       10.5315           1       100                    | 
|    Res[52]                                      Fall  1.5810 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.5810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2190        | 
-------------------------------------------------------------


 Timing Path to Res[53] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[53] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_82/A1                 OR2_X4        Fall  1.3550 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_82/ZN                 OR2_X4        Fall  1.4000 0.0450 0.0110 1.40503  12.6626  14.0676           4       100                    | 
|    i_0_18/sgo__sro_c78/A1         NOR2_X4       Fall  1.4000 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c78/ZN         NOR2_X4       Rise  1.4270 0.0270 0.0180 0.402352 8.52857  8.93093           2       100                    | 
|    i_0_18/i_78/A1                 NAND2_X4      Rise  1.4270 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_78/ZN                 NAND2_X4      Fall  1.4470 0.0200 0.0110 1.2726   12.6626  13.9352           4       100                    | 
|    i_0_18/i_77/A1                 NOR2_X1       Fall  1.4470 0.0000 0.0110          1.41309                                                   | 
|    i_0_18/i_77/ZN                 NOR2_X1       Rise  1.4770 0.0300 0.0220 0.288358 2.57361  2.86197           1       100                    | 
|    i_0_18/i_57/B                  XNOR2_X1      Rise  1.4770 0.0000 0.0220          2.57361                                                   | 
|    i_0_18/i_57/ZN                 XNOR2_X1      Rise  1.5180 0.0410 0.0190 0.345867 0.94642  1.29229           1       100                    | 
|    i_0_18/p_0[53]                               Rise  1.5180 0.0000                                                                           | 
|    i_0_0_54/A                     MUX2_X1       Rise  1.5180 0.0000 0.0190          0.94642                                                   | 
|    i_0_0_54/Z                     MUX2_X1       Rise  1.5800 0.0620 0.0280 0.358588 10       10.3586           1       100                    | 
|    Res[53]                                      Rise  1.5800 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.5800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2200        | 
-------------------------------------------------------------


 Timing Path to Res[55] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[55] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_82/A1                 OR2_X4        Fall  1.3550 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_82/ZN                 OR2_X4        Fall  1.4000 0.0450 0.0110 1.40503  12.6626  14.0676           4       100                    | 
|    i_0_18/sgo__sro_c78/A1         NOR2_X4       Fall  1.4000 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c78/ZN         NOR2_X4       Rise  1.4270 0.0270 0.0180 0.402352 8.52857  8.93093           2       100                    | 
|    i_0_18/i_78/A1                 NAND2_X4      Rise  1.4270 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_78/ZN                 NAND2_X4      Fall  1.4470 0.0200 0.0110 1.2726   12.6626  13.9352           4       100                    | 
|    i_0_18/sgo__sro_c62/A1         NOR2_X4       Fall  1.4470 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c62/ZN         NOR2_X4       Rise  1.4740 0.0270 0.0180 0.394455 8.52857  8.92303           2       100                    | 
|    i_0_18/i_59/B                  XNOR2_X1      Rise  1.4740 0.0000 0.0180          2.57361                                                   | 
|    i_0_18/i_59/ZN                 XNOR2_X1      Rise  1.5130 0.0390 0.0180 0.195989 0.94642  1.14241           1       100                    | 
|    i_0_18/p_0[55]                               Rise  1.5130 0.0000                                                                           | 
|    i_0_0_56/A                     MUX2_X1       Rise  1.5130 0.0000 0.0180          0.94642                                                   | 
|    i_0_0_56/Z                     MUX2_X1       Rise  1.5740 0.0610 0.0280 0.303551 10       10.3036           1       100                    | 
|    Res[55]                                      Rise  1.5740 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.5740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2260        | 
-------------------------------------------------------------


 Timing Path to Res[50] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[50] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_82/A1                 OR2_X4        Fall  1.3550 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_82/ZN                 OR2_X4        Fall  1.4000 0.0450 0.0110 1.40503  12.6626  14.0676           4       100                    | 
|    i_0_18/i_80/A1                 NOR3_X1       Fall  1.4000 0.0000 0.0110          1.4005                                                    | 
|    i_0_18/i_80/ZN                 NOR3_X1       Rise  1.4440 0.0440 0.0360 0.357032 2.57361  2.93064           1       100                    | 
|    i_0_18/i_54/B                  XNOR2_X1      Rise  1.4440 0.0000 0.0360          2.57361                                                   | 
|    i_0_18/i_54/ZN                 XNOR2_X1      Rise  1.4880 0.0440 0.0190 0.317299 0.94642  1.26372           1       100                    | 
|    i_0_18/p_0[50]                               Rise  1.4880 0.0000                                                                           | 
|    i_0_0_51/A                     MUX2_X1       Rise  1.4880 0.0000 0.0190          0.94642                                                   | 
|    i_0_0_51/Z                     MUX2_X1       Rise  1.5500 0.0620 0.0280 0.353249 10       10.3532           1       100                    | 
|    Res[50]                                      Rise  1.5500 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.5500        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2500        | 
-------------------------------------------------------------


 Timing Path to Res[48] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[48] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_82/A1                 OR2_X4        Fall  1.3550 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_82/ZN                 OR2_X4        Fall  1.4000 0.0450 0.0110 1.40503  12.6626  14.0676           4       100                    | 
|    i_0_18/i_52/B                  XOR2_X1       Fall  1.4000 0.0000 0.0110          2.41145                                                   | 
|    i_0_18/i_52/Z                  XOR2_X1       Fall  1.4560 0.0560 0.0180 0.675655 0.94642  1.62208           1       100                    | 
|    i_0_18/p_0[48]                               Fall  1.4560 0.0000                                                                           | 
|    i_0_0_49/A                     MUX2_X1       Fall  1.4560 0.0000 0.0180          0.907039                                                  | 
|    i_0_0_49/Z                     MUX2_X1       Fall  1.5350 0.0790 0.0210 0.380128 10       10.3801           1       100                    | 
|    Res[48]                                      Fall  1.5350 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.5350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2650        | 
-------------------------------------------------------------


 Timing Path to Res[49] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[49] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_82/A1                 OR2_X4        Fall  1.3550 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_82/ZN                 OR2_X4        Fall  1.4000 0.0450 0.0110 1.40503  12.6626  14.0676           4       100                    | 
|    i_0_18/i_81/A1                 NOR2_X1       Fall  1.4000 0.0000 0.0110          1.41309                                                   | 
|    i_0_18/i_81/ZN                 NOR2_X1       Rise  1.4300 0.0300 0.0220 0.28553  2.57361  2.85914           1       100                    | 
|    i_0_18/i_53/B                  XNOR2_X1      Rise  1.4300 0.0000 0.0220          2.57361                                                   | 
|    i_0_18/i_53/ZN                 XNOR2_X1      Rise  1.4720 0.0420 0.0210 0.692445 0.94642  1.63886           1       100                    | 
|    i_0_18/p_0[49]                               Rise  1.4720 0.0000                                                                           | 
|    i_0_0_50/A                     MUX2_X1       Rise  1.4720 0.0000 0.0210          0.94642                                                   | 
|    i_0_0_50/Z                     MUX2_X1       Rise  1.5340 0.0620 0.0280 0.232677 10       10.2327           1       100                    | 
|    Res[49]                                      Rise  1.5340 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.5340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2660        | 
-------------------------------------------------------------


 Timing Path to Res[51] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[51] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_82/A1                 OR2_X4        Fall  1.3550 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_82/ZN                 OR2_X4        Fall  1.4000 0.0450 0.0110 1.40503  12.6626  14.0676           4       100                    | 
|    i_0_18/sgo__sro_c78/A1         NOR2_X4       Fall  1.4000 0.0000 0.0110          5.59465                                                   | 
|    i_0_18/sgo__sro_c78/ZN         NOR2_X4       Rise  1.4270 0.0270 0.0180 0.402352 8.52857  8.93093           2       100                    | 
|    i_0_18/i_55/B                  XNOR2_X1      Rise  1.4270 0.0000 0.0180          2.57361                                                   | 
|    i_0_18/i_55/ZN                 XNOR2_X1      Rise  1.4670 0.0400 0.0190 0.45641  0.94642  1.40283           1       100                    | 
|    i_0_18/p_0[51]                               Rise  1.4670 0.0000                                                                           | 
|    i_0_0_52/A                     MUX2_X1       Rise  1.4670 0.0000 0.0190          0.94642                                                   | 
|    i_0_0_52/Z                     MUX2_X1       Rise  1.5280 0.0610 0.0280 0.256992 10       10.257            1       100                    | 
|    Res[51]                                      Rise  1.5280 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.5280        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2720        | 
-------------------------------------------------------------


 Timing Path to Res[47] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[47] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_83/A1                 OR2_X4        Fall  1.3140 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_83/ZN                 OR2_X4        Fall  1.3550 0.0410 0.0090 1.04929  5.79642  6.84571           2       100                    | 
|    i_0_18/i_51/B                  XOR2_X1       Fall  1.3550 0.0000 0.0090          2.41145                                                   | 
|    i_0_18/i_51/Z                  XOR2_X1       Fall  1.4090 0.0540 0.0150 0.345134 0.94642  1.29155           1       100                    | 
|    i_0_18/p_0[47]                               Fall  1.4090 0.0000                                                                           | 
|    i_0_0_48/A                     MUX2_X1       Fall  1.4090 0.0000 0.0150          0.907039                                                  | 
|    i_0_0_48/Z                     MUX2_X1       Fall  1.4880 0.0790 0.0210 0.901752 10       10.9018           1       100                    | 
|    Res[47]                                      Fall  1.4880 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.4880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3120        | 
-------------------------------------------------------------


 Timing Path to Res[46] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[46] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_84/A1                 OR2_X4        Fall  1.2720 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_84/ZN                 OR2_X4        Fall  1.3140 0.0420 0.0090 0.923268 5.79642  6.71969           2       100                    | 
|    i_0_18/i_50/B                  XOR2_X1       Fall  1.3140 0.0000 0.0090          2.41145                                                   | 
|    i_0_18/i_50/Z                  XOR2_X1       Fall  1.3680 0.0540 0.0160 0.373397 0.94642  1.31982           1       100                    | 
|    i_0_18/p_0[46]                               Fall  1.3680 0.0000                                                                           | 
|    i_0_0_47/A                     MUX2_X1       Fall  1.3680 0.0000 0.0160          0.907039                                                  | 
|    i_0_0_47/Z                     MUX2_X1       Fall  1.4490 0.0810 0.0220 1.66722  10       11.6672           1       100                    | 
|    Res[46]                                      Fall  1.4500 0.0010 0.0220          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.4500        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3500        | 
-------------------------------------------------------------


 Timing Path to Res[45] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[45] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_49/B                  XOR2_X1       Fall  1.2720 0.0000 0.0120          2.41145                                                   | 
|    i_0_18/i_49/Z                  XOR2_X1       Fall  1.3270 0.0550 0.0150 0.282313 0.94642  1.22873           1       100                    | 
|    i_0_18/p_0[45]                               Fall  1.3270 0.0000                                                                           | 
|    i_0_0_46/A                     MUX2_X1       Fall  1.3270 0.0000 0.0150          0.907039                                                  | 
|    i_0_0_46/Z                     MUX2_X1       Fall  1.4060 0.0790 0.0220 1.15179  10       11.1518           1       100                    | 
|    Res[45]                                      Fall  1.4070 0.0010 0.0220          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.4070        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3930        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[30]/D 
  
 Path Start Point : accumulator_A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220             4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220                      7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060             2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430             18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                                | 
|    accumulator_A_reg[0]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430                      0.949653                                    F             | 
|    accumulator_A_reg[0]/Q         DFF_X1        Rise  0.3000 0.1330 0.0410             2.13233  14.8614  16.9937           8       100      F             | 
|    i_0_5/accumulator_A[0]                       Rise  0.3000 0.0000                                                                                       | 
|    i_0_5/i_0/A                    INV_X1        Rise  0.3010 0.0010 0.0410                      1.70023                                                   | 
|    i_0_5/i_0/ZN                   INV_X1        Fall  0.3170 0.0160 0.0130             0.448828 3.17093  3.61975           2       100                    | 
|    i_0_5/i_1/A1                   NAND2_X1      Fall  0.3170 0.0000 0.0130                      1.5292                                                    | 
|    i_0_5/i_1/ZN                   NAND2_X1      Rise  0.3440 0.0270 0.0190             0.369672 5.7824   6.15207           3       100                    | 
|    i_0_5/i_5/A                    INV_X1        Rise  0.3440 0.0000 0.0190                      1.70023                                                   | 
|    i_0_5/i_5/ZN                   INV_X1        Fall  0.3540 0.0100 0.0070             0.297592 1.68975  1.98734           1       100                    | 
|    i_0_5/i_7/A2                   AOI22_X1      Fall  0.3540 0.0000 0.0070                      1.43339                                                   | 
|    i_0_5/i_7/ZN                   AOI22_X1      Rise  0.4040 0.0500 0.0380             0.684526 3.9038   4.58832           2       100                    | 
|    i_0_5/i_11/A1                  OAI22_X1      Rise  0.4040 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_11/ZN                  OAI22_X1      Fall  0.4370 0.0330 0.0190             0.730191 3.92027  4.65046           2       100                    | 
|    i_0_5/i_15/A1                  AOI22_X1      Fall  0.4370 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_15/ZN                  AOI22_X1      Rise  0.4870 0.0500 0.0380             0.741851 3.9038   4.64565           2       100                    | 
|    i_0_5/i_19/A1                  OAI22_X1      Rise  0.4870 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_19/ZN                  OAI22_X1      Fall  0.5190 0.0320 0.0190             0.495544 3.92027  4.41581           2       100                    | 
|    i_0_5/i_23/A1                  AOI22_X1      Fall  0.5190 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_23/ZN                  AOI22_X1      Rise  0.5690 0.0500 0.0380             0.623294 3.9038   4.52709           2       100                    | 
|    i_0_5/i_27/A1                  OAI22_X1      Rise  0.5690 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_27/ZN                  OAI22_X1      Fall  0.6010 0.0320 0.0210             0.638512 3.92027  4.55878           2       100                    | 
|    i_0_5/i_31/A1                  AOI22_X1      Fall  0.6010 0.0000 0.0210                      1.50384                                                   | 
|    i_0_5/i_31/ZN                  AOI22_X1      Rise  0.6530 0.0520 0.0390             0.903991 3.9038   4.80779           2       100                    | 
|    i_0_5/i_35/A1                  OAI22_X1      Rise  0.6530 0.0000 0.0390                      1.67104                                                   | 
|    i_0_5/i_35/ZN                  OAI22_X1      Fall  0.6860 0.0330 0.0190             0.686585 3.92027  4.60685           2       100                    | 
|    i_0_5/i_39/A1                  AOI22_X1      Fall  0.6860 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_39/ZN                  AOI22_X1      Rise  0.7350 0.0490 0.0370             0.533785 3.9038   4.43758           2       100                    | 
|    i_0_5/i_43/A1                  OAI22_X1      Rise  0.7350 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_43/ZN                  OAI22_X1      Fall  0.7670 0.0320 0.0190             0.505102 3.92027  4.42537           2       100                    | 
|    i_0_5/i_47/A1                  AOI22_X1      Fall  0.7670 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_47/ZN                  AOI22_X1      Rise  0.8160 0.0490 0.0370             0.531642 3.9038   4.43544           2       100                    | 
|    i_0_5/i_51/A1                  OAI22_X1      Rise  0.8160 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_51/ZN                  OAI22_X1      Fall  0.8480 0.0320 0.0190             0.549728 3.92027  4.46999           2       100                    | 
|    i_0_5/i_55/A1                  AOI22_X1      Fall  0.8480 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_55/ZN                  AOI22_X1      Rise  0.8990 0.0510 0.0390             0.913231 3.9038   4.81703           2       100                    | 
|    i_0_5/i_59/A1                  OAI22_X1      Rise  0.8990 0.0000 0.0390                      1.67104                                                   | 
|    i_0_5/i_59/ZN                  OAI22_X1      Fall  0.9320 0.0330 0.0190             0.83423  3.92027  4.7545            2       100                    | 
|    i_0_5/i_63/A1                  AOI22_X1      Fall  0.9320 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_63/ZN                  AOI22_X1      Rise  0.9810 0.0490 0.0370             0.47518  3.9038   4.37898           2       100                    | 
|    i_0_5/i_67/A1                  OAI22_X1      Rise  0.9810 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_67/ZN                  OAI22_X1      Fall  1.0130 0.0320 0.0200             0.483809 3.92027  4.40407           2       100                    | 
|    i_0_5/i_71/A1                  AOI22_X1      Fall  1.0130 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_71/ZN                  AOI22_X1      Rise  1.0630 0.0500 0.0380             0.654637 3.9038   4.55843           2       100                    | 
|    i_0_5/i_75/A1                  OAI22_X1      Rise  1.0630 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_75/ZN                  OAI22_X1      Fall  1.0950 0.0320 0.0190             0.419036 3.92027  4.3393            2       100                    | 
|    i_0_5/i_79/A1                  AOI22_X1      Fall  1.0950 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_79/ZN                  AOI22_X1      Rise  1.1450 0.0500 0.0380             0.613057 3.9038   4.51685           2       100                    | 
|    i_0_5/i_83/A1                  OAI22_X1      Rise  1.1450 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_83/ZN                  OAI22_X1      Fall  1.1770 0.0320 0.0200             0.497161 3.92027  4.41743           2       100                    | 
|    i_0_5/i_87/A1                  AOI22_X1      Fall  1.1770 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_87/ZN                  AOI22_X1      Rise  1.2270 0.0500 0.0380             0.625381 3.9038   4.52918           2       100                    | 
|    i_0_5/i_91/A1                  OAI22_X1      Rise  1.2270 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_91/ZN                  OAI22_X1      Fall  1.2590 0.0320 0.0190             0.506966 3.92027  4.42723           2       100                    | 
|    i_0_5/i_95/A1                  AOI22_X1      Fall  1.2590 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_95/ZN                  AOI22_X1      Rise  1.3080 0.0490 0.0370             0.509317 3.9038   4.41311           2       100                    | 
|    i_0_5/i_99/A1                  OAI22_X1      Rise  1.3080 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_99/ZN                  OAI22_X1      Fall  1.3400 0.0320 0.0200             0.506283 3.92027  4.42655           2       100                    | 
|    i_0_5/i_103/A1                 AOI22_X1      Fall  1.3400 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_103/ZN                 AOI22_X1      Rise  1.3920 0.0520 0.0400             0.998667 3.9038   4.90246           2       100                    | 
|    i_0_5/i_107/A1                 OAI22_X1      Rise  1.3940 0.0020 0.0400    0.0020            1.67104                                                   | 
|    i_0_5/i_107/ZN                 OAI22_X1      Fall  1.4270 0.0330 0.0210             0.645066 3.92027  4.56533           2       100                    | 
|    i_0_5/i_111/A1                 AOI22_X1      Fall  1.4270 0.0000 0.0210                      1.50384                                                   | 
|    i_0_5/i_111/ZN                 AOI22_X1      Rise  1.4790 0.0520 0.0390             0.961265 3.9038   4.86506           2       100                    | 
|    i_0_5/i_115/A1                 OAI22_X1      Rise  1.4790 0.0000 0.0390                      1.67104                                                   | 
|    i_0_5/i_115/ZN                 OAI22_X1      Fall  1.5120 0.0330 0.0190             0.792461 3.92027  4.71273           2       100                    | 
|    i_0_5/i_119/A1                 AOI22_X1      Fall  1.5120 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_119/ZN                 AOI22_X1      Rise  1.5700 0.0580 0.0450             0.543341 5.58426  6.1276            3       100                    | 
|    i_0_5/i_124/A                  INV_X1        Rise  1.5700 0.0000 0.0450                      1.70023                                                   | 
|    i_0_5/i_124/ZN                 INV_X1        Fall  1.5810 0.0110 0.0110             0.300763 1.67987  1.98064           1       100                    | 
|    i_0_5/i_125/A1                 OAI33_X1      Fall  1.5810 0.0000 0.0110                      1.39967                                                   | 
|    i_0_5/i_125/ZN                 OAI33_X1      Rise  1.6310 0.0500 0.0650             0.546606 2.23275  2.77936           1       100                    | 
|    i_0_5/i_126/A                  XNOR2_X1      Rise  1.6310 0.0000 0.0650                      2.23275                                                   | 
|    i_0_5/i_126/ZN                 XNOR2_X1      Rise  1.6830 0.0520 0.0210             0.379262 1.68751  2.06677           1       100                    | 
|    i_0_5/p_0[31]                                Rise  1.6830 0.0000                                                                                       | 
|    i_0_0_297/A1                   AOI22_X1      Rise  1.6830 0.0000 0.0210                      1.68751                                                   | 
|    i_0_0_297/ZN                   AOI22_X1      Fall  1.7010 0.0180 0.0280             0.476453 1.59903  2.07549           1       100                    | 
|    i_0_0_296/A1                   NAND2_X1      Fall  1.7010 0.0000 0.0280                      1.5292                                                    | 
|    i_0_0_296/ZN                   NAND2_X1      Rise  1.7220 0.0210 0.0120             0.212461 1.14029  1.35275           1       100                    | 
|    accumulator_A_reg[30]/D        DFF_X1        Rise  1.7220 0.0000 0.0120                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[30]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
|    accumulator_A_reg[30]/CK       DFF_X1        Rise  0.1670 0.0030 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1670 2.1670 | 
| library setup check                      | -0.0270 2.1400 | 
| data required time                       |  2.1400        | 
|                                          |                | 
| data required time                       |  2.1400        | 
| data arrival time                        | -1.7220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.4200        | 
-------------------------------------------------------------


 Timing Path to Res[44] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[44] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_85/A1                 OR3_X4        Fall  1.2130 0.0000 0.0090          2.6267                                                    | 
|    i_0_18/i_85/ZN                 OR3_X4        Fall  1.2720 0.0590 0.0120 0.88854  6.71456  7.6031            3       100                    | 
|    i_0_18/i_47/A1                 AND2_X1       Fall  1.2720 0.0000 0.0120          0.874832                                                  | 
|    i_0_18/i_47/ZN                 AND2_X1       Fall  1.3010 0.0290 0.0050 0.130394 0.94642  1.07681           1       100                    | 
|    i_0_18/p_0[44]                               Fall  1.3010 0.0000                                                                           | 
|    i_0_0_45/A                     MUX2_X1       Fall  1.3010 0.0000 0.0050          0.907039                                                  | 
|    i_0_0_45/Z                     MUX2_X1       Fall  1.3760 0.0750 0.0220 1.31594  10       11.3159           1       100                    | 
|    Res[44]                                      Fall  1.3770 0.0010 0.0220          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.3770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4230        | 
-------------------------------------------------------------


 Timing Path to Res[43] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[43] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_86/A1                 NAND2_X4      Rise  1.1970 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_86/ZN                 NAND2_X4      Fall  1.2130 0.0160 0.0090 0.651525 7.44844  8.09997           3       100                    | 
|    i_0_18/i_46/B                  XOR2_X1       Fall  1.2130 0.0000 0.0090          2.41145                                                   | 
|    i_0_18/i_46/Z                  XOR2_X1       Fall  1.2670 0.0540 0.0150 0.1681   0.94642  1.11452           1       100                    | 
|    i_0_18/p_0[43]                               Fall  1.2670 0.0000                                                                           | 
|    i_0_0_44/A                     MUX2_X1       Fall  1.2670 0.0000 0.0150          0.907039                                                  | 
|    i_0_0_44/Z                     MUX2_X1       Fall  1.3470 0.0800 0.0220 1.51441  10       11.5144           1       100                    | 
|    Res[43]                                      Fall  1.3470 0.0000 0.0220          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.3470        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4530        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[29]/D 
  
 Path Start Point : accumulator_A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220             4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220                      7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060             2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430             18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                                | 
|    accumulator_A_reg[0]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430                      0.949653                                    F             | 
|    accumulator_A_reg[0]/Q         DFF_X1        Rise  0.3000 0.1330 0.0410             2.13233  14.8614  16.9937           8       100      F             | 
|    i_0_5/accumulator_A[0]                       Rise  0.3000 0.0000                                                                                       | 
|    i_0_5/i_0/A                    INV_X1        Rise  0.3010 0.0010 0.0410                      1.70023                                                   | 
|    i_0_5/i_0/ZN                   INV_X1        Fall  0.3170 0.0160 0.0130             0.448828 3.17093  3.61975           2       100                    | 
|    i_0_5/i_1/A1                   NAND2_X1      Fall  0.3170 0.0000 0.0130                      1.5292                                                    | 
|    i_0_5/i_1/ZN                   NAND2_X1      Rise  0.3440 0.0270 0.0190             0.369672 5.7824   6.15207           3       100                    | 
|    i_0_5/i_5/A                    INV_X1        Rise  0.3440 0.0000 0.0190                      1.70023                                                   | 
|    i_0_5/i_5/ZN                   INV_X1        Fall  0.3540 0.0100 0.0070             0.297592 1.68975  1.98734           1       100                    | 
|    i_0_5/i_7/A2                   AOI22_X1      Fall  0.3540 0.0000 0.0070                      1.43339                                                   | 
|    i_0_5/i_7/ZN                   AOI22_X1      Rise  0.4040 0.0500 0.0380             0.684526 3.9038   4.58832           2       100                    | 
|    i_0_5/i_11/A1                  OAI22_X1      Rise  0.4040 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_11/ZN                  OAI22_X1      Fall  0.4370 0.0330 0.0190             0.730191 3.92027  4.65046           2       100                    | 
|    i_0_5/i_15/A1                  AOI22_X1      Fall  0.4370 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_15/ZN                  AOI22_X1      Rise  0.4870 0.0500 0.0380             0.741851 3.9038   4.64565           2       100                    | 
|    i_0_5/i_19/A1                  OAI22_X1      Rise  0.4870 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_19/ZN                  OAI22_X1      Fall  0.5190 0.0320 0.0190             0.495544 3.92027  4.41581           2       100                    | 
|    i_0_5/i_23/A1                  AOI22_X1      Fall  0.5190 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_23/ZN                  AOI22_X1      Rise  0.5690 0.0500 0.0380             0.623294 3.9038   4.52709           2       100                    | 
|    i_0_5/i_27/A1                  OAI22_X1      Rise  0.5690 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_27/ZN                  OAI22_X1      Fall  0.6010 0.0320 0.0210             0.638512 3.92027  4.55878           2       100                    | 
|    i_0_5/i_31/A1                  AOI22_X1      Fall  0.6010 0.0000 0.0210                      1.50384                                                   | 
|    i_0_5/i_31/ZN                  AOI22_X1      Rise  0.6530 0.0520 0.0390             0.903991 3.9038   4.80779           2       100                    | 
|    i_0_5/i_35/A1                  OAI22_X1      Rise  0.6530 0.0000 0.0390                      1.67104                                                   | 
|    i_0_5/i_35/ZN                  OAI22_X1      Fall  0.6860 0.0330 0.0190             0.686585 3.92027  4.60685           2       100                    | 
|    i_0_5/i_39/A1                  AOI22_X1      Fall  0.6860 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_39/ZN                  AOI22_X1      Rise  0.7350 0.0490 0.0370             0.533785 3.9038   4.43758           2       100                    | 
|    i_0_5/i_43/A1                  OAI22_X1      Rise  0.7350 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_43/ZN                  OAI22_X1      Fall  0.7670 0.0320 0.0190             0.505102 3.92027  4.42537           2       100                    | 
|    i_0_5/i_47/A1                  AOI22_X1      Fall  0.7670 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_47/ZN                  AOI22_X1      Rise  0.8160 0.0490 0.0370             0.531642 3.9038   4.43544           2       100                    | 
|    i_0_5/i_51/A1                  OAI22_X1      Rise  0.8160 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_51/ZN                  OAI22_X1      Fall  0.8480 0.0320 0.0190             0.549728 3.92027  4.46999           2       100                    | 
|    i_0_5/i_55/A1                  AOI22_X1      Fall  0.8480 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_55/ZN                  AOI22_X1      Rise  0.8990 0.0510 0.0390             0.913231 3.9038   4.81703           2       100                    | 
|    i_0_5/i_59/A1                  OAI22_X1      Rise  0.8990 0.0000 0.0390                      1.67104                                                   | 
|    i_0_5/i_59/ZN                  OAI22_X1      Fall  0.9320 0.0330 0.0190             0.83423  3.92027  4.7545            2       100                    | 
|    i_0_5/i_63/A1                  AOI22_X1      Fall  0.9320 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_63/ZN                  AOI22_X1      Rise  0.9810 0.0490 0.0370             0.47518  3.9038   4.37898           2       100                    | 
|    i_0_5/i_67/A1                  OAI22_X1      Rise  0.9810 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_67/ZN                  OAI22_X1      Fall  1.0130 0.0320 0.0200             0.483809 3.92027  4.40407           2       100                    | 
|    i_0_5/i_71/A1                  AOI22_X1      Fall  1.0130 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_71/ZN                  AOI22_X1      Rise  1.0630 0.0500 0.0380             0.654637 3.9038   4.55843           2       100                    | 
|    i_0_5/i_75/A1                  OAI22_X1      Rise  1.0630 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_75/ZN                  OAI22_X1      Fall  1.0950 0.0320 0.0190             0.419036 3.92027  4.3393            2       100                    | 
|    i_0_5/i_79/A1                  AOI22_X1      Fall  1.0950 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_79/ZN                  AOI22_X1      Rise  1.1450 0.0500 0.0380             0.613057 3.9038   4.51685           2       100                    | 
|    i_0_5/i_83/A1                  OAI22_X1      Rise  1.1450 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_83/ZN                  OAI22_X1      Fall  1.1770 0.0320 0.0200             0.497161 3.92027  4.41743           2       100                    | 
|    i_0_5/i_87/A1                  AOI22_X1      Fall  1.1770 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_87/ZN                  AOI22_X1      Rise  1.2270 0.0500 0.0380             0.625381 3.9038   4.52918           2       100                    | 
|    i_0_5/i_91/A1                  OAI22_X1      Rise  1.2270 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_91/ZN                  OAI22_X1      Fall  1.2590 0.0320 0.0190             0.506966 3.92027  4.42723           2       100                    | 
|    i_0_5/i_95/A1                  AOI22_X1      Fall  1.2590 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_95/ZN                  AOI22_X1      Rise  1.3080 0.0490 0.0370             0.509317 3.9038   4.41311           2       100                    | 
|    i_0_5/i_99/A1                  OAI22_X1      Rise  1.3080 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_99/ZN                  OAI22_X1      Fall  1.3400 0.0320 0.0200             0.506283 3.92027  4.42655           2       100                    | 
|    i_0_5/i_103/A1                 AOI22_X1      Fall  1.3400 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_103/ZN                 AOI22_X1      Rise  1.3920 0.0520 0.0400             0.998667 3.9038   4.90246           2       100                    | 
|    i_0_5/i_107/A1                 OAI22_X1      Rise  1.3940 0.0020 0.0400    0.0020            1.67104                                                   | 
|    i_0_5/i_107/ZN                 OAI22_X1      Fall  1.4270 0.0330 0.0210             0.645066 3.92027  4.56533           2       100                    | 
|    i_0_5/i_111/A1                 AOI22_X1      Fall  1.4270 0.0000 0.0210                      1.50384                                                   | 
|    i_0_5/i_111/ZN                 AOI22_X1      Rise  1.4790 0.0520 0.0390             0.961265 3.9038   4.86506           2       100                    | 
|    i_0_5/i_115/A1                 OAI22_X1      Rise  1.4790 0.0000 0.0390                      1.67104                                                   | 
|    i_0_5/i_115/ZN                 OAI22_X1      Fall  1.5120 0.0330 0.0190             0.792461 3.92027  4.71273           2       100                    | 
|    i_0_5/i_119/A1                 AOI22_X1      Fall  1.5120 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_119/ZN                 AOI22_X1      Rise  1.5700 0.0580 0.0450             0.543341 5.58426  6.1276            3       100                    | 
|    i_0_5/i_123/A                  XNOR2_X1      Rise  1.5700 0.0000 0.0450                      2.23275                                                   | 
|    i_0_5/i_123/ZN                 XNOR2_X1      Rise  1.6180 0.0480 0.0210             0.375178 1.68751  2.06269           1       100                    | 
|    i_0_5/p_0[30]                                Rise  1.6180 0.0000                                                                                       | 
|    i_0_0_252/A1                   AOI22_X1      Rise  1.6180 0.0000 0.0210                      1.68751                                                   | 
|    i_0_0_252/ZN                   AOI22_X1      Fall  1.6360 0.0180 0.0280             0.244129 1.59903  1.84316           1       100                    | 
|    i_0_0_233/A1                   NAND2_X1      Fall  1.6360 0.0000 0.0280                      1.5292                                                    | 
|    i_0_0_233/ZN                   NAND2_X1      Rise  1.6570 0.0210 0.0120             0.419647 1.14029  1.55994           1       100                    | 
|    accumulator_A_reg[29]/D        DFF_X1        Rise  1.6570 0.0000 0.0120                      1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[29]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
|    accumulator_A_reg[29]/CK       DFF_X1        Rise  0.1670 0.0030 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1670 2.1670 | 
| library setup check                      | -0.0270 2.1400 | 
| data required time                       |  2.1400        | 
|                                          |                | 
| data required time                       |  2.1400        | 
| data arrival time                        | -1.6570        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.4850        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[28]/D 
  
 Path Start Point : accumulator_A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220             4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220                      7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060             2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430             18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                                | 
|    accumulator_A_reg[0]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430                      0.949653                                    F             | 
|    accumulator_A_reg[0]/Q         DFF_X1        Rise  0.3000 0.1330 0.0410             2.13233  14.8614  16.9937           8       100      F             | 
|    i_0_5/accumulator_A[0]                       Rise  0.3000 0.0000                                                                                       | 
|    i_0_5/i_0/A                    INV_X1        Rise  0.3010 0.0010 0.0410                      1.70023                                                   | 
|    i_0_5/i_0/ZN                   INV_X1        Fall  0.3170 0.0160 0.0130             0.448828 3.17093  3.61975           2       100                    | 
|    i_0_5/i_1/A1                   NAND2_X1      Fall  0.3170 0.0000 0.0130                      1.5292                                                    | 
|    i_0_5/i_1/ZN                   NAND2_X1      Rise  0.3440 0.0270 0.0190             0.369672 5.7824   6.15207           3       100                    | 
|    i_0_5/i_5/A                    INV_X1        Rise  0.3440 0.0000 0.0190                      1.70023                                                   | 
|    i_0_5/i_5/ZN                   INV_X1        Fall  0.3540 0.0100 0.0070             0.297592 1.68975  1.98734           1       100                    | 
|    i_0_5/i_7/A2                   AOI22_X1      Fall  0.3540 0.0000 0.0070                      1.43339                                                   | 
|    i_0_5/i_7/ZN                   AOI22_X1      Rise  0.4040 0.0500 0.0380             0.684526 3.9038   4.58832           2       100                    | 
|    i_0_5/i_11/A1                  OAI22_X1      Rise  0.4040 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_11/ZN                  OAI22_X1      Fall  0.4370 0.0330 0.0190             0.730191 3.92027  4.65046           2       100                    | 
|    i_0_5/i_15/A1                  AOI22_X1      Fall  0.4370 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_15/ZN                  AOI22_X1      Rise  0.4870 0.0500 0.0380             0.741851 3.9038   4.64565           2       100                    | 
|    i_0_5/i_19/A1                  OAI22_X1      Rise  0.4870 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_19/ZN                  OAI22_X1      Fall  0.5190 0.0320 0.0190             0.495544 3.92027  4.41581           2       100                    | 
|    i_0_5/i_23/A1                  AOI22_X1      Fall  0.5190 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_23/ZN                  AOI22_X1      Rise  0.5690 0.0500 0.0380             0.623294 3.9038   4.52709           2       100                    | 
|    i_0_5/i_27/A1                  OAI22_X1      Rise  0.5690 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_27/ZN                  OAI22_X1      Fall  0.6010 0.0320 0.0210             0.638512 3.92027  4.55878           2       100                    | 
|    i_0_5/i_31/A1                  AOI22_X1      Fall  0.6010 0.0000 0.0210                      1.50384                                                   | 
|    i_0_5/i_31/ZN                  AOI22_X1      Rise  0.6530 0.0520 0.0390             0.903991 3.9038   4.80779           2       100                    | 
|    i_0_5/i_35/A1                  OAI22_X1      Rise  0.6530 0.0000 0.0390                      1.67104                                                   | 
|    i_0_5/i_35/ZN                  OAI22_X1      Fall  0.6860 0.0330 0.0190             0.686585 3.92027  4.60685           2       100                    | 
|    i_0_5/i_39/A1                  AOI22_X1      Fall  0.6860 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_39/ZN                  AOI22_X1      Rise  0.7350 0.0490 0.0370             0.533785 3.9038   4.43758           2       100                    | 
|    i_0_5/i_43/A1                  OAI22_X1      Rise  0.7350 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_43/ZN                  OAI22_X1      Fall  0.7670 0.0320 0.0190             0.505102 3.92027  4.42537           2       100                    | 
|    i_0_5/i_47/A1                  AOI22_X1      Fall  0.7670 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_47/ZN                  AOI22_X1      Rise  0.8160 0.0490 0.0370             0.531642 3.9038   4.43544           2       100                    | 
|    i_0_5/i_51/A1                  OAI22_X1      Rise  0.8160 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_51/ZN                  OAI22_X1      Fall  0.8480 0.0320 0.0190             0.549728 3.92027  4.46999           2       100                    | 
|    i_0_5/i_55/A1                  AOI22_X1      Fall  0.8480 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_55/ZN                  AOI22_X1      Rise  0.8990 0.0510 0.0390             0.913231 3.9038   4.81703           2       100                    | 
|    i_0_5/i_59/A1                  OAI22_X1      Rise  0.8990 0.0000 0.0390                      1.67104                                                   | 
|    i_0_5/i_59/ZN                  OAI22_X1      Fall  0.9320 0.0330 0.0190             0.83423  3.92027  4.7545            2       100                    | 
|    i_0_5/i_63/A1                  AOI22_X1      Fall  0.9320 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_63/ZN                  AOI22_X1      Rise  0.9810 0.0490 0.0370             0.47518  3.9038   4.37898           2       100                    | 
|    i_0_5/i_67/A1                  OAI22_X1      Rise  0.9810 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_67/ZN                  OAI22_X1      Fall  1.0130 0.0320 0.0200             0.483809 3.92027  4.40407           2       100                    | 
|    i_0_5/i_71/A1                  AOI22_X1      Fall  1.0130 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_71/ZN                  AOI22_X1      Rise  1.0630 0.0500 0.0380             0.654637 3.9038   4.55843           2       100                    | 
|    i_0_5/i_75/A1                  OAI22_X1      Rise  1.0630 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_75/ZN                  OAI22_X1      Fall  1.0950 0.0320 0.0190             0.419036 3.92027  4.3393            2       100                    | 
|    i_0_5/i_79/A1                  AOI22_X1      Fall  1.0950 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_79/ZN                  AOI22_X1      Rise  1.1450 0.0500 0.0380             0.613057 3.9038   4.51685           2       100                    | 
|    i_0_5/i_83/A1                  OAI22_X1      Rise  1.1450 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_83/ZN                  OAI22_X1      Fall  1.1770 0.0320 0.0200             0.497161 3.92027  4.41743           2       100                    | 
|    i_0_5/i_87/A1                  AOI22_X1      Fall  1.1770 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_87/ZN                  AOI22_X1      Rise  1.2270 0.0500 0.0380             0.625381 3.9038   4.52918           2       100                    | 
|    i_0_5/i_91/A1                  OAI22_X1      Rise  1.2270 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_91/ZN                  OAI22_X1      Fall  1.2590 0.0320 0.0190             0.506966 3.92027  4.42723           2       100                    | 
|    i_0_5/i_95/A1                  AOI22_X1      Fall  1.2590 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_95/ZN                  AOI22_X1      Rise  1.3080 0.0490 0.0370             0.509317 3.9038   4.41311           2       100                    | 
|    i_0_5/i_99/A1                  OAI22_X1      Rise  1.3080 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_99/ZN                  OAI22_X1      Fall  1.3400 0.0320 0.0200             0.506283 3.92027  4.42655           2       100                    | 
|    i_0_5/i_103/A1                 AOI22_X1      Fall  1.3400 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_103/ZN                 AOI22_X1      Rise  1.3920 0.0520 0.0400             0.998667 3.9038   4.90246           2       100                    | 
|    i_0_5/i_107/A1                 OAI22_X1      Rise  1.3940 0.0020 0.0400    0.0020            1.67104                                                   | 
|    i_0_5/i_107/ZN                 OAI22_X1      Fall  1.4270 0.0330 0.0210             0.645066 3.92027  4.56533           2       100                    | 
|    i_0_5/i_111/A1                 AOI22_X1      Fall  1.4270 0.0000 0.0210                      1.50384                                                   | 
|    i_0_5/i_111/ZN                 AOI22_X1      Rise  1.4790 0.0520 0.0390             0.961265 3.9038   4.86506           2       100                    | 
|    i_0_5/i_115/A1                 OAI22_X1      Rise  1.4790 0.0000 0.0390                      1.67104                                                   | 
|    i_0_5/i_115/ZN                 OAI22_X1      Fall  1.5120 0.0330 0.0190             0.792461 3.92027  4.71273           2       100                    | 
|    i_0_5/i_117/A                  XNOR2_X1      Fall  1.5120 0.0000 0.0190                      2.12585                                                   | 
|    i_0_5/i_117/ZN                 XNOR2_X1      Fall  1.5550 0.0430 0.0150             0.497464 1.62192  2.11939           1       100                    | 
|    i_0_5/p_0[29]                                Fall  1.5550 0.0000                                                                                       | 
|    i_0_0_293/B2                   AOI222_X1     Fall  1.5550 0.0000 0.0150                      1.45057                                                   | 
|    i_0_0_293/ZN                   AOI222_X1     Rise  1.6420 0.0870 0.0500             0.17892  1.70023  1.87915           1       100                    | 
|    i_0_0_292/A                    INV_X1        Rise  1.6420 0.0000 0.0500                      1.70023                                                   | 
|    i_0_0_292/ZN                   INV_X1        Fall  1.6500 0.0080 0.0110             0.219295 1.14029  1.35959           1       100                    | 
|    accumulator_A_reg[28]/D        DFF_X1        Fall  1.6500 0.0000 0.0110                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[28]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
|    accumulator_A_reg[28]/CK       DFF_X1        Rise  0.1670 0.0030 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1670 2.1670 | 
| library setup check                      | -0.0260 2.1410 | 
| data required time                       |  2.1410        | 
|                                          |                | 
| data required time                       |  2.1410        | 
| data arrival time                        | -1.6500        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.4930        | 
-------------------------------------------------------------


 Timing Path to Res[41] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[41] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_44/B                  XOR2_X1       Fall  1.1700 0.0000 0.0120          2.41145                                                   | 
|    i_0_18/i_44/Z                  XOR2_X1       Fall  1.2250 0.0550 0.0160 0.152447 0.94642  1.09887           1       100                    | 
|    i_0_18/p_0[41]                               Fall  1.2250 0.0000                                                                           | 
|    i_0_0_42/A                     MUX2_X1       Fall  1.2250 0.0000 0.0160          0.907039                                                  | 
|    i_0_0_42/Z                     MUX2_X1       Fall  1.3050 0.0800 0.0210 1.3329   10       11.3329           1       100                    | 
|    Res[41]                                      Fall  1.3060 0.0010 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.3060        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4940        | 
-------------------------------------------------------------


 Timing Path to Res[42] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[42] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_88/A1                 NAND2_X4      Rise  1.1510 0.0000 0.0320          5.95497                                                   | 
|    i_0_18/i_88/ZN                 NAND2_X4      Fall  1.1700 0.0190 0.0120 0.387294 9.18451  9.57181           2       100                    | 
|    i_0_18/i_87/A1                 NOR2_X4       Fall  1.1700 0.0000 0.0120          5.59465                                                   | 
|    i_0_18/i_87/ZN                 NOR2_X4       Rise  1.1970 0.0270 0.0190 0.544298 8.52857  9.07287           2       100                    | 
|    i_0_18/i_45/B                  XNOR2_X1      Rise  1.1970 0.0000 0.0190          2.57361                                                   | 
|    i_0_18/i_45/ZN                 XNOR2_X1      Rise  1.2370 0.0400 0.0180 0.319985 0.94642  1.2664            1       100                    | 
|    i_0_18/p_0[42]                               Rise  1.2370 0.0000                                                                           | 
|    i_0_0_43/A                     MUX2_X1       Rise  1.2370 0.0000 0.0180          0.94642                                                   | 
|    i_0_0_43/Z                     MUX2_X1       Rise  1.3010 0.0640 0.0300 1.27378  10       11.2738           1       100                    | 
|    Res[42]                                      Rise  1.3020 0.0010 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.3020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4980        | 
-------------------------------------------------------------


 Timing Path to Res[40] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[40] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_89/A1                 NOR3_X4       Fall  1.1120 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/i_89/ZN                 NOR3_X4       Rise  1.1510 0.0390 0.0320 0.423606 8.52857  8.95218           2       100                    | 
|    i_0_18/i_43/B                  XNOR2_X1      Rise  1.1510 0.0000 0.0320          2.57361                                                   | 
|    i_0_18/i_43/ZN                 XNOR2_X1      Rise  1.1940 0.0430 0.0180 0.214281 0.94642  1.1607            1       100                    | 
|    i_0_18/p_0[40]                               Rise  1.1940 0.0000                                                                           | 
|    i_0_0_41/A                     MUX2_X1       Rise  1.1940 0.0000 0.0180          0.94642                                                   | 
|    i_0_0_41/Z                     MUX2_X1       Rise  1.2590 0.0650 0.0320 1.92425  10       11.9243           1       100                    | 
|    Res[40]                                      Rise  1.2600 0.0010 0.0320          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.2600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5400        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[27]/D 
  
 Path Start Point : accumulator_A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220             4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220                      7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060             2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430             18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                                | 
|    accumulator_A_reg[0]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430                      0.949653                                    F             | 
|    accumulator_A_reg[0]/Q         DFF_X1        Rise  0.3000 0.1330 0.0410             2.13233  14.8614  16.9937           8       100      F             | 
|    i_0_5/accumulator_A[0]                       Rise  0.3000 0.0000                                                                                       | 
|    i_0_5/i_0/A                    INV_X1        Rise  0.3010 0.0010 0.0410                      1.70023                                                   | 
|    i_0_5/i_0/ZN                   INV_X1        Fall  0.3170 0.0160 0.0130             0.448828 3.17093  3.61975           2       100                    | 
|    i_0_5/i_1/A1                   NAND2_X1      Fall  0.3170 0.0000 0.0130                      1.5292                                                    | 
|    i_0_5/i_1/ZN                   NAND2_X1      Rise  0.3440 0.0270 0.0190             0.369672 5.7824   6.15207           3       100                    | 
|    i_0_5/i_5/A                    INV_X1        Rise  0.3440 0.0000 0.0190                      1.70023                                                   | 
|    i_0_5/i_5/ZN                   INV_X1        Fall  0.3540 0.0100 0.0070             0.297592 1.68975  1.98734           1       100                    | 
|    i_0_5/i_7/A2                   AOI22_X1      Fall  0.3540 0.0000 0.0070                      1.43339                                                   | 
|    i_0_5/i_7/ZN                   AOI22_X1      Rise  0.4040 0.0500 0.0380             0.684526 3.9038   4.58832           2       100                    | 
|    i_0_5/i_11/A1                  OAI22_X1      Rise  0.4040 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_11/ZN                  OAI22_X1      Fall  0.4370 0.0330 0.0190             0.730191 3.92027  4.65046           2       100                    | 
|    i_0_5/i_15/A1                  AOI22_X1      Fall  0.4370 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_15/ZN                  AOI22_X1      Rise  0.4870 0.0500 0.0380             0.741851 3.9038   4.64565           2       100                    | 
|    i_0_5/i_19/A1                  OAI22_X1      Rise  0.4870 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_19/ZN                  OAI22_X1      Fall  0.5190 0.0320 0.0190             0.495544 3.92027  4.41581           2       100                    | 
|    i_0_5/i_23/A1                  AOI22_X1      Fall  0.5190 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_23/ZN                  AOI22_X1      Rise  0.5690 0.0500 0.0380             0.623294 3.9038   4.52709           2       100                    | 
|    i_0_5/i_27/A1                  OAI22_X1      Rise  0.5690 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_27/ZN                  OAI22_X1      Fall  0.6010 0.0320 0.0210             0.638512 3.92027  4.55878           2       100                    | 
|    i_0_5/i_31/A1                  AOI22_X1      Fall  0.6010 0.0000 0.0210                      1.50384                                                   | 
|    i_0_5/i_31/ZN                  AOI22_X1      Rise  0.6530 0.0520 0.0390             0.903991 3.9038   4.80779           2       100                    | 
|    i_0_5/i_35/A1                  OAI22_X1      Rise  0.6530 0.0000 0.0390                      1.67104                                                   | 
|    i_0_5/i_35/ZN                  OAI22_X1      Fall  0.6860 0.0330 0.0190             0.686585 3.92027  4.60685           2       100                    | 
|    i_0_5/i_39/A1                  AOI22_X1      Fall  0.6860 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_39/ZN                  AOI22_X1      Rise  0.7350 0.0490 0.0370             0.533785 3.9038   4.43758           2       100                    | 
|    i_0_5/i_43/A1                  OAI22_X1      Rise  0.7350 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_43/ZN                  OAI22_X1      Fall  0.7670 0.0320 0.0190             0.505102 3.92027  4.42537           2       100                    | 
|    i_0_5/i_47/A1                  AOI22_X1      Fall  0.7670 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_47/ZN                  AOI22_X1      Rise  0.8160 0.0490 0.0370             0.531642 3.9038   4.43544           2       100                    | 
|    i_0_5/i_51/A1                  OAI22_X1      Rise  0.8160 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_51/ZN                  OAI22_X1      Fall  0.8480 0.0320 0.0190             0.549728 3.92027  4.46999           2       100                    | 
|    i_0_5/i_55/A1                  AOI22_X1      Fall  0.8480 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_55/ZN                  AOI22_X1      Rise  0.8990 0.0510 0.0390             0.913231 3.9038   4.81703           2       100                    | 
|    i_0_5/i_59/A1                  OAI22_X1      Rise  0.8990 0.0000 0.0390                      1.67104                                                   | 
|    i_0_5/i_59/ZN                  OAI22_X1      Fall  0.9320 0.0330 0.0190             0.83423  3.92027  4.7545            2       100                    | 
|    i_0_5/i_63/A1                  AOI22_X1      Fall  0.9320 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_63/ZN                  AOI22_X1      Rise  0.9810 0.0490 0.0370             0.47518  3.9038   4.37898           2       100                    | 
|    i_0_5/i_67/A1                  OAI22_X1      Rise  0.9810 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_67/ZN                  OAI22_X1      Fall  1.0130 0.0320 0.0200             0.483809 3.92027  4.40407           2       100                    | 
|    i_0_5/i_71/A1                  AOI22_X1      Fall  1.0130 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_71/ZN                  AOI22_X1      Rise  1.0630 0.0500 0.0380             0.654637 3.9038   4.55843           2       100                    | 
|    i_0_5/i_75/A1                  OAI22_X1      Rise  1.0630 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_75/ZN                  OAI22_X1      Fall  1.0950 0.0320 0.0190             0.419036 3.92027  4.3393            2       100                    | 
|    i_0_5/i_79/A1                  AOI22_X1      Fall  1.0950 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_79/ZN                  AOI22_X1      Rise  1.1450 0.0500 0.0380             0.613057 3.9038   4.51685           2       100                    | 
|    i_0_5/i_83/A1                  OAI22_X1      Rise  1.1450 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_83/ZN                  OAI22_X1      Fall  1.1770 0.0320 0.0200             0.497161 3.92027  4.41743           2       100                    | 
|    i_0_5/i_87/A1                  AOI22_X1      Fall  1.1770 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_87/ZN                  AOI22_X1      Rise  1.2270 0.0500 0.0380             0.625381 3.9038   4.52918           2       100                    | 
|    i_0_5/i_91/A1                  OAI22_X1      Rise  1.2270 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_91/ZN                  OAI22_X1      Fall  1.2590 0.0320 0.0190             0.506966 3.92027  4.42723           2       100                    | 
|    i_0_5/i_95/A1                  AOI22_X1      Fall  1.2590 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_95/ZN                  AOI22_X1      Rise  1.3080 0.0490 0.0370             0.509317 3.9038   4.41311           2       100                    | 
|    i_0_5/i_99/A1                  OAI22_X1      Rise  1.3080 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_99/ZN                  OAI22_X1      Fall  1.3400 0.0320 0.0200             0.506283 3.92027  4.42655           2       100                    | 
|    i_0_5/i_103/A1                 AOI22_X1      Fall  1.3400 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_103/ZN                 AOI22_X1      Rise  1.3920 0.0520 0.0400             0.998667 3.9038   4.90246           2       100                    | 
|    i_0_5/i_107/A1                 OAI22_X1      Rise  1.3940 0.0020 0.0400    0.0020            1.67104                                                   | 
|    i_0_5/i_107/ZN                 OAI22_X1      Fall  1.4270 0.0330 0.0210             0.645066 3.92027  4.56533           2       100                    | 
|    i_0_5/i_111/A1                 AOI22_X1      Fall  1.4270 0.0000 0.0210                      1.50384                                                   | 
|    i_0_5/i_111/ZN                 AOI22_X1      Rise  1.4790 0.0520 0.0390             0.961265 3.9038   4.86506           2       100                    | 
|    i_0_5/i_113/A                  XNOR2_X1      Rise  1.4790 0.0000 0.0390                      2.23275                                                   | 
|    i_0_5/i_113/ZN                 XNOR2_X1      Fall  1.5020 0.0230 0.0160             1.09674  1.62192  2.71866           1       100                    | 
|    i_0_5/p_0[28]                                Fall  1.5020 0.0000                                                                                       | 
|    i_0_0_291/B2                   AOI222_X1     Fall  1.5020 0.0000 0.0160                      1.45057                                                   | 
|    i_0_0_291/ZN                   AOI222_X1     Rise  1.5910 0.0890 0.0520             0.401848 1.70023  2.10208           1       100                    | 
|    i_0_0_290/A                    INV_X1        Rise  1.5910 0.0000 0.0520                      1.70023                                                   | 
|    i_0_0_290/ZN                   INV_X1        Fall  1.6000 0.0090 0.0120             0.460256 1.14029  1.60055           1       100                    | 
|    accumulator_A_reg[27]/D        DFF_X1        Fall  1.6000 0.0000 0.0120                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
|    accumulator_A_reg[27]/CK       DFF_X1        Rise  0.1670 0.0030 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1670 2.1670 | 
| library setup check                      | -0.0270 2.1400 | 
| data required time                       |  2.1400        | 
|                                          |                | 
| data required time                       |  2.1400        | 
| data arrival time                        | -1.6000        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.5420        | 
-------------------------------------------------------------


 Timing Path to Res[38] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[38] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_41/B                  XOR2_X1       Fall  1.1120 0.0000 0.0100          2.41145                                                   | 
|    i_0_18/i_41/Z                  XOR2_X1       Fall  1.1690 0.0570 0.0200 1.53358  0.94642  2.48              1       100                    | 
|    i_0_18/p_0[38]                               Fall  1.1690 0.0000                                                                           | 
|    i_0_0_39/A                     MUX2_X1       Fall  1.1690 0.0000 0.0200          0.907039                                                  | 
|    i_0_0_39/Z                     MUX2_X1       Fall  1.2490 0.0800 0.0210 0.353219 10       10.3532           1       100                    | 
|    Res[38]                                      Fall  1.2490 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.2490        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5510        | 
-------------------------------------------------------------


 Timing Path to Res[39] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[39] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_91/A1                 OR2_X4        Fall  1.0680 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_91/ZN                 OR2_X4        Fall  1.1120 0.0440 0.0100 0.835446 10.6409  11.4763           3       100                    | 
|    i_0_18/i_90/A1                 NOR2_X1       Fall  1.1120 0.0000 0.0100          1.41309                                                   | 
|    i_0_18/i_90/ZN                 NOR2_X1       Rise  1.1430 0.0310 0.0230 0.56299  2.57361  3.1366            1       100                    | 
|    i_0_18/i_42/B                  XNOR2_X1      Rise  1.1430 0.0000 0.0230          2.57361                                                   | 
|    i_0_18/i_42/ZN                 XNOR2_X1      Rise  1.1840 0.0410 0.0180 0.234553 0.94642  1.18097           1       100                    | 
|    i_0_18/p_0[39]                               Rise  1.1840 0.0000                                                                           | 
|    i_0_0_40/A                     MUX2_X1       Rise  1.1840 0.0000 0.0180          0.94642                                                   | 
|    i_0_0_40/Z                     MUX2_X1       Rise  1.2470 0.0630 0.0300 1.20445  10       11.2045           1       100                    | 
|    Res[39]                                      Rise  1.2470 0.0000 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.2470        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5530        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[26]/D 
  
 Path Start Point : accumulator_A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220             4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220                      7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060             2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430             18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                                | 
|    accumulator_A_reg[0]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430                      0.949653                                    F             | 
|    accumulator_A_reg[0]/Q         DFF_X1        Rise  0.3000 0.1330 0.0410             2.13233  14.8614  16.9937           8       100      F             | 
|    i_0_5/accumulator_A[0]                       Rise  0.3000 0.0000                                                                                       | 
|    i_0_5/i_0/A                    INV_X1        Rise  0.3010 0.0010 0.0410                      1.70023                                                   | 
|    i_0_5/i_0/ZN                   INV_X1        Fall  0.3170 0.0160 0.0130             0.448828 3.17093  3.61975           2       100                    | 
|    i_0_5/i_1/A1                   NAND2_X1      Fall  0.3170 0.0000 0.0130                      1.5292                                                    | 
|    i_0_5/i_1/ZN                   NAND2_X1      Rise  0.3440 0.0270 0.0190             0.369672 5.7824   6.15207           3       100                    | 
|    i_0_5/i_5/A                    INV_X1        Rise  0.3440 0.0000 0.0190                      1.70023                                                   | 
|    i_0_5/i_5/ZN                   INV_X1        Fall  0.3540 0.0100 0.0070             0.297592 1.68975  1.98734           1       100                    | 
|    i_0_5/i_7/A2                   AOI22_X1      Fall  0.3540 0.0000 0.0070                      1.43339                                                   | 
|    i_0_5/i_7/ZN                   AOI22_X1      Rise  0.4040 0.0500 0.0380             0.684526 3.9038   4.58832           2       100                    | 
|    i_0_5/i_11/A1                  OAI22_X1      Rise  0.4040 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_11/ZN                  OAI22_X1      Fall  0.4370 0.0330 0.0190             0.730191 3.92027  4.65046           2       100                    | 
|    i_0_5/i_15/A1                  AOI22_X1      Fall  0.4370 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_15/ZN                  AOI22_X1      Rise  0.4870 0.0500 0.0380             0.741851 3.9038   4.64565           2       100                    | 
|    i_0_5/i_19/A1                  OAI22_X1      Rise  0.4870 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_19/ZN                  OAI22_X1      Fall  0.5190 0.0320 0.0190             0.495544 3.92027  4.41581           2       100                    | 
|    i_0_5/i_23/A1                  AOI22_X1      Fall  0.5190 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_23/ZN                  AOI22_X1      Rise  0.5690 0.0500 0.0380             0.623294 3.9038   4.52709           2       100                    | 
|    i_0_5/i_27/A1                  OAI22_X1      Rise  0.5690 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_27/ZN                  OAI22_X1      Fall  0.6010 0.0320 0.0210             0.638512 3.92027  4.55878           2       100                    | 
|    i_0_5/i_31/A1                  AOI22_X1      Fall  0.6010 0.0000 0.0210                      1.50384                                                   | 
|    i_0_5/i_31/ZN                  AOI22_X1      Rise  0.6530 0.0520 0.0390             0.903991 3.9038   4.80779           2       100                    | 
|    i_0_5/i_35/A1                  OAI22_X1      Rise  0.6530 0.0000 0.0390                      1.67104                                                   | 
|    i_0_5/i_35/ZN                  OAI22_X1      Fall  0.6860 0.0330 0.0190             0.686585 3.92027  4.60685           2       100                    | 
|    i_0_5/i_39/A1                  AOI22_X1      Fall  0.6860 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_39/ZN                  AOI22_X1      Rise  0.7350 0.0490 0.0370             0.533785 3.9038   4.43758           2       100                    | 
|    i_0_5/i_43/A1                  OAI22_X1      Rise  0.7350 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_43/ZN                  OAI22_X1      Fall  0.7670 0.0320 0.0190             0.505102 3.92027  4.42537           2       100                    | 
|    i_0_5/i_47/A1                  AOI22_X1      Fall  0.7670 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_47/ZN                  AOI22_X1      Rise  0.8160 0.0490 0.0370             0.531642 3.9038   4.43544           2       100                    | 
|    i_0_5/i_51/A1                  OAI22_X1      Rise  0.8160 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_51/ZN                  OAI22_X1      Fall  0.8480 0.0320 0.0190             0.549728 3.92027  4.46999           2       100                    | 
|    i_0_5/i_55/A1                  AOI22_X1      Fall  0.8480 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_55/ZN                  AOI22_X1      Rise  0.8990 0.0510 0.0390             0.913231 3.9038   4.81703           2       100                    | 
|    i_0_5/i_59/A1                  OAI22_X1      Rise  0.8990 0.0000 0.0390                      1.67104                                                   | 
|    i_0_5/i_59/ZN                  OAI22_X1      Fall  0.9320 0.0330 0.0190             0.83423  3.92027  4.7545            2       100                    | 
|    i_0_5/i_63/A1                  AOI22_X1      Fall  0.9320 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_63/ZN                  AOI22_X1      Rise  0.9810 0.0490 0.0370             0.47518  3.9038   4.37898           2       100                    | 
|    i_0_5/i_67/A1                  OAI22_X1      Rise  0.9810 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_67/ZN                  OAI22_X1      Fall  1.0130 0.0320 0.0200             0.483809 3.92027  4.40407           2       100                    | 
|    i_0_5/i_71/A1                  AOI22_X1      Fall  1.0130 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_71/ZN                  AOI22_X1      Rise  1.0630 0.0500 0.0380             0.654637 3.9038   4.55843           2       100                    | 
|    i_0_5/i_75/A1                  OAI22_X1      Rise  1.0630 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_75/ZN                  OAI22_X1      Fall  1.0950 0.0320 0.0190             0.419036 3.92027  4.3393            2       100                    | 
|    i_0_5/i_79/A1                  AOI22_X1      Fall  1.0950 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_79/ZN                  AOI22_X1      Rise  1.1450 0.0500 0.0380             0.613057 3.9038   4.51685           2       100                    | 
|    i_0_5/i_83/A1                  OAI22_X1      Rise  1.1450 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_83/ZN                  OAI22_X1      Fall  1.1770 0.0320 0.0200             0.497161 3.92027  4.41743           2       100                    | 
|    i_0_5/i_87/A1                  AOI22_X1      Fall  1.1770 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_87/ZN                  AOI22_X1      Rise  1.2270 0.0500 0.0380             0.625381 3.9038   4.52918           2       100                    | 
|    i_0_5/i_91/A1                  OAI22_X1      Rise  1.2270 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_91/ZN                  OAI22_X1      Fall  1.2590 0.0320 0.0190             0.506966 3.92027  4.42723           2       100                    | 
|    i_0_5/i_95/A1                  AOI22_X1      Fall  1.2590 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_95/ZN                  AOI22_X1      Rise  1.3080 0.0490 0.0370             0.509317 3.9038   4.41311           2       100                    | 
|    i_0_5/i_99/A1                  OAI22_X1      Rise  1.3080 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_99/ZN                  OAI22_X1      Fall  1.3400 0.0320 0.0200             0.506283 3.92027  4.42655           2       100                    | 
|    i_0_5/i_103/A1                 AOI22_X1      Fall  1.3400 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_103/ZN                 AOI22_X1      Rise  1.3920 0.0520 0.0400             0.998667 3.9038   4.90246           2       100                    | 
|    i_0_5/i_107/A1                 OAI22_X1      Rise  1.3940 0.0020 0.0400    0.0020            1.67104                                                   | 
|    i_0_5/i_107/ZN                 OAI22_X1      Fall  1.4270 0.0330 0.0210             0.645066 3.92027  4.56533           2       100                    | 
|    i_0_5/i_109/A                  XNOR2_X1      Fall  1.4270 0.0000 0.0210                      2.12585                                                   | 
|    i_0_5/i_109/ZN                 XNOR2_X1      Fall  1.4710 0.0440 0.0150             0.412426 1.62192  2.03435           1       100                    | 
|    i_0_5/p_0[27]                                Fall  1.4710 0.0000                                                                                       | 
|    i_0_0_289/B2                   AOI222_X1     Fall  1.4710 0.0000 0.0150                      1.45057                                                   | 
|    i_0_0_289/ZN                   AOI222_X1     Rise  1.5660 0.0950 0.0570             1.23632  1.70023  2.93655           1       100                    | 
|    i_0_0_288/A                    INV_X1        Rise  1.5660 0.0000 0.0570                      1.70023                                                   | 
|    i_0_0_288/ZN                   INV_X1        Fall  1.5750 0.0090 0.0130             0.477187 1.14029  1.61748           1       100                    | 
|    accumulator_A_reg[26]/D        DFF_X1        Fall  1.5750 0.0000 0.0130                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[26]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
|    accumulator_A_reg[26]/CK       DFF_X1        Rise  0.1670 0.0030 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1670 2.1670 | 
| library setup check                      | -0.0270 2.1400 | 
| data required time                       |  2.1400        | 
|                                          |                | 
| data required time                       |  2.1400        | 
| data arrival time                        | -1.5750        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.5670        | 
-------------------------------------------------------------


 Timing Path to Res[37] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[37] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190 0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_92/A1                 NAND2_X4      Rise  1.0530 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_92/ZN                 NAND2_X4      Fall  1.0680 0.0150 0.0090 0.547028 5.79642  6.34345           2       100                    | 
|    i_0_18/i_40/B                  XOR2_X1       Fall  1.0680 0.0000 0.0090          2.41145                                                   | 
|    i_0_18/i_40/Z                  XOR2_X1       Fall  1.1240 0.0560 0.0170 1.07218  0.94642  2.0186            1       100                    | 
|    i_0_18/p_0[37]                               Fall  1.1240 0.0000                                                                           | 
|    i_0_0_38/A                     MUX2_X1       Fall  1.1240 0.0000 0.0170          0.907039                                                  | 
|    i_0_0_38/Z                     MUX2_X1       Fall  1.2030 0.0790 0.0210 0.316156 10       10.3162           1       100                    | 
|    Res[37]                                      Fall  1.2030 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.2030        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5970        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[31]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_M_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                            Fall  0.2000 0.0000 0.1000 1.41286  6.45732  7.87018           4       100      c             | 
|    i_0_9/A[1]                      Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1   Fall  0.3190 0.1190 0.0180 0.714739 4.27641  4.99115           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1   Fall  0.3730 0.0540 0.0130 0.513943 3.35827  3.87221           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1   Fall  0.4280 0.0550 0.0150 0.873209 5.03256  5.90576           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1   Fall  0.5040 0.0760 0.0180 0.709967 4.27641  4.98638           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1   Fall  0.5610 0.0570 0.0150 0.815542 5.03256  5.8481            3       100                    | 
|    i_0_9/i_55/A1          OR3_X1   Fall  0.5610 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1   Fall  0.6380 0.0770 0.0190 0.615086 5.04407  5.65915           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1  Fall  0.6380 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1  Rise  0.6810 0.0430 0.0380 0.61808  4.17264  4.79072           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1 Rise  0.6810 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1 Fall  0.7140 0.0330 0.0200 0.75628  5.88949  6.64578           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1  Fall  0.7140 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1  Rise  0.7760 0.0620 0.0540 0.589366 4.17264  4.76201           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1 Rise  0.7760 0.0000 0.0540          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1 Fall  0.8090 0.0330 0.0220 0.450265 5.03256  5.48282           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1   Fall  0.8090 0.0000 0.0220          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1   Fall  0.8880 0.0790 0.0180 0.919969 4.27641  5.19638           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1   Fall  0.8880 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1   Fall  0.9510 0.0630 0.0180 1.13779  7.6263   8.76409           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1  Fall  0.9510 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1  Rise  1.0500 0.0990 0.0890 2.19082  4.17264  6.36346           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1 Rise  1.0500 0.0000 0.0890          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1 Fall  1.0800 0.0300 0.0260 0.309746 3.35827  3.66801           2       100                    | 
|    i_0_9/i_43/A1          OR2_X1   Fall  1.0800 0.0000 0.0260          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1   Fall  1.1430 0.0630 0.0160 0.789479 5.88949  6.67897           3       100                    | 
|    i_0_9/i_41/A1          NOR3_X1  Fall  1.1430 0.0000 0.0160          1.4005                                                    | 
|    i_0_9/i_41/ZN          NOR3_X1  Rise  1.2050 0.0620 0.0560 0.763161 4.17264  4.9358            2       100                    | 
|    i_0_9/i_40/A1          NAND2_X1 Rise  1.2050 0.0000 0.0560          1.59903                                                   | 
|    i_0_9/i_40/ZN          NAND2_X1 Fall  1.2390 0.0340 0.0230 0.845184 5.03256  5.87774           3       100                    | 
|    i_0_9/i_39/A1          OR3_X1   Fall  1.2390 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_39/ZN          OR3_X1   Fall  1.3290 0.0900 0.0230 1.43404  8.54444  9.97848           5       100                    | 
|    i_0_9/i_36/A1          NOR4_X1  Fall  1.3290 0.0000 0.0230          1.34349                                                   | 
|    i_0_9/i_36/ZN          NOR4_X1  Rise  1.4090 0.0800 0.0720 1.784    2.57361  4.3576            1       100                    | 
|    i_0_9/i_35/B           XNOR2_X1 Rise  1.4090 0.0000 0.0720          2.57361                                                   | 
|    i_0_9/i_35/ZN          XNOR2_X1 Rise  1.4610 0.0520 0.0350 0.457896 1.65135  2.10924           1       100                    | 
|    i_0_9/p_0[31]                   Rise  1.4610 0.0000                                                                           | 
|    i_0_0_235/A2           NOR2_X1  Rise  1.4610 0.0000 0.0350          1.65135                                                   | 
|    i_0_0_235/ZN           NOR2_X1  Fall  1.4750 0.0140 0.0110 0.21239  1.66384  1.87623           1       100                    | 
|    i_0_0_234/A2           NOR3_X1  Fall  1.4750 0.0000 0.0110          1.4768                                                    | 
|    i_0_0_234/ZN           NOR3_X1  Rise  1.5210 0.0460 0.0380 0.629881 1.14029  1.77017           1       100                    | 
|    multiplier_M_reg[31]/D DFF_X1   Rise  1.5210 0.0000 0.0380          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[31]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0960 0.0270 0.0050 0.553707 1.24879  1.8025            1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0960 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1650 0.0690 0.0480 25.9654  29.1189  55.0844           34      100      F    K        | 
|    multiplier_M_reg[31]/CK DFF_X1        Rise  0.1700 0.0050 0.0480          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1700 2.1700 | 
| library setup check                      | -0.0330 2.1370 | 
| data required time                       |  2.1370        | 
|                                          |                | 
| data required time                       |  2.1370        | 
| data arrival time                        | -1.5210        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6160        | 
-------------------------------------------------------------


 Timing Path to Res[35] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[35] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/i_94/A1                 NOR3_X1       Fall  1.0270 0.0000 0.0100          1.4005                                                    | 
|    i_0_18/i_94/ZN                 NOR3_X1       Rise  1.0700 0.0430 0.0350 0.218113 2.57361  2.79172           1       100                    | 
|    i_0_18/i_38/B                  XNOR2_X1      Rise  1.0700 0.0000 0.0350          2.57361                                                   | 
|    i_0_18/i_38/ZN                 XNOR2_X1      Rise  1.1140 0.0440 0.0190 0.598139 0.94642  1.54456           1       100                    | 
|    i_0_18/p_0[35]                               Rise  1.1140 0.0000                                                                           | 
|    i_0_0_36/A                     MUX2_X1       Rise  1.1140 0.0000 0.0190          0.94642                                                   | 
|    i_0_0_36/Z                     MUX2_X1       Rise  1.1750 0.0610 0.0280 0.259362 10       10.2594           1       100                    | 
|    Res[35]                                      Rise  1.1750 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.1750        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6250        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[25]/D 
  
 Path Start Point : accumulator_A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220             4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220                      7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060             2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430             18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                                | 
|    accumulator_A_reg[0]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430                      0.949653                                    F             | 
|    accumulator_A_reg[0]/Q         DFF_X1        Rise  0.3000 0.1330 0.0410             2.13233  14.8614  16.9937           8       100      F             | 
|    i_0_5/accumulator_A[0]                       Rise  0.3000 0.0000                                                                                       | 
|    i_0_5/i_0/A                    INV_X1        Rise  0.3010 0.0010 0.0410                      1.70023                                                   | 
|    i_0_5/i_0/ZN                   INV_X1        Fall  0.3170 0.0160 0.0130             0.448828 3.17093  3.61975           2       100                    | 
|    i_0_5/i_1/A1                   NAND2_X1      Fall  0.3170 0.0000 0.0130                      1.5292                                                    | 
|    i_0_5/i_1/ZN                   NAND2_X1      Rise  0.3440 0.0270 0.0190             0.369672 5.7824   6.15207           3       100                    | 
|    i_0_5/i_5/A                    INV_X1        Rise  0.3440 0.0000 0.0190                      1.70023                                                   | 
|    i_0_5/i_5/ZN                   INV_X1        Fall  0.3540 0.0100 0.0070             0.297592 1.68975  1.98734           1       100                    | 
|    i_0_5/i_7/A2                   AOI22_X1      Fall  0.3540 0.0000 0.0070                      1.43339                                                   | 
|    i_0_5/i_7/ZN                   AOI22_X1      Rise  0.4040 0.0500 0.0380             0.684526 3.9038   4.58832           2       100                    | 
|    i_0_5/i_11/A1                  OAI22_X1      Rise  0.4040 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_11/ZN                  OAI22_X1      Fall  0.4370 0.0330 0.0190             0.730191 3.92027  4.65046           2       100                    | 
|    i_0_5/i_15/A1                  AOI22_X1      Fall  0.4370 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_15/ZN                  AOI22_X1      Rise  0.4870 0.0500 0.0380             0.741851 3.9038   4.64565           2       100                    | 
|    i_0_5/i_19/A1                  OAI22_X1      Rise  0.4870 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_19/ZN                  OAI22_X1      Fall  0.5190 0.0320 0.0190             0.495544 3.92027  4.41581           2       100                    | 
|    i_0_5/i_23/A1                  AOI22_X1      Fall  0.5190 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_23/ZN                  AOI22_X1      Rise  0.5690 0.0500 0.0380             0.623294 3.9038   4.52709           2       100                    | 
|    i_0_5/i_27/A1                  OAI22_X1      Rise  0.5690 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_27/ZN                  OAI22_X1      Fall  0.6010 0.0320 0.0210             0.638512 3.92027  4.55878           2       100                    | 
|    i_0_5/i_31/A1                  AOI22_X1      Fall  0.6010 0.0000 0.0210                      1.50384                                                   | 
|    i_0_5/i_31/ZN                  AOI22_X1      Rise  0.6530 0.0520 0.0390             0.903991 3.9038   4.80779           2       100                    | 
|    i_0_5/i_35/A1                  OAI22_X1      Rise  0.6530 0.0000 0.0390                      1.67104                                                   | 
|    i_0_5/i_35/ZN                  OAI22_X1      Fall  0.6860 0.0330 0.0190             0.686585 3.92027  4.60685           2       100                    | 
|    i_0_5/i_39/A1                  AOI22_X1      Fall  0.6860 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_39/ZN                  AOI22_X1      Rise  0.7350 0.0490 0.0370             0.533785 3.9038   4.43758           2       100                    | 
|    i_0_5/i_43/A1                  OAI22_X1      Rise  0.7350 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_43/ZN                  OAI22_X1      Fall  0.7670 0.0320 0.0190             0.505102 3.92027  4.42537           2       100                    | 
|    i_0_5/i_47/A1                  AOI22_X1      Fall  0.7670 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_47/ZN                  AOI22_X1      Rise  0.8160 0.0490 0.0370             0.531642 3.9038   4.43544           2       100                    | 
|    i_0_5/i_51/A1                  OAI22_X1      Rise  0.8160 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_51/ZN                  OAI22_X1      Fall  0.8480 0.0320 0.0190             0.549728 3.92027  4.46999           2       100                    | 
|    i_0_5/i_55/A1                  AOI22_X1      Fall  0.8480 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_55/ZN                  AOI22_X1      Rise  0.8990 0.0510 0.0390             0.913231 3.9038   4.81703           2       100                    | 
|    i_0_5/i_59/A1                  OAI22_X1      Rise  0.8990 0.0000 0.0390                      1.67104                                                   | 
|    i_0_5/i_59/ZN                  OAI22_X1      Fall  0.9320 0.0330 0.0190             0.83423  3.92027  4.7545            2       100                    | 
|    i_0_5/i_63/A1                  AOI22_X1      Fall  0.9320 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_63/ZN                  AOI22_X1      Rise  0.9810 0.0490 0.0370             0.47518  3.9038   4.37898           2       100                    | 
|    i_0_5/i_67/A1                  OAI22_X1      Rise  0.9810 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_67/ZN                  OAI22_X1      Fall  1.0130 0.0320 0.0200             0.483809 3.92027  4.40407           2       100                    | 
|    i_0_5/i_71/A1                  AOI22_X1      Fall  1.0130 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_71/ZN                  AOI22_X1      Rise  1.0630 0.0500 0.0380             0.654637 3.9038   4.55843           2       100                    | 
|    i_0_5/i_75/A1                  OAI22_X1      Rise  1.0630 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_75/ZN                  OAI22_X1      Fall  1.0950 0.0320 0.0190             0.419036 3.92027  4.3393            2       100                    | 
|    i_0_5/i_79/A1                  AOI22_X1      Fall  1.0950 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_79/ZN                  AOI22_X1      Rise  1.1450 0.0500 0.0380             0.613057 3.9038   4.51685           2       100                    | 
|    i_0_5/i_83/A1                  OAI22_X1      Rise  1.1450 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_83/ZN                  OAI22_X1      Fall  1.1770 0.0320 0.0200             0.497161 3.92027  4.41743           2       100                    | 
|    i_0_5/i_87/A1                  AOI22_X1      Fall  1.1770 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_87/ZN                  AOI22_X1      Rise  1.2270 0.0500 0.0380             0.625381 3.9038   4.52918           2       100                    | 
|    i_0_5/i_91/A1                  OAI22_X1      Rise  1.2270 0.0000 0.0380                      1.67104                                                   | 
|    i_0_5/i_91/ZN                  OAI22_X1      Fall  1.2590 0.0320 0.0190             0.506966 3.92027  4.42723           2       100                    | 
|    i_0_5/i_95/A1                  AOI22_X1      Fall  1.2590 0.0000 0.0190                      1.50384                                                   | 
|    i_0_5/i_95/ZN                  AOI22_X1      Rise  1.3080 0.0490 0.0370             0.509317 3.9038   4.41311           2       100                    | 
|    i_0_5/i_99/A1                  OAI22_X1      Rise  1.3080 0.0000 0.0370                      1.67104                                                   | 
|    i_0_5/i_99/ZN                  OAI22_X1      Fall  1.3400 0.0320 0.0200             0.506283 3.92027  4.42655           2       100                    | 
|    i_0_5/i_103/A1                 AOI22_X1      Fall  1.3400 0.0000 0.0200                      1.50384                                                   | 
|    i_0_5/i_103/ZN                 AOI22_X1      Rise  1.3920 0.0520 0.0400             0.998667 3.9038   4.90246           2       100                    | 
|    i_0_5/i_105/A                  XNOR2_X1      Rise  1.3940 0.0020 0.0400    0.0020            2.23275                                                   | 
|    i_0_5/i_105/ZN                 XNOR2_X1      Fall  1.4150 0.0210 0.0150             0.310614 1.62192  1.93254           1       100                    | 
|    i_0_5/p_0[26]                                Fall  1.4150 0.0000                                                                                       | 
|    i_0_0_287/B2                   AOI222_X1     Fall  1.4150 0.0000 0.0150                      1.45057                                                   | 
|    i_0_0_287/ZN                   AOI222_X1     Rise  1.5030 0.0880 0.0520             0.347006 1.70023  2.04724           1       100                    | 
|    i_0_0_286/A                    INV_X1        Rise  1.5030 0.0000 0.0520                      1.70023                                                   | 
|    i_0_0_286/ZN                   INV_X1        Fall  1.5120 0.0090 0.0120             0.496641 1.14029  1.63693           1       100                    | 
|    accumulator_A_reg[25]/D        DFF_X1        Fall  1.5120 0.0000 0.0120                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[25]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
|    accumulator_A_reg[25]/CK       DFF_X1        Rise  0.1670 0.0030 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1670 2.1670 | 
| library setup check                      | -0.0270 2.1400 | 
| data required time                       |  2.1400        | 
|                                          |                | 
| data required time                       |  2.1400        | 
| data arrival time                        | -1.5120        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.6300        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[31]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                               Fall  0.2000 0.0000 0.1000 2.33329  6.421    8.7543            4       100      c             | 
|    i_0_11/B[1]                        Fall  0.2000 0.0000                                                                           | 
|    i_0_11/i_60/A2           OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_11/i_60/ZN           OR3_X1    Fall  0.3190 0.1190 0.0180 0.688527 4.27641  4.96494           3       100                    | 
|    i_0_11/i_59/A1           OR2_X1    Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_59/ZN           OR2_X1    Fall  0.3730 0.0540 0.0140 0.731598 3.35827  4.08986           2       100                    | 
|    i_0_11/i_58/A1           OR2_X1    Fall  0.3730 0.0000 0.0140          0.792385                                                  | 
|    i_0_11/i_58/ZN           OR2_X1    Fall  0.4290 0.0560 0.0150 1.0345   5.03256  6.06706           3       100                    | 
|    i_0_11/i_57/A1           OR3_X1    Fall  0.4290 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_57/ZN           OR3_X1    Fall  0.5050 0.0760 0.0180 0.94137  4.27641  5.21778           3       100                    | 
|    i_0_11/i_56/A1           OR2_X1    Fall  0.5050 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_56/ZN           OR2_X1    Fall  0.5620 0.0570 0.0150 0.865954 5.03256  5.89851           3       100                    | 
|    i_0_11/i_55/A1           OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_55/ZN           OR3_X1    Fall  0.6410 0.0790 0.0190 1.1229   5.04407  6.16697           3       100                    | 
|    i_0_11/i_54/A1           NOR2_X1   Fall  0.6410 0.0000 0.0190          1.41309                                                   | 
|    i_0_11/i_54/ZN           NOR2_X1   Rise  0.6840 0.0430 0.0380 0.538279 4.17264  4.71092           2       100                    | 
|    i_0_11/i_53/A1           NAND2_X1  Rise  0.6840 0.0000 0.0380          1.59903                                                   | 
|    i_0_11/i_53/ZN           NAND2_X1  Fall  0.7190 0.0350 0.0210 1.26011  5.88949  7.14961           3       100                    | 
|    i_0_11/i_51/A1           NOR3_X1   Fall  0.7190 0.0000 0.0210          1.4005                                                    | 
|    i_0_11/i_51/ZN           NOR3_X1   Rise  0.7810 0.0620 0.0540 0.592078 4.17264  4.76472           2       100                    | 
|    i_0_11/i_50/A1           NAND2_X1  Rise  0.7810 0.0000 0.0540          1.59903                                                   | 
|    i_0_11/i_50/ZN           NAND2_X1  Fall  0.8170 0.0360 0.0230 1.36557  5.03256  6.39812           3       100                    | 
|    i_0_11/i_49/A1           OR3_X1    Fall  0.8170 0.0000 0.0230          0.775543                                                  | 
|    i_0_11/i_49/ZN           OR3_X1    Fall  0.8970 0.0800 0.0190 1.01982  4.27641  5.29623           3       100                    | 
|    i_0_11/i_48/A1           OR2_X1    Fall  0.8970 0.0000 0.0190          0.792385                                                  | 
|    i_0_11/i_48/ZN           OR2_X1    Fall  0.9610 0.0640 0.0180 1.56692  7.6263   9.19322           4       100                    | 
|    i_0_11/i_45/A1           NOR4_X1   Fall  0.9610 0.0000 0.0180          1.34349                                                   | 
|    i_0_11/i_45/ZN           NOR4_X1   Rise  1.0480 0.0870 0.0790 1.09053  4.17264  5.26317           2       100                    | 
|    i_0_11/i_44/A1           NAND2_X1  Rise  1.0480 0.0000 0.0790          1.59903                                                   | 
|    i_0_11/i_44/ZN           NAND2_X1  Fall  1.0780 0.0300 0.0240 0.596016 3.35827  3.95428           2       100                    | 
|    i_0_11/i_43/A1           OR2_X1    Fall  1.0780 0.0000 0.0240          0.792385                                                  | 
|    i_0_11/i_43/ZN           OR2_X1    Fall  1.1400 0.0620 0.0160 1.02979  5.88949  6.91928           3       100                    | 
|    i_0_11/i_41/A1           NOR3_X1   Fall  1.1400 0.0000 0.0160          1.4005                                                    | 
|    i_0_11/i_41/ZN           NOR3_X1   Rise  1.2000 0.0600 0.0540 0.530943 4.17264  4.70358           2       100                    | 
|    i_0_11/i_40/A1           NAND2_X1  Rise  1.2000 0.0000 0.0540          1.59903                                                   | 
|    i_0_11/i_40/ZN           NAND2_X1  Fall  1.2350 0.0350 0.0230 1.21086  5.03256  6.24341           3       100                    | 
|    i_0_11/i_39/A1           OR3_X1    Fall  1.2350 0.0000 0.0230          0.775543                                                  | 
|    i_0_11/i_39/ZN           OR3_X1    Fall  1.3260 0.0910 0.0240 2.16017  8.54444  10.7046           5       100                    | 
|    i_0_11/i_37/A1           NOR3_X1   Fall  1.3260 0.0000 0.0240          1.4005                                                    | 
|    i_0_11/i_37/ZN           NOR3_X1   Rise  1.3740 0.0480 0.0420 0.149181 2.57361  2.72279           1       100                    | 
|    i_0_11/i_34/B            XNOR2_X1  Rise  1.3740 0.0000 0.0420          2.57361                                                   | 
|    i_0_11/i_34/ZN           XNOR2_X1  Fall  1.4000 0.0260 0.0260 0.54116  1.62192  2.16308           1       100                    | 
|    i_0_11/p_0[30]                     Fall  1.4000 0.0000                                                                           | 
|    i_0_0_164/B2             AOI222_X1 Fall  1.4000 0.0000 0.0260          1.45057                                                   | 
|    i_0_0_164/ZN             AOI222_X1 Rise  1.4960 0.0960 0.0550 0.779764 1.70023  2.47999           1       100                    | 
|    i_0_0_163/A              INV_X1    Rise  1.4960 0.0000 0.0550          1.70023                                                   | 
|    i_0_0_163/ZN             INV_X1    Fall  1.5040 0.0080 0.0120 0.224623 1.14029  1.36491           1       100                    | 
|    multiplicand_Q_reg[31]/D DFF_X1    Fall  1.5040 0.0000 0.0120          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[31]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
|    multiplicand_Q_reg[31]/CK      DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1630 2.1630 | 
| library setup check                      | -0.0280 2.1350 | 
| data required time                       |  2.1350        | 
|                                          |                | 
| data required time                       |  2.1350        | 
| data arrival time                        | -1.5040        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6310        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[32]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_Q_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                              Fall  0.2000 0.0000 0.1000 2.33329  6.421    8.7543            4       100      c             | 
|    i_0_11/B[1]                       Fall  0.2000 0.0000                                                                           | 
|    i_0_11/i_60/A2           OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_11/i_60/ZN           OR3_X1   Fall  0.3190 0.1190 0.0180 0.688527 4.27641  4.96494           3       100                    | 
|    i_0_11/i_59/A1           OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_59/ZN           OR2_X1   Fall  0.3730 0.0540 0.0140 0.731598 3.35827  4.08986           2       100                    | 
|    i_0_11/i_58/A1           OR2_X1   Fall  0.3730 0.0000 0.0140          0.792385                                                  | 
|    i_0_11/i_58/ZN           OR2_X1   Fall  0.4290 0.0560 0.0150 1.0345   5.03256  6.06706           3       100                    | 
|    i_0_11/i_57/A1           OR3_X1   Fall  0.4290 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_57/ZN           OR3_X1   Fall  0.5050 0.0760 0.0180 0.94137  4.27641  5.21778           3       100                    | 
|    i_0_11/i_56/A1           OR2_X1   Fall  0.5050 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_56/ZN           OR2_X1   Fall  0.5620 0.0570 0.0150 0.865954 5.03256  5.89851           3       100                    | 
|    i_0_11/i_55/A1           OR3_X1   Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_55/ZN           OR3_X1   Fall  0.6410 0.0790 0.0190 1.1229   5.04407  6.16697           3       100                    | 
|    i_0_11/i_54/A1           NOR2_X1  Fall  0.6410 0.0000 0.0190          1.41309                                                   | 
|    i_0_11/i_54/ZN           NOR2_X1  Rise  0.6840 0.0430 0.0380 0.538279 4.17264  4.71092           2       100                    | 
|    i_0_11/i_53/A1           NAND2_X1 Rise  0.6840 0.0000 0.0380          1.59903                                                   | 
|    i_0_11/i_53/ZN           NAND2_X1 Fall  0.7190 0.0350 0.0210 1.26011  5.88949  7.14961           3       100                    | 
|    i_0_11/i_51/A1           NOR3_X1  Fall  0.7190 0.0000 0.0210          1.4005                                                    | 
|    i_0_11/i_51/ZN           NOR3_X1  Rise  0.7810 0.0620 0.0540 0.592078 4.17264  4.76472           2       100                    | 
|    i_0_11/i_50/A1           NAND2_X1 Rise  0.7810 0.0000 0.0540          1.59903                                                   | 
|    i_0_11/i_50/ZN           NAND2_X1 Fall  0.8170 0.0360 0.0230 1.36557  5.03256  6.39812           3       100                    | 
|    i_0_11/i_49/A1           OR3_X1   Fall  0.8170 0.0000 0.0230          0.775543                                                  | 
|    i_0_11/i_49/ZN           OR3_X1   Fall  0.8970 0.0800 0.0190 1.01982  4.27641  5.29623           3       100                    | 
|    i_0_11/i_48/A1           OR2_X1   Fall  0.8970 0.0000 0.0190          0.792385                                                  | 
|    i_0_11/i_48/ZN           OR2_X1   Fall  0.9610 0.0640 0.0180 1.56692  7.6263   9.19322           4       100                    | 
|    i_0_11/i_45/A1           NOR4_X1  Fall  0.9610 0.0000 0.0180          1.34349                                                   | 
|    i_0_11/i_45/ZN           NOR4_X1  Rise  1.0480 0.0870 0.0790 1.09053  4.17264  5.26317           2       100                    | 
|    i_0_11/i_44/A1           NAND2_X1 Rise  1.0480 0.0000 0.0790          1.59903                                                   | 
|    i_0_11/i_44/ZN           NAND2_X1 Fall  1.0780 0.0300 0.0240 0.596016 3.35827  3.95428           2       100                    | 
|    i_0_11/i_43/A1           OR2_X1   Fall  1.0780 0.0000 0.0240          0.792385                                                  | 
|    i_0_11/i_43/ZN           OR2_X1   Fall  1.1400 0.0620 0.0160 1.02979  5.88949  6.91928           3       100                    | 
|    i_0_11/i_41/A1           NOR3_X1  Fall  1.1400 0.0000 0.0160          1.4005                                                    | 
|    i_0_11/i_41/ZN           NOR3_X1  Rise  1.2000 0.0600 0.0540 0.530943 4.17264  4.70358           2       100                    | 
|    i_0_11/i_40/A1           NAND2_X1 Rise  1.2000 0.0000 0.0540          1.59903                                                   | 
|    i_0_11/i_40/ZN           NAND2_X1 Fall  1.2350 0.0350 0.0230 1.21086  5.03256  6.24341           3       100                    | 
|    i_0_11/i_39/A1           OR3_X1   Fall  1.2350 0.0000 0.0230          0.775543                                                  | 
|    i_0_11/i_39/ZN           OR3_X1   Fall  1.3260 0.0910 0.0240 2.16017  8.54444  10.7046           5       100                    | 
|    i_0_11/i_36/A1           NOR4_X1  Fall  1.3260 0.0000 0.0240          1.34349                                                   | 
|    i_0_11/i_36/ZN           NOR4_X1  Rise  1.3980 0.0720 0.0650 0.972146 2.57361  3.54575           1       100                    | 
|    i_0_11/i_35/B            XNOR2_X1 Rise  1.3980 0.0000 0.0650          2.57361                                                   | 
|    i_0_11/i_35/ZN           XNOR2_X1 Rise  1.4480 0.0500 0.0340 0.204252 1.62303  1.82728           1       100                    | 
|    i_0_11/p_0[31]                    Rise  1.4480 0.0000                                                                           | 
|    i_0_0_168/B2             AOI22_X1 Rise  1.4480 0.0000 0.0340          1.62303                                                   | 
|    i_0_0_168/ZN             AOI22_X1 Fall  1.4750 0.0270 0.0280 0.25614  1.59903  1.85517           1       100                    | 
|    i_0_0_166/A1             NAND2_X1 Fall  1.4750 0.0000 0.0280          1.5292                                                    | 
|    i_0_0_166/ZN             NAND2_X1 Rise  1.4960 0.0210 0.0120 0.27739  1.14029  1.41768           1       100                    | 
|    multiplicand_Q_reg[32]/D DFF_X1   Rise  1.4960 0.0000 0.0120          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[32]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
|    multiplicand_Q_reg[32]/CK      DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1630 2.1630 | 
| library setup check                      | -0.0280 2.1350 | 
| data required time                       |  2.1350        | 
|                                          |                | 
| data required time                       |  2.1350        | 
| data arrival time                        | -1.4960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6390        | 
-------------------------------------------------------------


 Timing Path to Res[36] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[36] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220             4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220                      7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060             2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430             18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                                | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430                      0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180             1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                                       | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180                      5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220             0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220                      3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090             0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090                      2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080             0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080                      2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100             0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100                      5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220             0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220                      3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090             0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090                      2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100             0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100                      5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220             0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220                      3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100             1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100                      5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180             0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180                      5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090             0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090                      5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150             0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150                      3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110             0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110                      2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120             0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120                      2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080             0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080                      2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100             1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100                      5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190             0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190                      5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100             0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100                      5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150             0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150                      6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070             1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070                      5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190             0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190                      5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100             0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100                      5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150             0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150                      6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070             1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070                      5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190             0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190                      5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080             0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080                      2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100             0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/sgo__sro_c95/A1         NOR2_X4       Fall  1.0270 0.0000 0.0100                      5.59465                                                   | 
|    i_0_18/sgo__sro_c95/ZN         NOR2_X4       Rise  1.0530 0.0260 0.0190             0.409693 8.52857  8.93827           2       100                    | 
|    i_0_18/i_39/B                  XNOR2_X1      Rise  1.0530 0.0000 0.0190                      2.57361                                                   | 
|    i_0_18/i_39/ZN                 XNOR2_X1      Rise  1.0950 0.0420 0.0210             0.917112 0.94642  1.86353           1       100                    | 
|    i_0_18/p_0[36]                               Rise  1.0950 0.0000                                                                                       | 
|    i_0_0_37/A                     MUX2_X1       Rise  1.0970 0.0020 0.0210    0.0020            0.94642                                                   | 
|    i_0_0_37/Z                     MUX2_X1       Rise  1.1600 0.0630 0.0290             0.594073 10       10.5941           1       100                    | 
|    Res[36]                                      Rise  1.1600 0.0000 0.0290                      10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.1600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6400        | 
-------------------------------------------------------------


 Timing Path to Res[34] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[34] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/i_95/A1                 NOR2_X1       Fall  1.0270 0.0000 0.0100          1.41309                                                   | 
|    i_0_18/i_95/ZN                 NOR2_X1       Rise  1.0570 0.0300 0.0220 0.394899 2.57361  2.96851           1       100                    | 
|    i_0_18/i_37/B                  XNOR2_X1      Rise  1.0570 0.0000 0.0220          2.57361                                                   | 
|    i_0_18/i_37/ZN                 XNOR2_X1      Rise  1.0980 0.0410 0.0180 0.351736 0.94642  1.29816           1       100                    | 
|    i_0_18/p_0[34]                               Rise  1.0980 0.0000                                                                           | 
|    i_0_0_35/A                     MUX2_X1       Rise  1.0980 0.0000 0.0180          0.94642                                                   | 
|    i_0_0_35/Z                     MUX2_X1       Rise  1.1600 0.0620 0.0290 0.551331 10       10.5513           1       100                    | 
|    Res[34]                                      Rise  1.1600 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.1600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6400        | 
-------------------------------------------------------------


 Timing Path to Res[33] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[33] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_96/A1                 OR2_X4        Fall  0.9820 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_96/ZN                 OR2_X4        Fall  1.0270 0.0450 0.0100 0.891194 12.6626  13.5537           4       100                    | 
|    i_0_18/i_36/B                  XOR2_X1       Fall  1.0270 0.0000 0.0100          2.41145                                                   | 
|    i_0_18/i_36/Z                  XOR2_X1       Fall  1.0810 0.0540 0.0160 0.277728 0.94642  1.22415           1       100                    | 
|    i_0_18/p_0[33]                               Fall  1.0810 0.0000                                                                           | 
|    i_0_0_34/A                     MUX2_X1       Fall  1.0810 0.0000 0.0160          0.907039                                                  | 
|    i_0_0_34/Z                     MUX2_X1       Fall  1.1600 0.0790 0.0210 0.830442 10       10.8304           1       100                    | 
|    Res[33]                                      Fall  1.1600 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.1600        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6400        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[29]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                               Fall  0.2000 0.0000 0.1000 2.33329  6.421    8.7543            4       100      c             | 
|    i_0_11/B[1]                        Fall  0.2000 0.0000                                                                           | 
|    i_0_11/i_60/A2           OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_11/i_60/ZN           OR3_X1    Fall  0.3190 0.1190 0.0180 0.688527 4.27641  4.96494           3       100                    | 
|    i_0_11/i_59/A1           OR2_X1    Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_59/ZN           OR2_X1    Fall  0.3730 0.0540 0.0140 0.731598 3.35827  4.08986           2       100                    | 
|    i_0_11/i_58/A1           OR2_X1    Fall  0.3730 0.0000 0.0140          0.792385                                                  | 
|    i_0_11/i_58/ZN           OR2_X1    Fall  0.4290 0.0560 0.0150 1.0345   5.03256  6.06706           3       100                    | 
|    i_0_11/i_57/A1           OR3_X1    Fall  0.4290 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_57/ZN           OR3_X1    Fall  0.5050 0.0760 0.0180 0.94137  4.27641  5.21778           3       100                    | 
|    i_0_11/i_56/A1           OR2_X1    Fall  0.5050 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_56/ZN           OR2_X1    Fall  0.5620 0.0570 0.0150 0.865954 5.03256  5.89851           3       100                    | 
|    i_0_11/i_55/A1           OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_55/ZN           OR3_X1    Fall  0.6410 0.0790 0.0190 1.1229   5.04407  6.16697           3       100                    | 
|    i_0_11/i_54/A1           NOR2_X1   Fall  0.6410 0.0000 0.0190          1.41309                                                   | 
|    i_0_11/i_54/ZN           NOR2_X1   Rise  0.6840 0.0430 0.0380 0.538279 4.17264  4.71092           2       100                    | 
|    i_0_11/i_53/A1           NAND2_X1  Rise  0.6840 0.0000 0.0380          1.59903                                                   | 
|    i_0_11/i_53/ZN           NAND2_X1  Fall  0.7190 0.0350 0.0210 1.26011  5.88949  7.14961           3       100                    | 
|    i_0_11/i_51/A1           NOR3_X1   Fall  0.7190 0.0000 0.0210          1.4005                                                    | 
|    i_0_11/i_51/ZN           NOR3_X1   Rise  0.7810 0.0620 0.0540 0.592078 4.17264  4.76472           2       100                    | 
|    i_0_11/i_50/A1           NAND2_X1  Rise  0.7810 0.0000 0.0540          1.59903                                                   | 
|    i_0_11/i_50/ZN           NAND2_X1  Fall  0.8170 0.0360 0.0230 1.36557  5.03256  6.39812           3       100                    | 
|    i_0_11/i_49/A1           OR3_X1    Fall  0.8170 0.0000 0.0230          0.775543                                                  | 
|    i_0_11/i_49/ZN           OR3_X1    Fall  0.8970 0.0800 0.0190 1.01982  4.27641  5.29623           3       100                    | 
|    i_0_11/i_48/A1           OR2_X1    Fall  0.8970 0.0000 0.0190          0.792385                                                  | 
|    i_0_11/i_48/ZN           OR2_X1    Fall  0.9610 0.0640 0.0180 1.56692  7.6263   9.19322           4       100                    | 
|    i_0_11/i_45/A1           NOR4_X1   Fall  0.9610 0.0000 0.0180          1.34349                                                   | 
|    i_0_11/i_45/ZN           NOR4_X1   Rise  1.0480 0.0870 0.0790 1.09053  4.17264  5.26317           2       100                    | 
|    i_0_11/i_44/A1           NAND2_X1  Rise  1.0480 0.0000 0.0790          1.59903                                                   | 
|    i_0_11/i_44/ZN           NAND2_X1  Fall  1.0780 0.0300 0.0240 0.596016 3.35827  3.95428           2       100                    | 
|    i_0_11/i_43/A1           OR2_X1    Fall  1.0780 0.0000 0.0240          0.792385                                                  | 
|    i_0_11/i_43/ZN           OR2_X1    Fall  1.1400 0.0620 0.0160 1.02979  5.88949  6.91928           3       100                    | 
|    i_0_11/i_41/A1           NOR3_X1   Fall  1.1400 0.0000 0.0160          1.4005                                                    | 
|    i_0_11/i_41/ZN           NOR3_X1   Rise  1.2000 0.0600 0.0540 0.530943 4.17264  4.70358           2       100                    | 
|    i_0_11/i_40/A1           NAND2_X1  Rise  1.2000 0.0000 0.0540          1.59903                                                   | 
|    i_0_11/i_40/ZN           NAND2_X1  Fall  1.2350 0.0350 0.0230 1.21086  5.03256  6.24341           3       100                    | 
|    i_0_11/i_39/A1           OR3_X1    Fall  1.2350 0.0000 0.0230          0.775543                                                  | 
|    i_0_11/i_39/ZN           OR3_X1    Fall  1.3260 0.0910 0.0240 2.16017  8.54444  10.7046           5       100                    | 
|    i_0_11/i_32/B            XOR2_X1   Fall  1.3260 0.0000 0.0240          2.41145                                                   | 
|    i_0_11/i_32/Z            XOR2_X1   Fall  1.3880 0.0620 0.0250 0.381869 1.62192  2.00379           1       100                    | 
|    i_0_11/p_0[28]                     Fall  1.3880 0.0000                                                                           | 
|    i_0_0_160/B2             AOI222_X1 Fall  1.3880 0.0000 0.0250          1.45057                                                   | 
|    i_0_0_160/ZN             AOI222_X1 Rise  1.4790 0.0910 0.0510 0.257191 1.70023  1.95742           1       100                    | 
|    i_0_0_159/A              INV_X1    Rise  1.4790 0.0000 0.0510          1.70023                                                   | 
|    i_0_0_159/ZN             INV_X1    Fall  1.4890 0.0100 0.0120 0.692096 1.14029  1.83239           1       100                    | 
|    multiplicand_Q_reg[29]/D DFF_X1    Fall  1.4890 0.0000 0.0120          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[29]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
|    multiplicand_Q_reg[29]/CK      DFF_X1        Rise  0.1620 0.0000 0.0400          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1620 2.1620 | 
| library setup check                      | -0.0280 2.1340 | 
| data required time                       |  2.1340        | 
|                                          |                | 
| data required time                       |  2.1340        | 
| data arrival time                        | -1.4890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6450        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[30]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                               Fall  0.2000 0.0000 0.1000 2.33329  6.421    8.7543            4       100      c             | 
|    i_0_11/B[1]                        Fall  0.2000 0.0000                                                                           | 
|    i_0_11/i_60/A2           OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_11/i_60/ZN           OR3_X1    Fall  0.3190 0.1190 0.0180 0.688527 4.27641  4.96494           3       100                    | 
|    i_0_11/i_59/A1           OR2_X1    Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_59/ZN           OR2_X1    Fall  0.3730 0.0540 0.0140 0.731598 3.35827  4.08986           2       100                    | 
|    i_0_11/i_58/A1           OR2_X1    Fall  0.3730 0.0000 0.0140          0.792385                                                  | 
|    i_0_11/i_58/ZN           OR2_X1    Fall  0.4290 0.0560 0.0150 1.0345   5.03256  6.06706           3       100                    | 
|    i_0_11/i_57/A1           OR3_X1    Fall  0.4290 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_57/ZN           OR3_X1    Fall  0.5050 0.0760 0.0180 0.94137  4.27641  5.21778           3       100                    | 
|    i_0_11/i_56/A1           OR2_X1    Fall  0.5050 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_56/ZN           OR2_X1    Fall  0.5620 0.0570 0.0150 0.865954 5.03256  5.89851           3       100                    | 
|    i_0_11/i_55/A1           OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_55/ZN           OR3_X1    Fall  0.6410 0.0790 0.0190 1.1229   5.04407  6.16697           3       100                    | 
|    i_0_11/i_54/A1           NOR2_X1   Fall  0.6410 0.0000 0.0190          1.41309                                                   | 
|    i_0_11/i_54/ZN           NOR2_X1   Rise  0.6840 0.0430 0.0380 0.538279 4.17264  4.71092           2       100                    | 
|    i_0_11/i_53/A1           NAND2_X1  Rise  0.6840 0.0000 0.0380          1.59903                                                   | 
|    i_0_11/i_53/ZN           NAND2_X1  Fall  0.7190 0.0350 0.0210 1.26011  5.88949  7.14961           3       100                    | 
|    i_0_11/i_51/A1           NOR3_X1   Fall  0.7190 0.0000 0.0210          1.4005                                                    | 
|    i_0_11/i_51/ZN           NOR3_X1   Rise  0.7810 0.0620 0.0540 0.592078 4.17264  4.76472           2       100                    | 
|    i_0_11/i_50/A1           NAND2_X1  Rise  0.7810 0.0000 0.0540          1.59903                                                   | 
|    i_0_11/i_50/ZN           NAND2_X1  Fall  0.8170 0.0360 0.0230 1.36557  5.03256  6.39812           3       100                    | 
|    i_0_11/i_49/A1           OR3_X1    Fall  0.8170 0.0000 0.0230          0.775543                                                  | 
|    i_0_11/i_49/ZN           OR3_X1    Fall  0.8970 0.0800 0.0190 1.01982  4.27641  5.29623           3       100                    | 
|    i_0_11/i_48/A1           OR2_X1    Fall  0.8970 0.0000 0.0190          0.792385                                                  | 
|    i_0_11/i_48/ZN           OR2_X1    Fall  0.9610 0.0640 0.0180 1.56692  7.6263   9.19322           4       100                    | 
|    i_0_11/i_45/A1           NOR4_X1   Fall  0.9610 0.0000 0.0180          1.34349                                                   | 
|    i_0_11/i_45/ZN           NOR4_X1   Rise  1.0480 0.0870 0.0790 1.09053  4.17264  5.26317           2       100                    | 
|    i_0_11/i_44/A1           NAND2_X1  Rise  1.0480 0.0000 0.0790          1.59903                                                   | 
|    i_0_11/i_44/ZN           NAND2_X1  Fall  1.0780 0.0300 0.0240 0.596016 3.35827  3.95428           2       100                    | 
|    i_0_11/i_43/A1           OR2_X1    Fall  1.0780 0.0000 0.0240          0.792385                                                  | 
|    i_0_11/i_43/ZN           OR2_X1    Fall  1.1400 0.0620 0.0160 1.02979  5.88949  6.91928           3       100                    | 
|    i_0_11/i_41/A1           NOR3_X1   Fall  1.1400 0.0000 0.0160          1.4005                                                    | 
|    i_0_11/i_41/ZN           NOR3_X1   Rise  1.2000 0.0600 0.0540 0.530943 4.17264  4.70358           2       100                    | 
|    i_0_11/i_40/A1           NAND2_X1  Rise  1.2000 0.0000 0.0540          1.59903                                                   | 
|    i_0_11/i_40/ZN           NAND2_X1  Fall  1.2350 0.0350 0.0230 1.21086  5.03256  6.24341           3       100                    | 
|    i_0_11/i_39/A1           OR3_X1    Fall  1.2350 0.0000 0.0230          0.775543                                                  | 
|    i_0_11/i_39/ZN           OR3_X1    Fall  1.3260 0.0910 0.0240 2.16017  8.54444  10.7046           5       100                    | 
|    i_0_11/i_38/A1           NOR2_X1   Fall  1.3260 0.0000 0.0240          1.41309                                                   | 
|    i_0_11/i_38/ZN           NOR2_X1   Rise  1.3610 0.0350 0.0300 0.156631 2.57361  2.73024           1       100                    | 
|    i_0_11/i_33/B            XNOR2_X1  Rise  1.3610 0.0000 0.0300          2.57361                                                   | 
|    i_0_11/i_33/ZN           XNOR2_X1  Fall  1.3840 0.0230 0.0250 0.306949 1.62192  1.92887           1       100                    | 
|    i_0_11/p_0[29]                     Fall  1.3840 0.0000                                                                           | 
|    i_0_0_162/B2             AOI222_X1 Fall  1.3840 0.0000 0.0250          1.45057                                                   | 
|    i_0_0_162/ZN             AOI222_X1 Rise  1.4780 0.0940 0.0540 0.606848 1.70023  2.30708           1       100                    | 
|    i_0_0_161/A              INV_X1    Rise  1.4780 0.0000 0.0540          1.70023                                                   | 
|    i_0_0_161/ZN             INV_X1    Fall  1.4870 0.0090 0.0120 0.299892 1.14029  1.44018           1       100                    | 
|    multiplicand_Q_reg[30]/D DFF_X1    Fall  1.4870 0.0000 0.0120          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[30]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
|    multiplicand_Q_reg[30]/CK      DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1630 2.1630 | 
| library setup check                      | -0.0280 2.1350 | 
| data required time                       |  2.1350        | 
|                                          |                | 
| data required time                       |  2.1350        | 
| data arrival time                        | -1.4870        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6480        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[24]/D 
  
 Path Start Point : accumulator_A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[0]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    accumulator_A_reg[0]/Q         DFF_X1        Rise  0.3000 0.1330 0.0410 2.13233  14.8614  16.9937           8       100      F             | 
|    i_0_5/accumulator_A[0]                       Rise  0.3000 0.0000                                                                           | 
|    i_0_5/i_0/A                    INV_X1        Rise  0.3010 0.0010 0.0410          1.70023                                                   | 
|    i_0_5/i_0/ZN                   INV_X1        Fall  0.3170 0.0160 0.0130 0.448828 3.17093  3.61975           2       100                    | 
|    i_0_5/i_1/A1                   NAND2_X1      Fall  0.3170 0.0000 0.0130          1.5292                                                    | 
|    i_0_5/i_1/ZN                   NAND2_X1      Rise  0.3440 0.0270 0.0190 0.369672 5.7824   6.15207           3       100                    | 
|    i_0_5/i_5/A                    INV_X1        Rise  0.3440 0.0000 0.0190          1.70023                                                   | 
|    i_0_5/i_5/ZN                   INV_X1        Fall  0.3540 0.0100 0.0070 0.297592 1.68975  1.98734           1       100                    | 
|    i_0_5/i_7/A2                   AOI22_X1      Fall  0.3540 0.0000 0.0070          1.43339                                                   | 
|    i_0_5/i_7/ZN                   AOI22_X1      Rise  0.4040 0.0500 0.0380 0.684526 3.9038   4.58832           2       100                    | 
|    i_0_5/i_11/A1                  OAI22_X1      Rise  0.4040 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_11/ZN                  OAI22_X1      Fall  0.4370 0.0330 0.0190 0.730191 3.92027  4.65046           2       100                    | 
|    i_0_5/i_15/A1                  AOI22_X1      Fall  0.4370 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_15/ZN                  AOI22_X1      Rise  0.4870 0.0500 0.0380 0.741851 3.9038   4.64565           2       100                    | 
|    i_0_5/i_19/A1                  OAI22_X1      Rise  0.4870 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_19/ZN                  OAI22_X1      Fall  0.5190 0.0320 0.0190 0.495544 3.92027  4.41581           2       100                    | 
|    i_0_5/i_23/A1                  AOI22_X1      Fall  0.5190 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_23/ZN                  AOI22_X1      Rise  0.5690 0.0500 0.0380 0.623294 3.9038   4.52709           2       100                    | 
|    i_0_5/i_27/A1                  OAI22_X1      Rise  0.5690 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_27/ZN                  OAI22_X1      Fall  0.6010 0.0320 0.0210 0.638512 3.92027  4.55878           2       100                    | 
|    i_0_5/i_31/A1                  AOI22_X1      Fall  0.6010 0.0000 0.0210          1.50384                                                   | 
|    i_0_5/i_31/ZN                  AOI22_X1      Rise  0.6530 0.0520 0.0390 0.903991 3.9038   4.80779           2       100                    | 
|    i_0_5/i_35/A1                  OAI22_X1      Rise  0.6530 0.0000 0.0390          1.67104                                                   | 
|    i_0_5/i_35/ZN                  OAI22_X1      Fall  0.6860 0.0330 0.0190 0.686585 3.92027  4.60685           2       100                    | 
|    i_0_5/i_39/A1                  AOI22_X1      Fall  0.6860 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_39/ZN                  AOI22_X1      Rise  0.7350 0.0490 0.0370 0.533785 3.9038   4.43758           2       100                    | 
|    i_0_5/i_43/A1                  OAI22_X1      Rise  0.7350 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_43/ZN                  OAI22_X1      Fall  0.7670 0.0320 0.0190 0.505102 3.92027  4.42537           2       100                    | 
|    i_0_5/i_47/A1                  AOI22_X1      Fall  0.7670 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_47/ZN                  AOI22_X1      Rise  0.8160 0.0490 0.0370 0.531642 3.9038   4.43544           2       100                    | 
|    i_0_5/i_51/A1                  OAI22_X1      Rise  0.8160 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_51/ZN                  OAI22_X1      Fall  0.8480 0.0320 0.0190 0.549728 3.92027  4.46999           2       100                    | 
|    i_0_5/i_55/A1                  AOI22_X1      Fall  0.8480 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_55/ZN                  AOI22_X1      Rise  0.8990 0.0510 0.0390 0.913231 3.9038   4.81703           2       100                    | 
|    i_0_5/i_59/A1                  OAI22_X1      Rise  0.8990 0.0000 0.0390          1.67104                                                   | 
|    i_0_5/i_59/ZN                  OAI22_X1      Fall  0.9320 0.0330 0.0190 0.83423  3.92027  4.7545            2       100                    | 
|    i_0_5/i_63/A1                  AOI22_X1      Fall  0.9320 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_63/ZN                  AOI22_X1      Rise  0.9810 0.0490 0.0370 0.47518  3.9038   4.37898           2       100                    | 
|    i_0_5/i_67/A1                  OAI22_X1      Rise  0.9810 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_67/ZN                  OAI22_X1      Fall  1.0130 0.0320 0.0200 0.483809 3.92027  4.40407           2       100                    | 
|    i_0_5/i_71/A1                  AOI22_X1      Fall  1.0130 0.0000 0.0200          1.50384                                                   | 
|    i_0_5/i_71/ZN                  AOI22_X1      Rise  1.0630 0.0500 0.0380 0.654637 3.9038   4.55843           2       100                    | 
|    i_0_5/i_75/A1                  OAI22_X1      Rise  1.0630 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_75/ZN                  OAI22_X1      Fall  1.0950 0.0320 0.0190 0.419036 3.92027  4.3393            2       100                    | 
|    i_0_5/i_79/A1                  AOI22_X1      Fall  1.0950 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_79/ZN                  AOI22_X1      Rise  1.1450 0.0500 0.0380 0.613057 3.9038   4.51685           2       100                    | 
|    i_0_5/i_83/A1                  OAI22_X1      Rise  1.1450 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_83/ZN                  OAI22_X1      Fall  1.1770 0.0320 0.0200 0.497161 3.92027  4.41743           2       100                    | 
|    i_0_5/i_87/A1                  AOI22_X1      Fall  1.1770 0.0000 0.0200          1.50384                                                   | 
|    i_0_5/i_87/ZN                  AOI22_X1      Rise  1.2270 0.0500 0.0380 0.625381 3.9038   4.52918           2       100                    | 
|    i_0_5/i_91/A1                  OAI22_X1      Rise  1.2270 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_91/ZN                  OAI22_X1      Fall  1.2590 0.0320 0.0190 0.506966 3.92027  4.42723           2       100                    | 
|    i_0_5/i_95/A1                  AOI22_X1      Fall  1.2590 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_95/ZN                  AOI22_X1      Rise  1.3080 0.0490 0.0370 0.509317 3.9038   4.41311           2       100                    | 
|    i_0_5/i_99/A1                  OAI22_X1      Rise  1.3080 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_99/ZN                  OAI22_X1      Fall  1.3400 0.0320 0.0200 0.506283 3.92027  4.42655           2       100                    | 
|    i_0_5/i_101/A                  XNOR2_X1      Fall  1.3400 0.0000 0.0200          2.12585                                                   | 
|    i_0_5/i_101/ZN                 XNOR2_X1      Fall  1.3830 0.0430 0.0150 0.136846 1.62192  1.75877           1       100                    | 
|    i_0_5/p_0[25]                                Fall  1.3830 0.0000                                                                           | 
|    i_0_0_285/B2                   AOI222_X1     Fall  1.3830 0.0000 0.0150          1.45057                                                   | 
|    i_0_0_285/ZN                   AOI222_X1     Rise  1.4720 0.0890 0.0520 0.444808 1.70023  2.14504           1       100                    | 
|    i_0_0_284/A                    INV_X1        Rise  1.4720 0.0000 0.0520          1.70023                                                   | 
|    i_0_0_284/ZN                   INV_X1        Fall  1.4800 0.0080 0.0110 0.177858 1.14029  1.31815           1       100                    | 
|    accumulator_A_reg[24]/D        DFF_X1        Fall  1.4800 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[24]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
|    accumulator_A_reg[24]/CK       DFF_X1        Rise  0.1660 0.0020 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1660 2.1660 | 
| library setup check                      | -0.0260 2.1400 | 
| data required time                       |  2.1400        | 
|                                          |                | 
| data required time                       |  2.1400        | 
| data arrival time                        | -1.4800        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.6620        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[28]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                               Fall  0.2000 0.0000 0.1000 2.33329  6.421    8.7543            4       100      c             | 
|    i_0_11/B[1]                        Fall  0.2000 0.0000                                                                           | 
|    i_0_11/i_60/A2           OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_11/i_60/ZN           OR3_X1    Fall  0.3190 0.1190 0.0180 0.688527 4.27641  4.96494           3       100                    | 
|    i_0_11/i_59/A1           OR2_X1    Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_59/ZN           OR2_X1    Fall  0.3730 0.0540 0.0140 0.731598 3.35827  4.08986           2       100                    | 
|    i_0_11/i_58/A1           OR2_X1    Fall  0.3730 0.0000 0.0140          0.792385                                                  | 
|    i_0_11/i_58/ZN           OR2_X1    Fall  0.4290 0.0560 0.0150 1.0345   5.03256  6.06706           3       100                    | 
|    i_0_11/i_57/A1           OR3_X1    Fall  0.4290 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_57/ZN           OR3_X1    Fall  0.5050 0.0760 0.0180 0.94137  4.27641  5.21778           3       100                    | 
|    i_0_11/i_56/A1           OR2_X1    Fall  0.5050 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_56/ZN           OR2_X1    Fall  0.5620 0.0570 0.0150 0.865954 5.03256  5.89851           3       100                    | 
|    i_0_11/i_55/A1           OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_55/ZN           OR3_X1    Fall  0.6410 0.0790 0.0190 1.1229   5.04407  6.16697           3       100                    | 
|    i_0_11/i_54/A1           NOR2_X1   Fall  0.6410 0.0000 0.0190          1.41309                                                   | 
|    i_0_11/i_54/ZN           NOR2_X1   Rise  0.6840 0.0430 0.0380 0.538279 4.17264  4.71092           2       100                    | 
|    i_0_11/i_53/A1           NAND2_X1  Rise  0.6840 0.0000 0.0380          1.59903                                                   | 
|    i_0_11/i_53/ZN           NAND2_X1  Fall  0.7190 0.0350 0.0210 1.26011  5.88949  7.14961           3       100                    | 
|    i_0_11/i_51/A1           NOR3_X1   Fall  0.7190 0.0000 0.0210          1.4005                                                    | 
|    i_0_11/i_51/ZN           NOR3_X1   Rise  0.7810 0.0620 0.0540 0.592078 4.17264  4.76472           2       100                    | 
|    i_0_11/i_50/A1           NAND2_X1  Rise  0.7810 0.0000 0.0540          1.59903                                                   | 
|    i_0_11/i_50/ZN           NAND2_X1  Fall  0.8170 0.0360 0.0230 1.36557  5.03256  6.39812           3       100                    | 
|    i_0_11/i_49/A1           OR3_X1    Fall  0.8170 0.0000 0.0230          0.775543                                                  | 
|    i_0_11/i_49/ZN           OR3_X1    Fall  0.8970 0.0800 0.0190 1.01982  4.27641  5.29623           3       100                    | 
|    i_0_11/i_48/A1           OR2_X1    Fall  0.8970 0.0000 0.0190          0.792385                                                  | 
|    i_0_11/i_48/ZN           OR2_X1    Fall  0.9610 0.0640 0.0180 1.56692  7.6263   9.19322           4       100                    | 
|    i_0_11/i_45/A1           NOR4_X1   Fall  0.9610 0.0000 0.0180          1.34349                                                   | 
|    i_0_11/i_45/ZN           NOR4_X1   Rise  1.0480 0.0870 0.0790 1.09053  4.17264  5.26317           2       100                    | 
|    i_0_11/i_44/A1           NAND2_X1  Rise  1.0480 0.0000 0.0790          1.59903                                                   | 
|    i_0_11/i_44/ZN           NAND2_X1  Fall  1.0780 0.0300 0.0240 0.596016 3.35827  3.95428           2       100                    | 
|    i_0_11/i_43/A1           OR2_X1    Fall  1.0780 0.0000 0.0240          0.792385                                                  | 
|    i_0_11/i_43/ZN           OR2_X1    Fall  1.1400 0.0620 0.0160 1.02979  5.88949  6.91928           3       100                    | 
|    i_0_11/i_41/A1           NOR3_X1   Fall  1.1400 0.0000 0.0160          1.4005                                                    | 
|    i_0_11/i_41/ZN           NOR3_X1   Rise  1.2000 0.0600 0.0540 0.530943 4.17264  4.70358           2       100                    | 
|    i_0_11/i_40/A1           NAND2_X1  Rise  1.2000 0.0000 0.0540          1.59903                                                   | 
|    i_0_11/i_40/ZN           NAND2_X1  Fall  1.2350 0.0350 0.0230 1.21086  5.03256  6.24341           3       100                    | 
|    i_0_11/i_39/A1           OR3_X1    Fall  1.2350 0.0000 0.0230          0.775543                                                  | 
|    i_0_11/i_39/ZN           OR3_X1    Fall  1.3260 0.0910 0.0240 2.16017  8.54444  10.7046           5       100                    | 
|    i_0_11/i_30/A1           AND2_X1   Fall  1.3260 0.0000 0.0240          0.874832                                                  | 
|    i_0_11/i_30/ZN           AND2_X1   Fall  1.3630 0.0370 0.0070 0.470067 1.62192  2.09199           1       100                    | 
|    i_0_11/p_0[27]                     Fall  1.3630 0.0000                                                                           | 
|    i_0_0_158/B2             AOI222_X1 Fall  1.3630 0.0000 0.0070          1.45057                                                   | 
|    i_0_0_158/ZN             AOI222_X1 Rise  1.4530 0.0900 0.0560 0.961971 1.70023  2.6622            1       100                    | 
|    i_0_0_157/A              INV_X1    Rise  1.4530 0.0000 0.0560          1.70023                                                   | 
|    i_0_0_157/ZN             INV_X1    Fall  1.4620 0.0090 0.0130 0.521491 1.14029  1.66178           1       100                    | 
|    multiplicand_Q_reg[28]/D DFF_X1    Fall  1.4620 0.0000 0.0130          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[28]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
|    multiplicand_Q_reg[28]/CK      DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1630 2.1630 | 
| library setup check                      | -0.0290 2.1340 | 
| data required time                       |  2.1340        | 
|                                          |                | 
| data required time                       |  2.1340        | 
| data arrival time                        | -1.4620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6720        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[30]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_M_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                            Fall  0.2000 0.0000 0.1000 1.41286  6.45732  7.87018           4       100      c             | 
|    i_0_9/A[1]                      Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1   Fall  0.3190 0.1190 0.0180 0.714739 4.27641  4.99115           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1   Fall  0.3730 0.0540 0.0130 0.513943 3.35827  3.87221           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1   Fall  0.4280 0.0550 0.0150 0.873209 5.03256  5.90576           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1   Fall  0.5040 0.0760 0.0180 0.709967 4.27641  4.98638           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1   Fall  0.5610 0.0570 0.0150 0.815542 5.03256  5.8481            3       100                    | 
|    i_0_9/i_55/A1          OR3_X1   Fall  0.5610 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1   Fall  0.6380 0.0770 0.0190 0.615086 5.04407  5.65915           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1  Fall  0.6380 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1  Rise  0.6810 0.0430 0.0380 0.61808  4.17264  4.79072           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1 Rise  0.6810 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1 Fall  0.7140 0.0330 0.0200 0.75628  5.88949  6.64578           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1  Fall  0.7140 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1  Rise  0.7760 0.0620 0.0540 0.589366 4.17264  4.76201           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1 Rise  0.7760 0.0000 0.0540          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1 Fall  0.8090 0.0330 0.0220 0.450265 5.03256  5.48282           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1   Fall  0.8090 0.0000 0.0220          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1   Fall  0.8880 0.0790 0.0180 0.919969 4.27641  5.19638           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1   Fall  0.8880 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1   Fall  0.9510 0.0630 0.0180 1.13779  7.6263   8.76409           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1  Fall  0.9510 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1  Rise  1.0500 0.0990 0.0890 2.19082  4.17264  6.36346           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1 Rise  1.0500 0.0000 0.0890          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1 Fall  1.0800 0.0300 0.0260 0.309746 3.35827  3.66801           2       100                    | 
|    i_0_9/i_43/A1          OR2_X1   Fall  1.0800 0.0000 0.0260          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1   Fall  1.1430 0.0630 0.0160 0.789479 5.88949  6.67897           3       100                    | 
|    i_0_9/i_41/A1          NOR3_X1  Fall  1.1430 0.0000 0.0160          1.4005                                                    | 
|    i_0_9/i_41/ZN          NOR3_X1  Rise  1.2050 0.0620 0.0560 0.763161 4.17264  4.9358            2       100                    | 
|    i_0_9/i_40/A1          NAND2_X1 Rise  1.2050 0.0000 0.0560          1.59903                                                   | 
|    i_0_9/i_40/ZN          NAND2_X1 Fall  1.2390 0.0340 0.0230 0.845184 5.03256  5.87774           3       100                    | 
|    i_0_9/i_39/A1          OR3_X1   Fall  1.2390 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_39/ZN          OR3_X1   Fall  1.3290 0.0900 0.0230 1.43404  8.54444  9.97848           5       100                    | 
|    i_0_9/i_37/A1          NOR3_X1  Fall  1.3290 0.0000 0.0230          1.4005                                                    | 
|    i_0_9/i_37/ZN          NOR3_X1  Rise  1.3780 0.0490 0.0430 0.318727 2.57361  2.89234           1       100                    | 
|    i_0_9/i_34/B           XNOR2_X1 Rise  1.3780 0.0000 0.0430          2.57361                                                   | 
|    i_0_9/i_34/ZN          XNOR2_X1 Rise  1.4250 0.0470 0.0350 0.369854 1.68751  2.05737           1       100                    | 
|    i_0_9/p_0[30]                   Rise  1.4250 0.0000                                                                           | 
|    i_0_0_230/A1           AOI22_X1 Rise  1.4250 0.0000 0.0350          1.68751                                                   | 
|    i_0_0_230/ZN           AOI22_X1 Fall  1.4460 0.0210 0.0290 0.422578 1.70023  2.12281           1       100                    | 
|    i_0_0_229/A            INV_X1   Fall  1.4460 0.0000 0.0290          1.54936                                                   | 
|    i_0_0_229/ZN           INV_X1   Rise  1.4650 0.0190 0.0110 0.408927 1.14029  1.54922           1       100                    | 
|    multiplier_M_reg[30]/D DFF_X1   Rise  1.4650 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[30]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0960 0.0270 0.0050 0.553707 1.24879  1.8025            1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0960 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1650 0.0690 0.0480 25.9654  29.1189  55.0844           34      100      F    K        | 
|    multiplier_M_reg[30]/CK DFF_X1        Rise  0.1700 0.0050 0.0480          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1700 2.1700 | 
| library setup check                      | -0.0270 2.1430 | 
| data required time                       |  2.1430        | 
|                                          |                | 
| data required time                       |  2.1430        | 
| data arrival time                        | -1.4650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6780        | 
-------------------------------------------------------------


 Timing Path to Res[32] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[32] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190 0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_97/A1                 NAND2_X4      Rise  0.9670 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_97/ZN                 NAND2_X4      Fall  0.9820 0.0150 0.0080 0.42105  5.79642  6.21747           2       100                    | 
|    i_0_18/i_35/B                  XOR2_X1       Fall  0.9820 0.0000 0.0080          2.41145                                                   | 
|    i_0_18/i_35/Z                  XOR2_X1       Fall  1.0360 0.0540 0.0140 0.503403 0.94642  1.44982           1       100                    | 
|    i_0_18/p_0[32]                               Fall  1.0360 0.0000                                                                           | 
|    i_0_0_33/A                     MUX2_X1       Fall  1.0360 0.0000 0.0140          0.907039                                                  | 
|    i_0_0_33/Z                     MUX2_X1       Fall  1.1150 0.0790 0.0210 1.1029   10       11.1029           1       100                    | 
|    Res[32]                                      Fall  1.1150 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.1150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6850        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[29]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_M_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                            Fall  0.2000 0.0000 0.1000 1.41286  6.45732  7.87018           4       100      c             | 
|    i_0_9/A[1]                      Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1   Fall  0.3190 0.1190 0.0180 0.714739 4.27641  4.99115           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1   Fall  0.3730 0.0540 0.0130 0.513943 3.35827  3.87221           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1   Fall  0.4280 0.0550 0.0150 0.873209 5.03256  5.90576           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1   Fall  0.5040 0.0760 0.0180 0.709967 4.27641  4.98638           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1   Fall  0.5610 0.0570 0.0150 0.815542 5.03256  5.8481            3       100                    | 
|    i_0_9/i_55/A1          OR3_X1   Fall  0.5610 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1   Fall  0.6380 0.0770 0.0190 0.615086 5.04407  5.65915           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1  Fall  0.6380 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1  Rise  0.6810 0.0430 0.0380 0.61808  4.17264  4.79072           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1 Rise  0.6810 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1 Fall  0.7140 0.0330 0.0200 0.75628  5.88949  6.64578           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1  Fall  0.7140 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1  Rise  0.7760 0.0620 0.0540 0.589366 4.17264  4.76201           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1 Rise  0.7760 0.0000 0.0540          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1 Fall  0.8090 0.0330 0.0220 0.450265 5.03256  5.48282           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1   Fall  0.8090 0.0000 0.0220          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1   Fall  0.8880 0.0790 0.0180 0.919969 4.27641  5.19638           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1   Fall  0.8880 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1   Fall  0.9510 0.0630 0.0180 1.13779  7.6263   8.76409           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1  Fall  0.9510 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1  Rise  1.0500 0.0990 0.0890 2.19082  4.17264  6.36346           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1 Rise  1.0500 0.0000 0.0890          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1 Fall  1.0800 0.0300 0.0260 0.309746 3.35827  3.66801           2       100                    | 
|    i_0_9/i_43/A1          OR2_X1   Fall  1.0800 0.0000 0.0260          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1   Fall  1.1430 0.0630 0.0160 0.789479 5.88949  6.67897           3       100                    | 
|    i_0_9/i_41/A1          NOR3_X1  Fall  1.1430 0.0000 0.0160          1.4005                                                    | 
|    i_0_9/i_41/ZN          NOR3_X1  Rise  1.2050 0.0620 0.0560 0.763161 4.17264  4.9358            2       100                    | 
|    i_0_9/i_40/A1          NAND2_X1 Rise  1.2050 0.0000 0.0560          1.59903                                                   | 
|    i_0_9/i_40/ZN          NAND2_X1 Fall  1.2390 0.0340 0.0230 0.845184 5.03256  5.87774           3       100                    | 
|    i_0_9/i_39/A1          OR3_X1   Fall  1.2390 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_39/ZN          OR3_X1   Fall  1.3290 0.0900 0.0230 1.43404  8.54444  9.97848           5       100                    | 
|    i_0_9/i_38/A1          NOR2_X1  Fall  1.3290 0.0000 0.0230          1.41309                                                   | 
|    i_0_9/i_38/ZN          NOR2_X1  Rise  1.3650 0.0360 0.0310 0.329418 2.57361  2.90303           1       100                    | 
|    i_0_9/i_33/B           XNOR2_X1 Rise  1.3650 0.0000 0.0310          2.57361                                                   | 
|    i_0_9/i_33/ZN          XNOR2_X1 Rise  1.4100 0.0450 0.0350 0.315926 1.68751  2.00344           1       100                    | 
|    i_0_9/p_0[29]                   Rise  1.4100 0.0000                                                                           | 
|    i_0_0_228/A1           AOI22_X1 Rise  1.4100 0.0000 0.0350          1.68751                                                   | 
|    i_0_0_228/ZN           AOI22_X1 Fall  1.4300 0.0200 0.0290 0.309619 1.70023  2.00985           1       100                    | 
|    i_0_0_227/A            INV_X1   Fall  1.4300 0.0000 0.0290          1.54936                                                   | 
|    i_0_0_227/ZN           INV_X1   Rise  1.4500 0.0200 0.0110 0.628976 1.14029  1.76927           1       100                    | 
|    multiplier_M_reg[29]/D DFF_X1   Rise  1.4500 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[29]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0960 0.0270 0.0050 0.553707 1.24879  1.8025            1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0960 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1650 0.0690 0.0480 25.9654  29.1189  55.0844           34      100      F    K        | 
|    multiplier_M_reg[29]/CK DFF_X1        Rise  0.1700 0.0050 0.0480          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1700 2.1700 | 
| library setup check                      | -0.0270 2.1430 | 
| data required time                       |  2.1430        | 
|                                          |                | 
| data required time                       |  2.1430        | 
| data arrival time                        | -1.4500        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6930        | 
-------------------------------------------------------------


 Timing Path to Res[30] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[30] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/i_99/A1                 NOR3_X1       Fall  0.9420 0.0000 0.0070          1.4005                                                    | 
|    i_0_18/i_99/ZN                 NOR3_X1       Rise  0.9870 0.0450 0.0370 0.614986 2.57361  3.18859           1       100                    | 
|    i_0_18/i_33/B                  XNOR2_X1      Rise  0.9870 0.0000 0.0370          2.57361                                                   | 
|    i_0_18/i_33/ZN                 XNOR2_X1      Rise  1.0320 0.0450 0.0190 0.735257 0.94642  1.68168           1       100                    | 
|    i_0_18/p_0[30]                               Rise  1.0320 0.0000                                                                           | 
|    i_0_0_31/A                     MUX2_X1       Rise  1.0320 0.0000 0.0190          0.94642                                                   | 
|    i_0_0_31/Z                     MUX2_X1       Rise  1.0940 0.0620 0.0280 0.373075 10       10.3731           1       100                    | 
|    Res[30]                                      Rise  1.0940 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.0940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7060        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[28]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_M_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                            Fall  0.2000 0.0000 0.1000 1.41286  6.45732  7.87018           4       100      c             | 
|    i_0_9/A[1]                      Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1   Fall  0.3190 0.1190 0.0180 0.714739 4.27641  4.99115           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1   Fall  0.3730 0.0540 0.0130 0.513943 3.35827  3.87221           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1   Fall  0.4280 0.0550 0.0150 0.873209 5.03256  5.90576           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1   Fall  0.5040 0.0760 0.0180 0.709967 4.27641  4.98638           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1   Fall  0.5610 0.0570 0.0150 0.815542 5.03256  5.8481            3       100                    | 
|    i_0_9/i_55/A1          OR3_X1   Fall  0.5610 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1   Fall  0.6380 0.0770 0.0190 0.615086 5.04407  5.65915           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1  Fall  0.6380 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1  Rise  0.6810 0.0430 0.0380 0.61808  4.17264  4.79072           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1 Rise  0.6810 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1 Fall  0.7140 0.0330 0.0200 0.75628  5.88949  6.64578           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1  Fall  0.7140 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1  Rise  0.7760 0.0620 0.0540 0.589366 4.17264  4.76201           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1 Rise  0.7760 0.0000 0.0540          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1 Fall  0.8090 0.0330 0.0220 0.450265 5.03256  5.48282           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1   Fall  0.8090 0.0000 0.0220          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1   Fall  0.8880 0.0790 0.0180 0.919969 4.27641  5.19638           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1   Fall  0.8880 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1   Fall  0.9510 0.0630 0.0180 1.13779  7.6263   8.76409           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1  Fall  0.9510 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1  Rise  1.0500 0.0990 0.0890 2.19082  4.17264  6.36346           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1 Rise  1.0500 0.0000 0.0890          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1 Fall  1.0800 0.0300 0.0260 0.309746 3.35827  3.66801           2       100                    | 
|    i_0_9/i_43/A1          OR2_X1   Fall  1.0800 0.0000 0.0260          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1   Fall  1.1430 0.0630 0.0160 0.789479 5.88949  6.67897           3       100                    | 
|    i_0_9/i_41/A1          NOR3_X1  Fall  1.1430 0.0000 0.0160          1.4005                                                    | 
|    i_0_9/i_41/ZN          NOR3_X1  Rise  1.2050 0.0620 0.0560 0.763161 4.17264  4.9358            2       100                    | 
|    i_0_9/i_40/A1          NAND2_X1 Rise  1.2050 0.0000 0.0560          1.59903                                                   | 
|    i_0_9/i_40/ZN          NAND2_X1 Fall  1.2390 0.0340 0.0230 0.845184 5.03256  5.87774           3       100                    | 
|    i_0_9/i_39/A1          OR3_X1   Fall  1.2390 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_39/ZN          OR3_X1   Fall  1.3290 0.0900 0.0230 1.43404  8.54444  9.97848           5       100                    | 
|    i_0_9/i_32/B           XOR2_X1  Fall  1.3290 0.0000 0.0230          2.41145                                                   | 
|    i_0_9/i_32/Z           XOR2_X1  Fall  1.3900 0.0610 0.0250 0.229852 1.68751  1.91736           1       100                    | 
|    i_0_9/p_0[28]                   Fall  1.3900 0.0000                                                                           | 
|    i_0_0_226/A1           AOI22_X1 Fall  1.3900 0.0000 0.0250          1.50384                                                   | 
|    i_0_0_226/ZN           AOI22_X1 Rise  1.4290 0.0390 0.0330 0.250864 1.70023  1.95109           1       100                    | 
|    i_0_0_225/A            INV_X1   Rise  1.4290 0.0000 0.0330          1.70023                                                   | 
|    i_0_0_225/ZN           INV_X1   Fall  1.4370 0.0080 0.0080 0.151523 1.14029  1.29181           1       100                    | 
|    multiplier_M_reg[28]/D DFF_X1   Fall  1.4370 0.0000 0.0080          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[28]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0960 0.0270 0.0050 0.553707 1.24879  1.8025            1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0960 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1650 0.0690 0.0480 25.9654  29.1189  55.0844           34      100      F    K        | 
|    multiplier_M_reg[28]/CK DFF_X1        Rise  0.1700 0.0050 0.0480          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1700 2.1700 | 
| library setup check                      | -0.0250 2.1450 | 
| data required time                       |  2.1450        | 
|                                          |                | 
| data required time                       |  2.1450        | 
| data arrival time                        | -1.4370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7080        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[23]/D 
  
 Path Start Point : accumulator_A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[0]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    accumulator_A_reg[0]/Q         DFF_X1        Rise  0.3000 0.1330 0.0410 2.13233  14.8614  16.9937           8       100      F             | 
|    i_0_5/accumulator_A[0]                       Rise  0.3000 0.0000                                                                           | 
|    i_0_5/i_0/A                    INV_X1        Rise  0.3010 0.0010 0.0410          1.70023                                                   | 
|    i_0_5/i_0/ZN                   INV_X1        Fall  0.3170 0.0160 0.0130 0.448828 3.17093  3.61975           2       100                    | 
|    i_0_5/i_1/A1                   NAND2_X1      Fall  0.3170 0.0000 0.0130          1.5292                                                    | 
|    i_0_5/i_1/ZN                   NAND2_X1      Rise  0.3440 0.0270 0.0190 0.369672 5.7824   6.15207           3       100                    | 
|    i_0_5/i_5/A                    INV_X1        Rise  0.3440 0.0000 0.0190          1.70023                                                   | 
|    i_0_5/i_5/ZN                   INV_X1        Fall  0.3540 0.0100 0.0070 0.297592 1.68975  1.98734           1       100                    | 
|    i_0_5/i_7/A2                   AOI22_X1      Fall  0.3540 0.0000 0.0070          1.43339                                                   | 
|    i_0_5/i_7/ZN                   AOI22_X1      Rise  0.4040 0.0500 0.0380 0.684526 3.9038   4.58832           2       100                    | 
|    i_0_5/i_11/A1                  OAI22_X1      Rise  0.4040 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_11/ZN                  OAI22_X1      Fall  0.4370 0.0330 0.0190 0.730191 3.92027  4.65046           2       100                    | 
|    i_0_5/i_15/A1                  AOI22_X1      Fall  0.4370 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_15/ZN                  AOI22_X1      Rise  0.4870 0.0500 0.0380 0.741851 3.9038   4.64565           2       100                    | 
|    i_0_5/i_19/A1                  OAI22_X1      Rise  0.4870 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_19/ZN                  OAI22_X1      Fall  0.5190 0.0320 0.0190 0.495544 3.92027  4.41581           2       100                    | 
|    i_0_5/i_23/A1                  AOI22_X1      Fall  0.5190 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_23/ZN                  AOI22_X1      Rise  0.5690 0.0500 0.0380 0.623294 3.9038   4.52709           2       100                    | 
|    i_0_5/i_27/A1                  OAI22_X1      Rise  0.5690 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_27/ZN                  OAI22_X1      Fall  0.6010 0.0320 0.0210 0.638512 3.92027  4.55878           2       100                    | 
|    i_0_5/i_31/A1                  AOI22_X1      Fall  0.6010 0.0000 0.0210          1.50384                                                   | 
|    i_0_5/i_31/ZN                  AOI22_X1      Rise  0.6530 0.0520 0.0390 0.903991 3.9038   4.80779           2       100                    | 
|    i_0_5/i_35/A1                  OAI22_X1      Rise  0.6530 0.0000 0.0390          1.67104                                                   | 
|    i_0_5/i_35/ZN                  OAI22_X1      Fall  0.6860 0.0330 0.0190 0.686585 3.92027  4.60685           2       100                    | 
|    i_0_5/i_39/A1                  AOI22_X1      Fall  0.6860 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_39/ZN                  AOI22_X1      Rise  0.7350 0.0490 0.0370 0.533785 3.9038   4.43758           2       100                    | 
|    i_0_5/i_43/A1                  OAI22_X1      Rise  0.7350 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_43/ZN                  OAI22_X1      Fall  0.7670 0.0320 0.0190 0.505102 3.92027  4.42537           2       100                    | 
|    i_0_5/i_47/A1                  AOI22_X1      Fall  0.7670 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_47/ZN                  AOI22_X1      Rise  0.8160 0.0490 0.0370 0.531642 3.9038   4.43544           2       100                    | 
|    i_0_5/i_51/A1                  OAI22_X1      Rise  0.8160 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_51/ZN                  OAI22_X1      Fall  0.8480 0.0320 0.0190 0.549728 3.92027  4.46999           2       100                    | 
|    i_0_5/i_55/A1                  AOI22_X1      Fall  0.8480 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_55/ZN                  AOI22_X1      Rise  0.8990 0.0510 0.0390 0.913231 3.9038   4.81703           2       100                    | 
|    i_0_5/i_59/A1                  OAI22_X1      Rise  0.8990 0.0000 0.0390          1.67104                                                   | 
|    i_0_5/i_59/ZN                  OAI22_X1      Fall  0.9320 0.0330 0.0190 0.83423  3.92027  4.7545            2       100                    | 
|    i_0_5/i_63/A1                  AOI22_X1      Fall  0.9320 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_63/ZN                  AOI22_X1      Rise  0.9810 0.0490 0.0370 0.47518  3.9038   4.37898           2       100                    | 
|    i_0_5/i_67/A1                  OAI22_X1      Rise  0.9810 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_67/ZN                  OAI22_X1      Fall  1.0130 0.0320 0.0200 0.483809 3.92027  4.40407           2       100                    | 
|    i_0_5/i_71/A1                  AOI22_X1      Fall  1.0130 0.0000 0.0200          1.50384                                                   | 
|    i_0_5/i_71/ZN                  AOI22_X1      Rise  1.0630 0.0500 0.0380 0.654637 3.9038   4.55843           2       100                    | 
|    i_0_5/i_75/A1                  OAI22_X1      Rise  1.0630 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_75/ZN                  OAI22_X1      Fall  1.0950 0.0320 0.0190 0.419036 3.92027  4.3393            2       100                    | 
|    i_0_5/i_79/A1                  AOI22_X1      Fall  1.0950 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_79/ZN                  AOI22_X1      Rise  1.1450 0.0500 0.0380 0.613057 3.9038   4.51685           2       100                    | 
|    i_0_5/i_83/A1                  OAI22_X1      Rise  1.1450 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_83/ZN                  OAI22_X1      Fall  1.1770 0.0320 0.0200 0.497161 3.92027  4.41743           2       100                    | 
|    i_0_5/i_87/A1                  AOI22_X1      Fall  1.1770 0.0000 0.0200          1.50384                                                   | 
|    i_0_5/i_87/ZN                  AOI22_X1      Rise  1.2270 0.0500 0.0380 0.625381 3.9038   4.52918           2       100                    | 
|    i_0_5/i_91/A1                  OAI22_X1      Rise  1.2270 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_91/ZN                  OAI22_X1      Fall  1.2590 0.0320 0.0190 0.506966 3.92027  4.42723           2       100                    | 
|    i_0_5/i_95/A1                  AOI22_X1      Fall  1.2590 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_95/ZN                  AOI22_X1      Rise  1.3080 0.0490 0.0370 0.509317 3.9038   4.41311           2       100                    | 
|    i_0_5/i_97/A                   XNOR2_X1      Rise  1.3080 0.0000 0.0370          2.23275                                                   | 
|    i_0_5/i_97/ZN                  XNOR2_X1      Fall  1.3280 0.0200 0.0140 0.238117 1.62192  1.86004           1       100                    | 
|    i_0_5/p_0[24]                                Fall  1.3280 0.0000                                                                           | 
|    i_0_0_283/B2                   AOI222_X1     Fall  1.3280 0.0000 0.0140          1.45057                                                   | 
|    i_0_0_283/ZN                   AOI222_X1     Rise  1.4150 0.0870 0.0510 0.300675 1.70023  2.00091           1       100                    | 
|    i_0_0_282/A                    INV_X1        Rise  1.4150 0.0000 0.0510          1.70023                                                   | 
|    i_0_0_282/ZN                   INV_X1        Fall  1.4230 0.0080 0.0110 0.23841  1.14029  1.3787            1       100                    | 
|    accumulator_A_reg[23]/D        DFF_X1        Fall  1.4230 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[23]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
|    accumulator_A_reg[23]/CK       DFF_X1        Rise  0.1640 0.0000 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1640 2.1640 | 
| library setup check                      | -0.0260 2.1380 | 
| data required time                       |  2.1380        | 
|                                          |                | 
| data required time                       |  2.1380        | 
| data arrival time                        | -1.4230        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.7170        | 
-------------------------------------------------------------


 Timing Path to Res[29] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[29] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/i_100/A1                NOR2_X1       Fall  0.9420 0.0000 0.0070          1.41309                                                   | 
|    i_0_18/i_100/ZN                NOR2_X1       Rise  0.9740 0.0320 0.0240 0.90646  2.57361  3.48007           1       100                    | 
|    i_0_18/i_32/B                  XNOR2_X1      Rise  0.9740 0.0000 0.0240          2.57361                                                   | 
|    i_0_18/i_32/ZN                 XNOR2_X1      Rise  1.0150 0.0410 0.0170 0.398263 0.94642  1.34468           1       100                    | 
|    i_0_18/p_0[29]                               Rise  1.0150 0.0000                                                                           | 
|    i_0_0_30/A                     MUX2_X1       Rise  1.0150 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_30/Z                     MUX2_X1       Rise  1.0760 0.0610 0.0280 0.340024 10       10.34             1       100                    | 
|    Res[29]                                      Rise  1.0760 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.0760        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7240        | 
-------------------------------------------------------------


 Timing Path to Res[31] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220             4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220                      7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060             2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430             18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                                | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430                      0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180             1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                                       | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180                      5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220             0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220                      3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090             0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090                      2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080             0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080                      2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100             0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100                      5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220             0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220                      3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090             0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090                      2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100             0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100                      5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220             0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220                      3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100             1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100                      5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180             0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180                      5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090             0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090                      5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150             0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150                      3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110             0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110                      2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120             0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120                      2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080             0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080                      2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100             1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100                      5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190             0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190                      5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100             0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100                      5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150             0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150                      6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070             1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070                      5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190             0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190                      5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100             0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100                      5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150             0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150                      6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070             1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/sgo__sro_c12/A1         NOR2_X4       Fall  0.9420 0.0000 0.0070                      5.59465                                                   | 
|    i_0_18/sgo__sro_c12/ZN         NOR2_X4       Rise  0.9670 0.0250 0.0190             0.734735 8.52857  9.26331           2       100                    | 
|    i_0_18/i_34/B                  XNOR2_X1      Rise  0.9670 0.0000 0.0190                      2.57361                                                   | 
|    i_0_18/i_34/ZN                 XNOR2_X1      Rise  1.0080 0.0410 0.0190             0.819337 0.94642  1.76576           1       100                    | 
|    i_0_18/p_0[31]                               Rise  1.0080 0.0000                                                                                       | 
|    i_0_0_32/A                     MUX2_X1       Rise  1.0100 0.0020 0.0190    0.0020            0.94642                                                   | 
|    i_0_0_32/Z                     MUX2_X1       Rise  1.0740 0.0640 0.0300             1.24572  10       11.2457           1       100                    | 
|    Res[31]                                      Rise  1.0740 0.0000 0.0300                      10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.0740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7260        | 
-------------------------------------------------------------


 Timing Path to Res[28] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[28] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/CLOCK_sgo__c231/A1      NOR2_X4       Fall  0.9070 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c231/ZN      NOR2_X4       Rise  0.9300 0.0230 0.0150 0.289775 6.25843  6.5482            1       100                    | 
|    i_0_18/CLOCK_sgo__c233/A       INV_X4        Rise  0.9300 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c233/ZN      INV_X4        Fall  0.9420 0.0120 0.0070 1.42406  12.6626  14.0866           4       100                    | 
|    i_0_18/i_31/B                  XOR2_X1       Fall  0.9420 0.0000 0.0070          2.41145                                                   | 
|    i_0_18/i_31/Z                  XOR2_X1       Fall  0.9950 0.0530 0.0120 0.333648 0.94642  1.28007           1       100                    | 
|    i_0_18/p_0[28]                               Fall  0.9950 0.0000                                                                           | 
|    i_0_0_29/A                     MUX2_X1       Fall  0.9950 0.0000 0.0120          0.907039                                                  | 
|    i_0_0_29/Z                     MUX2_X1       Fall  1.0730 0.0780 0.0210 1.04117  10       11.0412           1       100                    | 
|    Res[28]                                      Fall  1.0730 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.0730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7270        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[27]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                               Fall  0.2000 0.0000 0.1000 2.33329  6.421    8.7543            4       100      c             | 
|    i_0_11/B[1]                        Fall  0.2000 0.0000                                                                           | 
|    i_0_11/i_60/A2           OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_11/i_60/ZN           OR3_X1    Fall  0.3190 0.1190 0.0180 0.688527 4.27641  4.96494           3       100                    | 
|    i_0_11/i_59/A1           OR2_X1    Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_59/ZN           OR2_X1    Fall  0.3730 0.0540 0.0140 0.731598 3.35827  4.08986           2       100                    | 
|    i_0_11/i_58/A1           OR2_X1    Fall  0.3730 0.0000 0.0140          0.792385                                                  | 
|    i_0_11/i_58/ZN           OR2_X1    Fall  0.4290 0.0560 0.0150 1.0345   5.03256  6.06706           3       100                    | 
|    i_0_11/i_57/A1           OR3_X1    Fall  0.4290 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_57/ZN           OR3_X1    Fall  0.5050 0.0760 0.0180 0.94137  4.27641  5.21778           3       100                    | 
|    i_0_11/i_56/A1           OR2_X1    Fall  0.5050 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_56/ZN           OR2_X1    Fall  0.5620 0.0570 0.0150 0.865954 5.03256  5.89851           3       100                    | 
|    i_0_11/i_55/A1           OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_55/ZN           OR3_X1    Fall  0.6410 0.0790 0.0190 1.1229   5.04407  6.16697           3       100                    | 
|    i_0_11/i_54/A1           NOR2_X1   Fall  0.6410 0.0000 0.0190          1.41309                                                   | 
|    i_0_11/i_54/ZN           NOR2_X1   Rise  0.6840 0.0430 0.0380 0.538279 4.17264  4.71092           2       100                    | 
|    i_0_11/i_53/A1           NAND2_X1  Rise  0.6840 0.0000 0.0380          1.59903                                                   | 
|    i_0_11/i_53/ZN           NAND2_X1  Fall  0.7190 0.0350 0.0210 1.26011  5.88949  7.14961           3       100                    | 
|    i_0_11/i_51/A1           NOR3_X1   Fall  0.7190 0.0000 0.0210          1.4005                                                    | 
|    i_0_11/i_51/ZN           NOR3_X1   Rise  0.7810 0.0620 0.0540 0.592078 4.17264  4.76472           2       100                    | 
|    i_0_11/i_50/A1           NAND2_X1  Rise  0.7810 0.0000 0.0540          1.59903                                                   | 
|    i_0_11/i_50/ZN           NAND2_X1  Fall  0.8170 0.0360 0.0230 1.36557  5.03256  6.39812           3       100                    | 
|    i_0_11/i_49/A1           OR3_X1    Fall  0.8170 0.0000 0.0230          0.775543                                                  | 
|    i_0_11/i_49/ZN           OR3_X1    Fall  0.8970 0.0800 0.0190 1.01982  4.27641  5.29623           3       100                    | 
|    i_0_11/i_48/A1           OR2_X1    Fall  0.8970 0.0000 0.0190          0.792385                                                  | 
|    i_0_11/i_48/ZN           OR2_X1    Fall  0.9610 0.0640 0.0180 1.56692  7.6263   9.19322           4       100                    | 
|    i_0_11/i_45/A1           NOR4_X1   Fall  0.9610 0.0000 0.0180          1.34349                                                   | 
|    i_0_11/i_45/ZN           NOR4_X1   Rise  1.0480 0.0870 0.0790 1.09053  4.17264  5.26317           2       100                    | 
|    i_0_11/i_44/A1           NAND2_X1  Rise  1.0480 0.0000 0.0790          1.59903                                                   | 
|    i_0_11/i_44/ZN           NAND2_X1  Fall  1.0780 0.0300 0.0240 0.596016 3.35827  3.95428           2       100                    | 
|    i_0_11/i_43/A1           OR2_X1    Fall  1.0780 0.0000 0.0240          0.792385                                                  | 
|    i_0_11/i_43/ZN           OR2_X1    Fall  1.1400 0.0620 0.0160 1.02979  5.88949  6.91928           3       100                    | 
|    i_0_11/i_41/A1           NOR3_X1   Fall  1.1400 0.0000 0.0160          1.4005                                                    | 
|    i_0_11/i_41/ZN           NOR3_X1   Rise  1.2000 0.0600 0.0540 0.530943 4.17264  4.70358           2       100                    | 
|    i_0_11/i_40/A1           NAND2_X1  Rise  1.2000 0.0000 0.0540          1.59903                                                   | 
|    i_0_11/i_40/ZN           NAND2_X1  Fall  1.2350 0.0350 0.0230 1.21086  5.03256  6.24341           3       100                    | 
|    i_0_11/i_29/B            XOR2_X1   Fall  1.2350 0.0000 0.0230          2.41145                                                   | 
|    i_0_11/i_29/Z            XOR2_X1   Fall  1.2960 0.0610 0.0250 0.307425 1.62192  1.92935           1       100                    | 
|    i_0_11/p_0[26]                     Fall  1.2960 0.0000                                                                           | 
|    i_0_0_156/B2             AOI222_X1 Fall  1.2960 0.0000 0.0250          1.45057                                                   | 
|    i_0_0_156/ZN             AOI222_X1 Rise  1.3910 0.0950 0.0550 0.758069 1.70023  2.4583            1       100                    | 
|    i_0_0_155/A              INV_X1    Rise  1.3910 0.0000 0.0550          1.70023                                                   | 
|    i_0_0_155/ZN             INV_X1    Fall  1.3990 0.0080 0.0120 0.281492 1.14029  1.42178           1       100                    | 
|    multiplicand_Q_reg[27]/D DFF_X1    Fall  1.3990 0.0000 0.0120          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
|    multiplicand_Q_reg[27]/CK      DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1630 2.1630 | 
| library setup check                      | -0.0280 2.1350 | 
| data required time                       |  2.1350        | 
|                                          |                | 
| data required time                       |  2.1350        | 
| data arrival time                        | -1.3990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7360        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[27]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_M_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                            Fall  0.2000 0.0000 0.1000 1.41286  6.45732  7.87018           4       100      c             | 
|    i_0_9/A[1]                      Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1   Fall  0.3190 0.1190 0.0180 0.714739 4.27641  4.99115           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1   Fall  0.3730 0.0540 0.0130 0.513943 3.35827  3.87221           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1   Fall  0.4280 0.0550 0.0150 0.873209 5.03256  5.90576           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1   Fall  0.5040 0.0760 0.0180 0.709967 4.27641  4.98638           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1   Fall  0.5610 0.0570 0.0150 0.815542 5.03256  5.8481            3       100                    | 
|    i_0_9/i_55/A1          OR3_X1   Fall  0.5610 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1   Fall  0.6380 0.0770 0.0190 0.615086 5.04407  5.65915           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1  Fall  0.6380 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1  Rise  0.6810 0.0430 0.0380 0.61808  4.17264  4.79072           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1 Rise  0.6810 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1 Fall  0.7140 0.0330 0.0200 0.75628  5.88949  6.64578           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1  Fall  0.7140 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1  Rise  0.7760 0.0620 0.0540 0.589366 4.17264  4.76201           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1 Rise  0.7760 0.0000 0.0540          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1 Fall  0.8090 0.0330 0.0220 0.450265 5.03256  5.48282           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1   Fall  0.8090 0.0000 0.0220          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1   Fall  0.8880 0.0790 0.0180 0.919969 4.27641  5.19638           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1   Fall  0.8880 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1   Fall  0.9510 0.0630 0.0180 1.13779  7.6263   8.76409           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1  Fall  0.9510 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1  Rise  1.0500 0.0990 0.0890 2.19082  4.17264  6.36346           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1 Rise  1.0500 0.0000 0.0890          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1 Fall  1.0800 0.0300 0.0260 0.309746 3.35827  3.66801           2       100                    | 
|    i_0_9/i_43/A1          OR2_X1   Fall  1.0800 0.0000 0.0260          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1   Fall  1.1430 0.0630 0.0160 0.789479 5.88949  6.67897           3       100                    | 
|    i_0_9/i_41/A1          NOR3_X1  Fall  1.1430 0.0000 0.0160          1.4005                                                    | 
|    i_0_9/i_41/ZN          NOR3_X1  Rise  1.2050 0.0620 0.0560 0.763161 4.17264  4.9358            2       100                    | 
|    i_0_9/i_40/A1          NAND2_X1 Rise  1.2050 0.0000 0.0560          1.59903                                                   | 
|    i_0_9/i_40/ZN          NAND2_X1 Fall  1.2390 0.0340 0.0230 0.845184 5.03256  5.87774           3       100                    | 
|    i_0_9/i_39/A1          OR3_X1   Fall  1.2390 0.0000 0.0230          0.775543                                                  | 
|    i_0_9/i_39/ZN          OR3_X1   Fall  1.3290 0.0900 0.0230 1.43404  8.54444  9.97848           5       100                    | 
|    i_0_9/i_30/A1          AND2_X1  Fall  1.3290 0.0000 0.0230          0.874832                                                  | 
|    i_0_9/i_30/ZN          AND2_X1  Fall  1.3650 0.0360 0.0070 0.14703  1.68751  1.83454           1       100                    | 
|    i_0_9/p_0[27]                   Fall  1.3650 0.0000                                                                           | 
|    i_0_0_224/A1           AOI22_X1 Fall  1.3650 0.0000 0.0070          1.50384                                                   | 
|    i_0_0_224/ZN           AOI22_X1 Rise  1.3990 0.0340 0.0360 0.7646   1.70023  2.46483           1       100                    | 
|    i_0_0_223/A            INV_X1   Rise  1.3990 0.0000 0.0360          1.70023                                                   | 
|    i_0_0_223/ZN           INV_X1   Fall  1.4080 0.0090 0.0090 0.362659 1.14029  1.50295           1       100                    | 
|    multiplier_M_reg[27]/D DFF_X1   Fall  1.4080 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[27]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0960 0.0270 0.0050 0.553707 1.24879  1.8025            1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0960 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1650 0.0690 0.0480 25.9654  29.1189  55.0844           34      100      F    K        | 
|    multiplier_M_reg[27]/CK DFF_X1        Rise  0.1700 0.0050 0.0480          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1700 2.1700 | 
| library setup check                      | -0.0250 2.1450 | 
| data required time                       |  2.1450        | 
|                                          |                | 
| data required time                       |  2.1450        | 
| data arrival time                        | -1.4080        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7370        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[22]/D 
  
 Path Start Point : accumulator_A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[0]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    accumulator_A_reg[0]/Q         DFF_X1        Rise  0.3000 0.1330 0.0410 2.13233  14.8614  16.9937           8       100      F             | 
|    i_0_5/accumulator_A[0]                       Rise  0.3000 0.0000                                                                           | 
|    i_0_5/i_0/A                    INV_X1        Rise  0.3010 0.0010 0.0410          1.70023                                                   | 
|    i_0_5/i_0/ZN                   INV_X1        Fall  0.3170 0.0160 0.0130 0.448828 3.17093  3.61975           2       100                    | 
|    i_0_5/i_1/A1                   NAND2_X1      Fall  0.3170 0.0000 0.0130          1.5292                                                    | 
|    i_0_5/i_1/ZN                   NAND2_X1      Rise  0.3440 0.0270 0.0190 0.369672 5.7824   6.15207           3       100                    | 
|    i_0_5/i_5/A                    INV_X1        Rise  0.3440 0.0000 0.0190          1.70023                                                   | 
|    i_0_5/i_5/ZN                   INV_X1        Fall  0.3540 0.0100 0.0070 0.297592 1.68975  1.98734           1       100                    | 
|    i_0_5/i_7/A2                   AOI22_X1      Fall  0.3540 0.0000 0.0070          1.43339                                                   | 
|    i_0_5/i_7/ZN                   AOI22_X1      Rise  0.4040 0.0500 0.0380 0.684526 3.9038   4.58832           2       100                    | 
|    i_0_5/i_11/A1                  OAI22_X1      Rise  0.4040 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_11/ZN                  OAI22_X1      Fall  0.4370 0.0330 0.0190 0.730191 3.92027  4.65046           2       100                    | 
|    i_0_5/i_15/A1                  AOI22_X1      Fall  0.4370 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_15/ZN                  AOI22_X1      Rise  0.4870 0.0500 0.0380 0.741851 3.9038   4.64565           2       100                    | 
|    i_0_5/i_19/A1                  OAI22_X1      Rise  0.4870 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_19/ZN                  OAI22_X1      Fall  0.5190 0.0320 0.0190 0.495544 3.92027  4.41581           2       100                    | 
|    i_0_5/i_23/A1                  AOI22_X1      Fall  0.5190 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_23/ZN                  AOI22_X1      Rise  0.5690 0.0500 0.0380 0.623294 3.9038   4.52709           2       100                    | 
|    i_0_5/i_27/A1                  OAI22_X1      Rise  0.5690 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_27/ZN                  OAI22_X1      Fall  0.6010 0.0320 0.0210 0.638512 3.92027  4.55878           2       100                    | 
|    i_0_5/i_31/A1                  AOI22_X1      Fall  0.6010 0.0000 0.0210          1.50384                                                   | 
|    i_0_5/i_31/ZN                  AOI22_X1      Rise  0.6530 0.0520 0.0390 0.903991 3.9038   4.80779           2       100                    | 
|    i_0_5/i_35/A1                  OAI22_X1      Rise  0.6530 0.0000 0.0390          1.67104                                                   | 
|    i_0_5/i_35/ZN                  OAI22_X1      Fall  0.6860 0.0330 0.0190 0.686585 3.92027  4.60685           2       100                    | 
|    i_0_5/i_39/A1                  AOI22_X1      Fall  0.6860 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_39/ZN                  AOI22_X1      Rise  0.7350 0.0490 0.0370 0.533785 3.9038   4.43758           2       100                    | 
|    i_0_5/i_43/A1                  OAI22_X1      Rise  0.7350 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_43/ZN                  OAI22_X1      Fall  0.7670 0.0320 0.0190 0.505102 3.92027  4.42537           2       100                    | 
|    i_0_5/i_47/A1                  AOI22_X1      Fall  0.7670 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_47/ZN                  AOI22_X1      Rise  0.8160 0.0490 0.0370 0.531642 3.9038   4.43544           2       100                    | 
|    i_0_5/i_51/A1                  OAI22_X1      Rise  0.8160 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_51/ZN                  OAI22_X1      Fall  0.8480 0.0320 0.0190 0.549728 3.92027  4.46999           2       100                    | 
|    i_0_5/i_55/A1                  AOI22_X1      Fall  0.8480 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_55/ZN                  AOI22_X1      Rise  0.8990 0.0510 0.0390 0.913231 3.9038   4.81703           2       100                    | 
|    i_0_5/i_59/A1                  OAI22_X1      Rise  0.8990 0.0000 0.0390          1.67104                                                   | 
|    i_0_5/i_59/ZN                  OAI22_X1      Fall  0.9320 0.0330 0.0190 0.83423  3.92027  4.7545            2       100                    | 
|    i_0_5/i_63/A1                  AOI22_X1      Fall  0.9320 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_63/ZN                  AOI22_X1      Rise  0.9810 0.0490 0.0370 0.47518  3.9038   4.37898           2       100                    | 
|    i_0_5/i_67/A1                  OAI22_X1      Rise  0.9810 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_67/ZN                  OAI22_X1      Fall  1.0130 0.0320 0.0200 0.483809 3.92027  4.40407           2       100                    | 
|    i_0_5/i_71/A1                  AOI22_X1      Fall  1.0130 0.0000 0.0200          1.50384                                                   | 
|    i_0_5/i_71/ZN                  AOI22_X1      Rise  1.0630 0.0500 0.0380 0.654637 3.9038   4.55843           2       100                    | 
|    i_0_5/i_75/A1                  OAI22_X1      Rise  1.0630 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_75/ZN                  OAI22_X1      Fall  1.0950 0.0320 0.0190 0.419036 3.92027  4.3393            2       100                    | 
|    i_0_5/i_79/A1                  AOI22_X1      Fall  1.0950 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_79/ZN                  AOI22_X1      Rise  1.1450 0.0500 0.0380 0.613057 3.9038   4.51685           2       100                    | 
|    i_0_5/i_83/A1                  OAI22_X1      Rise  1.1450 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_83/ZN                  OAI22_X1      Fall  1.1770 0.0320 0.0200 0.497161 3.92027  4.41743           2       100                    | 
|    i_0_5/i_87/A1                  AOI22_X1      Fall  1.1770 0.0000 0.0200          1.50384                                                   | 
|    i_0_5/i_87/ZN                  AOI22_X1      Rise  1.2270 0.0500 0.0380 0.625381 3.9038   4.52918           2       100                    | 
|    i_0_5/i_91/A1                  OAI22_X1      Rise  1.2270 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_91/ZN                  OAI22_X1      Fall  1.2590 0.0320 0.0190 0.506966 3.92027  4.42723           2       100                    | 
|    i_0_5/i_93/A                   XNOR2_X1      Fall  1.2590 0.0000 0.0190          2.12585                                                   | 
|    i_0_5/i_93/ZN                  XNOR2_X1      Fall  1.3020 0.0430 0.0150 0.395891 1.62192  2.01782           1       100                    | 
|    i_0_5/p_0[23]                                Fall  1.3020 0.0000                                                                           | 
|    i_0_0_281/B2                   AOI222_X1     Fall  1.3020 0.0000 0.0150          1.45057                                                   | 
|    i_0_0_281/ZN                   AOI222_X1     Rise  1.3880 0.0860 0.0500 0.170743 1.70023  1.87097           1       100                    | 
|    i_0_0_280/A                    INV_X1        Rise  1.3880 0.0000 0.0500          1.70023                                                   | 
|    i_0_0_280/ZN                   INV_X1        Fall  1.3970 0.0090 0.0110 0.295716 1.14029  1.43601           1       100                    | 
|    accumulator_A_reg[22]/D        DFF_X1        Fall  1.3970 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
|    accumulator_A_reg[22]/CK       DFF_X1        Rise  0.1650 0.0010 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1650 2.1650 | 
| library setup check                      | -0.0260 2.1390 | 
| data required time                       |  2.1390        | 
|                                          |                | 
| data required time                       |  2.1390        | 
| data arrival time                        | -1.3970        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.7440        | 
-------------------------------------------------------------


 Timing Path to Res[27] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_102/A1                NAND2_X4      Rise  0.8900 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_102/ZN                NAND2_X4      Fall  0.9070 0.0170 0.0100 0.591764 9.18451  9.77628           2       100                    | 
|    i_0_18/i_30/B                  XOR2_X1       Fall  0.9070 0.0000 0.0100          2.41145                                                   | 
|    i_0_18/i_30/Z                  XOR2_X1       Fall  0.9620 0.0550 0.0120 0.348689 0.94642  1.29511           1       100                    | 
|    i_0_18/p_0[27]                               Fall  0.9620 0.0000                                                                           | 
|    i_0_0_28/A                     MUX2_X1       Fall  0.9620 0.0000 0.0120          0.907039                                                  | 
|    i_0_0_28/Z                     MUX2_X1       Fall  1.0400 0.0780 0.0210 1.07174  10       11.0717           1       100                    | 
|    Res[27]                                      Fall  1.0400 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.0400        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7600        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[21]/D 
  
 Path Start Point : accumulator_A_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220             4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220                      7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060             2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430             18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                                | 
|    accumulator_A_reg[1]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430                      0.949653                                    F             | 
|    accumulator_A_reg[1]/Q         DFF_X1        Fall  0.2890 0.1220 0.0270             3.17662  20.2854  23.462            12      100      F             | 
|    i_0_4/accumulator_A[1]                       Fall  0.2890 0.0000                                                                                       | 
|    i_0_4/i_187/A2                 NOR2_X1       Fall  0.2900 0.0010 0.0270                      1.56385                                                   | 
|    i_0_4/i_187/ZN                 NOR2_X1       Rise  0.3250 0.0350 0.0170             0.164035 1.62635  1.79039           1       100                    | 
|    i_0_4/i_184/A                  AOI21_X1      Rise  0.3250 0.0000 0.0170                      1.62635                                                   | 
|    i_0_4/i_184/ZN                 AOI21_X1      Fall  0.3440 0.0190 0.0130             0.640631 3.84836  4.489             2       100                    | 
|    i_0_4/i_183/B2                 OAI22_X1      Fall  0.3440 0.0000 0.0130                      1.55047                                                   | 
|    i_0_4/i_183/ZN                 OAI22_X1      Rise  0.4080 0.0640 0.0480             1.55192  3.90286  5.45478           2       100                    | 
|    i_0_4/i_182/A                  OAI21_X1      Rise  0.4080 0.0000 0.0480                      1.67072                                                   | 
|    i_0_4/i_182/ZN                 OAI21_X1      Fall  0.4350 0.0270 0.0130             0.256549 1.6642   1.92075           1       100                    | 
|    i_0_4/i_181/A2                 NAND2_X1      Fall  0.4350 0.0000 0.0130                      1.50228                                                   | 
|    i_0_4/i_181/ZN                 NAND2_X1      Rise  0.4660 0.0310 0.0210             1.22251  5.49545  6.71796           3       100                    | 
|    i_0_4/i_175/A3                 NOR3_X1       Rise  0.4660 0.0000 0.0210                      1.6163                                                    | 
|    i_0_4/i_175/ZN                 NOR3_X1       Fall  0.4810 0.0150 0.0090             0.547906 1.60595  2.15386           1       100                    | 
|    i_0_4/i_167/A4                 NOR4_X1       Fall  0.4810 0.0000 0.0090                      1.55423                                                   | 
|    i_0_4/i_167/ZN                 NOR4_X1       Rise  0.6210 0.1400 0.0970             1.93235  5.49606  7.42841           3       100                    | 
|    i_0_4/i_161/A3                 NOR3_X1       Rise  0.6210 0.0000 0.0970                      1.6163                                                    | 
|    i_0_4/i_161/ZN                 NOR3_X1       Fall  0.6390 0.0180 0.0230             0.405691 1.60595  2.01164           1       100                    | 
|    i_0_4/i_153/A4                 NOR4_X1       Fall  0.6390 0.0000 0.0230                      1.55423                                                   | 
|    i_0_4/i_153/ZN                 NOR4_X1       Rise  0.7780 0.1390 0.0920             1.42696  5.49545  6.92241           3       100                    | 
|    i_0_4/i_147/A3                 NOR3_X1       Rise  0.7780 0.0000 0.0920                      1.6163                                                    | 
|    i_0_4/i_147/ZN                 NOR3_X1       Fall  0.7950 0.0170 0.0220             0.298392 1.60595  1.90434           1       100                    | 
|    i_0_4/i_139/A4                 NOR4_X1       Fall  0.7950 0.0000 0.0220                      1.55423                                                   | 
|    i_0_4/i_139/ZN                 NOR4_X1       Rise  0.9370 0.1420 0.0950             1.7229   5.49545  7.21834           3       100                    | 
|    i_0_4/i_133/A3                 NOR3_X1       Rise  0.9370 0.0000 0.0950                      1.6163                                                    | 
|    i_0_4/i_133/ZN                 NOR3_X1       Fall  0.9550 0.0180 0.0220             0.419062 1.60595  2.02501           1       100                    | 
|    i_0_4/i_125/A4                 NOR4_X1       Fall  0.9550 0.0000 0.0220                      1.55423                                                   | 
|    i_0_4/i_125/ZN                 NOR4_X1       Rise  1.1180 0.1630 0.1130             2.01433  7.1575   9.17183           4       100                    | 
|    i_0_4/i_65/B1                  AOI21_X1      Rise  1.1260 0.0080 0.1130    0.0080            1.647                                                     | 
|    i_0_4/i_65/ZN                  AOI21_X1      Fall  1.1600 0.0340 0.0320             0.529209 3.80404  4.33325           2       100                    | 
|    i_0_4/i_64/B2                  OAI21_X1      Fall  1.1600 0.0000 0.0320                      1.55833                                                   | 
|    i_0_4/i_64/ZN                  OAI21_X1      Rise  1.2020 0.0420 0.0210             0.280124 1.70023  1.98035           1       100                    | 
|    i_0_4/i_63/A                   INV_X1        Rise  1.2020 0.0000 0.0210                      1.70023                                                   | 
|    i_0_4/i_63/ZN                  INV_X1        Fall  1.2170 0.0150 0.0090             0.542534 3.80404  4.34657           2       100                    | 
|    i_0_4/i_58/A                   XOR2_X1       Fall  1.2170 0.0000 0.0090                      2.18123                                                   | 
|    i_0_4/i_58/Z                   XOR2_X1       Fall  1.2670 0.0500 0.0110             0.291739 1.58671  1.87845           1       100                    | 
|    i_0_4/p_0[22]                                Fall  1.2670 0.0000                                                                                       | 
|    i_0_0_279/C2                   AOI222_X1     Fall  1.2670 0.0000 0.0110                      1.50088                                                   | 
|    i_0_0_279/ZN                   AOI222_X1     Rise  1.3620 0.0950 0.0510             0.307252 1.70023  2.00748           1       100                    | 
|    i_0_0_278/A                    INV_X1        Rise  1.3620 0.0000 0.0510                      1.70023                                                   | 
|    i_0_0_278/ZN                   INV_X1        Fall  1.3710 0.0090 0.0110             0.325477 1.14029  1.46577           1       100                    | 
|    accumulator_A_reg[21]/D        DFF_X1        Fall  1.3710 0.0000 0.0110                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
|    accumulator_A_reg[21]/CK       DFF_X1        Rise  0.1650 0.0010 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1650 2.1650 | 
| library setup check                      | -0.0260 2.1390 | 
| data required time                       |  2.1390        | 
|                                          |                | 
| data required time                       |  2.1390        | 
| data arrival time                        | -1.3710        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.7700        | 
-------------------------------------------------------------


 Timing Path to Res[25] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[25] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/i_104/A1                NOR3_X1       Fall  0.8650 0.0000 0.0070          1.4005                                                    | 
|    i_0_18/i_104/ZN                NOR3_X1       Rise  0.9060 0.0410 0.0340 0.167038 2.57361  2.74065           1       100                    | 
|    i_0_18/i_28/B                  XNOR2_X1      Rise  0.9060 0.0000 0.0340          2.57361                                                   | 
|    i_0_18/i_28/ZN                 XNOR2_X1      Rise  0.9490 0.0430 0.0170 0.299132 0.94642  1.24555           1       100                    | 
|    i_0_18/p_0[25]                               Rise  0.9490 0.0000                                                                           | 
|    i_0_0_26/A                     MUX2_X1       Rise  0.9490 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_26/Z                     MUX2_X1       Rise  1.0100 0.0610 0.0290 0.499023 10       10.499            1       100                    | 
|    Res[25]                                      Rise  1.0100 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.0100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7900        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[26]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_M_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                            Fall  0.2000 0.0000 0.1000 1.41286  6.45732  7.87018           4       100      c             | 
|    i_0_9/A[1]                      Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1   Fall  0.3190 0.1190 0.0180 0.714739 4.27641  4.99115           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1   Fall  0.3730 0.0540 0.0130 0.513943 3.35827  3.87221           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1   Fall  0.4280 0.0550 0.0150 0.873209 5.03256  5.90576           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1   Fall  0.5040 0.0760 0.0180 0.709967 4.27641  4.98638           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1   Fall  0.5610 0.0570 0.0150 0.815542 5.03256  5.8481            3       100                    | 
|    i_0_9/i_55/A1          OR3_X1   Fall  0.5610 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1   Fall  0.6380 0.0770 0.0190 0.615086 5.04407  5.65915           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1  Fall  0.6380 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1  Rise  0.6810 0.0430 0.0380 0.61808  4.17264  4.79072           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1 Rise  0.6810 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1 Fall  0.7140 0.0330 0.0200 0.75628  5.88949  6.64578           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1  Fall  0.7140 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1  Rise  0.7760 0.0620 0.0540 0.589366 4.17264  4.76201           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1 Rise  0.7760 0.0000 0.0540          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1 Fall  0.8090 0.0330 0.0220 0.450265 5.03256  5.48282           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1   Fall  0.8090 0.0000 0.0220          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1   Fall  0.8880 0.0790 0.0180 0.919969 4.27641  5.19638           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1   Fall  0.8880 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1   Fall  0.9510 0.0630 0.0180 1.13779  7.6263   8.76409           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1  Fall  0.9510 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1  Rise  1.0500 0.0990 0.0890 2.19082  4.17264  6.36346           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1 Rise  1.0500 0.0000 0.0890          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1 Fall  1.0800 0.0300 0.0260 0.309746 3.35827  3.66801           2       100                    | 
|    i_0_9/i_43/A1          OR2_X1   Fall  1.0800 0.0000 0.0260          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1   Fall  1.1430 0.0630 0.0160 0.789479 5.88949  6.67897           3       100                    | 
|    i_0_9/i_41/A1          NOR3_X1  Fall  1.1430 0.0000 0.0160          1.4005                                                    | 
|    i_0_9/i_41/ZN          NOR3_X1  Rise  1.2050 0.0620 0.0560 0.763161 4.17264  4.9358            2       100                    | 
|    i_0_9/i_40/A1          NAND2_X1 Rise  1.2050 0.0000 0.0560          1.59903                                                   | 
|    i_0_9/i_40/ZN          NAND2_X1 Fall  1.2390 0.0340 0.0230 0.845184 5.03256  5.87774           3       100                    | 
|    i_0_9/i_29/B           XOR2_X1  Fall  1.2390 0.0000 0.0230          2.41145                                                   | 
|    i_0_9/i_29/Z           XOR2_X1  Fall  1.3000 0.0610 0.0250 0.327334 1.68751  2.01485           1       100                    | 
|    i_0_9/p_0[26]                   Fall  1.3000 0.0000                                                                           | 
|    i_0_0_222/A1           AOI22_X1 Fall  1.3000 0.0000 0.0250          1.50384                                                   | 
|    i_0_0_222/ZN           AOI22_X1 Rise  1.3410 0.0410 0.0350 0.519255 1.70023  2.21948           1       100                    | 
|    i_0_0_221/A            INV_X1   Rise  1.3410 0.0000 0.0350          1.70023                                                   | 
|    i_0_0_221/ZN           INV_X1   Fall  1.3500 0.0090 0.0090 0.294569 1.14029  1.43486           1       100                    | 
|    multiplier_M_reg[26]/D DFF_X1   Fall  1.3500 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[26]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0960 0.0270 0.0050 0.553707 1.24879  1.8025            1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0960 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1650 0.0690 0.0480 25.9654  29.1189  55.0844           34      100      F    K        | 
|    multiplier_M_reg[26]/CK DFF_X1        Rise  0.1700 0.0050 0.0480          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1700 2.1700 | 
| library setup check                      | -0.0250 2.1450 | 
| data required time                       |  2.1450        | 
|                                          |                | 
| data required time                       |  2.1450        | 
| data arrival time                        | -1.3500        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7950        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[26]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                               Fall  0.2000 0.0000 0.1000 2.33329  6.421    8.7543            4       100      c             | 
|    i_0_11/B[1]                        Fall  0.2000 0.0000                                                                           | 
|    i_0_11/i_60/A2           OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_11/i_60/ZN           OR3_X1    Fall  0.3190 0.1190 0.0180 0.688527 4.27641  4.96494           3       100                    | 
|    i_0_11/i_59/A1           OR2_X1    Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_59/ZN           OR2_X1    Fall  0.3730 0.0540 0.0140 0.731598 3.35827  4.08986           2       100                    | 
|    i_0_11/i_58/A1           OR2_X1    Fall  0.3730 0.0000 0.0140          0.792385                                                  | 
|    i_0_11/i_58/ZN           OR2_X1    Fall  0.4290 0.0560 0.0150 1.0345   5.03256  6.06706           3       100                    | 
|    i_0_11/i_57/A1           OR3_X1    Fall  0.4290 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_57/ZN           OR3_X1    Fall  0.5050 0.0760 0.0180 0.94137  4.27641  5.21778           3       100                    | 
|    i_0_11/i_56/A1           OR2_X1    Fall  0.5050 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_56/ZN           OR2_X1    Fall  0.5620 0.0570 0.0150 0.865954 5.03256  5.89851           3       100                    | 
|    i_0_11/i_55/A1           OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_55/ZN           OR3_X1    Fall  0.6410 0.0790 0.0190 1.1229   5.04407  6.16697           3       100                    | 
|    i_0_11/i_54/A1           NOR2_X1   Fall  0.6410 0.0000 0.0190          1.41309                                                   | 
|    i_0_11/i_54/ZN           NOR2_X1   Rise  0.6840 0.0430 0.0380 0.538279 4.17264  4.71092           2       100                    | 
|    i_0_11/i_53/A1           NAND2_X1  Rise  0.6840 0.0000 0.0380          1.59903                                                   | 
|    i_0_11/i_53/ZN           NAND2_X1  Fall  0.7190 0.0350 0.0210 1.26011  5.88949  7.14961           3       100                    | 
|    i_0_11/i_51/A1           NOR3_X1   Fall  0.7190 0.0000 0.0210          1.4005                                                    | 
|    i_0_11/i_51/ZN           NOR3_X1   Rise  0.7810 0.0620 0.0540 0.592078 4.17264  4.76472           2       100                    | 
|    i_0_11/i_50/A1           NAND2_X1  Rise  0.7810 0.0000 0.0540          1.59903                                                   | 
|    i_0_11/i_50/ZN           NAND2_X1  Fall  0.8170 0.0360 0.0230 1.36557  5.03256  6.39812           3       100                    | 
|    i_0_11/i_49/A1           OR3_X1    Fall  0.8170 0.0000 0.0230          0.775543                                                  | 
|    i_0_11/i_49/ZN           OR3_X1    Fall  0.8970 0.0800 0.0190 1.01982  4.27641  5.29623           3       100                    | 
|    i_0_11/i_48/A1           OR2_X1    Fall  0.8970 0.0000 0.0190          0.792385                                                  | 
|    i_0_11/i_48/ZN           OR2_X1    Fall  0.9610 0.0640 0.0180 1.56692  7.6263   9.19322           4       100                    | 
|    i_0_11/i_45/A1           NOR4_X1   Fall  0.9610 0.0000 0.0180          1.34349                                                   | 
|    i_0_11/i_45/ZN           NOR4_X1   Rise  1.0480 0.0870 0.0790 1.09053  4.17264  5.26317           2       100                    | 
|    i_0_11/i_44/A1           NAND2_X1  Rise  1.0480 0.0000 0.0790          1.59903                                                   | 
|    i_0_11/i_44/ZN           NAND2_X1  Fall  1.0780 0.0300 0.0240 0.596016 3.35827  3.95428           2       100                    | 
|    i_0_11/i_43/A1           OR2_X1    Fall  1.0780 0.0000 0.0240          0.792385                                                  | 
|    i_0_11/i_43/ZN           OR2_X1    Fall  1.1400 0.0620 0.0160 1.02979  5.88949  6.91928           3       100                    | 
|    i_0_11/i_41/A1           NOR3_X1   Fall  1.1400 0.0000 0.0160          1.4005                                                    | 
|    i_0_11/i_41/ZN           NOR3_X1   Rise  1.2000 0.0600 0.0540 0.530943 4.17264  4.70358           2       100                    | 
|    i_0_11/i_28/B            XNOR2_X1  Rise  1.2000 0.0000 0.0540          2.57361                                                   | 
|    i_0_11/i_28/ZN           XNOR2_X1  Fall  1.2260 0.0260 0.0250 0.28368  1.62192  1.9056            1       100                    | 
|    i_0_11/p_0[25]                     Fall  1.2260 0.0000                                                                           | 
|    i_0_0_154/B2             AOI222_X1 Fall  1.2260 0.0000 0.0250          1.45057                                                   | 
|    i_0_0_154/ZN             AOI222_X1 Rise  1.3230 0.0970 0.0570 1.00783  1.70023  2.70806           1       100                    | 
|    i_0_0_153/A              INV_X1    Rise  1.3230 0.0000 0.0570          1.70023                                                   | 
|    i_0_0_153/ZN             INV_X1    Fall  1.3320 0.0090 0.0120 0.383092 1.14029  1.52338           1       100                    | 
|    multiplicand_Q_reg[26]/D DFF_X1    Fall  1.3320 0.0000 0.0120          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[26]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
|    multiplicand_Q_reg[26]/CK      DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1630 2.1630 | 
| library setup check                      | -0.0280 2.1350 | 
| data required time                       |  2.1350        | 
|                                          |                | 
| data required time                       |  2.1350        | 
| data arrival time                        | -1.3320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8030        | 
-------------------------------------------------------------


 Timing Path to Res[24] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[24] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/i_105/A1                NOR2_X1       Fall  0.8650 0.0000 0.0070          1.41309                                                   | 
|    i_0_18/i_105/ZN                NOR2_X1       Rise  0.8940 0.0290 0.0210 0.320168 2.57361  2.89378           1       100                    | 
|    i_0_18/i_27/B                  XNOR2_X1      Rise  0.8940 0.0000 0.0210          2.57361                                                   | 
|    i_0_18/i_27/ZN                 XNOR2_X1      Rise  0.9350 0.0410 0.0170 0.354369 0.94642  1.30079           1       100                    | 
|    i_0_18/p_0[24]                               Rise  0.9350 0.0000                                                                           | 
|    i_0_0_25/A                     MUX2_X1       Rise  0.9350 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_25/Z                     MUX2_X1       Rise  0.9970 0.0620 0.0290 0.556778 10       10.5568           1       100                    | 
|    Res[24]                                      Rise  0.9970 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.9970        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8030        | 
-------------------------------------------------------------


 Timing Path to Res[23] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[23] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/i_26/B                  XOR2_X1       Fall  0.8650 0.0000 0.0070          2.41145                                                   | 
|    i_0_18/i_26/Z                  XOR2_X1       Fall  0.9190 0.0540 0.0130 0.655284 0.94642  1.6017            1       100                    | 
|    i_0_18/p_0[23]                               Fall  0.9190 0.0000                                                                           | 
|    i_0_0_24/A                     MUX2_X1       Fall  0.9190 0.0000 0.0130          0.907039                                                  | 
|    i_0_0_24/Z                     MUX2_X1       Fall  0.9970 0.0780 0.0210 0.75437  10       10.7544           1       100                    | 
|    Res[23]                                      Fall  0.9970 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.9970        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8030        | 
-------------------------------------------------------------


 Timing Path to Res[26] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[26] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/CLOCK_sgo__c225/A1      NOR2_X4       Fall  0.8300 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/CLOCK_sgo__c225/ZN      NOR2_X4       Rise  0.8530 0.0230 0.0150 0.323408 6.25843  6.58183           1       100                    | 
|    i_0_18/CLOCK_sgo__c227/A       INV_X4        Rise  0.8530 0.0000 0.0150          6.25843                                                   | 
|    i_0_18/CLOCK_sgo__c227/ZN      INV_X4        Fall  0.8650 0.0120 0.0070 1.35759  12.6626  14.0201           4       100                    | 
|    i_0_18/sgo__sro_c46/A1         NOR2_X4       Fall  0.8650 0.0000 0.0070          5.59465                                                   | 
|    i_0_18/sgo__sro_c46/ZN         NOR2_X4       Rise  0.8900 0.0250 0.0190 0.467224 8.52857  8.9958            2       100                    | 
|    i_0_18/i_29/B                  XNOR2_X1      Rise  0.8900 0.0000 0.0190          2.57361                                                   | 
|    i_0_18/i_29/ZN                 XNOR2_X1      Rise  0.9300 0.0400 0.0170 0.350944 0.94642  1.29736           1       100                    | 
|    i_0_18/p_0[26]                               Rise  0.9300 0.0000                                                                           | 
|    i_0_0_27/A                     MUX2_X1       Rise  0.9300 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_27/Z                     MUX2_X1       Rise  0.9930 0.0630 0.0300 1.02738  10       11.0274           1       100                    | 
|    Res[26]                                      Rise  0.9930 0.0000 0.0300          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.9930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8070        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[20]/D 
  
 Path Start Point : accumulator_A_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000             0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000                      1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220             4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220                      7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060             2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430             18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                                | 
|    accumulator_A_reg[1]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430                      0.949653                                    F             | 
|    accumulator_A_reg[1]/Q         DFF_X1        Fall  0.2890 0.1220 0.0270             3.17662  20.2854  23.462            12      100      F             | 
|    i_0_4/accumulator_A[1]                       Fall  0.2890 0.0000                                                                                       | 
|    i_0_4/i_187/A2                 NOR2_X1       Fall  0.2900 0.0010 0.0270                      1.56385                                                   | 
|    i_0_4/i_187/ZN                 NOR2_X1       Rise  0.3250 0.0350 0.0170             0.164035 1.62635  1.79039           1       100                    | 
|    i_0_4/i_184/A                  AOI21_X1      Rise  0.3250 0.0000 0.0170                      1.62635                                                   | 
|    i_0_4/i_184/ZN                 AOI21_X1      Fall  0.3440 0.0190 0.0130             0.640631 3.84836  4.489             2       100                    | 
|    i_0_4/i_183/B2                 OAI22_X1      Fall  0.3440 0.0000 0.0130                      1.55047                                                   | 
|    i_0_4/i_183/ZN                 OAI22_X1      Rise  0.4080 0.0640 0.0480             1.55192  3.90286  5.45478           2       100                    | 
|    i_0_4/i_182/A                  OAI21_X1      Rise  0.4080 0.0000 0.0480                      1.67072                                                   | 
|    i_0_4/i_182/ZN                 OAI21_X1      Fall  0.4350 0.0270 0.0130             0.256549 1.6642   1.92075           1       100                    | 
|    i_0_4/i_181/A2                 NAND2_X1      Fall  0.4350 0.0000 0.0130                      1.50228                                                   | 
|    i_0_4/i_181/ZN                 NAND2_X1      Rise  0.4660 0.0310 0.0210             1.22251  5.49545  6.71796           3       100                    | 
|    i_0_4/i_175/A3                 NOR3_X1       Rise  0.4660 0.0000 0.0210                      1.6163                                                    | 
|    i_0_4/i_175/ZN                 NOR3_X1       Fall  0.4810 0.0150 0.0090             0.547906 1.60595  2.15386           1       100                    | 
|    i_0_4/i_167/A4                 NOR4_X1       Fall  0.4810 0.0000 0.0090                      1.55423                                                   | 
|    i_0_4/i_167/ZN                 NOR4_X1       Rise  0.6210 0.1400 0.0970             1.93235  5.49606  7.42841           3       100                    | 
|    i_0_4/i_161/A3                 NOR3_X1       Rise  0.6210 0.0000 0.0970                      1.6163                                                    | 
|    i_0_4/i_161/ZN                 NOR3_X1       Fall  0.6390 0.0180 0.0230             0.405691 1.60595  2.01164           1       100                    | 
|    i_0_4/i_153/A4                 NOR4_X1       Fall  0.6390 0.0000 0.0230                      1.55423                                                   | 
|    i_0_4/i_153/ZN                 NOR4_X1       Rise  0.7780 0.1390 0.0920             1.42696  5.49545  6.92241           3       100                    | 
|    i_0_4/i_147/A3                 NOR3_X1       Rise  0.7780 0.0000 0.0920                      1.6163                                                    | 
|    i_0_4/i_147/ZN                 NOR3_X1       Fall  0.7950 0.0170 0.0220             0.298392 1.60595  1.90434           1       100                    | 
|    i_0_4/i_139/A4                 NOR4_X1       Fall  0.7950 0.0000 0.0220                      1.55423                                                   | 
|    i_0_4/i_139/ZN                 NOR4_X1       Rise  0.9370 0.1420 0.0950             1.7229   5.49545  7.21834           3       100                    | 
|    i_0_4/i_133/A3                 NOR3_X1       Rise  0.9370 0.0000 0.0950                      1.6163                                                    | 
|    i_0_4/i_133/ZN                 NOR3_X1       Fall  0.9550 0.0180 0.0220             0.419062 1.60595  2.02501           1       100                    | 
|    i_0_4/i_125/A4                 NOR4_X1       Fall  0.9550 0.0000 0.0220                      1.55423                                                   | 
|    i_0_4/i_125/ZN                 NOR4_X1       Rise  1.1180 0.1630 0.1130             2.01433  7.1575   9.17183           4       100                    | 
|    i_0_4/i_65/B1                  AOI21_X1      Rise  1.1260 0.0080 0.1130    0.0080            1.647                                                     | 
|    i_0_4/i_65/ZN                  AOI21_X1      Fall  1.1600 0.0340 0.0320             0.529209 3.80404  4.33325           2       100                    | 
|    i_0_4/i_57/A                   XOR2_X1       Fall  1.1600 0.0000 0.0320                      2.18123                                                   | 
|    i_0_4/i_57/Z                   XOR2_X1       Fall  1.2220 0.0620 0.0130             0.542634 1.58671  2.12935           1       100                    | 
|    i_0_4/p_0[21]                                Fall  1.2220 0.0000                                                                                       | 
|    i_0_0_277/C2                   AOI222_X1     Fall  1.2220 0.0000 0.0130                      1.50088                                                   | 
|    i_0_0_277/ZN                   AOI222_X1     Rise  1.3170 0.0950 0.0510             0.210269 1.70023  1.9105            1       100                    | 
|    i_0_0_276/A                    INV_X1        Rise  1.3170 0.0000 0.0510                      1.70023                                                   | 
|    i_0_0_276/ZN                   INV_X1        Fall  1.3260 0.0090 0.0120             0.460058 1.14029  1.60035           1       100                    | 
|    accumulator_A_reg[20]/D        DFF_X1        Fall  1.3260 0.0000 0.0120                      1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[20]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
|    accumulator_A_reg[20]/CK       DFF_X1        Rise  0.1650 0.0010 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1650 2.1650 | 
| library setup check                      | -0.0270 2.1380 | 
| data required time                       |  2.1380        | 
|                                          |                | 
| data required time                       |  2.1380        | 
| data arrival time                        | -1.3260        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.8140        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[24]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                               Fall  0.2000 0.0000 0.1000             2.33329  6.421    8.7543            4       100      c             | 
|    i_0_11/B[1]                        Fall  0.2000 0.0000                                                                                       | 
|    i_0_11/i_60/A2           OR3_X1    Fall  0.2000 0.0000 0.1000                      0.849985                                                  | 
|    i_0_11/i_60/ZN           OR3_X1    Fall  0.3190 0.1190 0.0180             0.688527 4.27641  4.96494           3       100                    | 
|    i_0_11/i_59/A1           OR2_X1    Fall  0.3190 0.0000 0.0180                      0.792385                                                  | 
|    i_0_11/i_59/ZN           OR2_X1    Fall  0.3730 0.0540 0.0140             0.731598 3.35827  4.08986           2       100                    | 
|    i_0_11/i_58/A1           OR2_X1    Fall  0.3730 0.0000 0.0140                      0.792385                                                  | 
|    i_0_11/i_58/ZN           OR2_X1    Fall  0.4290 0.0560 0.0150             1.0345   5.03256  6.06706           3       100                    | 
|    i_0_11/i_57/A1           OR3_X1    Fall  0.4290 0.0000 0.0150                      0.775543                                                  | 
|    i_0_11/i_57/ZN           OR3_X1    Fall  0.5050 0.0760 0.0180             0.94137  4.27641  5.21778           3       100                    | 
|    i_0_11/i_56/A1           OR2_X1    Fall  0.5050 0.0000 0.0180                      0.792385                                                  | 
|    i_0_11/i_56/ZN           OR2_X1    Fall  0.5620 0.0570 0.0150             0.865954 5.03256  5.89851           3       100                    | 
|    i_0_11/i_55/A1           OR3_X1    Fall  0.5620 0.0000 0.0150                      0.775543                                                  | 
|    i_0_11/i_55/ZN           OR3_X1    Fall  0.6410 0.0790 0.0190             1.1229   5.04407  6.16697           3       100                    | 
|    i_0_11/i_54/A1           NOR2_X1   Fall  0.6410 0.0000 0.0190                      1.41309                                                   | 
|    i_0_11/i_54/ZN           NOR2_X1   Rise  0.6840 0.0430 0.0380             0.538279 4.17264  4.71092           2       100                    | 
|    i_0_11/i_53/A1           NAND2_X1  Rise  0.6840 0.0000 0.0380                      1.59903                                                   | 
|    i_0_11/i_53/ZN           NAND2_X1  Fall  0.7190 0.0350 0.0210             1.26011  5.88949  7.14961           3       100                    | 
|    i_0_11/i_51/A1           NOR3_X1   Fall  0.7190 0.0000 0.0210                      1.4005                                                    | 
|    i_0_11/i_51/ZN           NOR3_X1   Rise  0.7810 0.0620 0.0540             0.592078 4.17264  4.76472           2       100                    | 
|    i_0_11/i_50/A1           NAND2_X1  Rise  0.7810 0.0000 0.0540                      1.59903                                                   | 
|    i_0_11/i_50/ZN           NAND2_X1  Fall  0.8170 0.0360 0.0230             1.36557  5.03256  6.39812           3       100                    | 
|    i_0_11/i_49/A1           OR3_X1    Fall  0.8170 0.0000 0.0230                      0.775543                                                  | 
|    i_0_11/i_49/ZN           OR3_X1    Fall  0.8970 0.0800 0.0190             1.01982  4.27641  5.29623           3       100                    | 
|    i_0_11/i_48/A1           OR2_X1    Fall  0.8970 0.0000 0.0190                      0.792385                                                  | 
|    i_0_11/i_48/ZN           OR2_X1    Fall  0.9610 0.0640 0.0180             1.56692  7.6263   9.19322           4       100                    | 
|    i_0_11/i_45/A1           NOR4_X1   Fall  0.9610 0.0000 0.0180                      1.34349                                                   | 
|    i_0_11/i_45/ZN           NOR4_X1   Rise  1.0480 0.0870 0.0790             1.09053  4.17264  5.26317           2       100                    | 
|    i_0_11/i_44/A1           NAND2_X1  Rise  1.0480 0.0000 0.0790                      1.59903                                                   | 
|    i_0_11/i_44/ZN           NAND2_X1  Fall  1.0780 0.0300 0.0240             0.596016 3.35827  3.95428           2       100                    | 
|    i_0_11/i_43/A1           OR2_X1    Fall  1.0780 0.0000 0.0240                      0.792385                                                  | 
|    i_0_11/i_43/ZN           OR2_X1    Fall  1.1400 0.0620 0.0160             1.02979  5.88949  6.91928           3       100                    | 
|    i_0_11/i_26/B            XOR2_X1   Fall  1.1400 0.0000 0.0160                      2.41145                                                   | 
|    i_0_11/i_26/Z            XOR2_X1   Fall  1.1990 0.0590 0.0260             0.513263 1.62192  2.13519           1       100                    | 
|    i_0_11/p_0[23]                     Fall  1.1990 0.0000                                                                                       | 
|    i_0_0_150/B2             AOI222_X1 Fall  1.1990 0.0000 0.0260                      1.45057                                                   | 
|    i_0_0_150/ZN             AOI222_X1 Rise  1.2980 0.0990 0.0580             1.20319  1.70023  2.90342           1       100                    | 
|    i_0_0_149/A              INV_X1    Rise  1.2980 0.0000 0.0580                      1.70023                                                   | 
|    i_0_0_149/ZN             INV_X1    Fall  1.3080 0.0100 0.0130             0.697998 1.14029  1.83829           1       100                    | 
|    multiplicand_Q_reg[24]/D DFF_X1    Fall  1.3090 0.0010 0.0130    0.0010            1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[24]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
|    multiplicand_Q_reg[24]/CK      DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1630 2.1630 | 
| library setup check                      | -0.0290 2.1340 | 
| data required time                       |  2.1340        | 
|                                          |                | 
| data required time                       |  2.1340        | 
| data arrival time                        | -1.3090        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8250        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[25]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                               Fall  0.2000 0.0000 0.1000             2.33329  6.421    8.7543            4       100      c             | 
|    i_0_11/B[1]                        Fall  0.2000 0.0000                                                                                       | 
|    i_0_11/i_60/A2           OR3_X1    Fall  0.2000 0.0000 0.1000                      0.849985                                                  | 
|    i_0_11/i_60/ZN           OR3_X1    Fall  0.3190 0.1190 0.0180             0.688527 4.27641  4.96494           3       100                    | 
|    i_0_11/i_59/A1           OR2_X1    Fall  0.3190 0.0000 0.0180                      0.792385                                                  | 
|    i_0_11/i_59/ZN           OR2_X1    Fall  0.3730 0.0540 0.0140             0.731598 3.35827  4.08986           2       100                    | 
|    i_0_11/i_58/A1           OR2_X1    Fall  0.3730 0.0000 0.0140                      0.792385                                                  | 
|    i_0_11/i_58/ZN           OR2_X1    Fall  0.4290 0.0560 0.0150             1.0345   5.03256  6.06706           3       100                    | 
|    i_0_11/i_57/A1           OR3_X1    Fall  0.4290 0.0000 0.0150                      0.775543                                                  | 
|    i_0_11/i_57/ZN           OR3_X1    Fall  0.5050 0.0760 0.0180             0.94137  4.27641  5.21778           3       100                    | 
|    i_0_11/i_56/A1           OR2_X1    Fall  0.5050 0.0000 0.0180                      0.792385                                                  | 
|    i_0_11/i_56/ZN           OR2_X1    Fall  0.5620 0.0570 0.0150             0.865954 5.03256  5.89851           3       100                    | 
|    i_0_11/i_55/A1           OR3_X1    Fall  0.5620 0.0000 0.0150                      0.775543                                                  | 
|    i_0_11/i_55/ZN           OR3_X1    Fall  0.6410 0.0790 0.0190             1.1229   5.04407  6.16697           3       100                    | 
|    i_0_11/i_54/A1           NOR2_X1   Fall  0.6410 0.0000 0.0190                      1.41309                                                   | 
|    i_0_11/i_54/ZN           NOR2_X1   Rise  0.6840 0.0430 0.0380             0.538279 4.17264  4.71092           2       100                    | 
|    i_0_11/i_53/A1           NAND2_X1  Rise  0.6840 0.0000 0.0380                      1.59903                                                   | 
|    i_0_11/i_53/ZN           NAND2_X1  Fall  0.7190 0.0350 0.0210             1.26011  5.88949  7.14961           3       100                    | 
|    i_0_11/i_51/A1           NOR3_X1   Fall  0.7190 0.0000 0.0210                      1.4005                                                    | 
|    i_0_11/i_51/ZN           NOR3_X1   Rise  0.7810 0.0620 0.0540             0.592078 4.17264  4.76472           2       100                    | 
|    i_0_11/i_50/A1           NAND2_X1  Rise  0.7810 0.0000 0.0540                      1.59903                                                   | 
|    i_0_11/i_50/ZN           NAND2_X1  Fall  0.8170 0.0360 0.0230             1.36557  5.03256  6.39812           3       100                    | 
|    i_0_11/i_49/A1           OR3_X1    Fall  0.8170 0.0000 0.0230                      0.775543                                                  | 
|    i_0_11/i_49/ZN           OR3_X1    Fall  0.8970 0.0800 0.0190             1.01982  4.27641  5.29623           3       100                    | 
|    i_0_11/i_48/A1           OR2_X1    Fall  0.8970 0.0000 0.0190                      0.792385                                                  | 
|    i_0_11/i_48/ZN           OR2_X1    Fall  0.9610 0.0640 0.0180             1.56692  7.6263   9.19322           4       100                    | 
|    i_0_11/i_45/A1           NOR4_X1   Fall  0.9610 0.0000 0.0180                      1.34349                                                   | 
|    i_0_11/i_45/ZN           NOR4_X1   Rise  1.0480 0.0870 0.0790             1.09053  4.17264  5.26317           2       100                    | 
|    i_0_11/i_44/A1           NAND2_X1  Rise  1.0480 0.0000 0.0790                      1.59903                                                   | 
|    i_0_11/i_44/ZN           NAND2_X1  Fall  1.0780 0.0300 0.0240             0.596016 3.35827  3.95428           2       100                    | 
|    i_0_11/i_43/A1           OR2_X1    Fall  1.0780 0.0000 0.0240                      0.792385                                                  | 
|    i_0_11/i_43/ZN           OR2_X1    Fall  1.1400 0.0620 0.0160             1.02979  5.88949  6.91928           3       100                    | 
|    i_0_11/i_42/A1           NOR2_X1   Fall  1.1400 0.0000 0.0160                      1.41309                                                   | 
|    i_0_11/i_42/ZN           NOR2_X1   Rise  1.1720 0.0320 0.0300             0.168304 2.57361  2.74191           1       100                    | 
|    i_0_11/i_27/B            XNOR2_X1  Rise  1.1720 0.0000 0.0300                      2.57361                                                   | 
|    i_0_11/i_27/ZN           XNOR2_X1  Fall  1.1950 0.0230 0.0250             0.36286  1.62192  1.98479           1       100                    | 
|    i_0_11/p_0[24]                     Fall  1.1950 0.0000                                                                                       | 
|    i_0_0_152/B2             AOI222_X1 Fall  1.1950 0.0000 0.0250                      1.45057                                                   | 
|    i_0_0_152/ZN             AOI222_X1 Rise  1.2900 0.0950 0.0550             0.766906 1.70023  2.46714           1       100                    | 
|    i_0_0_151/A              INV_X1    Rise  1.2900 0.0000 0.0550                      1.70023                                                   | 
|    i_0_0_151/ZN             INV_X1    Fall  1.3010 0.0110 0.0130             1.02199  1.14029  2.16228           1       100                    | 
|    multiplicand_Q_reg[25]/D DFF_X1    Fall  1.3020 0.0010 0.0130    0.0010            1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[25]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
|    multiplicand_Q_reg[25]/CK      DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1630 2.1630 | 
| library setup check                      | -0.0290 2.1340 | 
| data required time                       |  2.1340        | 
|                                          |                | 
| data required time                       |  2.1340        | 
| data arrival time                        | -1.3020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8320        | 
-------------------------------------------------------------


 Timing Path to Res[22] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[22] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_107/A1                NAND2_X4      Rise  0.8130 0.0000 0.0190          5.95497                                                   | 
|    i_0_18/i_107/ZN                NAND2_X4      Fall  0.8300 0.0170 0.0100 0.455214 9.18451  9.63973           2       100                    | 
|    i_0_18/i_25/B                  XOR2_X1       Fall  0.8300 0.0000 0.0100          2.41145                                                   | 
|    i_0_18/i_25/Z                  XOR2_X1       Fall  0.8850 0.0550 0.0130 0.452264 0.94642  1.39868           1       100                    | 
|    i_0_18/p_0[22]                               Fall  0.8850 0.0000                                                                           | 
|    i_0_0_23/A                     MUX2_X1       Fall  0.8850 0.0000 0.0130          0.907039                                                  | 
|    i_0_0_23/Z                     MUX2_X1       Fall  0.9630 0.0780 0.0210 0.78453  10       10.7845           1       100                    | 
|    Res[22]                                      Fall  0.9630 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.9630        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8370        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[25]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_M_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                            Fall  0.2000 0.0000 0.1000 1.41286  6.45732  7.87018           4       100      c             | 
|    i_0_9/A[1]                      Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1   Fall  0.3190 0.1190 0.0180 0.714739 4.27641  4.99115           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1   Fall  0.3730 0.0540 0.0130 0.513943 3.35827  3.87221           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1   Fall  0.4280 0.0550 0.0150 0.873209 5.03256  5.90576           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1   Fall  0.5040 0.0760 0.0180 0.709967 4.27641  4.98638           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1   Fall  0.5610 0.0570 0.0150 0.815542 5.03256  5.8481            3       100                    | 
|    i_0_9/i_55/A1          OR3_X1   Fall  0.5610 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1   Fall  0.6380 0.0770 0.0190 0.615086 5.04407  5.65915           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1  Fall  0.6380 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1  Rise  0.6810 0.0430 0.0380 0.61808  4.17264  4.79072           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1 Rise  0.6810 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1 Fall  0.7140 0.0330 0.0200 0.75628  5.88949  6.64578           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1  Fall  0.7140 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1  Rise  0.7760 0.0620 0.0540 0.589366 4.17264  4.76201           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1 Rise  0.7760 0.0000 0.0540          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1 Fall  0.8090 0.0330 0.0220 0.450265 5.03256  5.48282           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1   Fall  0.8090 0.0000 0.0220          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1   Fall  0.8880 0.0790 0.0180 0.919969 4.27641  5.19638           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1   Fall  0.8880 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1   Fall  0.9510 0.0630 0.0180 1.13779  7.6263   8.76409           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1  Fall  0.9510 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1  Rise  1.0500 0.0990 0.0890 2.19082  4.17264  6.36346           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1 Rise  1.0500 0.0000 0.0890          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1 Fall  1.0800 0.0300 0.0260 0.309746 3.35827  3.66801           2       100                    | 
|    i_0_9/i_43/A1          OR2_X1   Fall  1.0800 0.0000 0.0260          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1   Fall  1.1430 0.0630 0.0160 0.789479 5.88949  6.67897           3       100                    | 
|    i_0_9/i_41/A1          NOR3_X1  Fall  1.1430 0.0000 0.0160          1.4005                                                    | 
|    i_0_9/i_41/ZN          NOR3_X1  Rise  1.2050 0.0620 0.0560 0.763161 4.17264  4.9358            2       100                    | 
|    i_0_9/i_28/B           XNOR2_X1 Rise  1.2050 0.0000 0.0560          2.57361                                                   | 
|    i_0_9/i_28/ZN          XNOR2_X1 Rise  1.2540 0.0490 0.0340 0.292748 1.68751  1.98026           1       100                    | 
|    i_0_9/p_0[25]                   Rise  1.2540 0.0000                                                                           | 
|    i_0_0_220/A1           AOI22_X1 Rise  1.2540 0.0000 0.0340          1.68751                                                   | 
|    i_0_0_220/ZN           AOI22_X1 Fall  1.2750 0.0210 0.0290 0.436936 1.70023  2.13717           1       100                    | 
|    i_0_0_219/A            INV_X1   Fall  1.2750 0.0000 0.0290          1.54936                                                   | 
|    i_0_0_219/ZN           INV_X1   Rise  1.2940 0.0190 0.0100 0.235926 1.14029  1.37622           1       100                    | 
|    multiplier_M_reg[25]/D DFF_X1   Rise  1.2940 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[25]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0960 0.0270 0.0050 0.553707 1.24879  1.8025            1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0960 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1650 0.0690 0.0480 25.9654  29.1189  55.0844           34      100      F    K        | 
|    multiplier_M_reg[25]/CK DFF_X1        Rise  0.1690 0.0040 0.0480          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1690 2.1690 | 
| library setup check                      | -0.0270 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8480        | 
-------------------------------------------------------------


 Timing Path to Res[20] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[20] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/i_109/A1                NOR3_X1       Fall  0.7870 0.0000 0.0100          1.4005                                                    | 
|    i_0_18/i_109/ZN                NOR3_X1       Rise  0.8310 0.0440 0.0360 0.435179 2.57361  3.00879           1       100                    | 
|    i_0_18/i_23/B                  XNOR2_X1      Rise  0.8310 0.0000 0.0360          2.57361                                                   | 
|    i_0_18/i_23/ZN                 XNOR2_X1      Rise  0.8750 0.0440 0.0170 0.343168 0.94642  1.28959           1       100                    | 
|    i_0_18/p_0[20]                               Rise  0.8750 0.0000                                                                           | 
|    i_0_0_21/A                     MUX2_X1       Rise  0.8750 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_21/Z                     MUX2_X1       Rise  0.9360 0.0610 0.0280 0.414576 10       10.4146           1       100                    | 
|    Res[20]                                      Rise  0.9360 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.9360        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8640        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[19]/D 
  
 Path Start Point : accumulator_A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[0]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    accumulator_A_reg[0]/Q         DFF_X1        Rise  0.3000 0.1330 0.0410 2.13233  14.8614  16.9937           8       100      F             | 
|    i_0_5/accumulator_A[0]                       Rise  0.3000 0.0000                                                                           | 
|    i_0_5/i_0/A                    INV_X1        Rise  0.3010 0.0010 0.0410          1.70023                                                   | 
|    i_0_5/i_0/ZN                   INV_X1        Fall  0.3170 0.0160 0.0130 0.448828 3.17093  3.61975           2       100                    | 
|    i_0_5/i_1/A1                   NAND2_X1      Fall  0.3170 0.0000 0.0130          1.5292                                                    | 
|    i_0_5/i_1/ZN                   NAND2_X1      Rise  0.3440 0.0270 0.0190 0.369672 5.7824   6.15207           3       100                    | 
|    i_0_5/i_5/A                    INV_X1        Rise  0.3440 0.0000 0.0190          1.70023                                                   | 
|    i_0_5/i_5/ZN                   INV_X1        Fall  0.3540 0.0100 0.0070 0.297592 1.68975  1.98734           1       100                    | 
|    i_0_5/i_7/A2                   AOI22_X1      Fall  0.3540 0.0000 0.0070          1.43339                                                   | 
|    i_0_5/i_7/ZN                   AOI22_X1      Rise  0.4040 0.0500 0.0380 0.684526 3.9038   4.58832           2       100                    | 
|    i_0_5/i_11/A1                  OAI22_X1      Rise  0.4040 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_11/ZN                  OAI22_X1      Fall  0.4370 0.0330 0.0190 0.730191 3.92027  4.65046           2       100                    | 
|    i_0_5/i_15/A1                  AOI22_X1      Fall  0.4370 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_15/ZN                  AOI22_X1      Rise  0.4870 0.0500 0.0380 0.741851 3.9038   4.64565           2       100                    | 
|    i_0_5/i_19/A1                  OAI22_X1      Rise  0.4870 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_19/ZN                  OAI22_X1      Fall  0.5190 0.0320 0.0190 0.495544 3.92027  4.41581           2       100                    | 
|    i_0_5/i_23/A1                  AOI22_X1      Fall  0.5190 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_23/ZN                  AOI22_X1      Rise  0.5690 0.0500 0.0380 0.623294 3.9038   4.52709           2       100                    | 
|    i_0_5/i_27/A1                  OAI22_X1      Rise  0.5690 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_27/ZN                  OAI22_X1      Fall  0.6010 0.0320 0.0210 0.638512 3.92027  4.55878           2       100                    | 
|    i_0_5/i_31/A1                  AOI22_X1      Fall  0.6010 0.0000 0.0210          1.50384                                                   | 
|    i_0_5/i_31/ZN                  AOI22_X1      Rise  0.6530 0.0520 0.0390 0.903991 3.9038   4.80779           2       100                    | 
|    i_0_5/i_35/A1                  OAI22_X1      Rise  0.6530 0.0000 0.0390          1.67104                                                   | 
|    i_0_5/i_35/ZN                  OAI22_X1      Fall  0.6860 0.0330 0.0190 0.686585 3.92027  4.60685           2       100                    | 
|    i_0_5/i_39/A1                  AOI22_X1      Fall  0.6860 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_39/ZN                  AOI22_X1      Rise  0.7350 0.0490 0.0370 0.533785 3.9038   4.43758           2       100                    | 
|    i_0_5/i_43/A1                  OAI22_X1      Rise  0.7350 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_43/ZN                  OAI22_X1      Fall  0.7670 0.0320 0.0190 0.505102 3.92027  4.42537           2       100                    | 
|    i_0_5/i_47/A1                  AOI22_X1      Fall  0.7670 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_47/ZN                  AOI22_X1      Rise  0.8160 0.0490 0.0370 0.531642 3.9038   4.43544           2       100                    | 
|    i_0_5/i_51/A1                  OAI22_X1      Rise  0.8160 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_51/ZN                  OAI22_X1      Fall  0.8480 0.0320 0.0190 0.549728 3.92027  4.46999           2       100                    | 
|    i_0_5/i_55/A1                  AOI22_X1      Fall  0.8480 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_55/ZN                  AOI22_X1      Rise  0.8990 0.0510 0.0390 0.913231 3.9038   4.81703           2       100                    | 
|    i_0_5/i_59/A1                  OAI22_X1      Rise  0.8990 0.0000 0.0390          1.67104                                                   | 
|    i_0_5/i_59/ZN                  OAI22_X1      Fall  0.9320 0.0330 0.0190 0.83423  3.92027  4.7545            2       100                    | 
|    i_0_5/i_63/A1                  AOI22_X1      Fall  0.9320 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_63/ZN                  AOI22_X1      Rise  0.9810 0.0490 0.0370 0.47518  3.9038   4.37898           2       100                    | 
|    i_0_5/i_67/A1                  OAI22_X1      Rise  0.9810 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_67/ZN                  OAI22_X1      Fall  1.0130 0.0320 0.0200 0.483809 3.92027  4.40407           2       100                    | 
|    i_0_5/i_71/A1                  AOI22_X1      Fall  1.0130 0.0000 0.0200          1.50384                                                   | 
|    i_0_5/i_71/ZN                  AOI22_X1      Rise  1.0630 0.0500 0.0380 0.654637 3.9038   4.55843           2       100                    | 
|    i_0_5/i_75/A1                  OAI22_X1      Rise  1.0630 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_75/ZN                  OAI22_X1      Fall  1.0950 0.0320 0.0190 0.419036 3.92027  4.3393            2       100                    | 
|    i_0_5/i_79/A1                  AOI22_X1      Fall  1.0950 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_79/ZN                  AOI22_X1      Rise  1.1450 0.0500 0.0380 0.613057 3.9038   4.51685           2       100                    | 
|    i_0_5/i_81/A                   XNOR2_X1      Rise  1.1450 0.0000 0.0380          2.23275                                                   | 
|    i_0_5/i_81/ZN                  XNOR2_X1      Fall  1.1660 0.0210 0.0150 0.476902 1.62192  2.09883           1       100                    | 
|    i_0_5/p_0[20]                                Fall  1.1660 0.0000                                                                           | 
|    i_0_0_275/B2                   AOI222_X1     Fall  1.1660 0.0000 0.0150          1.45057                                                   | 
|    i_0_0_275/ZN                   AOI222_X1     Rise  1.2550 0.0890 0.0530 0.51575  1.70023  2.21598           1       100                    | 
|    i_0_0_274/A                    INV_X1        Rise  1.2550 0.0000 0.0530          1.70023                                                   | 
|    i_0_0_274/ZN                   INV_X1        Fall  1.2640 0.0090 0.0120 0.353209 1.14029  1.4935            1       100                    | 
|    accumulator_A_reg[19]/D        DFF_X1        Fall  1.2640 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[19]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
|    accumulator_A_reg[19]/CK       DFF_X1        Rise  0.1650 0.0010 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1650 2.1650 | 
| library setup check                      | -0.0270 2.1380 | 
| data required time                       |  2.1380        | 
|                                          |                | 
| data required time                       |  2.1380        | 
| data arrival time                        | -1.2640        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.8760        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[24]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_M_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                            Fall  0.2000 0.0000 0.1000 1.41286  6.45732  7.87018           4       100      c             | 
|    i_0_9/A[1]                      Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1   Fall  0.3190 0.1190 0.0180 0.714739 4.27641  4.99115           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1   Fall  0.3730 0.0540 0.0130 0.513943 3.35827  3.87221           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1   Fall  0.4280 0.0550 0.0150 0.873209 5.03256  5.90576           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1   Fall  0.5040 0.0760 0.0180 0.709967 4.27641  4.98638           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1   Fall  0.5610 0.0570 0.0150 0.815542 5.03256  5.8481            3       100                    | 
|    i_0_9/i_55/A1          OR3_X1   Fall  0.5610 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1   Fall  0.6380 0.0770 0.0190 0.615086 5.04407  5.65915           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1  Fall  0.6380 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1  Rise  0.6810 0.0430 0.0380 0.61808  4.17264  4.79072           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1 Rise  0.6810 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1 Fall  0.7140 0.0330 0.0200 0.75628  5.88949  6.64578           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1  Fall  0.7140 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1  Rise  0.7760 0.0620 0.0540 0.589366 4.17264  4.76201           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1 Rise  0.7760 0.0000 0.0540          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1 Fall  0.8090 0.0330 0.0220 0.450265 5.03256  5.48282           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1   Fall  0.8090 0.0000 0.0220          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1   Fall  0.8880 0.0790 0.0180 0.919969 4.27641  5.19638           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1   Fall  0.8880 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1   Fall  0.9510 0.0630 0.0180 1.13779  7.6263   8.76409           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1  Fall  0.9510 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1  Rise  1.0500 0.0990 0.0890 2.19082  4.17264  6.36346           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1 Rise  1.0500 0.0000 0.0890          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1 Fall  1.0800 0.0300 0.0260 0.309746 3.35827  3.66801           2       100                    | 
|    i_0_9/i_43/A1          OR2_X1   Fall  1.0800 0.0000 0.0260          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1   Fall  1.1430 0.0630 0.0160 0.789479 5.88949  6.67897           3       100                    | 
|    i_0_9/i_42/A1          NOR2_X1  Fall  1.1430 0.0000 0.0160          1.41309                                                   | 
|    i_0_9/i_42/ZN          NOR2_X1  Rise  1.1760 0.0330 0.0310 0.39778  2.57361  2.97139           1       100                    | 
|    i_0_9/i_27/B           XNOR2_X1 Rise  1.1760 0.0000 0.0310          2.57361                                                   | 
|    i_0_9/i_27/ZN          XNOR2_X1 Rise  1.2210 0.0450 0.0350 0.346364 1.68751  2.03388           1       100                    | 
|    i_0_9/p_0[24]                   Rise  1.2210 0.0000                                                                           | 
|    i_0_0_218/A1           AOI22_X1 Rise  1.2210 0.0000 0.0350          1.68751                                                   | 
|    i_0_0_218/ZN           AOI22_X1 Fall  1.2430 0.0220 0.0300 0.812585 1.70023  2.51282           1       100                    | 
|    i_0_0_217/A            INV_X1   Fall  1.2430 0.0000 0.0300          1.54936                                                   | 
|    i_0_0_217/ZN           INV_X1   Rise  1.2620 0.0190 0.0110 0.25174  1.14029  1.39203           1       100                    | 
|    multiplier_M_reg[24]/D DFF_X1   Rise  1.2620 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[24]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0960 0.0270 0.0050 0.553707 1.24879  1.8025            1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0960 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1650 0.0690 0.0480 25.9654  29.1189  55.0844           34      100      F    K        | 
|    multiplier_M_reg[24]/CK DFF_X1        Rise  0.1690 0.0040 0.0480          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1690 2.1690 | 
| library setup check                      | -0.0270 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.2620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8800        | 
-------------------------------------------------------------


 Timing Path to Res[18] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[18] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/i_21/B                  XOR2_X1       Fall  0.7870 0.0000 0.0100          2.41145                                                   | 
|    i_0_18/i_21/Z                  XOR2_X1       Fall  0.8420 0.0550 0.0120 0.495122 0.94642  1.44154           1       100                    | 
|    i_0_18/p_0[18]                               Fall  0.8420 0.0000                                                                           | 
|    i_0_0_19/A                     MUX2_X1       Fall  0.8420 0.0000 0.0120          0.907039                                                  | 
|    i_0_0_19/Z                     MUX2_X1       Fall  0.9190 0.0770 0.0210 0.371024 10       10.371            1       100                    | 
|    Res[18]                                      Fall  0.9190 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.9190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8810        | 
-------------------------------------------------------------


 Timing Path to Res[19] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[19] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/i_110/A1                NOR2_X1       Fall  0.7870 0.0000 0.0100          1.41309                                                   | 
|    i_0_18/i_110/ZN                NOR2_X1       Rise  0.8170 0.0300 0.0210 0.32522  2.57361  2.89883           1       100                    | 
|    i_0_18/i_22/B                  XNOR2_X1      Rise  0.8170 0.0000 0.0210          2.57361                                                   | 
|    i_0_18/i_22/ZN                 XNOR2_X1      Rise  0.8570 0.0400 0.0160 0.22787  0.94642  1.17429           1       100                    | 
|    i_0_18/p_0[19]                               Rise  0.8570 0.0000                                                                           | 
|    i_0_0_20/A                     MUX2_X1       Rise  0.8570 0.0000 0.0160          0.94642                                                   | 
|    i_0_0_20/Z                     MUX2_X1       Rise  0.9180 0.0610 0.0290 0.541703 10       10.5417           1       100                    | 
|    Res[19]                                      Rise  0.9180 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.9180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8820        | 
-------------------------------------------------------------


 Timing Path to Res[21] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[21] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_111/A1                OR2_X4        Fall  0.7420 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_111/ZN                OR2_X4        Fall  0.7870 0.0450 0.0100 1.14314  12.6626  13.8057           4       100                    | 
|    i_0_18/sgo__sro_c29/A1         NOR2_X4       Fall  0.7870 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/sgo__sro_c29/ZN         NOR2_X4       Rise  0.8130 0.0260 0.0190 0.43489  8.52857  8.96346           2       100                    | 
|    i_0_18/i_24/B                  XNOR2_X1      Rise  0.8130 0.0000 0.0190          2.57361                                                   | 
|    i_0_18/i_24/ZN                 XNOR2_X1      Rise  0.8530 0.0400 0.0170 0.473555 0.94642  1.41997           1       100                    | 
|    i_0_18/p_0[21]                               Rise  0.8530 0.0000                                                                           | 
|    i_0_0_22/A                     MUX2_X1       Rise  0.8530 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_22/Z                     MUX2_X1       Rise  0.9150 0.0620 0.0290 0.771566 10       10.7716           1       100                    | 
|    Res[21]                                      Rise  0.9150 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.9150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8850        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[23]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_M_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                            Fall  0.2000 0.0000 0.1000 1.41286  6.45732  7.87018           4       100      c             | 
|    i_0_9/A[1]                      Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1   Fall  0.3190 0.1190 0.0180 0.714739 4.27641  4.99115           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1   Fall  0.3730 0.0540 0.0130 0.513943 3.35827  3.87221           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1   Fall  0.4280 0.0550 0.0150 0.873209 5.03256  5.90576           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1   Fall  0.5040 0.0760 0.0180 0.709967 4.27641  4.98638           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1   Fall  0.5610 0.0570 0.0150 0.815542 5.03256  5.8481            3       100                    | 
|    i_0_9/i_55/A1          OR3_X1   Fall  0.5610 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1   Fall  0.6380 0.0770 0.0190 0.615086 5.04407  5.65915           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1  Fall  0.6380 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1  Rise  0.6810 0.0430 0.0380 0.61808  4.17264  4.79072           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1 Rise  0.6810 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1 Fall  0.7140 0.0330 0.0200 0.75628  5.88949  6.64578           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1  Fall  0.7140 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1  Rise  0.7760 0.0620 0.0540 0.589366 4.17264  4.76201           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1 Rise  0.7760 0.0000 0.0540          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1 Fall  0.8090 0.0330 0.0220 0.450265 5.03256  5.48282           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1   Fall  0.8090 0.0000 0.0220          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1   Fall  0.8880 0.0790 0.0180 0.919969 4.27641  5.19638           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1   Fall  0.8880 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1   Fall  0.9510 0.0630 0.0180 1.13779  7.6263   8.76409           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1  Fall  0.9510 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1  Rise  1.0500 0.0990 0.0890 2.19082  4.17264  6.36346           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1 Rise  1.0500 0.0000 0.0890          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1 Fall  1.0800 0.0300 0.0260 0.309746 3.35827  3.66801           2       100                    | 
|    i_0_9/i_43/A1          OR2_X1   Fall  1.0800 0.0000 0.0260          0.792385                                                  | 
|    i_0_9/i_43/ZN          OR2_X1   Fall  1.1430 0.0630 0.0160 0.789479 5.88949  6.67897           3       100                    | 
|    i_0_9/i_26/B           XOR2_X1  Fall  1.1430 0.0000 0.0160          2.41145                                                   | 
|    i_0_9/i_26/Z           XOR2_X1  Fall  1.2010 0.0580 0.0250 0.283969 1.68751  1.97148           1       100                    | 
|    i_0_9/p_0[23]                   Fall  1.2010 0.0000                                                                           | 
|    i_0_0_216/A1           AOI22_X1 Fall  1.2010 0.0000 0.0250          1.50384                                                   | 
|    i_0_0_216/ZN           AOI22_X1 Rise  1.2430 0.0420 0.0360 0.814591 1.70023  2.51482           1       100                    | 
|    i_0_0_215/A            INV_X1   Rise  1.2430 0.0000 0.0360          1.70023                                                   | 
|    i_0_0_215/ZN           INV_X1   Fall  1.2520 0.0090 0.0090 0.309918 1.14029  1.45021           1       100                    | 
|    multiplier_M_reg[23]/D DFF_X1   Fall  1.2520 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[23]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0960 0.0270 0.0050 0.553707 1.24879  1.8025            1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0960 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1650 0.0690 0.0480 25.9654  29.1189  55.0844           34      100      F    K        | 
|    multiplier_M_reg[23]/CK DFF_X1        Rise  0.1690 0.0040 0.0480          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1690 2.1690 | 
| library setup check                      | -0.0250 2.1440 | 
| data required time                       |  2.1440        | 
|                                          |                | 
| data required time                       |  2.1440        | 
| data arrival time                        | -1.2520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8920        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[23]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                               Fall  0.2000 0.0000 0.1000 2.33329  6.421    8.7543            4       100      c             | 
|    i_0_11/B[1]                        Fall  0.2000 0.0000                                                                           | 
|    i_0_11/i_60/A2           OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_11/i_60/ZN           OR3_X1    Fall  0.3190 0.1190 0.0180 0.688527 4.27641  4.96494           3       100                    | 
|    i_0_11/i_59/A1           OR2_X1    Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_59/ZN           OR2_X1    Fall  0.3730 0.0540 0.0140 0.731598 3.35827  4.08986           2       100                    | 
|    i_0_11/i_58/A1           OR2_X1    Fall  0.3730 0.0000 0.0140          0.792385                                                  | 
|    i_0_11/i_58/ZN           OR2_X1    Fall  0.4290 0.0560 0.0150 1.0345   5.03256  6.06706           3       100                    | 
|    i_0_11/i_57/A1           OR3_X1    Fall  0.4290 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_57/ZN           OR3_X1    Fall  0.5050 0.0760 0.0180 0.94137  4.27641  5.21778           3       100                    | 
|    i_0_11/i_56/A1           OR2_X1    Fall  0.5050 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_56/ZN           OR2_X1    Fall  0.5620 0.0570 0.0150 0.865954 5.03256  5.89851           3       100                    | 
|    i_0_11/i_55/A1           OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_55/ZN           OR3_X1    Fall  0.6410 0.0790 0.0190 1.1229   5.04407  6.16697           3       100                    | 
|    i_0_11/i_54/A1           NOR2_X1   Fall  0.6410 0.0000 0.0190          1.41309                                                   | 
|    i_0_11/i_54/ZN           NOR2_X1   Rise  0.6840 0.0430 0.0380 0.538279 4.17264  4.71092           2       100                    | 
|    i_0_11/i_53/A1           NAND2_X1  Rise  0.6840 0.0000 0.0380          1.59903                                                   | 
|    i_0_11/i_53/ZN           NAND2_X1  Fall  0.7190 0.0350 0.0210 1.26011  5.88949  7.14961           3       100                    | 
|    i_0_11/i_51/A1           NOR3_X1   Fall  0.7190 0.0000 0.0210          1.4005                                                    | 
|    i_0_11/i_51/ZN           NOR3_X1   Rise  0.7810 0.0620 0.0540 0.592078 4.17264  4.76472           2       100                    | 
|    i_0_11/i_50/A1           NAND2_X1  Rise  0.7810 0.0000 0.0540          1.59903                                                   | 
|    i_0_11/i_50/ZN           NAND2_X1  Fall  0.8170 0.0360 0.0230 1.36557  5.03256  6.39812           3       100                    | 
|    i_0_11/i_49/A1           OR3_X1    Fall  0.8170 0.0000 0.0230          0.775543                                                  | 
|    i_0_11/i_49/ZN           OR3_X1    Fall  0.8970 0.0800 0.0190 1.01982  4.27641  5.29623           3       100                    | 
|    i_0_11/i_48/A1           OR2_X1    Fall  0.8970 0.0000 0.0190          0.792385                                                  | 
|    i_0_11/i_48/ZN           OR2_X1    Fall  0.9610 0.0640 0.0180 1.56692  7.6263   9.19322           4       100                    | 
|    i_0_11/i_45/A1           NOR4_X1   Fall  0.9610 0.0000 0.0180          1.34349                                                   | 
|    i_0_11/i_45/ZN           NOR4_X1   Rise  1.0480 0.0870 0.0790 1.09053  4.17264  5.26317           2       100                    | 
|    i_0_11/i_44/A1           NAND2_X1  Rise  1.0480 0.0000 0.0790          1.59903                                                   | 
|    i_0_11/i_44/ZN           NAND2_X1  Fall  1.0780 0.0300 0.0240 0.596016 3.35827  3.95428           2       100                    | 
|    i_0_11/i_25/B            XOR2_X1   Fall  1.0780 0.0000 0.0240          2.41145                                                   | 
|    i_0_11/i_25/Z            XOR2_X1   Fall  1.1390 0.0610 0.0250 0.307759 1.62192  1.92968           1       100                    | 
|    i_0_11/p_0[22]                     Fall  1.1390 0.0000                                                                           | 
|    i_0_0_148/B2             AOI222_X1 Fall  1.1390 0.0000 0.0250          1.45057                                                   | 
|    i_0_0_148/ZN             AOI222_X1 Rise  1.2300 0.0910 0.0510 0.212187 1.70023  1.91242           1       100                    | 
|    i_0_0_147/A              INV_X1    Rise  1.2300 0.0000 0.0510          1.70023                                                   | 
|    i_0_0_147/ZN             INV_X1    Fall  1.2390 0.0090 0.0120 0.404736 1.14029  1.54503           1       100                    | 
|    multiplicand_Q_reg[23]/D DFF_X1    Fall  1.2390 0.0000 0.0120          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[23]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
|    multiplicand_Q_reg[23]/CK      DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1630 2.1630 | 
| library setup check                      | -0.0280 2.1350 | 
| data required time                       |  2.1350        | 
|                                          |                | 
| data required time                       |  2.1350        | 
| data arrival time                        | -1.2390        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8960        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[18]/D 
  
 Path Start Point : accumulator_A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[0]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    accumulator_A_reg[0]/Q         DFF_X1        Rise  0.3000 0.1330 0.0410 2.13233  14.8614  16.9937           8       100      F             | 
|    i_0_5/accumulator_A[0]                       Rise  0.3000 0.0000                                                                           | 
|    i_0_5/i_0/A                    INV_X1        Rise  0.3010 0.0010 0.0410          1.70023                                                   | 
|    i_0_5/i_0/ZN                   INV_X1        Fall  0.3170 0.0160 0.0130 0.448828 3.17093  3.61975           2       100                    | 
|    i_0_5/i_1/A1                   NAND2_X1      Fall  0.3170 0.0000 0.0130          1.5292                                                    | 
|    i_0_5/i_1/ZN                   NAND2_X1      Rise  0.3440 0.0270 0.0190 0.369672 5.7824   6.15207           3       100                    | 
|    i_0_5/i_5/A                    INV_X1        Rise  0.3440 0.0000 0.0190          1.70023                                                   | 
|    i_0_5/i_5/ZN                   INV_X1        Fall  0.3540 0.0100 0.0070 0.297592 1.68975  1.98734           1       100                    | 
|    i_0_5/i_7/A2                   AOI22_X1      Fall  0.3540 0.0000 0.0070          1.43339                                                   | 
|    i_0_5/i_7/ZN                   AOI22_X1      Rise  0.4040 0.0500 0.0380 0.684526 3.9038   4.58832           2       100                    | 
|    i_0_5/i_11/A1                  OAI22_X1      Rise  0.4040 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_11/ZN                  OAI22_X1      Fall  0.4370 0.0330 0.0190 0.730191 3.92027  4.65046           2       100                    | 
|    i_0_5/i_15/A1                  AOI22_X1      Fall  0.4370 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_15/ZN                  AOI22_X1      Rise  0.4870 0.0500 0.0380 0.741851 3.9038   4.64565           2       100                    | 
|    i_0_5/i_19/A1                  OAI22_X1      Rise  0.4870 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_19/ZN                  OAI22_X1      Fall  0.5190 0.0320 0.0190 0.495544 3.92027  4.41581           2       100                    | 
|    i_0_5/i_23/A1                  AOI22_X1      Fall  0.5190 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_23/ZN                  AOI22_X1      Rise  0.5690 0.0500 0.0380 0.623294 3.9038   4.52709           2       100                    | 
|    i_0_5/i_27/A1                  OAI22_X1      Rise  0.5690 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_27/ZN                  OAI22_X1      Fall  0.6010 0.0320 0.0210 0.638512 3.92027  4.55878           2       100                    | 
|    i_0_5/i_31/A1                  AOI22_X1      Fall  0.6010 0.0000 0.0210          1.50384                                                   | 
|    i_0_5/i_31/ZN                  AOI22_X1      Rise  0.6530 0.0520 0.0390 0.903991 3.9038   4.80779           2       100                    | 
|    i_0_5/i_35/A1                  OAI22_X1      Rise  0.6530 0.0000 0.0390          1.67104                                                   | 
|    i_0_5/i_35/ZN                  OAI22_X1      Fall  0.6860 0.0330 0.0190 0.686585 3.92027  4.60685           2       100                    | 
|    i_0_5/i_39/A1                  AOI22_X1      Fall  0.6860 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_39/ZN                  AOI22_X1      Rise  0.7350 0.0490 0.0370 0.533785 3.9038   4.43758           2       100                    | 
|    i_0_5/i_43/A1                  OAI22_X1      Rise  0.7350 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_43/ZN                  OAI22_X1      Fall  0.7670 0.0320 0.0190 0.505102 3.92027  4.42537           2       100                    | 
|    i_0_5/i_47/A1                  AOI22_X1      Fall  0.7670 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_47/ZN                  AOI22_X1      Rise  0.8160 0.0490 0.0370 0.531642 3.9038   4.43544           2       100                    | 
|    i_0_5/i_51/A1                  OAI22_X1      Rise  0.8160 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_51/ZN                  OAI22_X1      Fall  0.8480 0.0320 0.0190 0.549728 3.92027  4.46999           2       100                    | 
|    i_0_5/i_55/A1                  AOI22_X1      Fall  0.8480 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_55/ZN                  AOI22_X1      Rise  0.8990 0.0510 0.0390 0.913231 3.9038   4.81703           2       100                    | 
|    i_0_5/i_59/A1                  OAI22_X1      Rise  0.8990 0.0000 0.0390          1.67104                                                   | 
|    i_0_5/i_59/ZN                  OAI22_X1      Fall  0.9320 0.0330 0.0190 0.83423  3.92027  4.7545            2       100                    | 
|    i_0_5/i_63/A1                  AOI22_X1      Fall  0.9320 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_63/ZN                  AOI22_X1      Rise  0.9810 0.0490 0.0370 0.47518  3.9038   4.37898           2       100                    | 
|    i_0_5/i_67/A1                  OAI22_X1      Rise  0.9810 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_67/ZN                  OAI22_X1      Fall  1.0130 0.0320 0.0200 0.483809 3.92027  4.40407           2       100                    | 
|    i_0_5/i_71/A1                  AOI22_X1      Fall  1.0130 0.0000 0.0200          1.50384                                                   | 
|    i_0_5/i_71/ZN                  AOI22_X1      Rise  1.0630 0.0500 0.0380 0.654637 3.9038   4.55843           2       100                    | 
|    i_0_5/i_75/A1                  OAI22_X1      Rise  1.0630 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_75/ZN                  OAI22_X1      Fall  1.0950 0.0320 0.0190 0.419036 3.92027  4.3393            2       100                    | 
|    i_0_5/i_77/A                   XNOR2_X1      Fall  1.0950 0.0000 0.0190          2.12585                                                   | 
|    i_0_5/i_77/ZN                  XNOR2_X1      Fall  1.1390 0.0440 0.0160 0.793881 1.62192  2.41581           1       100                    | 
|    i_0_5/p_0[19]                                Fall  1.1390 0.0000                                                                           | 
|    i_0_0_273/B2                   AOI222_X1     Fall  1.1390 0.0000 0.0160          1.45057                                                   | 
|    i_0_0_273/ZN                   AOI222_X1     Rise  1.2300 0.0910 0.0540 0.670501 1.70023  2.37073           1       100                    | 
|    i_0_0_272/A                    INV_X1        Rise  1.2300 0.0000 0.0540          1.70023                                                   | 
|    i_0_0_272/ZN                   INV_X1        Fall  1.2390 0.0090 0.0120 0.321562 1.14029  1.46185           1       100                    | 
|    accumulator_A_reg[18]/D        DFF_X1        Fall  1.2390 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[18]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
|    accumulator_A_reg[18]/CK       DFF_X1        Rise  0.1660 0.0020 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1660 2.1660 | 
| library setup check                      | -0.0270 2.1390 | 
| data required time                       |  2.1390        | 
|                                          |                | 
| data required time                       |  2.1390        | 
| data arrival time                        | -1.2390        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.9020        | 
-------------------------------------------------------------


 Timing Path to Res[17] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[17] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_112/A1                OR2_X4        Fall  0.7000 0.0000 0.0120          2.74663                                                   | 
|    i_0_18/i_112/ZN                OR2_X4        Fall  0.7420 0.0420 0.0080 0.549016 5.79642  6.34544           2       100                    | 
|    i_0_18/i_20/B                  XOR2_X1       Fall  0.7420 0.0000 0.0080          2.41145                                                   | 
|    i_0_18/i_20/Z                  XOR2_X1       Fall  0.7950 0.0530 0.0110 0.160427 0.94642  1.10685           1       100                    | 
|    i_0_18/p_0[17]                               Fall  0.7950 0.0000                                                                           | 
|    i_0_0_18/A                     MUX2_X1       Fall  0.7950 0.0000 0.0110          0.907039                                                  | 
|    i_0_0_18/Z                     MUX2_X1       Fall  0.8720 0.0770 0.0210 0.866973 10       10.867            1       100                    | 
|    Res[17]                                      Fall  0.8720 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9280        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[22]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_M_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                            Fall  0.2000 0.0000 0.1000 1.41286  6.45732  7.87018           4       100      c             | 
|    i_0_9/A[1]                      Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1   Fall  0.3190 0.1190 0.0180 0.714739 4.27641  4.99115           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1   Fall  0.3730 0.0540 0.0130 0.513943 3.35827  3.87221           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1   Fall  0.4280 0.0550 0.0150 0.873209 5.03256  5.90576           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1   Fall  0.5040 0.0760 0.0180 0.709967 4.27641  4.98638           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1   Fall  0.5610 0.0570 0.0150 0.815542 5.03256  5.8481            3       100                    | 
|    i_0_9/i_55/A1          OR3_X1   Fall  0.5610 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1   Fall  0.6380 0.0770 0.0190 0.615086 5.04407  5.65915           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1  Fall  0.6380 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1  Rise  0.6810 0.0430 0.0380 0.61808  4.17264  4.79072           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1 Rise  0.6810 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1 Fall  0.7140 0.0330 0.0200 0.75628  5.88949  6.64578           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1  Fall  0.7140 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1  Rise  0.7760 0.0620 0.0540 0.589366 4.17264  4.76201           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1 Rise  0.7760 0.0000 0.0540          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1 Fall  0.8090 0.0330 0.0220 0.450265 5.03256  5.48282           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1   Fall  0.8090 0.0000 0.0220          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1   Fall  0.8880 0.0790 0.0180 0.919969 4.27641  5.19638           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1   Fall  0.8880 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1   Fall  0.9510 0.0630 0.0180 1.13779  7.6263   8.76409           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1  Fall  0.9510 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1  Rise  1.0500 0.0990 0.0890 2.19082  4.17264  6.36346           2       100                    | 
|    i_0_9/i_44/A1          NAND2_X1 Rise  1.0500 0.0000 0.0890          1.59903                                                   | 
|    i_0_9/i_44/ZN          NAND2_X1 Fall  1.0800 0.0300 0.0260 0.309746 3.35827  3.66801           2       100                    | 
|    i_0_9/i_25/B           XOR2_X1  Fall  1.0800 0.0000 0.0260          2.41145                                                   | 
|    i_0_9/i_25/Z           XOR2_X1  Fall  1.1420 0.0620 0.0250 0.30094  1.68751  1.98845           1       100                    | 
|    i_0_9/p_0[22]                   Fall  1.1420 0.0000                                                                           | 
|    i_0_0_214/A1           AOI22_X1 Fall  1.1420 0.0000 0.0250          1.50384                                                   | 
|    i_0_0_214/ZN           AOI22_X1 Rise  1.1820 0.0400 0.0340 0.450986 1.70023  2.15122           1       100                    | 
|    i_0_0_213/A            INV_X1   Rise  1.1820 0.0000 0.0340          1.70023                                                   | 
|    i_0_0_213/ZN           INV_X1   Fall  1.1910 0.0090 0.0090 0.257298 1.14029  1.39759           1       100                    | 
|    multiplier_M_reg[22]/D DFF_X1   Fall  1.1910 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[22]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0960 0.0270 0.0050 0.553707 1.24879  1.8025            1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0960 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1650 0.0690 0.0480 25.9654  29.1189  55.0844           34      100      F    K        | 
|    multiplier_M_reg[22]/CK DFF_X1        Rise  0.1690 0.0040 0.0480          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1690 2.1690 | 
| library setup check                      | -0.0250 2.1440 | 
| data required time                       |  2.1440        | 
|                                          |                | 
| data required time                       |  2.1440        | 
| data arrival time                        | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9530        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[17]/D 
  
 Path Start Point : accumulator_A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[0]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    accumulator_A_reg[0]/Q         DFF_X1        Rise  0.3000 0.1330 0.0410 2.13233  14.8614  16.9937           8       100      F             | 
|    i_0_5/accumulator_A[0]                       Rise  0.3000 0.0000                                                                           | 
|    i_0_5/i_0/A                    INV_X1        Rise  0.3010 0.0010 0.0410          1.70023                                                   | 
|    i_0_5/i_0/ZN                   INV_X1        Fall  0.3170 0.0160 0.0130 0.448828 3.17093  3.61975           2       100                    | 
|    i_0_5/i_1/A1                   NAND2_X1      Fall  0.3170 0.0000 0.0130          1.5292                                                    | 
|    i_0_5/i_1/ZN                   NAND2_X1      Rise  0.3440 0.0270 0.0190 0.369672 5.7824   6.15207           3       100                    | 
|    i_0_5/i_5/A                    INV_X1        Rise  0.3440 0.0000 0.0190          1.70023                                                   | 
|    i_0_5/i_5/ZN                   INV_X1        Fall  0.3540 0.0100 0.0070 0.297592 1.68975  1.98734           1       100                    | 
|    i_0_5/i_7/A2                   AOI22_X1      Fall  0.3540 0.0000 0.0070          1.43339                                                   | 
|    i_0_5/i_7/ZN                   AOI22_X1      Rise  0.4040 0.0500 0.0380 0.684526 3.9038   4.58832           2       100                    | 
|    i_0_5/i_11/A1                  OAI22_X1      Rise  0.4040 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_11/ZN                  OAI22_X1      Fall  0.4370 0.0330 0.0190 0.730191 3.92027  4.65046           2       100                    | 
|    i_0_5/i_15/A1                  AOI22_X1      Fall  0.4370 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_15/ZN                  AOI22_X1      Rise  0.4870 0.0500 0.0380 0.741851 3.9038   4.64565           2       100                    | 
|    i_0_5/i_19/A1                  OAI22_X1      Rise  0.4870 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_19/ZN                  OAI22_X1      Fall  0.5190 0.0320 0.0190 0.495544 3.92027  4.41581           2       100                    | 
|    i_0_5/i_23/A1                  AOI22_X1      Fall  0.5190 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_23/ZN                  AOI22_X1      Rise  0.5690 0.0500 0.0380 0.623294 3.9038   4.52709           2       100                    | 
|    i_0_5/i_27/A1                  OAI22_X1      Rise  0.5690 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_27/ZN                  OAI22_X1      Fall  0.6010 0.0320 0.0210 0.638512 3.92027  4.55878           2       100                    | 
|    i_0_5/i_31/A1                  AOI22_X1      Fall  0.6010 0.0000 0.0210          1.50384                                                   | 
|    i_0_5/i_31/ZN                  AOI22_X1      Rise  0.6530 0.0520 0.0390 0.903991 3.9038   4.80779           2       100                    | 
|    i_0_5/i_35/A1                  OAI22_X1      Rise  0.6530 0.0000 0.0390          1.67104                                                   | 
|    i_0_5/i_35/ZN                  OAI22_X1      Fall  0.6860 0.0330 0.0190 0.686585 3.92027  4.60685           2       100                    | 
|    i_0_5/i_39/A1                  AOI22_X1      Fall  0.6860 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_39/ZN                  AOI22_X1      Rise  0.7350 0.0490 0.0370 0.533785 3.9038   4.43758           2       100                    | 
|    i_0_5/i_43/A1                  OAI22_X1      Rise  0.7350 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_43/ZN                  OAI22_X1      Fall  0.7670 0.0320 0.0190 0.505102 3.92027  4.42537           2       100                    | 
|    i_0_5/i_47/A1                  AOI22_X1      Fall  0.7670 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_47/ZN                  AOI22_X1      Rise  0.8160 0.0490 0.0370 0.531642 3.9038   4.43544           2       100                    | 
|    i_0_5/i_51/A1                  OAI22_X1      Rise  0.8160 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_51/ZN                  OAI22_X1      Fall  0.8480 0.0320 0.0190 0.549728 3.92027  4.46999           2       100                    | 
|    i_0_5/i_55/A1                  AOI22_X1      Fall  0.8480 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_55/ZN                  AOI22_X1      Rise  0.8990 0.0510 0.0390 0.913231 3.9038   4.81703           2       100                    | 
|    i_0_5/i_59/A1                  OAI22_X1      Rise  0.8990 0.0000 0.0390          1.67104                                                   | 
|    i_0_5/i_59/ZN                  OAI22_X1      Fall  0.9320 0.0330 0.0190 0.83423  3.92027  4.7545            2       100                    | 
|    i_0_5/i_63/A1                  AOI22_X1      Fall  0.9320 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_63/ZN                  AOI22_X1      Rise  0.9810 0.0490 0.0370 0.47518  3.9038   4.37898           2       100                    | 
|    i_0_5/i_67/A1                  OAI22_X1      Rise  0.9810 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_67/ZN                  OAI22_X1      Fall  1.0130 0.0320 0.0200 0.483809 3.92027  4.40407           2       100                    | 
|    i_0_5/i_71/A1                  AOI22_X1      Fall  1.0130 0.0000 0.0200          1.50384                                                   | 
|    i_0_5/i_71/ZN                  AOI22_X1      Rise  1.0630 0.0500 0.0380 0.654637 3.9038   4.55843           2       100                    | 
|    i_0_5/i_73/A                   XNOR2_X1      Rise  1.0630 0.0000 0.0380          2.23275                                                   | 
|    i_0_5/i_73/ZN                  XNOR2_X1      Fall  1.0870 0.0240 0.0160 1.43919  1.62192  3.06112           1       100                    | 
|    i_0_5/p_0[18]                                Fall  1.0870 0.0000                                                                           | 
|    i_0_0_271/B2                   AOI222_X1     Fall  1.0870 0.0000 0.0160          1.45057                                                   | 
|    i_0_0_271/ZN                   AOI222_X1     Rise  1.1760 0.0890 0.0520 0.376964 1.70023  2.07719           1       100                    | 
|    i_0_0_270/A                    INV_X1        Rise  1.1760 0.0000 0.0520          1.70023                                                   | 
|    i_0_0_270/ZN                   INV_X1        Fall  1.1860 0.0100 0.0120 0.619427 1.14029  1.75972           1       100                    | 
|    accumulator_A_reg[17]/D        DFF_X1        Fall  1.1860 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[17]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
|    accumulator_A_reg[17]/CK       DFF_X1        Rise  0.1660 0.0020 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1660 2.1660 | 
| library setup check                      | -0.0270 2.1390 | 
| data required time                       |  2.1390        | 
|                                          |                | 
| data required time                       |  2.1390        | 
| data arrival time                        | -1.1860        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.9550        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[22]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                               Fall  0.2000 0.0000 0.1000 2.33329  6.421    8.7543            4       100      c             | 
|    i_0_11/B[1]                        Fall  0.2000 0.0000                                                                           | 
|    i_0_11/i_60/A2           OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_11/i_60/ZN           OR3_X1    Fall  0.3190 0.1190 0.0180 0.688527 4.27641  4.96494           3       100                    | 
|    i_0_11/i_59/A1           OR2_X1    Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_59/ZN           OR2_X1    Fall  0.3730 0.0540 0.0140 0.731598 3.35827  4.08986           2       100                    | 
|    i_0_11/i_58/A1           OR2_X1    Fall  0.3730 0.0000 0.0140          0.792385                                                  | 
|    i_0_11/i_58/ZN           OR2_X1    Fall  0.4290 0.0560 0.0150 1.0345   5.03256  6.06706           3       100                    | 
|    i_0_11/i_57/A1           OR3_X1    Fall  0.4290 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_57/ZN           OR3_X1    Fall  0.5050 0.0760 0.0180 0.94137  4.27641  5.21778           3       100                    | 
|    i_0_11/i_56/A1           OR2_X1    Fall  0.5050 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_56/ZN           OR2_X1    Fall  0.5620 0.0570 0.0150 0.865954 5.03256  5.89851           3       100                    | 
|    i_0_11/i_55/A1           OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_55/ZN           OR3_X1    Fall  0.6410 0.0790 0.0190 1.1229   5.04407  6.16697           3       100                    | 
|    i_0_11/i_54/A1           NOR2_X1   Fall  0.6410 0.0000 0.0190          1.41309                                                   | 
|    i_0_11/i_54/ZN           NOR2_X1   Rise  0.6840 0.0430 0.0380 0.538279 4.17264  4.71092           2       100                    | 
|    i_0_11/i_53/A1           NAND2_X1  Rise  0.6840 0.0000 0.0380          1.59903                                                   | 
|    i_0_11/i_53/ZN           NAND2_X1  Fall  0.7190 0.0350 0.0210 1.26011  5.88949  7.14961           3       100                    | 
|    i_0_11/i_51/A1           NOR3_X1   Fall  0.7190 0.0000 0.0210          1.4005                                                    | 
|    i_0_11/i_51/ZN           NOR3_X1   Rise  0.7810 0.0620 0.0540 0.592078 4.17264  4.76472           2       100                    | 
|    i_0_11/i_50/A1           NAND2_X1  Rise  0.7810 0.0000 0.0540          1.59903                                                   | 
|    i_0_11/i_50/ZN           NAND2_X1  Fall  0.8170 0.0360 0.0230 1.36557  5.03256  6.39812           3       100                    | 
|    i_0_11/i_49/A1           OR3_X1    Fall  0.8170 0.0000 0.0230          0.775543                                                  | 
|    i_0_11/i_49/ZN           OR3_X1    Fall  0.8970 0.0800 0.0190 1.01982  4.27641  5.29623           3       100                    | 
|    i_0_11/i_48/A1           OR2_X1    Fall  0.8970 0.0000 0.0190          0.792385                                                  | 
|    i_0_11/i_48/ZN           OR2_X1    Fall  0.9610 0.0640 0.0180 1.56692  7.6263   9.19322           4       100                    | 
|    i_0_11/i_45/A1           NOR4_X1   Fall  0.9610 0.0000 0.0180          1.34349                                                   | 
|    i_0_11/i_45/ZN           NOR4_X1   Rise  1.0480 0.0870 0.0790 1.09053  4.17264  5.26317           2       100                    | 
|    i_0_11/i_24/B            XNOR2_X1  Rise  1.0480 0.0000 0.0790          2.57361                                                   | 
|    i_0_11/i_24/ZN           XNOR2_X1  Fall  1.0770 0.0290 0.0250 0.343491 1.62192  1.96542           1       100                    | 
|    i_0_11/p_0[21]                     Fall  1.0770 0.0000                                                                           | 
|    i_0_0_146/B2             AOI222_X1 Fall  1.0770 0.0000 0.0250          1.45057                                                   | 
|    i_0_0_146/ZN             AOI222_X1 Rise  1.1690 0.0920 0.0530 0.438874 1.70023  2.1391            1       100                    | 
|    i_0_0_145/A              INV_X1    Rise  1.1690 0.0000 0.0530          1.70023                                                   | 
|    i_0_0_145/ZN             INV_X1    Fall  1.1780 0.0090 0.0120 0.296125 1.14029  1.43641           1       100                    | 
|    multiplicand_Q_reg[22]/D DFF_X1    Fall  1.1780 0.0000 0.0120          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
|    multiplicand_Q_reg[22]/CK      DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1630 2.1630 | 
| library setup check                      | -0.0280 2.1350 | 
| data required time                       |  2.1350        | 
|                                          |                | 
| data required time                       |  2.1350        | 
| data arrival time                        | -1.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9570        | 
-------------------------------------------------------------


 Timing Path to Res[16] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[16] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_19/B                  XOR2_X1       Fall  0.7000 0.0000 0.0120          2.41145                                                   | 
|    i_0_18/i_19/Z                  XOR2_X1       Fall  0.7550 0.0550 0.0110 0.294577 0.94642  1.241             1       100                    | 
|    i_0_18/p_0[16]                               Fall  0.7550 0.0000                                                                           | 
|    i_0_0_17/A                     MUX2_X1       Fall  0.7550 0.0000 0.0110          0.907039                                                  | 
|    i_0_0_17/Z                     MUX2_X1       Fall  0.8320 0.0770 0.0210 0.733009 10       10.733            1       100                    | 
|    Res[16]                                      Fall  0.8320 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9680        | 
-------------------------------------------------------------


 Timing Path to accumulator_A_reg[16]/D 
  
 Path Start Point : accumulator_A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_A_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    accumulator_A_reg[0]/CK        DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    accumulator_A_reg[0]/Q         DFF_X1        Rise  0.3000 0.1330 0.0410 2.13233  14.8614  16.9937           8       100      F             | 
|    i_0_5/accumulator_A[0]                       Rise  0.3000 0.0000                                                                           | 
|    i_0_5/i_0/A                    INV_X1        Rise  0.3010 0.0010 0.0410          1.70023                                                   | 
|    i_0_5/i_0/ZN                   INV_X1        Fall  0.3170 0.0160 0.0130 0.448828 3.17093  3.61975           2       100                    | 
|    i_0_5/i_1/A1                   NAND2_X1      Fall  0.3170 0.0000 0.0130          1.5292                                                    | 
|    i_0_5/i_1/ZN                   NAND2_X1      Rise  0.3440 0.0270 0.0190 0.369672 5.7824   6.15207           3       100                    | 
|    i_0_5/i_5/A                    INV_X1        Rise  0.3440 0.0000 0.0190          1.70023                                                   | 
|    i_0_5/i_5/ZN                   INV_X1        Fall  0.3540 0.0100 0.0070 0.297592 1.68975  1.98734           1       100                    | 
|    i_0_5/i_7/A2                   AOI22_X1      Fall  0.3540 0.0000 0.0070          1.43339                                                   | 
|    i_0_5/i_7/ZN                   AOI22_X1      Rise  0.4040 0.0500 0.0380 0.684526 3.9038   4.58832           2       100                    | 
|    i_0_5/i_11/A1                  OAI22_X1      Rise  0.4040 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_11/ZN                  OAI22_X1      Fall  0.4370 0.0330 0.0190 0.730191 3.92027  4.65046           2       100                    | 
|    i_0_5/i_15/A1                  AOI22_X1      Fall  0.4370 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_15/ZN                  AOI22_X1      Rise  0.4870 0.0500 0.0380 0.741851 3.9038   4.64565           2       100                    | 
|    i_0_5/i_19/A1                  OAI22_X1      Rise  0.4870 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_19/ZN                  OAI22_X1      Fall  0.5190 0.0320 0.0190 0.495544 3.92027  4.41581           2       100                    | 
|    i_0_5/i_23/A1                  AOI22_X1      Fall  0.5190 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_23/ZN                  AOI22_X1      Rise  0.5690 0.0500 0.0380 0.623294 3.9038   4.52709           2       100                    | 
|    i_0_5/i_27/A1                  OAI22_X1      Rise  0.5690 0.0000 0.0380          1.67104                                                   | 
|    i_0_5/i_27/ZN                  OAI22_X1      Fall  0.6010 0.0320 0.0210 0.638512 3.92027  4.55878           2       100                    | 
|    i_0_5/i_31/A1                  AOI22_X1      Fall  0.6010 0.0000 0.0210          1.50384                                                   | 
|    i_0_5/i_31/ZN                  AOI22_X1      Rise  0.6530 0.0520 0.0390 0.903991 3.9038   4.80779           2       100                    | 
|    i_0_5/i_35/A1                  OAI22_X1      Rise  0.6530 0.0000 0.0390          1.67104                                                   | 
|    i_0_5/i_35/ZN                  OAI22_X1      Fall  0.6860 0.0330 0.0190 0.686585 3.92027  4.60685           2       100                    | 
|    i_0_5/i_39/A1                  AOI22_X1      Fall  0.6860 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_39/ZN                  AOI22_X1      Rise  0.7350 0.0490 0.0370 0.533785 3.9038   4.43758           2       100                    | 
|    i_0_5/i_43/A1                  OAI22_X1      Rise  0.7350 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_43/ZN                  OAI22_X1      Fall  0.7670 0.0320 0.0190 0.505102 3.92027  4.42537           2       100                    | 
|    i_0_5/i_47/A1                  AOI22_X1      Fall  0.7670 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_47/ZN                  AOI22_X1      Rise  0.8160 0.0490 0.0370 0.531642 3.9038   4.43544           2       100                    | 
|    i_0_5/i_51/A1                  OAI22_X1      Rise  0.8160 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_51/ZN                  OAI22_X1      Fall  0.8480 0.0320 0.0190 0.549728 3.92027  4.46999           2       100                    | 
|    i_0_5/i_55/A1                  AOI22_X1      Fall  0.8480 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_55/ZN                  AOI22_X1      Rise  0.8990 0.0510 0.0390 0.913231 3.9038   4.81703           2       100                    | 
|    i_0_5/i_59/A1                  OAI22_X1      Rise  0.8990 0.0000 0.0390          1.67104                                                   | 
|    i_0_5/i_59/ZN                  OAI22_X1      Fall  0.9320 0.0330 0.0190 0.83423  3.92027  4.7545            2       100                    | 
|    i_0_5/i_63/A1                  AOI22_X1      Fall  0.9320 0.0000 0.0190          1.50384                                                   | 
|    i_0_5/i_63/ZN                  AOI22_X1      Rise  0.9810 0.0490 0.0370 0.47518  3.9038   4.37898           2       100                    | 
|    i_0_5/i_67/A1                  OAI22_X1      Rise  0.9810 0.0000 0.0370          1.67104                                                   | 
|    i_0_5/i_67/ZN                  OAI22_X1      Fall  1.0130 0.0320 0.0200 0.483809 3.92027  4.40407           2       100                    | 
|    i_0_5/i_69/A                   XNOR2_X1      Fall  1.0130 0.0000 0.0200          2.12585                                                   | 
|    i_0_5/i_69/ZN                  XNOR2_X1      Fall  1.0580 0.0450 0.0160 1.15255  1.62192  2.77447           1       100                    | 
|    i_0_5/p_0[17]                                Fall  1.0580 0.0000                                                                           | 
|    i_0_0_269/B2                   AOI222_X1     Fall  1.0580 0.0000 0.0160          1.45057                                                   | 
|    i_0_0_269/ZN                   AOI222_X1     Rise  1.1460 0.0880 0.0510 0.311881 1.70023  2.01211           1       100                    | 
|    i_0_0_268/A                    INV_X1        Rise  1.1460 0.0000 0.0510          1.70023                                                   | 
|    i_0_0_268/ZN                   INV_X1        Fall  1.1540 0.0080 0.0110 0.232095 1.14029  1.37238           1       100                    | 
|    accumulator_A_reg[16]/D        DFF_X1        Fall  1.1540 0.0000 0.0110          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_A_reg[16]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_47/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_47/Z             CLKBUF_X3     Rise  0.1640 0.0670 0.0440 21.898   29.9754  51.8734           35      100      F    K        | 
|    accumulator_A_reg[16]/CK       DFF_X1        Rise  0.1660 0.0020 0.0440          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1660 2.1660 | 
| library setup check                      | -0.0260 2.1400 | 
| data required time                       |  2.1400        | 
|                                          |                | 
| data required time                       |  2.1400        | 
| data arrival time                        | -1.1540        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  0.9880        | 
-------------------------------------------------------------


 Timing Path to Res[15] 
  
 Path Start Point : multiplicand_Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[3]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[3]/Q        DFF_X1        Fall  0.2770 0.1100 0.0180 1.70359  11.9935  13.6971           5       100      F             | 
|    i_0_18/Res_imm[2]                            Fall  0.2770 0.0000                                                                           | 
|    i_0_18/CLOCK_sgo__c237/A3      NOR3_X4       Fall  0.2770 0.0000 0.0180          5.83306                                                   | 
|    i_0_18/CLOCK_sgo__c237/ZN      NOR3_X4       Rise  0.3260 0.0490 0.0220 0.363663 3.25089  3.61455           1       100                    | 
|    i_0_18/CLOCK_sgo__c239/A       INV_X2        Rise  0.3260 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c239/ZN      INV_X2        Fall  0.3400 0.0140 0.0090 0.801428 6.71456  7.51599           3       100                    | 
|    i_0_18/i_122/A1                OR2_X4        Fall  0.3400 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_122/ZN                OR2_X4        Fall  0.3810 0.0410 0.0080 0.425846 5.79642  6.22226           2       100                    | 
|    i_0_18/i_121/A1                OR2_X4        Fall  0.3810 0.0000 0.0080          2.74663                                                   | 
|    i_0_18/i_121/ZN                OR2_X4        Fall  0.4240 0.0430 0.0100 0.711199 10.5884  11.2996           3       100                    | 
|    i_0_18/CLOCK_sgo__c219/A1      NOR3_X4       Fall  0.4240 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c219/ZN      NOR3_X4       Rise  0.4520 0.0280 0.0220 0.282172 3.25089  3.53306           1       100                    | 
|    i_0_18/CLOCK_sgo__c221/A       INV_X2        Rise  0.4520 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c221/ZN      INV_X2        Fall  0.4660 0.0140 0.0090 0.664822 6.71456  7.37939           3       100                    | 
|    i_0_18/i_119/A1                OR2_X4        Fall  0.4660 0.0000 0.0090          2.74663                                                   | 
|    i_0_18/i_119/ZN                OR2_X4        Fall  0.5100 0.0440 0.0100 0.665094 10.5884  11.2535           3       100                    | 
|    i_0_18/CLOCK_sgo__c198/A1      NOR3_X4       Fall  0.5100 0.0000 0.0100          5.11236                                                   | 
|    i_0_18/CLOCK_sgo__c198/ZN      NOR3_X4       Rise  0.5380 0.0280 0.0220 0.314037 3.25089  3.56493           1       100                    | 
|    i_0_18/CLOCK_sgo__c200/A       INV_X2        Rise  0.5380 0.0000 0.0220          3.25089                                                   | 
|    i_0_18/CLOCK_sgo__c200/ZN      INV_X2        Fall  0.5550 0.0170 0.0100 1.01094  10.1027  11.1136           3       100                    | 
|    i_0_18/i_117/A1                NOR2_X4       Fall  0.5550 0.0000 0.0100          5.59465                                                   | 
|    i_0_18/i_117/ZN                NOR2_X4       Rise  0.5820 0.0270 0.0180 0.725432 8.52857  9.25401           2       100                    | 
|    i_0_18/i_116/A1                NAND2_X4      Rise  0.5820 0.0000 0.0180          5.95497                                                   | 
|    i_0_18/i_116/ZN                NAND2_X4      Fall  0.5990 0.0170 0.0090 0.584671 9.18451  9.76918           2       100                    | 
|    i_0_18/i_115/A1                NOR2_X4       Fall  0.5990 0.0000 0.0090          5.59465                                                   | 
|    i_0_18/i_115/ZN                NOR2_X4       Rise  0.6210 0.0220 0.0150 0.500664 5.62671  6.12737           2       100                    | 
|    i_0_18/i_114/A1                NAND2_X2      Rise  0.6210 0.0000 0.0150          3.0531                                                    | 
|    i_0_18/i_114/ZN                NAND2_X2      Fall  0.6410 0.0200 0.0110 0.576271 7.44844  8.02471           3       100                    | 
|    i_0_18/i_113/A1                OR3_X4        Fall  0.6410 0.0000 0.0110          2.6267                                                    | 
|    i_0_18/i_113/ZN                OR3_X4        Fall  0.7000 0.0590 0.0120 0.849505 6.71456  7.56407           3       100                    | 
|    i_0_18/i_17/A1                 AND2_X1       Fall  0.7000 0.0000 0.0120          0.874832                                                  | 
|    i_0_18/i_17/ZN                 AND2_X1       Fall  0.7290 0.0290 0.0060 0.248903 0.94642  1.19532           1       100                    | 
|    i_0_18/p_0[15]                               Fall  0.7290 0.0000                                                                           | 
|    i_0_0_16/A                     MUX2_X1       Fall  0.7290 0.0000 0.0060          0.907039                                                  | 
|    i_0_0_16/Z                     MUX2_X1       Fall  0.8030 0.0740 0.0210 0.382032 10       10.382            1       100                    | 
|    Res[15]                                      Fall  0.8030 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.8030        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9970        | 
-------------------------------------------------------------


 Timing Path to multiplier_M_reg[21]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_M_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                            Fall  0.2000 0.0000 0.1000 1.41286  6.45732  7.87018           4       100      c             | 
|    i_0_9/A[1]                      Fall  0.2000 0.0000                                                                           | 
|    i_0_9/i_60/A2          OR3_X1   Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_9/i_60/ZN          OR3_X1   Fall  0.3190 0.1190 0.0180 0.714739 4.27641  4.99115           3       100                    | 
|    i_0_9/i_59/A1          OR2_X1   Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_59/ZN          OR2_X1   Fall  0.3730 0.0540 0.0130 0.513943 3.35827  3.87221           2       100                    | 
|    i_0_9/i_58/A1          OR2_X1   Fall  0.3730 0.0000 0.0130          0.792385                                                  | 
|    i_0_9/i_58/ZN          OR2_X1   Fall  0.4280 0.0550 0.0150 0.873209 5.03256  5.90576           3       100                    | 
|    i_0_9/i_57/A1          OR3_X1   Fall  0.4280 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_57/ZN          OR3_X1   Fall  0.5040 0.0760 0.0180 0.709967 4.27641  4.98638           3       100                    | 
|    i_0_9/i_56/A1          OR2_X1   Fall  0.5040 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_56/ZN          OR2_X1   Fall  0.5610 0.0570 0.0150 0.815542 5.03256  5.8481            3       100                    | 
|    i_0_9/i_55/A1          OR3_X1   Fall  0.5610 0.0000 0.0150          0.775543                                                  | 
|    i_0_9/i_55/ZN          OR3_X1   Fall  0.6380 0.0770 0.0190 0.615086 5.04407  5.65915           3       100                    | 
|    i_0_9/i_54/A1          NOR2_X1  Fall  0.6380 0.0000 0.0190          1.41309                                                   | 
|    i_0_9/i_54/ZN          NOR2_X1  Rise  0.6810 0.0430 0.0380 0.61808  4.17264  4.79072           2       100                    | 
|    i_0_9/i_53/A1          NAND2_X1 Rise  0.6810 0.0000 0.0380          1.59903                                                   | 
|    i_0_9/i_53/ZN          NAND2_X1 Fall  0.7140 0.0330 0.0200 0.75628  5.88949  6.64578           3       100                    | 
|    i_0_9/i_51/A1          NOR3_X1  Fall  0.7140 0.0000 0.0200          1.4005                                                    | 
|    i_0_9/i_51/ZN          NOR3_X1  Rise  0.7760 0.0620 0.0540 0.589366 4.17264  4.76201           2       100                    | 
|    i_0_9/i_50/A1          NAND2_X1 Rise  0.7760 0.0000 0.0540          1.59903                                                   | 
|    i_0_9/i_50/ZN          NAND2_X1 Fall  0.8090 0.0330 0.0220 0.450265 5.03256  5.48282           3       100                    | 
|    i_0_9/i_49/A1          OR3_X1   Fall  0.8090 0.0000 0.0220          0.775543                                                  | 
|    i_0_9/i_49/ZN          OR3_X1   Fall  0.8880 0.0790 0.0180 0.919969 4.27641  5.19638           3       100                    | 
|    i_0_9/i_48/A1          OR2_X1   Fall  0.8880 0.0000 0.0180          0.792385                                                  | 
|    i_0_9/i_48/ZN          OR2_X1   Fall  0.9510 0.0630 0.0180 1.13779  7.6263   8.76409           4       100                    | 
|    i_0_9/i_45/A1          NOR4_X1  Fall  0.9510 0.0000 0.0180          1.34349                                                   | 
|    i_0_9/i_45/ZN          NOR4_X1  Rise  1.0500 0.0990 0.0890 2.19082  4.17264  6.36346           2       100                    | 
|    i_0_9/i_24/B           XNOR2_X1 Rise  1.0500 0.0000 0.0890          2.57361                                                   | 
|    i_0_9/i_24/ZN          XNOR2_X1 Rise  1.1030 0.0530 0.0340 0.269058 1.68751  1.95657           1       100                    | 
|    i_0_9/p_0[21]                   Rise  1.1030 0.0000                                                                           | 
|    i_0_0_212/A1           AOI22_X1 Rise  1.1030 0.0000 0.0340          1.68751                                                   | 
|    i_0_0_212/ZN           AOI22_X1 Fall  1.1240 0.0210 0.0290 0.652153 1.70023  2.35238           1       100                    | 
|    i_0_0_211/A            INV_X1   Fall  1.1240 0.0000 0.0290          1.54936                                                   | 
|    i_0_0_211/ZN           INV_X1   Rise  1.1430 0.0190 0.0110 0.352972 1.14029  1.49326           1       100                    | 
|    multiplier_M_reg[21]/D DFF_X1   Rise  1.1430 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_M_reg[21]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A     CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z     CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_isNeg_reg/CK   CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_isNeg_reg/GCK  CLKGATETST_X8 Rise  0.0960 0.0270 0.0050 0.553707 1.24879  1.8025            1       100      FA   K        | 
|    CTS_L3_c_tid0_46/A      CLKBUF_X3     Rise  0.0960 0.0000 0.0050          1.42116                                     F             | 
|    CTS_L3_c_tid0_46/Z      CLKBUF_X3     Rise  0.1650 0.0690 0.0480 25.9654  29.1189  55.0844           34      100      F    K        | 
|    multiplier_M_reg[21]/CK DFF_X1        Rise  0.1690 0.0040 0.0480          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1690 2.1690 | 
| library setup check                      | -0.0270 2.1420 | 
| data required time                       |  2.1420        | 
|                                          |                | 
| data required time                       |  2.1420        | 
| data arrival time                        | -1.1430        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9990        | 
-------------------------------------------------------------


 Timing Path to multiplicand_Q_reg[21]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                               Fall  0.2000 0.0000 0.1000 2.33329  6.421    8.7543            4       100      c             | 
|    i_0_11/B[1]                        Fall  0.2000 0.0000                                                                           | 
|    i_0_11/i_60/A2           OR3_X1    Fall  0.2000 0.0000 0.1000          0.849985                                                  | 
|    i_0_11/i_60/ZN           OR3_X1    Fall  0.3190 0.1190 0.0180 0.688527 4.27641  4.96494           3       100                    | 
|    i_0_11/i_59/A1           OR2_X1    Fall  0.3190 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_59/ZN           OR2_X1    Fall  0.3730 0.0540 0.0140 0.731598 3.35827  4.08986           2       100                    | 
|    i_0_11/i_58/A1           OR2_X1    Fall  0.3730 0.0000 0.0140          0.792385                                                  | 
|    i_0_11/i_58/ZN           OR2_X1    Fall  0.4290 0.0560 0.0150 1.0345   5.03256  6.06706           3       100                    | 
|    i_0_11/i_57/A1           OR3_X1    Fall  0.4290 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_57/ZN           OR3_X1    Fall  0.5050 0.0760 0.0180 0.94137  4.27641  5.21778           3       100                    | 
|    i_0_11/i_56/A1           OR2_X1    Fall  0.5050 0.0000 0.0180          0.792385                                                  | 
|    i_0_11/i_56/ZN           OR2_X1    Fall  0.5620 0.0570 0.0150 0.865954 5.03256  5.89851           3       100                    | 
|    i_0_11/i_55/A1           OR3_X1    Fall  0.5620 0.0000 0.0150          0.775543                                                  | 
|    i_0_11/i_55/ZN           OR3_X1    Fall  0.6410 0.0790 0.0190 1.1229   5.04407  6.16697           3       100                    | 
|    i_0_11/i_54/A1           NOR2_X1   Fall  0.6410 0.0000 0.0190          1.41309                                                   | 
|    i_0_11/i_54/ZN           NOR2_X1   Rise  0.6840 0.0430 0.0380 0.538279 4.17264  4.71092           2       100                    | 
|    i_0_11/i_53/A1           NAND2_X1  Rise  0.6840 0.0000 0.0380          1.59903                                                   | 
|    i_0_11/i_53/ZN           NAND2_X1  Fall  0.7190 0.0350 0.0210 1.26011  5.88949  7.14961           3       100                    | 
|    i_0_11/i_51/A1           NOR3_X1   Fall  0.7190 0.0000 0.0210          1.4005                                                    | 
|    i_0_11/i_51/ZN           NOR3_X1   Rise  0.7810 0.0620 0.0540 0.592078 4.17264  4.76472           2       100                    | 
|    i_0_11/i_50/A1           NAND2_X1  Rise  0.7810 0.0000 0.0540          1.59903                                                   | 
|    i_0_11/i_50/ZN           NAND2_X1  Fall  0.8170 0.0360 0.0230 1.36557  5.03256  6.39812           3       100                    | 
|    i_0_11/i_49/A1           OR3_X1    Fall  0.8170 0.0000 0.0230          0.775543                                                  | 
|    i_0_11/i_49/ZN           OR3_X1    Fall  0.8970 0.0800 0.0190 1.01982  4.27641  5.29623           3       100                    | 
|    i_0_11/i_48/A1           OR2_X1    Fall  0.8970 0.0000 0.0190          0.792385                                                  | 
|    i_0_11/i_48/ZN           OR2_X1    Fall  0.9610 0.0640 0.0180 1.56692  7.6263   9.19322           4       100                    | 
|    i_0_11/i_46/A1           NOR3_X1   Fall  0.9610 0.0000 0.0180          1.4005                                                    | 
|    i_0_11/i_46/ZN           NOR3_X1   Rise  1.0070 0.0460 0.0430 0.270152 2.57361  2.84376           1       100                    | 
|    i_0_11/i_23/B            XNOR2_X1  Rise  1.0070 0.0000 0.0430          2.57361                                                   | 
|    i_0_11/i_23/ZN           XNOR2_X1  Fall  1.0330 0.0260 0.0260 0.678077 1.62192  2.3               1       100                    | 
|    i_0_11/p_0[20]                     Fall  1.0330 0.0000                                                                           | 
|    i_0_0_144/B2             AOI222_X1 Fall  1.0330 0.0000 0.0260          1.45057                                                   | 
|    i_0_0_144/ZN             AOI222_X1 Rise  1.1240 0.0910 0.0510 0.227236 1.70023  1.92747           1       100                    | 
|    i_0_0_143/A              INV_X1    Rise  1.1240 0.0000 0.0510          1.70023                                                   | 
|    i_0_0_143/ZN             INV_X1    Fall  1.1330 0.0090 0.0110 0.284987 1.14029  1.42528           1       100                    | 
|    multiplicand_Q_reg[21]/D DFF_X1    Fall  1.1330 0.0000 0.0110          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_Q_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.24879  1.38113           1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0680 0.0680 0.0210 4.44041  15.1074  19.5478           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0690 0.0010 0.0210          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0970 0.0280 0.0060 2.46441  2.49758  4.96199           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0970 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1620 0.0650 0.0400 18.9395  29.1189  48.0585           34      100      F    K        | 
|    multiplicand_Q_reg[21]/CK      DFF_X1        Rise  0.1630 0.0010 0.0400          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.1630 2.1630 | 
| library setup check                      | -0.0280 2.1350 | 
| data required time                       |  2.1350        | 
|                                          |                | 
| data required time                       |  2.1350        | 
| data arrival time                        | -1.1330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.0020        | 
-------------------------------------------------------------


 Timing Path to Res[3] 
  
 Path Start Point : multiplicand_Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[1]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[1]/Q        DFF_X1        Fall  0.2740 0.1070 0.0150 2.6039   8.51085  11.1147           4       100      F             | 
|    sgo__L1_c2_c24/A               CLKBUF_X1     Fall  0.2740 0.0000 0.0150          0.699202                                                  | 
|    sgo__L1_c2_c24/Z               CLKBUF_X1     Fall  0.3340 0.0600 0.0290 1.55311  10.0772  11.6303           6       100                    | 
|    i_0_0_76/A4                    NOR4_X1       Fall  0.3340 0.0000 0.0290          1.55423                                                   | 
|    i_0_0_76/ZN                    NOR4_X1       Rise  0.4350 0.1010 0.0570 1.59389  1.59521  3.1891            1       100                    | 
|    i_0_0_73/A2                    NAND4_X1      Rise  0.4350 0.0000 0.0570          1.59521                                                   | 
|    i_0_0_73/ZN                    NAND4_X1      Fall  0.4790 0.0440 0.0240 0.98639  1.63597  2.62236           1       100                    | 
|    i_0_0_67/A3                    NOR4_X1       Fall  0.4790 0.0000 0.0240          1.48992                                                   | 
|    i_0_0_67/ZN                    NOR4_X1       Rise  0.5510 0.0720 0.0360 0.118135 0.946814 1.06495           1       100                    | 
|    i_0_0_65/A1                    OR2_X1        Rise  0.5510 0.0000 0.0360          0.946814                                                  | 
|    i_0_0_65/ZN                    OR2_X1        Rise  0.5860 0.0350 0.0120 0.930378 2.81183  3.74221           2       100                    | 
|    hfn_ipo_c11/A                  CLKBUF_X2     Rise  0.5860 0.0000 0.0120          1.40591                                                   | 
|    hfn_ipo_c11/Z                  CLKBUF_X2     Rise  0.7060 0.1200 0.0930 16.698   62.1422  78.8402           32      100                    | 
|    i_0_0_4/S                      MUX2_X1       Rise  0.7090 0.0030 0.0930          1.91994                                                   | 
|    i_0_0_4/Z                      MUX2_X1       Fall  0.7930 0.0840 0.0220 1.93225  10       11.9323           1       100                    | 
|    Res[3]                                       Fall  0.7940 0.0010 0.0220          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.7940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.0060        | 
-------------------------------------------------------------


 Timing Path to Res[8] 
  
 Path Start Point : multiplicand_Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[1]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[1]/Q        DFF_X1        Fall  0.2740 0.1070 0.0150 2.6039   8.51085  11.1147           4       100      F             | 
|    sgo__L1_c2_c24/A               CLKBUF_X1     Fall  0.2740 0.0000 0.0150          0.699202                                                  | 
|    sgo__L1_c2_c24/Z               CLKBUF_X1     Fall  0.3340 0.0600 0.0290 1.55311  10.0772  11.6303           6       100                    | 
|    i_0_0_76/A4                    NOR4_X1       Fall  0.3340 0.0000 0.0290          1.55423                                                   | 
|    i_0_0_76/ZN                    NOR4_X1       Rise  0.4350 0.1010 0.0570 1.59389  1.59521  3.1891            1       100                    | 
|    i_0_0_73/A2                    NAND4_X1      Rise  0.4350 0.0000 0.0570          1.59521                                                   | 
|    i_0_0_73/ZN                    NAND4_X1      Fall  0.4790 0.0440 0.0240 0.98639  1.63597  2.62236           1       100                    | 
|    i_0_0_67/A3                    NOR4_X1       Fall  0.4790 0.0000 0.0240          1.48992                                                   | 
|    i_0_0_67/ZN                    NOR4_X1       Rise  0.5510 0.0720 0.0360 0.118135 0.946814 1.06495           1       100                    | 
|    i_0_0_65/A1                    OR2_X1        Rise  0.5510 0.0000 0.0360          0.946814                                                  | 
|    i_0_0_65/ZN                    OR2_X1        Rise  0.5860 0.0350 0.0120 0.930378 2.81183  3.74221           2       100                    | 
|    hfn_ipo_c11/A                  CLKBUF_X2     Rise  0.5860 0.0000 0.0120          1.40591                                                   | 
|    hfn_ipo_c11/Z                  CLKBUF_X2     Rise  0.7060 0.1200 0.0930 16.698   62.1422  78.8402           32      100                    | 
|    i_0_0_9/S                      MUX2_X1       Rise  0.7100 0.0040 0.0930          1.91994                                                   | 
|    i_0_0_9/Z                      MUX2_X1       Fall  0.7930 0.0830 0.0210 0.848079 10       10.8481           1       100                    | 
|    Res[8]                                       Fall  0.7930 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.7930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.0070        | 
-------------------------------------------------------------


 Timing Path to Res[7] 
  
 Path Start Point : multiplicand_Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[1]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[1]/Q        DFF_X1        Fall  0.2740 0.1070 0.0150 2.6039   8.51085  11.1147           4       100      F             | 
|    sgo__L1_c2_c24/A               CLKBUF_X1     Fall  0.2740 0.0000 0.0150          0.699202                                                  | 
|    sgo__L1_c2_c24/Z               CLKBUF_X1     Fall  0.3340 0.0600 0.0290 1.55311  10.0772  11.6303           6       100                    | 
|    i_0_0_76/A4                    NOR4_X1       Fall  0.3340 0.0000 0.0290          1.55423                                                   | 
|    i_0_0_76/ZN                    NOR4_X1       Rise  0.4350 0.1010 0.0570 1.59389  1.59521  3.1891            1       100                    | 
|    i_0_0_73/A2                    NAND4_X1      Rise  0.4350 0.0000 0.0570          1.59521                                                   | 
|    i_0_0_73/ZN                    NAND4_X1      Fall  0.4790 0.0440 0.0240 0.98639  1.63597  2.62236           1       100                    | 
|    i_0_0_67/A3                    NOR4_X1       Fall  0.4790 0.0000 0.0240          1.48992                                                   | 
|    i_0_0_67/ZN                    NOR4_X1       Rise  0.5510 0.0720 0.0360 0.118135 0.946814 1.06495           1       100                    | 
|    i_0_0_65/A1                    OR2_X1        Rise  0.5510 0.0000 0.0360          0.946814                                                  | 
|    i_0_0_65/ZN                    OR2_X1        Rise  0.5860 0.0350 0.0120 0.930378 2.81183  3.74221           2       100                    | 
|    hfn_ipo_c11/A                  CLKBUF_X2     Rise  0.5860 0.0000 0.0120          1.40591                                                   | 
|    hfn_ipo_c11/Z                  CLKBUF_X2     Rise  0.7060 0.1200 0.0930 16.698   62.1422  78.8402           32      100                    | 
|    i_0_0_8/S                      MUX2_X1       Rise  0.7100 0.0040 0.0930          1.91994                                                   | 
|    i_0_0_8/Z                      MUX2_X1       Fall  0.7930 0.0830 0.0220 1.179    10       11.179            1       100                    | 
|    Res[7]                                       Fall  0.7930 0.0000 0.0220          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.7930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.0070        | 
-------------------------------------------------------------


 Timing Path to Res[6] 
  
 Path Start Point : multiplicand_Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[6] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[1]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[1]/Q        DFF_X1        Fall  0.2740 0.1070 0.0150 2.6039   8.51085  11.1147           4       100      F             | 
|    sgo__L1_c2_c24/A               CLKBUF_X1     Fall  0.2740 0.0000 0.0150          0.699202                                                  | 
|    sgo__L1_c2_c24/Z               CLKBUF_X1     Fall  0.3340 0.0600 0.0290 1.55311  10.0772  11.6303           6       100                    | 
|    i_0_0_76/A4                    NOR4_X1       Fall  0.3340 0.0000 0.0290          1.55423                                                   | 
|    i_0_0_76/ZN                    NOR4_X1       Rise  0.4350 0.1010 0.0570 1.59389  1.59521  3.1891            1       100                    | 
|    i_0_0_73/A2                    NAND4_X1      Rise  0.4350 0.0000 0.0570          1.59521                                                   | 
|    i_0_0_73/ZN                    NAND4_X1      Fall  0.4790 0.0440 0.0240 0.98639  1.63597  2.62236           1       100                    | 
|    i_0_0_67/A3                    NOR4_X1       Fall  0.4790 0.0000 0.0240          1.48992                                                   | 
|    i_0_0_67/ZN                    NOR4_X1       Rise  0.5510 0.0720 0.0360 0.118135 0.946814 1.06495           1       100                    | 
|    i_0_0_65/A1                    OR2_X1        Rise  0.5510 0.0000 0.0360          0.946814                                                  | 
|    i_0_0_65/ZN                    OR2_X1        Rise  0.5860 0.0350 0.0120 0.930378 2.81183  3.74221           2       100                    | 
|    hfn_ipo_c11/A                  CLKBUF_X2     Rise  0.5860 0.0000 0.0120          1.40591                                                   | 
|    hfn_ipo_c11/Z                  CLKBUF_X2     Rise  0.7060 0.1200 0.0930 16.698   62.1422  78.8402           32      100                    | 
|    i_0_0_7/S                      MUX2_X1       Rise  0.7090 0.0030 0.0930          1.91994                                                   | 
|    i_0_0_7/Z                      MUX2_X1       Fall  0.7930 0.0840 0.0220 1.41686  10       11.4169           1       100                    | 
|    Res[6]                                       Fall  0.7930 0.0000 0.0220          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.7930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.0070        | 
-------------------------------------------------------------


 Timing Path to Res[5] 
  
 Path Start Point : multiplicand_Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[5] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[1]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[1]/Q        DFF_X1        Fall  0.2740 0.1070 0.0150 2.6039   8.51085  11.1147           4       100      F             | 
|    sgo__L1_c2_c24/A               CLKBUF_X1     Fall  0.2740 0.0000 0.0150          0.699202                                                  | 
|    sgo__L1_c2_c24/Z               CLKBUF_X1     Fall  0.3340 0.0600 0.0290 1.55311  10.0772  11.6303           6       100                    | 
|    i_0_0_76/A4                    NOR4_X1       Fall  0.3340 0.0000 0.0290          1.55423                                                   | 
|    i_0_0_76/ZN                    NOR4_X1       Rise  0.4350 0.1010 0.0570 1.59389  1.59521  3.1891            1       100                    | 
|    i_0_0_73/A2                    NAND4_X1      Rise  0.4350 0.0000 0.0570          1.59521                                                   | 
|    i_0_0_73/ZN                    NAND4_X1      Fall  0.4790 0.0440 0.0240 0.98639  1.63597  2.62236           1       100                    | 
|    i_0_0_67/A3                    NOR4_X1       Fall  0.4790 0.0000 0.0240          1.48992                                                   | 
|    i_0_0_67/ZN                    NOR4_X1       Rise  0.5510 0.0720 0.0360 0.118135 0.946814 1.06495           1       100                    | 
|    i_0_0_65/A1                    OR2_X1        Rise  0.5510 0.0000 0.0360          0.946814                                                  | 
|    i_0_0_65/ZN                    OR2_X1        Rise  0.5860 0.0350 0.0120 0.930378 2.81183  3.74221           2       100                    | 
|    hfn_ipo_c11/A                  CLKBUF_X2     Rise  0.5860 0.0000 0.0120          1.40591                                                   | 
|    hfn_ipo_c11/Z                  CLKBUF_X2     Rise  0.7060 0.1200 0.0930 16.698   62.1422  78.8402           32      100                    | 
|    i_0_0_6/S                      MUX2_X1       Rise  0.7080 0.0020 0.0930          1.91994                                                   | 
|    i_0_0_6/Z                      MUX2_X1       Fall  0.7910 0.0830 0.0210 0.95416  10       10.9542           1       100                    | 
|    Res[5]                                       Fall  0.7910 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.7910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.0090        | 
-------------------------------------------------------------


 Timing Path to Res[4] 
  
 Path Start Point : multiplicand_Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[1]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[1]/Q        DFF_X1        Fall  0.2740 0.1070 0.0150 2.6039   8.51085  11.1147           4       100      F             | 
|    sgo__L1_c2_c24/A               CLKBUF_X1     Fall  0.2740 0.0000 0.0150          0.699202                                                  | 
|    sgo__L1_c2_c24/Z               CLKBUF_X1     Fall  0.3340 0.0600 0.0290 1.55311  10.0772  11.6303           6       100                    | 
|    i_0_0_76/A4                    NOR4_X1       Fall  0.3340 0.0000 0.0290          1.55423                                                   | 
|    i_0_0_76/ZN                    NOR4_X1       Rise  0.4350 0.1010 0.0570 1.59389  1.59521  3.1891            1       100                    | 
|    i_0_0_73/A2                    NAND4_X1      Rise  0.4350 0.0000 0.0570          1.59521                                                   | 
|    i_0_0_73/ZN                    NAND4_X1      Fall  0.4790 0.0440 0.0240 0.98639  1.63597  2.62236           1       100                    | 
|    i_0_0_67/A3                    NOR4_X1       Fall  0.4790 0.0000 0.0240          1.48992                                                   | 
|    i_0_0_67/ZN                    NOR4_X1       Rise  0.5510 0.0720 0.0360 0.118135 0.946814 1.06495           1       100                    | 
|    i_0_0_65/A1                    OR2_X1        Rise  0.5510 0.0000 0.0360          0.946814                                                  | 
|    i_0_0_65/ZN                    OR2_X1        Rise  0.5860 0.0350 0.0120 0.930378 2.81183  3.74221           2       100                    | 
|    hfn_ipo_c11/A                  CLKBUF_X2     Rise  0.5860 0.0000 0.0120          1.40591                                                   | 
|    hfn_ipo_c11/Z                  CLKBUF_X2     Rise  0.7060 0.1200 0.0930 16.698   62.1422  78.8402           32      100                    | 
|    i_0_0_5/S                      MUX2_X1       Rise  0.7080 0.0020 0.0930          1.91994                                                   | 
|    i_0_0_5/Z                      MUX2_X1       Fall  0.7910 0.0830 0.0220 1.1707   10       11.1707           1       100                    | 
|    Res[4]                                       Fall  0.7910 0.0000 0.0220          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.7910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.0090        | 
-------------------------------------------------------------


 Timing Path to Res[13] 
  
 Path Start Point : multiplicand_Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[1]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[1]/Q        DFF_X1        Fall  0.2740 0.1070 0.0150 2.6039   8.51085  11.1147           4       100      F             | 
|    sgo__L1_c2_c24/A               CLKBUF_X1     Fall  0.2740 0.0000 0.0150          0.699202                                                  | 
|    sgo__L1_c2_c24/Z               CLKBUF_X1     Fall  0.3340 0.0600 0.0290 1.55311  10.0772  11.6303           6       100                    | 
|    i_0_0_76/A4                    NOR4_X1       Fall  0.3340 0.0000 0.0290          1.55423                                                   | 
|    i_0_0_76/ZN                    NOR4_X1       Rise  0.4350 0.1010 0.0570 1.59389  1.59521  3.1891            1       100                    | 
|    i_0_0_73/A2                    NAND4_X1      Rise  0.4350 0.0000 0.0570          1.59521                                                   | 
|    i_0_0_73/ZN                    NAND4_X1      Fall  0.4790 0.0440 0.0240 0.98639  1.63597  2.62236           1       100                    | 
|    i_0_0_67/A3                    NOR4_X1       Fall  0.4790 0.0000 0.0240          1.48992                                                   | 
|    i_0_0_67/ZN                    NOR4_X1       Rise  0.5510 0.0720 0.0360 0.118135 0.946814 1.06495           1       100                    | 
|    i_0_0_65/A1                    OR2_X1        Rise  0.5510 0.0000 0.0360          0.946814                                                  | 
|    i_0_0_65/ZN                    OR2_X1        Rise  0.5860 0.0350 0.0120 0.930378 2.81183  3.74221           2       100                    | 
|    hfn_ipo_c11/A                  CLKBUF_X2     Rise  0.5860 0.0000 0.0120          1.40591                                                   | 
|    hfn_ipo_c11/Z                  CLKBUF_X2     Rise  0.7060 0.1200 0.0930 16.698   62.1422  78.8402           32      100                    | 
|    i_0_0_14/S                     MUX2_X1       Rise  0.7080 0.0020 0.0930          1.91994                                                   | 
|    i_0_0_14/Z                     MUX2_X1       Fall  0.7900 0.0820 0.0210 0.484962 10       10.485            1       100                    | 
|    Res[13]                                      Fall  0.7900 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.7900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.0100        | 
-------------------------------------------------------------


 Timing Path to Res[12] 
  
 Path Start Point : multiplicand_Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[1]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[1]/Q        DFF_X1        Fall  0.2740 0.1070 0.0150 2.6039   8.51085  11.1147           4       100      F             | 
|    sgo__L1_c2_c24/A               CLKBUF_X1     Fall  0.2740 0.0000 0.0150          0.699202                                                  | 
|    sgo__L1_c2_c24/Z               CLKBUF_X1     Fall  0.3340 0.0600 0.0290 1.55311  10.0772  11.6303           6       100                    | 
|    i_0_0_76/A4                    NOR4_X1       Fall  0.3340 0.0000 0.0290          1.55423                                                   | 
|    i_0_0_76/ZN                    NOR4_X1       Rise  0.4350 0.1010 0.0570 1.59389  1.59521  3.1891            1       100                    | 
|    i_0_0_73/A2                    NAND4_X1      Rise  0.4350 0.0000 0.0570          1.59521                                                   | 
|    i_0_0_73/ZN                    NAND4_X1      Fall  0.4790 0.0440 0.0240 0.98639  1.63597  2.62236           1       100                    | 
|    i_0_0_67/A3                    NOR4_X1       Fall  0.4790 0.0000 0.0240          1.48992                                                   | 
|    i_0_0_67/ZN                    NOR4_X1       Rise  0.5510 0.0720 0.0360 0.118135 0.946814 1.06495           1       100                    | 
|    i_0_0_65/A1                    OR2_X1        Rise  0.5510 0.0000 0.0360          0.946814                                                  | 
|    i_0_0_65/ZN                    OR2_X1        Rise  0.5860 0.0350 0.0120 0.930378 2.81183  3.74221           2       100                    | 
|    hfn_ipo_c11/A                  CLKBUF_X2     Rise  0.5860 0.0000 0.0120          1.40591                                                   | 
|    hfn_ipo_c11/Z                  CLKBUF_X2     Rise  0.7060 0.1200 0.0930 16.698   62.1422  78.8402           32      100                    | 
|    i_0_0_13/S                     MUX2_X1       Rise  0.7080 0.0020 0.0930          1.91994                                                   | 
|    i_0_0_13/Z                     MUX2_X1       Fall  0.7900 0.0820 0.0210 0.508497 10       10.5085           1       100                    | 
|    Res[12]                                      Fall  0.7900 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.7900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.0100        | 
-------------------------------------------------------------


 Timing Path to Res[11] 
  
 Path Start Point : multiplicand_Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[1]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[1]/Q        DFF_X1        Fall  0.2740 0.1070 0.0150 2.6039   8.51085  11.1147           4       100      F             | 
|    sgo__L1_c2_c24/A               CLKBUF_X1     Fall  0.2740 0.0000 0.0150          0.699202                                                  | 
|    sgo__L1_c2_c24/Z               CLKBUF_X1     Fall  0.3340 0.0600 0.0290 1.55311  10.0772  11.6303           6       100                    | 
|    i_0_0_76/A4                    NOR4_X1       Fall  0.3340 0.0000 0.0290          1.55423                                                   | 
|    i_0_0_76/ZN                    NOR4_X1       Rise  0.4350 0.1010 0.0570 1.59389  1.59521  3.1891            1       100                    | 
|    i_0_0_73/A2                    NAND4_X1      Rise  0.4350 0.0000 0.0570          1.59521                                                   | 
|    i_0_0_73/ZN                    NAND4_X1      Fall  0.4790 0.0440 0.0240 0.98639  1.63597  2.62236           1       100                    | 
|    i_0_0_67/A3                    NOR4_X1       Fall  0.4790 0.0000 0.0240          1.48992                                                   | 
|    i_0_0_67/ZN                    NOR4_X1       Rise  0.5510 0.0720 0.0360 0.118135 0.946814 1.06495           1       100                    | 
|    i_0_0_65/A1                    OR2_X1        Rise  0.5510 0.0000 0.0360          0.946814                                                  | 
|    i_0_0_65/ZN                    OR2_X1        Rise  0.5860 0.0350 0.0120 0.930378 2.81183  3.74221           2       100                    | 
|    hfn_ipo_c11/A                  CLKBUF_X2     Rise  0.5860 0.0000 0.0120          1.40591                                                   | 
|    hfn_ipo_c11/Z                  CLKBUF_X2     Rise  0.7060 0.1200 0.0930 16.698   62.1422  78.8402           32      100                    | 
|    i_0_0_12/S                     MUX2_X1       Rise  0.7080 0.0020 0.0930          1.91994                                                   | 
|    i_0_0_12/Z                     MUX2_X1       Fall  0.7900 0.0820 0.0210 0.419316 10       10.4193           1       100                    | 
|    Res[11]                                      Fall  0.7900 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.7900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.0100        | 
-------------------------------------------------------------


 Timing Path to Res[10] 
  
 Path Start Point : multiplicand_Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[1]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[1]/Q        DFF_X1        Fall  0.2740 0.1070 0.0150 2.6039   8.51085  11.1147           4       100      F             | 
|    sgo__L1_c2_c24/A               CLKBUF_X1     Fall  0.2740 0.0000 0.0150          0.699202                                                  | 
|    sgo__L1_c2_c24/Z               CLKBUF_X1     Fall  0.3340 0.0600 0.0290 1.55311  10.0772  11.6303           6       100                    | 
|    i_0_0_76/A4                    NOR4_X1       Fall  0.3340 0.0000 0.0290          1.55423                                                   | 
|    i_0_0_76/ZN                    NOR4_X1       Rise  0.4350 0.1010 0.0570 1.59389  1.59521  3.1891            1       100                    | 
|    i_0_0_73/A2                    NAND4_X1      Rise  0.4350 0.0000 0.0570          1.59521                                                   | 
|    i_0_0_73/ZN                    NAND4_X1      Fall  0.4790 0.0440 0.0240 0.98639  1.63597  2.62236           1       100                    | 
|    i_0_0_67/A3                    NOR4_X1       Fall  0.4790 0.0000 0.0240          1.48992                                                   | 
|    i_0_0_67/ZN                    NOR4_X1       Rise  0.5510 0.0720 0.0360 0.118135 0.946814 1.06495           1       100                    | 
|    i_0_0_65/A1                    OR2_X1        Rise  0.5510 0.0000 0.0360          0.946814                                                  | 
|    i_0_0_65/ZN                    OR2_X1        Rise  0.5860 0.0350 0.0120 0.930378 2.81183  3.74221           2       100                    | 
|    hfn_ipo_c11/A                  CLKBUF_X2     Rise  0.5860 0.0000 0.0120          1.40591                                                   | 
|    hfn_ipo_c11/Z                  CLKBUF_X2     Rise  0.7060 0.1200 0.0930 16.698   62.1422  78.8402           32      100                    | 
|    i_0_0_11/S                     MUX2_X1       Rise  0.7080 0.0020 0.0930          1.91994                                                   | 
|    i_0_0_11/Z                     MUX2_X1       Fall  0.7900 0.0820 0.0210 0.452787 10       10.4528           1       100                    | 
|    Res[10]                                      Fall  0.7900 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.7900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.0100        | 
-------------------------------------------------------------


 Timing Path to Res[9] 
  
 Path Start Point : multiplicand_Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[1]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[1]/Q        DFF_X1        Fall  0.2740 0.1070 0.0150 2.6039   8.51085  11.1147           4       100      F             | 
|    sgo__L1_c2_c24/A               CLKBUF_X1     Fall  0.2740 0.0000 0.0150          0.699202                                                  | 
|    sgo__L1_c2_c24/Z               CLKBUF_X1     Fall  0.3340 0.0600 0.0290 1.55311  10.0772  11.6303           6       100                    | 
|    i_0_0_76/A4                    NOR4_X1       Fall  0.3340 0.0000 0.0290          1.55423                                                   | 
|    i_0_0_76/ZN                    NOR4_X1       Rise  0.4350 0.1010 0.0570 1.59389  1.59521  3.1891            1       100                    | 
|    i_0_0_73/A2                    NAND4_X1      Rise  0.4350 0.0000 0.0570          1.59521                                                   | 
|    i_0_0_73/ZN                    NAND4_X1      Fall  0.4790 0.0440 0.0240 0.98639  1.63597  2.62236           1       100                    | 
|    i_0_0_67/A3                    NOR4_X1       Fall  0.4790 0.0000 0.0240          1.48992                                                   | 
|    i_0_0_67/ZN                    NOR4_X1       Rise  0.5510 0.0720 0.0360 0.118135 0.946814 1.06495           1       100                    | 
|    i_0_0_65/A1                    OR2_X1        Rise  0.5510 0.0000 0.0360          0.946814                                                  | 
|    i_0_0_65/ZN                    OR2_X1        Rise  0.5860 0.0350 0.0120 0.930378 2.81183  3.74221           2       100                    | 
|    hfn_ipo_c11/A                  CLKBUF_X2     Rise  0.5860 0.0000 0.0120          1.40591                                                   | 
|    hfn_ipo_c11/Z                  CLKBUF_X2     Rise  0.7060 0.1200 0.0930 16.698   62.1422  78.8402           32      100                    | 
|    i_0_0_10/S                     MUX2_X1       Rise  0.7080 0.0020 0.0930          1.91994                                                   | 
|    i_0_0_10/Z                     MUX2_X1       Fall  0.7900 0.0820 0.0210 0.688734 10       10.6887           1       100                    | 
|    Res[9]                                       Fall  0.7900 0.0000 0.0210          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.7900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.0100        | 
-------------------------------------------------------------


 Timing Path to Res[2] 
  
 Path Start Point : multiplicand_Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                          Rise  0.0000 0.0000 0.1000 0.13234  1.42116  1.5535            1       100      c    K        | 
|    CTS_L1_c_tid0_123/A            CLKBUF_X3     Rise  0.0000 0.0000 0.1000          1.42116                                     F             | 
|    CTS_L1_c_tid0_123/Z            CLKBUF_X3     Rise  0.0700 0.0700 0.0220 4.44041  16.6982  21.1386           3       100      F    K        | 
|    clk_gate_accumulator_A_reg/CK  CLKGATETST_X8 Rise  0.0710 0.0010 0.0220          7.95918                                     FA            | 
|    clk_gate_accumulator_A_reg/GCK CLKGATETST_X8 Rise  0.0990 0.0280 0.0060 2.46441  2.84232  5.30674           2       100      FA   K        | 
|    CTS_L3_c_tid1_49/A             CLKBUF_X3     Rise  0.0990 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_49/Z             CLKBUF_X3     Rise  0.1660 0.0670 0.0430 18.9395  32.2882  51.2277           34      100      F    K        | 
| Data Path:                                                                                                                                    | 
|    multiplicand_Q_reg[1]/CK       DFF_X1        Rise  0.1670 0.0010 0.0430          0.949653                                    F             | 
|    multiplicand_Q_reg[1]/Q        DFF_X1        Fall  0.2740 0.1070 0.0150 2.6039   8.51085  11.1147           4       100      F             | 
|    sgo__L1_c2_c24/A               CLKBUF_X1     Fall  0.2740 0.0000 0.0150          0.699202                                                  | 
|    sgo__L1_c2_c24/Z               CLKBUF_X1     Fall  0.3340 0.0600 0.0290 1.55311  10.0772  11.6303           6       100                    | 
|    i_0_0_76/A4                    NOR4_X1       Fall  0.3340 0.0000 0.0290          1.55423                                                   | 
|    i_0_0_76/ZN                    NOR4_X1       Rise  0.4350 0.1010 0.0570 1.59389  1.59521  3.1891            1       100                    | 
|    i_0_0_73/A2                    NAND4_X1      Rise  0.4350 0.0000 0.0570          1.59521                                                   | 
|    i_0_0_73/ZN                    NAND4_X1      Fall  0.4790 0.0440 0.0240 0.98639  1.63597  2.62236           1       100                    | 
|    i_0_0_67/A3                    NOR4_X1       Fall  0.4790 0.0000 0.0240          1.48992                                                   | 
|    i_0_0_67/ZN                    NOR4_X1       Rise  0.5510 0.0720 0.0360 0.118135 0.946814 1.06495           1       100                    | 
|    i_0_0_65/A1                    OR2_X1        Rise  0.5510 0.0000 0.0360          0.946814                                                  | 
|    i_0_0_65/ZN                    OR2_X1        Rise  0.5860 0.0350 0.0120 0.930378 2.81183  3.74221           2       100                    | 
|    hfn_ipo_c12/A                  CLKBUF_X2     Rise  0.5860 0.0000 0.0120          1.40591                                                   | 
|    hfn_ipo_c12/Z                  CLKBUF_X2     Rise  0.6990 0.1130 0.0870 13.9159  59.5182  73.4341           31      100                    | 
|    i_0_0_3/S                      MUX2_X1       Rise  0.7010 0.0020 0.0870          1.91994                                                   | 
|    i_0_0_3/Z                      MUX2_X1       Fall  0.7850 0.0840 0.0220 1.84827  10       11.8483           1       100                    | 
|    Res[2]                                       Fall  0.7860 0.0010 0.0220          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 0.13234  1.24879 1.38113           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -0.7860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  1.0140        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 411M, CVMEM - 1741M, PVMEM - 2263M)
