name: SDIO
description: "Secure digital input/output\n      interface"
groupName: SDIO
source: STM32L100 SVD v1.5
registers:
  - name: POWER
    displayName: POWER
    description: power control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PWRCTRL
        description: Power supply control bits.
        bitOffset: 0
        bitWidth: 2
  - name: CLKCR
    displayName: CLKCR
    description: SDI clock control register
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CLKDIV
        description: Clock divide factor
        bitOffset: 0
        bitWidth: 8
      - name: CLKEN
        description: Clock enable bit
        bitOffset: 8
        bitWidth: 1
      - name: PWRSAV
        description: "Power saving configuration\n              bit"
        bitOffset: 9
        bitWidth: 1
      - name: BYPASS
        description: "Clock divider bypass enable\n              bit"
        bitOffset: 10
        bitWidth: 1
      - name: WIDBUS
        description: Wide bus mode enable bit
        bitOffset: 11
        bitWidth: 2
      - name: NEGEDGE
        description: "SDIO_CK dephasing selection\n              bit"
        bitOffset: 13
        bitWidth: 1
      - name: HWFC_EN
        description: HW Flow Control enable
        bitOffset: 14
        bitWidth: 1
  - name: ARG
    displayName: ARG
    description: argument register
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CMDARG
        description: Command argument
        bitOffset: 0
        bitWidth: 32
  - name: CMD
    displayName: CMD
    description: command register
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CMDINDEX
        description: Command index
        bitOffset: 0
        bitWidth: 6
      - name: WAITRESP
        description: Wait for response bits
        bitOffset: 6
        bitWidth: 2
      - name: WAITINT
        description: "CPSM waits for interrupt\n              request"
        bitOffset: 8
        bitWidth: 1
      - name: WAITPEND
        description: "CPSM Waits for ends of data transfer\n              (CmdPend internal signal)."
        bitOffset: 9
        bitWidth: 1
      - name: CPSMEN
        description: "Command path state machine (CPSM) Enable\n              bit"
        bitOffset: 10
        bitWidth: 1
      - name: SDIOSuspend
        description: SD I/O suspend command
        bitOffset: 11
        bitWidth: 1
      - name: ENCMDcompl
        description: Enable CMD completion
        bitOffset: 12
        bitWidth: 1
      - name: nIEN
        description: not Interrupt Enable
        bitOffset: 13
        bitWidth: 1
      - name: CE_ATACMD
        description: CE-ATA command
        bitOffset: 14
        bitWidth: 1
  - name: RESPCMD
    displayName: RESPCMD
    description: command response register
    addressOffset: 16
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RESPCMD
        description: Response command index
        bitOffset: 0
        bitWidth: 6
  - name: RESP1
    displayName: RESP1
    description: response 1..4 register
    addressOffset: 20
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CARDSTATUS1
        description: see Table 133.
        bitOffset: 0
        bitWidth: 32
  - name: RESP2
    displayName: RESP2
    description: response 1..4 register
    addressOffset: 24
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CARDSTATUS2
        description: see Table 133.
        bitOffset: 0
        bitWidth: 32
  - name: RESP3
    displayName: RESP3
    description: response 1..4 register
    addressOffset: 28
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CARDSTATUS3
        description: see Table 133.
        bitOffset: 0
        bitWidth: 32
  - name: RESP4
    displayName: RESP4
    description: response 1..4 register
    addressOffset: 32
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CARDSTATUS4
        description: see Table 133.
        bitOffset: 0
        bitWidth: 32
  - name: DTIMER
    displayName: DTIMER
    description: data timer register
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DATATIME
        description: Data timeout period
        bitOffset: 0
        bitWidth: 32
  - name: DLEN
    displayName: DLEN
    description: data length register
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DATALENGTH
        description: Data length value
        bitOffset: 0
        bitWidth: 25
  - name: DCTRL
    displayName: DCTRL
    description: data control register
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DTEN
        description: Data transfer enabled bit
        bitOffset: 0
        bitWidth: 1
      - name: DTDIR
        description: "Data transfer direction\n              selection"
        bitOffset: 1
        bitWidth: 1
      - name: DTMODE
        description: "Data transfer mode selection 1: Stream\n              or SDIO multibyte data transfer."
        bitOffset: 2
        bitWidth: 1
      - name: DMAEN
        description: DMA enable bit
        bitOffset: 3
        bitWidth: 1
      - name: DBLOCKSIZE
        description: Data block size
        bitOffset: 4
        bitWidth: 4
      - name: RWSTART
        description: Read wait start
        bitOffset: 8
        bitWidth: 1
      - name: RWSTOP
        description: Read wait stop
        bitOffset: 9
        bitWidth: 1
      - name: RWMOD
        description: Read wait mode
        bitOffset: 10
        bitWidth: 1
      - name: SDIOEN
        description: SD I/O enable functions
        bitOffset: 11
        bitWidth: 1
  - name: DCOUNT
    displayName: DCOUNT
    description: data counter register
    addressOffset: 48
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: DATACOUNT
        description: Data count value
        bitOffset: 0
        bitWidth: 25
  - name: STA
    displayName: STA
    description: status register
    addressOffset: 52
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: CCRCFAIL
        description: "Command response received (CRC check\n              failed)"
        bitOffset: 0
        bitWidth: 1
      - name: DCRCFAIL
        description: "Data block sent/received (CRC check\n              failed)"
        bitOffset: 1
        bitWidth: 1
      - name: CTIMEOUT
        description: Command response timeout
        bitOffset: 2
        bitWidth: 1
      - name: DTIMEOUT
        description: Data timeout
        bitOffset: 3
        bitWidth: 1
      - name: TXUNDERR
        description: "Transmit FIFO underrun\n              error"
        bitOffset: 4
        bitWidth: 1
      - name: RXOVERR
        description: "Received FIFO overrun\n              error"
        bitOffset: 5
        bitWidth: 1
      - name: CMDREND
        description: "Command response received (CRC check\n              passed)"
        bitOffset: 6
        bitWidth: 1
      - name: CMDSENT
        description: "Command sent (no response\n              required)"
        bitOffset: 7
        bitWidth: 1
      - name: DATAEND
        description: "Data end (data counter, SDIDCOUNT, is\n              zero)"
        bitOffset: 8
        bitWidth: 1
      - name: STBITERR
        description: "Start bit not detected on all data\n              signals in wide bus mode"
        bitOffset: 9
        bitWidth: 1
      - name: DBCKEND
        description: "Data block sent/received (CRC check\n              passed)"
        bitOffset: 10
        bitWidth: 1
      - name: CMDACT
        description: "Command transfer in\n              progress"
        bitOffset: 11
        bitWidth: 1
      - name: TXACT
        description: Data transmit in progress
        bitOffset: 12
        bitWidth: 1
      - name: RXACT
        description: Data receive in progress
        bitOffset: 13
        bitWidth: 1
      - name: TXFIFOHE
        description: "Transmit FIFO half empty: at least 8\n              words can be written into the FIFO"
        bitOffset: 14
        bitWidth: 1
      - name: RXFIFOHF
        description: "Receive FIFO half full: there are at\n              least 8 words in the FIFO"
        bitOffset: 15
        bitWidth: 1
      - name: TXFIFOF
        description: Transmit FIFO full
        bitOffset: 16
        bitWidth: 1
      - name: RXFIFOF
        description: Receive FIFO full
        bitOffset: 17
        bitWidth: 1
      - name: TXFIFOE
        description: Transmit FIFO empty
        bitOffset: 18
        bitWidth: 1
      - name: RXFIFOE
        description: Receive FIFO empty
        bitOffset: 19
        bitWidth: 1
      - name: TXDAVL
        description: "Data available in transmit\n              FIFO"
        bitOffset: 20
        bitWidth: 1
      - name: RXDAVL
        description: "Data available in receive\n              FIFO"
        bitOffset: 21
        bitWidth: 1
      - name: SDIOIT
        description: SDIO interrupt received
        bitOffset: 22
        bitWidth: 1
      - name: CEATAEND
        description: "CE-ATA command completion signal\n              received for CMD61"
        bitOffset: 23
        bitWidth: 1
  - name: ICR
    displayName: ICR
    description: interrupt clear register
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CCRCFAILC
        description: CCRCFAIL flag clear bit
        bitOffset: 0
        bitWidth: 1
      - name: DCRCFAILC
        description: DCRCFAIL flag clear bit
        bitOffset: 1
        bitWidth: 1
      - name: CTIMEOUTC
        description: CTIMEOUT flag clear bit
        bitOffset: 2
        bitWidth: 1
      - name: DTIMEOUTC
        description: DTIMEOUT flag clear bit
        bitOffset: 3
        bitWidth: 1
      - name: TXUNDERRC
        description: TXUNDERR flag clear bit
        bitOffset: 4
        bitWidth: 1
      - name: RXOVERRC
        description: RXOVERR flag clear bit
        bitOffset: 5
        bitWidth: 1
      - name: CMDRENDC
        description: CMDREND flag clear bit
        bitOffset: 6
        bitWidth: 1
      - name: CMDSENTC
        description: CMDSENT flag clear bit
        bitOffset: 7
        bitWidth: 1
      - name: DATAENDC
        description: DATAEND flag clear bit
        bitOffset: 8
        bitWidth: 1
      - name: STBITERRC
        description: STBITERR flag clear bit
        bitOffset: 9
        bitWidth: 1
      - name: DBCKENDC
        description: DBCKEND flag clear bit
        bitOffset: 10
        bitWidth: 1
      - name: SDIOITC
        description: SDIOIT flag clear bit
        bitOffset: 22
        bitWidth: 1
      - name: CEATAENDC
        description: CEATAEND flag clear bit
        bitOffset: 23
        bitWidth: 1
  - name: MASK
    displayName: MASK
    description: mask register
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CCRCFAILIE
        description: "Command CRC fail interrupt\n              enable"
        bitOffset: 0
        bitWidth: 1
      - name: DCRCFAILIE
        description: "Data CRC fail interrupt\n              enable"
        bitOffset: 1
        bitWidth: 1
      - name: CTIMEOUTIE
        description: "Command timeout interrupt\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: DTIMEOUTIE
        description: "Data timeout interrupt\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: TXUNDERRIE
        description: "Tx FIFO underrun error interrupt\n              enable"
        bitOffset: 4
        bitWidth: 1
      - name: RXOVERRIE
        description: "Rx FIFO overrun error interrupt\n              enable"
        bitOffset: 5
        bitWidth: 1
      - name: CMDRENDIE
        description: "Command response received interrupt\n              enable"
        bitOffset: 6
        bitWidth: 1
      - name: CMDSENTIE
        description: "Command sent interrupt\n              enable"
        bitOffset: 7
        bitWidth: 1
      - name: DATAENDIE
        description: Data end interrupt enable
        bitOffset: 8
        bitWidth: 1
      - name: STBITERRIE
        description: "Start bit error interrupt\n              enable"
        bitOffset: 9
        bitWidth: 1
      - name: DBCKENDIE
        description: "Data block end interrupt\n              enable"
        bitOffset: 10
        bitWidth: 1
      - name: CMDACTIE
        description: "Command acting interrupt\n              enable"
        bitOffset: 11
        bitWidth: 1
      - name: TXACTIE
        description: "Data transmit acting interrupt\n              enable"
        bitOffset: 12
        bitWidth: 1
      - name: RXACTIE
        description: "Data receive acting interrupt\n              enable"
        bitOffset: 13
        bitWidth: 1
      - name: TXFIFOHEIE
        description: "Tx FIFO half empty interrupt\n              enable"
        bitOffset: 14
        bitWidth: 1
      - name: RXFIFOHFIE
        description: "Rx FIFO half full interrupt\n              enable"
        bitOffset: 15
        bitWidth: 1
      - name: TXFIFOFIE
        description: "Tx FIFO full interrupt\n              enable"
        bitOffset: 16
        bitWidth: 1
      - name: RXFIFOFIE
        description: "Rx FIFO full interrupt\n              enable"
        bitOffset: 17
        bitWidth: 1
      - name: TXFIFOEIE
        description: "Tx FIFO empty interrupt\n              enable"
        bitOffset: 18
        bitWidth: 1
      - name: RXFIFOEIE
        description: "Rx FIFO empty interrupt\n              enable"
        bitOffset: 19
        bitWidth: 1
      - name: TXDAVLIE
        description: "Data available in Tx FIFO interrupt\n              enable"
        bitOffset: 20
        bitWidth: 1
      - name: RXDAVLIE
        description: "Data available in Rx FIFO interrupt\n              enable"
        bitOffset: 21
        bitWidth: 1
      - name: SDIOITIE
        description: "SDIO mode interrupt received interrupt\n              enable"
        bitOffset: 22
        bitWidth: 1
      - name: CEATAENDIE
        description: "CE-ATA command completion signal\n              received interrupt enable"
        bitOffset: 23
        bitWidth: 1
  - name: FIFOCNT
    displayName: FIFOCNT
    description: FIFO counter register
    addressOffset: 72
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: FIFOCOUNT
        description: "Remaining number of words to be written\n              to or read from the FIFO."
        bitOffset: 0
        bitWidth: 24
  - name: FIFO
    displayName: FIFO
    description: data FIFO register
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: FIF0Data
        description: FIF0Data
        bitOffset: 0
        bitWidth: 32
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: INTR
    description: SDIO Global interrupt
