{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 15:29:34 2016 " "Info: Processing started: Mon Mar 07 15:29:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cmpt_09_aff -c cmpt_09_aff --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cmpt_09_aff -c cmpt_09_aff --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cmpt_09_aff.vhd" "" { Text "U:/Exercice10_VHDL/cmpt_09_aff.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register gen_ena:u1\|cmpt\[6\] register gen_ena:u1\|cmpt\[0\] 204.75 MHz 4.884 ns Internal " "Info: Clock \"clk\" has Internal fmax of 204.75 MHz between source register \"gen_ena:u1\|cmpt\[6\]\" and destination register \"gen_ena:u1\|cmpt\[0\]\" (period= 4.884 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.645 ns + Longest register register " "Info: + Longest register to register delay is 4.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gen_ena:u1\|cmpt\[6\] 1 REG LCFF_X16_Y21_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y21_N19; Fanout = 3; REG Node = 'gen_ena:u1\|cmpt\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gen_ena:u1|cmpt[6] } "NODE_NAME" } } { "gen_ena.vhd" "" { Text "U:/Exercice10_VHDL/gen_ena.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.455 ns) 1.406 ns gen_ena:u1\|Equal0~1 2 COMB LCCOMB_X15_Y20_N26 1 " "Info: 2: + IC(0.951 ns) + CELL(0.455 ns) = 1.406 ns; Loc. = LCCOMB_X15_Y20_N26; Fanout = 1; COMB Node = 'gen_ena:u1\|Equal0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { gen_ena:u1|cmpt[6] gen_ena:u1|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.178 ns) 2.446 ns gen_ena:u1\|Equal0~4 3 COMB LCCOMB_X16_Y21_N4 1 " "Info: 3: + IC(0.862 ns) + CELL(0.178 ns) = 2.446 ns; Loc. = LCCOMB_X16_Y21_N4; Fanout = 1; COMB Node = 'gen_ena:u1\|Equal0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { gen_ena:u1|Equal0~1 gen_ena:u1|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.178 ns) 3.478 ns gen_ena:u1\|Equal0~8 4 COMB LCCOMB_X16_Y20_N26 14 " "Info: 4: + IC(0.854 ns) + CELL(0.178 ns) = 3.478 ns; Loc. = LCCOMB_X16_Y20_N26; Fanout = 14; COMB Node = 'gen_ena:u1\|Equal0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { gen_ena:u1|Equal0~4 gen_ena:u1|Equal0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.177 ns) 4.549 ns gen_ena:u1\|cmpt~1 5 COMB LCCOMB_X16_Y21_N0 1 " "Info: 5: + IC(0.894 ns) + CELL(0.177 ns) = 4.549 ns; Loc. = LCCOMB_X16_Y21_N0; Fanout = 1; COMB Node = 'gen_ena:u1\|cmpt~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { gen_ena:u1|Equal0~8 gen_ena:u1|cmpt~1 } "NODE_NAME" } } { "gen_ena.vhd" "" { Text "U:/Exercice10_VHDL/gen_ena.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.645 ns gen_ena:u1\|cmpt\[0\] 6 REG LCFF_X16_Y21_N1 3 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 4.645 ns; Loc. = LCFF_X16_Y21_N1; Fanout = 3; REG Node = 'gen_ena:u1\|cmpt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { gen_ena:u1|cmpt~1 gen_ena:u1|cmpt[0] } "NODE_NAME" } } { "gen_ena.vhd" "" { Text "U:/Exercice10_VHDL/gen_ena.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.084 ns ( 23.34 % ) " "Info: Total cell delay = 1.084 ns ( 23.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.561 ns ( 76.66 % ) " "Info: Total interconnect delay = 3.561 ns ( 76.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.645 ns" { gen_ena:u1|cmpt[6] gen_ena:u1|Equal0~1 gen_ena:u1|Equal0~4 gen_ena:u1|Equal0~8 gen_ena:u1|cmpt~1 gen_ena:u1|cmpt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.645 ns" { gen_ena:u1|cmpt[6] {} gen_ena:u1|Equal0~1 {} gen_ena:u1|Equal0~4 {} gen_ena:u1|Equal0~8 {} gen_ena:u1|cmpt~1 {} gen_ena:u1|cmpt[0] {} } { 0.000ns 0.951ns 0.862ns 0.854ns 0.894ns 0.000ns } { 0.000ns 0.455ns 0.178ns 0.178ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.838 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cmpt_09_aff.vhd" "" { Text "U:/Exercice10_VHDL/cmpt_09_aff.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 31 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cmpt_09_aff.vhd" "" { Text "U:/Exercice10_VHDL/cmpt_09_aff.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.602 ns) 2.838 ns gen_ena:u1\|cmpt\[0\] 3 REG LCFF_X16_Y21_N1 3 " "Info: 3: + IC(0.972 ns) + CELL(0.602 ns) = 2.838 ns; Loc. = LCFF_X16_Y21_N1; Fanout = 3; REG Node = 'gen_ena:u1\|cmpt\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk~clkctrl gen_ena:u1|cmpt[0] } "NODE_NAME" } } { "gen_ena.vhd" "" { Text "U:/Exercice10_VHDL/gen_ena.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.36 % ) " "Info: Total cell delay = 1.628 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.210 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.210 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl gen_ena:u1|cmpt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} gen_ena:u1|cmpt[0] {} } { 0.000ns 0.000ns 0.238ns 0.972ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.838 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cmpt_09_aff.vhd" "" { Text "U:/Exercice10_VHDL/cmpt_09_aff.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 31 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cmpt_09_aff.vhd" "" { Text "U:/Exercice10_VHDL/cmpt_09_aff.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.602 ns) 2.838 ns gen_ena:u1\|cmpt\[6\] 3 REG LCFF_X16_Y21_N19 3 " "Info: 3: + IC(0.972 ns) + CELL(0.602 ns) = 2.838 ns; Loc. = LCFF_X16_Y21_N19; Fanout = 3; REG Node = 'gen_ena:u1\|cmpt\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk~clkctrl gen_ena:u1|cmpt[6] } "NODE_NAME" } } { "gen_ena.vhd" "" { Text "U:/Exercice10_VHDL/gen_ena.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.36 % ) " "Info: Total cell delay = 1.628 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.210 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.210 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl gen_ena:u1|cmpt[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} gen_ena:u1|cmpt[6] {} } { 0.000ns 0.000ns 0.238ns 0.972ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl gen_ena:u1|cmpt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} gen_ena:u1|cmpt[0] {} } { 0.000ns 0.000ns 0.238ns 0.972ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl gen_ena:u1|cmpt[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} gen_ena:u1|cmpt[6] {} } { 0.000ns 0.000ns 0.238ns 0.972ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "gen_ena.vhd" "" { Text "U:/Exercice10_VHDL/gen_ena.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "gen_ena.vhd" "" { Text "U:/Exercice10_VHDL/gen_ena.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.645 ns" { gen_ena:u1|cmpt[6] gen_ena:u1|Equal0~1 gen_ena:u1|Equal0~4 gen_ena:u1|Equal0~8 gen_ena:u1|cmpt~1 gen_ena:u1|cmpt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.645 ns" { gen_ena:u1|cmpt[6] {} gen_ena:u1|Equal0~1 {} gen_ena:u1|Equal0~4 {} gen_ena:u1|Equal0~8 {} gen_ena:u1|cmpt~1 {} gen_ena:u1|cmpt[0] {} } { 0.000ns 0.951ns 0.862ns 0.854ns 0.894ns 0.000ns } { 0.000ns 0.455ns 0.178ns 0.178ns 0.177ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl gen_ena:u1|cmpt[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} gen_ena:u1|cmpt[0] {} } { 0.000ns 0.000ns 0.238ns 0.972ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { clk clk~clkctrl gen_ena:u1|cmpt[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { clk {} clk~combout {} clk~clkctrl {} gen_ena:u1|cmpt[6] {} } { 0.000ns 0.000ns 0.238ns 0.972ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk b cmpt_bcd:u2\|d_int\[2\] 7.993 ns register " "Info: tco from clock \"clk\" to destination pin \"b\" through register \"cmpt_bcd:u2\|d_int\[2\]\" is 7.993 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.835 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cmpt_09_aff.vhd" "" { Text "U:/Exercice10_VHDL/cmpt_09_aff.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 31 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cmpt_09_aff.vhd" "" { Text "U:/Exercice10_VHDL/cmpt_09_aff.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 2.835 ns cmpt_bcd:u2\|d_int\[2\] 3 REG LCFF_X1_Y20_N13 10 " "Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.835 ns; Loc. = LCFF_X1_Y20_N13; Fanout = 10; REG Node = 'cmpt_bcd:u2\|d_int\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk~clkctrl cmpt_bcd:u2|d_int[2] } "NODE_NAME" } } { "cmpt_bcd.vhd" "" { Text "U:/Exercice10_VHDL/cmpt_bcd.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.43 % ) " "Info: Total cell delay = 1.628 ns ( 57.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 42.57 % ) " "Info: Total interconnect delay = 1.207 ns ( 42.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl cmpt_bcd:u2|d_int[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} cmpt_bcd:u2|d_int[2] {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "cmpt_bcd.vhd" "" { Text "U:/Exercice10_VHDL/cmpt_bcd.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.881 ns + Longest register pin " "Info: + Longest register to pin delay is 4.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cmpt_bcd:u2\|d_int\[2\] 1 REG LCFF_X1_Y20_N13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y20_N13; Fanout = 10; REG Node = 'cmpt_bcd:u2\|d_int\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmpt_bcd:u2|d_int[2] } "NODE_NAME" } } { "cmpt_bcd.vhd" "" { Text "U:/Exercice10_VHDL/cmpt_bcd.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.521 ns) 1.174 ns bin2seven:u3\|Mux1~0 2 COMB LCCOMB_X1_Y20_N2 1 " "Info: 2: + IC(0.653 ns) + CELL(0.521 ns) = 1.174 ns; Loc. = LCCOMB_X1_Y20_N2; Fanout = 1; COMB Node = 'bin2seven:u3\|Mux1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { cmpt_bcd:u2|d_int[2] bin2seven:u3|Mux1~0 } "NODE_NAME" } } { "bin2seven.vhd" "" { Text "U:/Exercice10_VHDL/bin2seven.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(2.840 ns) 4.881 ns b 3 PIN PIN_J1 0 " "Info: 3: + IC(0.867 ns) + CELL(2.840 ns) = 4.881 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'b'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.707 ns" { bin2seven:u3|Mux1~0 b } "NODE_NAME" } } { "cmpt_09_aff.vhd" "" { Text "U:/Exercice10_VHDL/cmpt_09_aff.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.361 ns ( 68.86 % ) " "Info: Total cell delay = 3.361 ns ( 68.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.520 ns ( 31.14 % ) " "Info: Total interconnect delay = 1.520 ns ( 31.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.881 ns" { cmpt_bcd:u2|d_int[2] bin2seven:u3|Mux1~0 b } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.881 ns" { cmpt_bcd:u2|d_int[2] {} bin2seven:u3|Mux1~0 {} b {} } { 0.000ns 0.653ns 0.867ns } { 0.000ns 0.521ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl cmpt_bcd:u2|d_int[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} cmpt_bcd:u2|d_int[2] {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.881 ns" { cmpt_bcd:u2|d_int[2] bin2seven:u3|Mux1~0 b } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.881 ns" { cmpt_bcd:u2|d_int[2] {} bin2seven:u3|Mux1~0 {} b {} } { 0.000ns 0.653ns 0.867ns } { 0.000ns 0.521ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 15:29:35 2016 " "Info: Processing ended: Mon Mar 07 15:29:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
