{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 20:28:17 2024 " "Info: Processing started: Fri Apr 12 20:28:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off microprogram-access -c microprogram-access --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP-Constant " "Info: Assuming node \"CP-Constant\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 192 16 184 208 "CP-Constant" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP-Constant" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP-Single " "Info: Assuming node \"CP-Single\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP-Single" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "HALT " "Info: Assuming node \"HALT\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 176 16 184 192 "HALT" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "HALT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpMAR " "Info: Assuming node \"cpMAR\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 376 16 184 392 "cpMAR" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpMAR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpMBR " "Info: Assuming node \"cpMBR\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 424 16 184 440 "cpMBR" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpMBR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpPC " "Info: Assuming node \"cpPC\" is an undefined clock" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpPC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "start_stop:inst\|inst3 " "Info: Detected ripple clock \"start_stop:inst\|inst3\" as buffer" {  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 176 232 296 256 "inst3" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop:inst\|inst2 " "Info: Detected gated clock \"start_stop:inst\|inst2\" as buffer" {  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "start_stop:inst\|inst5 " "Info: Detected ripple clock \"start_stop:inst\|inst5\" as buffer" {  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop:inst\|inst7 " "Info: Detected gated clock \"start_stop:inst\|inst7\" as buffer" {  } { { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop:inst\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP-Constant register register ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 360.1 MHz Internal " "Info: Clock \"CP-Constant\" Internal fmax is restricted to 360.1 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.285 ns + Longest register register " "Info: + Longest register to register delay is 2.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 1 REG LCFF_X14_Y18_N21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 7; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.651 ns) 1.172 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~6 2 COMB LCCOMB_X14_Y18_N30 1 " "Info: 2: + IC(0.521 ns) + CELL(0.651 ns) = 1.172 ns; Loc. = LCCOMB_X14_Y18_N30; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.624 ns) 2.177 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~7 3 COMB LCCOMB_X14_Y18_N22 1 " "Info: 3: + IC(0.381 ns) + CELL(0.624 ns) = 2.177 ns; Loc. = LCCOMB_X14_Y18_N22; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.285 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 4 REG LCFF_X14_Y18_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.285 ns; Loc. = LCFF_X14_Y18_N23; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 60.53 % ) " "Info: Total cell delay = 1.383 ns ( 60.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.902 ns ( 39.47 % ) " "Info: Total interconnect delay = 0.902 ns ( 39.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.521ns 0.381ns 0.000ns } { 0.000ns 0.651ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Constant destination 7.193 ns + Shortest register " "Info: + Shortest clock path from clock \"CP-Constant\" to destination register is 7.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP-Constant 1 CLK PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_34; Fanout = 1; CLK Node = 'CP-Constant'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Constant } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 192 16 184 208 "CP-Constant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.206 ns) 2.539 ns start_stop:inst\|inst2 2 COMB LCCOMB_X1_Y8_N26 1 " "Info: 2: + IC(1.348 ns) + CELL(0.206 ns) = 2.539 ns; Loc. = LCCOMB_X1_Y8_N26; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CP-Constant start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 3.824 ns start_stop:inst\|inst5 3 REG LCFF_X1_Y8_N1 2 " "Info: 3: + IC(0.315 ns) + CELL(0.970 ns) = 3.824 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 4.453 ns start_stop:inst\|inst7 4 COMB LCCOMB_X1_Y8_N18 6 " "Info: 4: + IC(0.427 ns) + CELL(0.202 ns) = 4.453 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 5.590 ns start_stop:inst\|inst7~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(1.137 ns) + CELL(0.000 ns) = 5.590 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 7.193 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 6 REG LCFF_X14_Y18_N23 2 " "Info: 6: + IC(0.937 ns) + CELL(0.666 ns) = 7.193 ns; Loc. = LCFF_X14_Y18_N23; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.029 ns ( 42.11 % ) " "Info: Total cell delay = 3.029 ns ( 42.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.164 ns ( 57.89 % ) " "Info: Total interconnect delay = 4.164 ns ( 57.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.348ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Constant source 7.193 ns - Longest register " "Info: - Longest clock path from clock \"CP-Constant\" to source register is 7.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP-Constant 1 CLK PIN_34 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_34; Fanout = 1; CLK Node = 'CP-Constant'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Constant } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 192 16 184 208 "CP-Constant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.206 ns) 2.539 ns start_stop:inst\|inst2 2 COMB LCCOMB_X1_Y8_N26 1 " "Info: 2: + IC(1.348 ns) + CELL(0.206 ns) = 2.539 ns; Loc. = LCCOMB_X1_Y8_N26; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CP-Constant start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 3.824 ns start_stop:inst\|inst5 3 REG LCFF_X1_Y8_N1 2 " "Info: 3: + IC(0.315 ns) + CELL(0.970 ns) = 3.824 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 4.453 ns start_stop:inst\|inst7 4 COMB LCCOMB_X1_Y8_N18 6 " "Info: 4: + IC(0.427 ns) + CELL(0.202 ns) = 4.453 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 5.590 ns start_stop:inst\|inst7~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(1.137 ns) + CELL(0.000 ns) = 5.590 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 7.193 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 6 REG LCFF_X14_Y18_N21 7 " "Info: 6: + IC(0.937 ns) + CELL(0.666 ns) = 7.193 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 7; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.029 ns ( 42.11 % ) " "Info: Total cell delay = 3.029 ns ( 42.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.164 ns ( 57.89 % ) " "Info: Total interconnect delay = 4.164 ns ( 57.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.348ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.348ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.348ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.521ns 0.381ns 0.000ns } { 0.000ns 0.651ns 0.624ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.348ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.193 ns" { CP-Constant start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.193 ns" { CP-Constant {} CP-Constant~combout {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.348ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP-Single register register ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 360.1 MHz Internal " "Info: Clock \"CP-Single\" Internal fmax is restricted to 360.1 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.285 ns + Longest register register " "Info: + Longest register to register delay is 2.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 1 REG LCFF_X14_Y18_N21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 7; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.651 ns) 1.172 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~6 2 COMB LCCOMB_X14_Y18_N30 1 " "Info: 2: + IC(0.521 ns) + CELL(0.651 ns) = 1.172 ns; Loc. = LCCOMB_X14_Y18_N30; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.624 ns) 2.177 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~7 3 COMB LCCOMB_X14_Y18_N22 1 " "Info: 3: + IC(0.381 ns) + CELL(0.624 ns) = 2.177 ns; Loc. = LCCOMB_X14_Y18_N22; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.285 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 4 REG LCFF_X14_Y18_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.285 ns; Loc. = LCFF_X14_Y18_N23; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 60.53 % ) " "Info: Total cell delay = 1.383 ns ( 60.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.902 ns ( 39.47 % ) " "Info: Total interconnect delay = 0.902 ns ( 39.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.521ns 0.381ns 0.000ns } { 0.000ns 0.651ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single destination 8.330 ns + Shortest register " "Info: + Shortest clock path from clock \"CP-Single\" to destination register is 8.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP-Single 1 CLK PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 1; CLK Node = 'CP-Single'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.970 ns) 2.875 ns start_stop:inst\|inst3 2 REG LCFF_X1_Y8_N9 1 " "Info: 2: + IC(0.920 ns) + CELL(0.970 ns) = 2.875 ns; Loc. = LCFF_X1_Y8_N9; Fanout = 1; REG Node = 'start_stop:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { CP-Single start_stop:inst|inst3 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 176 232 296 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.366 ns) 3.676 ns start_stop:inst\|inst2 3 COMB LCCOMB_X1_Y8_N26 1 " "Info: 3: + IC(0.435 ns) + CELL(0.366 ns) = 3.676 ns; Loc. = LCCOMB_X1_Y8_N26; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { start_stop:inst|inst3 start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 4.961 ns start_stop:inst\|inst5 4 REG LCFF_X1_Y8_N1 2 " "Info: 4: + IC(0.315 ns) + CELL(0.970 ns) = 4.961 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 5.590 ns start_stop:inst\|inst7 5 COMB LCCOMB_X1_Y8_N18 6 " "Info: 5: + IC(0.427 ns) + CELL(0.202 ns) = 5.590 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 6.727 ns start_stop:inst\|inst7~clkctrl 6 COMB CLKCTRL_G3 8 " "Info: 6: + IC(1.137 ns) + CELL(0.000 ns) = 6.727 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 8.330 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 7 REG LCFF_X14_Y18_N23 2 " "Info: 7: + IC(0.937 ns) + CELL(0.666 ns) = 8.330 ns; Loc. = LCFF_X14_Y18_N23; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.159 ns ( 49.93 % ) " "Info: Total cell delay = 4.159 ns ( 49.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.171 ns ( 50.07 % ) " "Info: Total interconnect delay = 4.171 ns ( 50.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single source 8.330 ns - Longest register " "Info: - Longest clock path from clock \"CP-Single\" to source register is 8.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP-Single 1 CLK PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 1; CLK Node = 'CP-Single'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.970 ns) 2.875 ns start_stop:inst\|inst3 2 REG LCFF_X1_Y8_N9 1 " "Info: 2: + IC(0.920 ns) + CELL(0.970 ns) = 2.875 ns; Loc. = LCFF_X1_Y8_N9; Fanout = 1; REG Node = 'start_stop:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { CP-Single start_stop:inst|inst3 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 176 232 296 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.366 ns) 3.676 ns start_stop:inst\|inst2 3 COMB LCCOMB_X1_Y8_N26 1 " "Info: 3: + IC(0.435 ns) + CELL(0.366 ns) = 3.676 ns; Loc. = LCCOMB_X1_Y8_N26; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { start_stop:inst|inst3 start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 4.961 ns start_stop:inst\|inst5 4 REG LCFF_X1_Y8_N1 2 " "Info: 4: + IC(0.315 ns) + CELL(0.970 ns) = 4.961 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 5.590 ns start_stop:inst\|inst7 5 COMB LCCOMB_X1_Y8_N18 6 " "Info: 5: + IC(0.427 ns) + CELL(0.202 ns) = 5.590 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 6.727 ns start_stop:inst\|inst7~clkctrl 6 COMB CLKCTRL_G3 8 " "Info: 6: + IC(1.137 ns) + CELL(0.000 ns) = 6.727 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 8.330 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 7 REG LCFF_X14_Y18_N21 7 " "Info: 7: + IC(0.937 ns) + CELL(0.666 ns) = 8.330 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 7; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.159 ns ( 49.93 % ) " "Info: Total cell delay = 4.159 ns ( 49.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.171 ns ( 50.07 % ) " "Info: Total interconnect delay = 4.171 ns ( 50.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.521ns 0.381ns 0.000ns } { 0.000ns 0.651ns 0.624ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 1.137ns 0.937ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "HALT register register ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 360.1 MHz Internal " "Info: Clock \"HALT\" Internal fmax is restricted to 360.1 MHz between source register \"ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99\" and destination register \"ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.285 ns + Longest register register " "Info: + Longest register to register delay is 2.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 1 REG LCFF_X14_Y18_N21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 7; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.651 ns) 1.172 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~6 2 COMB LCCOMB_X14_Y18_N30 1 " "Info: 2: + IC(0.521 ns) + CELL(0.651 ns) = 1.172 ns; Loc. = LCCOMB_X14_Y18_N30; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.624 ns) 2.177 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~7 3 COMB LCCOMB_X14_Y18_N22 1 " "Info: 3: + IC(0.381 ns) + CELL(0.624 ns) = 2.177 ns; Loc. = LCCOMB_X14_Y18_N22; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.285 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 4 REG LCFF_X14_Y18_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.285 ns; Loc. = LCFF_X14_Y18_N23; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 60.53 % ) " "Info: Total cell delay = 1.383 ns ( 60.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.902 ns ( 39.47 % ) " "Info: Total interconnect delay = 0.902 ns ( 39.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.521ns 0.381ns 0.000ns } { 0.000ns 0.651ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT destination 5.474 ns + Shortest register " "Info: + Shortest clock path from clock \"HALT\" to destination register is 5.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns HALT 1 CLK PIN_37 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_37; Fanout = 1; CLK Node = 'HALT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 176 16 184 192 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.370 ns) 2.734 ns start_stop:inst\|inst7 2 COMB LCCOMB_X1_Y8_N18 6 " "Info: 2: + IC(1.399 ns) + CELL(0.370 ns) = 2.734 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { HALT start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 3.871 ns start_stop:inst\|inst7~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(1.137 ns) + CELL(0.000 ns) = 3.871 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 5.474 ns ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110 4 REG LCFF_X14_Y18_N23 2 " "Info: 4: + IC(0.937 ns) + CELL(0.666 ns) = 5.474 ns; Loc. = LCFF_X14_Y18_N23; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.001 ns ( 36.55 % ) " "Info: Total cell delay = 2.001 ns ( 36.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.473 ns ( 63.45 % ) " "Info: Total interconnect delay = 3.473 ns ( 63.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.399ns 1.137ns 0.937ns } { 0.000ns 0.965ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "HALT source 5.474 ns - Longest register " "Info: - Longest clock path from clock \"HALT\" to source register is 5.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns HALT 1 CLK PIN_37 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_37; Fanout = 1; CLK Node = 'HALT'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 176 16 184 192 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.370 ns) 2.734 ns start_stop:inst\|inst7 2 COMB LCCOMB_X1_Y8_N18 6 " "Info: 2: + IC(1.399 ns) + CELL(0.370 ns) = 2.734 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { HALT start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 3.871 ns start_stop:inst\|inst7~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(1.137 ns) + CELL(0.000 ns) = 3.871 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'start_stop:inst\|inst7~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { start_stop:inst|inst7 start_stop:inst|inst7~clkctrl } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.666 ns) 5.474 ns ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99 4 REG LCFF_X14_Y18_N21 7 " "Info: 4: + IC(0.937 ns) + CELL(0.666 ns) = 5.474 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 7; REG Node = 'ripple_counter_256_advanced:inst2\|74161:inst1\|f74161:sub\|99'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.001 ns ( 36.55 % ) " "Info: Total cell delay = 2.001 ns ( 36.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.473 ns ( 63.45 % ) " "Info: Total interconnect delay = 3.473 ns ( 63.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.399ns 1.137ns 0.937ns } { 0.000ns 0.965ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.399ns 1.137ns 0.937ns } { 0.000ns 0.965ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.399ns 1.137ns 0.937ns } { 0.000ns 0.965ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.285 ns" { ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~6 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.521ns 0.381ns 0.000ns } { 0.000ns 0.651ns 0.624ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.399ns 1.137ns 0.937ns } { 0.000ns 0.965ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { HALT start_stop:inst|inst7 start_stop:inst|inst7~clkctrl ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { HALT {} HALT~combout {} start_stop:inst|inst7 {} start_stop:inst|inst7~clkctrl {} ripple_counter_256_advanced:inst2|74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.399ns 1.137ns 0.937ns } { 0.000ns 0.965ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst2|74161:inst|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "cpMAR " "Info: No valid register-to-register data paths exist for clock \"cpMAR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "cpMBR " "Info: No valid register-to-register data paths exist for clock \"cpMBR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "cpPC register register ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|9 ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110 360.1 MHz Internal " "Info: Clock \"cpPC\" Internal fmax is restricted to 360.1 MHz between source register \"ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|9\" and destination register \"ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.256 ns + Longest register register " "Info: + Longest register to register delay is 2.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|9 1 REG LCFF_X2_Y18_N15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y18_N15; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.589 ns) 1.066 ns ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|89~11 2 COMB LCCOMB_X2_Y18_N10 4 " "Info: 2: + IC(0.477 ns) + CELL(0.589 ns) = 1.066 ns; Loc. = LCCOMB_X2_Y18_N10; Fanout = 4; COMB Node = 'ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|89~11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 344 224 288 384 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.651 ns) 2.148 ns ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110~7 3 COMB LCCOMB_X2_Y18_N24 1 " "Info: 3: + IC(0.431 ns) + CELL(0.651 ns) = 2.148 ns; Loc. = LCCOMB_X2_Y18_N24; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110~7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.256 ns ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110 4 REG LCFF_X2_Y18_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.256 ns; Loc. = LCFF_X2_Y18_N25; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 59.75 % ) " "Info: Total cell delay = 1.348 ns ( 59.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.908 ns ( 40.25 % ) " "Info: Total interconnect delay = 0.908 ns ( 40.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.256 ns" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } { 0.000ns 0.477ns 0.431ns 0.000ns } { 0.000ns 0.589ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpPC destination 5.244 ns + Shortest register " "Info: + Shortest clock path from clock \"cpPC\" to destination register is 5.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns cpPC 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'cpPC'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpPC } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.651 ns) 2.546 ns inst11 2 COMB LCCOMB_X1_Y8_N22 1 " "Info: 2: + IC(0.910 ns) + CELL(0.651 ns) = 2.546 ns; Loc. = LCCOMB_X1_Y8_N22; Fanout = 1; COMB Node = 'inst11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { cpPC inst11 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.000 ns) 3.658 ns inst11~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(1.112 ns) + CELL(0.000 ns) = 3.658 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 5.244 ns ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110 4 REG LCFF_X2_Y18_N25 2 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 5.244 ns; Loc. = LCFF_X2_Y18_N25; Fanout = 2; REG Node = 'ripple_counter_256_advanced:inst3\|74161:inst\|f74161:sub\|110'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.302 ns ( 43.90 % ) " "Info: Total cell delay = 2.302 ns ( 43.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.942 ns ( 56.10 % ) " "Info: Total interconnect delay = 2.942 ns ( 56.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.910ns 1.112ns 0.920ns } { 0.000ns 0.985ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpPC source 5.244 ns - Longest register " "Info: - Longest clock path from clock \"cpPC\" to source register is 5.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns cpPC 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'cpPC'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpPC } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 328 16 184 344 "cpPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.651 ns) 2.546 ns inst11 2 COMB LCCOMB_X1_Y8_N22 1 " "Info: 2: + IC(0.910 ns) + CELL(0.651 ns) = 2.546 ns; Loc. = LCCOMB_X1_Y8_N22; Fanout = 1; COMB Node = 'inst11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { cpPC inst11 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.000 ns) 3.658 ns inst11~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(1.112 ns) + CELL(0.000 ns) = 3.658 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 320 720 784 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 5.244 ns ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|9 4 REG LCFF_X2_Y18_N15 6 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 5.244 ns; Loc. = LCFF_X2_Y18_N15; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst3\|74161:inst1\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.302 ns ( 43.90 % ) " "Info: Total cell delay = 2.302 ns ( 43.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.942 ns ( 56.10 % ) " "Info: Total interconnect delay = 2.942 ns ( 56.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.910ns 1.112ns 0.920ns } { 0.000ns 0.985ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.910ns 1.112ns 0.920ns } { 0.000ns 0.985ns 0.651ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.910ns 1.112ns 0.920ns } { 0.000ns 0.985ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.256 ns" { ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|89~11 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110~7 {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } { 0.000ns 0.477ns 0.431ns 0.000ns } { 0.000ns 0.589ns 0.651ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.910ns 1.112ns 0.920ns } { 0.000ns 0.985ns 0.651ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { cpPC inst11 inst11~clkctrl ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { cpPC {} cpPC~combout {} inst11 {} inst11~clkctrl {} ripple_counter_256_advanced:inst3|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.910ns 1.112ns 0.920ns } { 0.000ns 0.985ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { ripple_counter_256_advanced:inst3|74161:inst|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst2\|inst C7 cpMBR 2.144 ns register " "Info: tsu for register \"MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst2\|inst\" (data pin = \"C7\", clock pin = \"cpMBR\") is 2.144 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.205 ns + Longest pin register " "Info: + Longest pin to register delay is 7.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C7 1 PIN PIN_207 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_207; Fanout = 1; PIN Node = 'C7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C7 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 640 1712 1888 656 "C7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns C7~0 2 COMB IOC_X1_Y19_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = IOC_X1_Y19_N2; Fanout = 2; COMB Node = 'C7~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { C7 C7~0 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 640 1712 1888 656 "C7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.731 ns) + CELL(0.460 ns) 7.205 ns MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst2\|inst 3 REG LCFF_X1_Y18_N23 1 " "Info: 3: + IC(5.731 ns) + CELL(0.460 ns) = 7.205 ns; Loc. = LCFF_X1_Y18_N23; Fanout = 1; REG Node = 'MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst2\|inst'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.191 ns" { C7~0 MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 20.46 % ) " "Info: Total cell delay = 1.474 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.731 ns ( 79.54 % ) " "Info: Total interconnect delay = 5.731 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.205 ns" { C7 C7~0 MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.205 ns" { C7 {} C7~0 {} MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 5.731ns } { 0.000ns 1.014ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpMBR destination 5.021 ns - Shortest register " "Info: - Shortest clock path from clock \"cpMBR\" to destination register is 5.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns cpMBR 1 CLK PIN_30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 1; CLK Node = 'cpMBR'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpMBR } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 424 16 184 440 "cpMBR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.370 ns) 2.322 ns inst13 2 COMB LCCOMB_X1_Y8_N4 1 " "Info: 2: + IC(0.967 ns) + CELL(0.370 ns) = 2.322 ns; Loc. = LCCOMB_X1_Y8_N4; Fanout = 1; COMB Node = 'inst13'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { cpMBR inst13 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.000 ns) 3.434 ns inst13~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(1.112 ns) + CELL(0.000 ns) = 3.434 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 416 720 784 464 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 5.021 ns MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X1_Y18_N23 1 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 5.021 ns; Loc. = LCFF_X1_Y18_N23; Fanout = 1; REG Node = 'MBR-with-tri:inst5\|register-8_with_CLR:inst\|register-4_with_CLR:inst2\|inst'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst13~clkctrl MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.021 ns ( 40.25 % ) " "Info: Total cell delay = 2.021 ns ( 40.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 59.75 % ) " "Info: Total interconnect delay = 3.000 ns ( 59.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.021 ns" { cpMBR inst13 inst13~clkctrl MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.021 ns" { cpMBR {} cpMBR~combout {} inst13 {} inst13~clkctrl {} MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 0.967ns 1.112ns 0.921ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.205 ns" { C7 C7~0 MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.205 ns" { C7 {} C7~0 {} MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 5.731ns } { 0.000ns 1.014ns 0.460ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.021 ns" { cpMBR inst13 inst13~clkctrl MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "5.021 ns" { cpMBR {} cpMBR~combout {} inst13 {} inst13~clkctrl {} MBR-with-tri:inst5|register-8_with_CLR:inst|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 0.967ns 1.112ns 0.921ns } { 0.000ns 0.985ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP-Single Y0 register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst3 15.774 ns register " "Info: tco from clock \"CP-Single\" to destination pin \"Y0\" through register \"register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst3\" is 15.774 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single source 10.591 ns + Longest register " "Info: + Longest clock path from clock \"CP-Single\" to source register is 10.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP-Single 1 CLK PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 1; CLK Node = 'CP-Single'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.970 ns) 2.875 ns start_stop:inst\|inst3 2 REG LCFF_X1_Y8_N9 1 " "Info: 2: + IC(0.920 ns) + CELL(0.970 ns) = 2.875 ns; Loc. = LCFF_X1_Y8_N9; Fanout = 1; REG Node = 'start_stop:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { CP-Single start_stop:inst|inst3 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 176 232 296 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.366 ns) 3.676 ns start_stop:inst\|inst2 3 COMB LCCOMB_X1_Y8_N26 1 " "Info: 3: + IC(0.435 ns) + CELL(0.366 ns) = 3.676 ns; Loc. = LCCOMB_X1_Y8_N26; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { start_stop:inst|inst3 start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 4.961 ns start_stop:inst\|inst5 4 REG LCFF_X1_Y8_N1 2 " "Info: 4: + IC(0.315 ns) + CELL(0.970 ns) = 4.961 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 5.590 ns start_stop:inst\|inst7 5 COMB LCCOMB_X1_Y8_N18 6 " "Info: 5: + IC(0.427 ns) + CELL(0.202 ns) = 5.590 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.202 ns) 6.171 ns inst12 6 COMB LCCOMB_X1_Y8_N20 1 " "Info: 6: + IC(0.379 ns) + CELL(0.202 ns) = 6.171 ns; Loc. = LCCOMB_X1_Y8_N20; Fanout = 1; COMB Node = 'inst12'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { start_stop:inst|inst7 inst12 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.834 ns) + CELL(0.000 ns) 9.005 ns inst12~clkctrl 7 COMB CLKCTRL_G7 8 " "Info: 7: + IC(2.834 ns) + CELL(0.000 ns) = 9.005 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 10.591 ns register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst3 8 REG LCFF_X2_Y18_N17 1 " "Info: 8: + IC(0.920 ns) + CELL(0.666 ns) = 10.591 ns; Loc. = LCFF_X2_Y18_N17; Fanout = 1; REG Node = 'register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst12~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.361 ns ( 41.18 % ) " "Info: Total cell delay = 4.361 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.230 ns ( 58.82 % ) " "Info: Total interconnect delay = 6.230 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.591 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 inst12 inst12~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.591 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} inst12 {} inst12~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 0.379ns 2.834ns 0.920ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.879 ns + Longest register pin " "Info: + Longest register to pin delay is 4.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X2_Y18_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y18_N17; Fanout = 1; REG Node = 'register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns mux2-8:inst1\|inst25 2 COMB LCCOMB_X2_Y18_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X2_Y18_N16; Fanout = 1; COMB Node = 'mux2-8:inst1\|inst25'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 mux2-8:inst1|inst25 } "NODE_NAME" } } { "../mux2-8/mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/mux2-8/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(3.106 ns) 4.879 ns Y0 3 PIN PIN_15 0 " "Info: 3: + IC(1.380 ns) + CELL(3.106 ns) = 4.879 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'Y0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { mux2-8:inst1|inst25 Y0 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 0 1960 2136 16 "Y0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.499 ns ( 71.72 % ) " "Info: Total cell delay = 3.499 ns ( 71.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.380 ns ( 28.28 % ) " "Info: Total interconnect delay = 1.380 ns ( 28.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.879 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 mux2-8:inst1|inst25 Y0 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.879 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 {} mux2-8:inst1|inst25 {} Y0 {} } { 0.000ns 0.000ns 1.380ns } { 0.000ns 0.393ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.591 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 inst12 inst12~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.591 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} inst12 {} inst12~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 0.379ns 2.834ns 0.920ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.879 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 mux2-8:inst1|inst25 Y0 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.879 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst|inst3 {} mux2-8:inst1|inst25 {} Y0 {} } { 0.000ns 0.000ns 1.380ns } { 0.000ns 0.393ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "mux-A Y6 12.090 ns Longest " "Info: Longest tpd from source pin \"mux-A\" to destination pin \"Y6\" is 12.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns mux-A 1 PIN PIN_10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_10; Fanout = 8; PIN Node = 'mux-A'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux-A } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 568 16 184 584 "mux-A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.024 ns) + CELL(0.624 ns) 7.623 ns mux2-8:inst1\|inst8 2 COMB LCCOMB_X2_Y18_N28 1 " "Info: 2: + IC(6.024 ns) + CELL(0.624 ns) = 7.623 ns; Loc. = LCCOMB_X2_Y18_N28; Fanout = 1; COMB Node = 'mux2-8:inst1\|inst8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.648 ns" { mux-A mux2-8:inst1|inst8 } "NODE_NAME" } } { "../mux2-8/mux2-8.bdf" "" { Schematic "D:/xxx/quartus_project/Project/mux2-8/mux2-8.bdf" { { 240 408 472 288 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(3.106 ns) 12.090 ns Y6 3 PIN PIN_13 0 " "Info: 3: + IC(1.361 ns) + CELL(3.106 ns) = 12.090 ns; Loc. = PIN_13; Fanout = 0; PIN Node = 'Y6'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.467 ns" { mux2-8:inst1|inst8 Y6 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { -96 1960 2136 -80 "Y6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.705 ns ( 38.92 % ) " "Info: Total cell delay = 4.705 ns ( 38.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.385 ns ( 61.08 % ) " "Info: Total interconnect delay = 7.385 ns ( 61.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "12.090 ns" { mux-A mux2-8:inst1|inst8 Y6 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "12.090 ns" { mux-A {} mux-A~combout {} mux2-8:inst1|inst8 {} Y6 {} } { 0.000ns 0.000ns 6.024ns 1.361ns } { 0.000ns 0.975ns 0.624ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2 C1 CP-Single 4.156 ns register " "Info: th for register \"register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2\" (data pin = \"C1\", clock pin = \"CP-Single\") is 4.156 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP-Single destination 10.592 ns + Longest register " "Info: + Longest clock path from clock \"CP-Single\" to destination register is 10.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP-Single 1 CLK PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 1; CLK Node = 'CP-Single'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP-Single } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 208 16 184 224 "CP-Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.970 ns) 2.875 ns start_stop:inst\|inst3 2 REG LCFF_X1_Y8_N9 1 " "Info: 2: + IC(0.920 ns) + CELL(0.970 ns) = 2.875 ns; Loc. = LCFF_X1_Y8_N9; Fanout = 1; REG Node = 'start_stop:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { CP-Single start_stop:inst|inst3 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 176 232 296 256 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.366 ns) 3.676 ns start_stop:inst\|inst2 3 COMB LCCOMB_X1_Y8_N26 1 " "Info: 3: + IC(0.435 ns) + CELL(0.366 ns) = 3.676 ns; Loc. = LCCOMB_X1_Y8_N26; Fanout = 1; COMB Node = 'start_stop:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { start_stop:inst|inst3 start_stop:inst|inst2 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 168 328 392 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 4.961 ns start_stop:inst\|inst5 4 REG LCFF_X1_Y8_N1 2 " "Info: 4: + IC(0.315 ns) + CELL(0.970 ns) = 4.961 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 2; REG Node = 'start_stop:inst\|inst5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { start_stop:inst|inst2 start_stop:inst|inst5 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 152 424 488 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.202 ns) 5.590 ns start_stop:inst\|inst7 5 COMB LCCOMB_X1_Y8_N18 6 " "Info: 5: + IC(0.427 ns) + CELL(0.202 ns) = 5.590 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 6; COMB Node = 'start_stop:inst\|inst7'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { start_stop:inst|inst5 start_stop:inst|inst7 } "NODE_NAME" } } { "../start_stop/start_stop.bdf" "" { Schematic "D:/xxx/quartus_project/Project/start_stop/start_stop.bdf" { { 56 560 624 104 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.202 ns) 6.171 ns inst12 6 COMB LCCOMB_X1_Y8_N20 1 " "Info: 6: + IC(0.379 ns) + CELL(0.202 ns) = 6.171 ns; Loc. = LCCOMB_X1_Y8_N20; Fanout = 1; COMB Node = 'inst12'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { start_stop:inst|inst7 inst12 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.834 ns) + CELL(0.000 ns) 9.005 ns inst12~clkctrl 7 COMB CLKCTRL_G7 8 " "Info: 7: + IC(2.834 ns) + CELL(0.000 ns) = 9.005 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 368 720 784 416 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 10.592 ns register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2 8 REG LCFF_X1_Y18_N21 1 " "Info: 8: + IC(0.921 ns) + CELL(0.666 ns) = 10.592 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 1; REG Node = 'register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst12~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.361 ns ( 41.17 % ) " "Info: Total cell delay = 4.361 ns ( 41.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.231 ns ( 58.83 % ) " "Info: Total interconnect delay = 6.231 ns ( 58.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.592 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 inst12 inst12~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.592 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} inst12 {} inst12~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 0.379ns 2.834ns 0.921ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.742 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C1 1 PIN PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_4; Fanout = 1; PIN Node = 'C1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { C1 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 496 1712 1888 512 "C1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns C1~0 2 COMB IOC_X0_Y18_N3 2 " "Info: 2: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = IOC_X0_Y18_N3; Fanout = 2; COMB Node = 'C1~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { C1 C1~0 } "NODE_NAME" } } { "microprogram-access.bdf" "" { Schematic "D:/xxx/quartus_project/Project/microprogram-access/microprogram-access.bdf" { { 496 1712 1888 512 "C1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.267 ns) + CELL(0.460 ns) 6.742 ns register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X1_Y18_N21 1 " "Info: 3: + IC(5.267 ns) + CELL(0.460 ns) = 6.742 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 1; REG Node = 'register-8_with_CLR:inst4\|register-4_with_CLR:inst\|inst2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.727 ns" { C1~0 register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "../register-8_with_CLR/register-4_with_CLR.bdf" "" { Schematic "D:/xxx/quartus_project/Project/register-8_with_CLR/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 21.88 % ) " "Info: Total cell delay = 1.475 ns ( 21.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.267 ns ( 78.12 % ) " "Info: Total interconnect delay = 5.267 ns ( 78.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { C1 C1~0 register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { C1 {} C1~0 {} register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 5.267ns } { 0.000ns 1.015ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.592 ns" { CP-Single start_stop:inst|inst3 start_stop:inst|inst2 start_stop:inst|inst5 start_stop:inst|inst7 inst12 inst12~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.592 ns" { CP-Single {} CP-Single~combout {} start_stop:inst|inst3 {} start_stop:inst|inst2 {} start_stop:inst|inst5 {} start_stop:inst|inst7 {} inst12 {} inst12~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 0.920ns 0.435ns 0.315ns 0.427ns 0.379ns 2.834ns 0.921ns } { 0.000ns 0.985ns 0.970ns 0.366ns 0.970ns 0.202ns 0.202ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { C1 C1~0 register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { C1 {} C1~0 {} register-8_with_CLR:inst4|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 5.267ns } { 0.000ns 1.015ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 20:28:17 2024 " "Info: Processing ended: Fri Apr 12 20:28:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
