.TH "SDHC_Register_Masks" 3 "Mon Sep 13 2021" "TP2_G1" \" -*- nroff -*-
.ad l
.nh
.SH NAME
SDHC_Register_Masks
.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBSDHC_BASE\fP   (0x400B1000u)"
.br
.ti -1c
.RI "#define \fBSDHC\fP   ((\fBSDHC_Type\fP *)\fBSDHC_BASE\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_BASE_ADDRS\fP   { \fBSDHC_BASE\fP }"
.br
.ti -1c
.RI "#define \fBSDHC_BASE_PTRS\fP   { \fBSDHC\fP }"
.br
.ti -1c
.RI "#define \fBSDHC_IRQS\fP   { \fBSDHC_IRQn\fP }"
.br
.in -1c
.SS "DSADDR - DMA System Address register"

.in +1c
.ti -1c
.RI "#define \fBSDHC_DSADDR_DSADDR_MASK\fP   (0xFFFFFFFCU)"
.br
.ti -1c
.RI "#define \fBSDHC_DSADDR_DSADDR_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDHC_DSADDR_DSADDR\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_DSADDR_DSADDR_SHIFT\fP)) & \fBSDHC_DSADDR_DSADDR_MASK\fP)"
.br
.in -1c
.SS "BLKATTR - Block Attributes register"

.in +1c
.ti -1c
.RI "#define \fBSDHC_BLKATTR_BLKSIZE_MASK\fP   (0x1FFFU)"
.br
.ti -1c
.RI "#define \fBSDHC_BLKATTR_BLKSIZE_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_BLKATTR_BLKSIZE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_BLKATTR_BLKSIZE_SHIFT\fP)) & \fBSDHC_BLKATTR_BLKSIZE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_BLKATTR_BLKCNT_MASK\fP   (0xFFFF0000U)"
.br
.ti -1c
.RI "#define \fBSDHC_BLKATTR_BLKCNT_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSDHC_BLKATTR_BLKCNT\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_BLKATTR_BLKCNT_SHIFT\fP)) & \fBSDHC_BLKATTR_BLKCNT_MASK\fP)"
.br
.in -1c
.SS "CMDARG - Command Argument register"

.in +1c
.ti -1c
.RI "#define \fBSDHC_CMDARG_CMDARG_MASK\fP   (0xFFFFFFFFU)"
.br
.ti -1c
.RI "#define \fBSDHC_CMDARG_CMDARG_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_CMDARG_CMDARG\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_CMDARG_CMDARG_SHIFT\fP)) & \fBSDHC_CMDARG_CMDARG_MASK\fP)"
.br
.in -1c
.SS "XFERTYP - Transfer Type register"

.in +1c
.ti -1c
.RI "#define \fBSDHC_XFERTYP_DMAEN_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_DMAEN_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_DMAEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_DMAEN_SHIFT\fP)) & \fBSDHC_XFERTYP_DMAEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_BCEN_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_BCEN_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_BCEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_BCEN_SHIFT\fP)) & \fBSDHC_XFERTYP_BCEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_AC12EN_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_AC12EN_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_AC12EN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_AC12EN_SHIFT\fP)) & \fBSDHC_XFERTYP_AC12EN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_DTDSEL_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_DTDSEL_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_DTDSEL\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_DTDSEL_SHIFT\fP)) & \fBSDHC_XFERTYP_DTDSEL_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_MSBSEL_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_MSBSEL_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_MSBSEL\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_MSBSEL_SHIFT\fP)) & \fBSDHC_XFERTYP_MSBSEL_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_RSPTYP_MASK\fP   (0x30000U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_RSPTYP_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_RSPTYP\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_RSPTYP_SHIFT\fP)) & \fBSDHC_XFERTYP_RSPTYP_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_CCCEN_MASK\fP   (0x80000U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_CCCEN_SHIFT\fP   (19U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_CCCEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_CCCEN_SHIFT\fP)) & \fBSDHC_XFERTYP_CCCEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_CICEN_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_CICEN_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_CICEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_CICEN_SHIFT\fP)) & \fBSDHC_XFERTYP_CICEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_DPSEL_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_DPSEL_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_DPSEL\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_DPSEL_SHIFT\fP)) & \fBSDHC_XFERTYP_DPSEL_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_CMDTYP_MASK\fP   (0xC00000U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_CMDTYP_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_CMDTYP\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_CMDTYP_SHIFT\fP)) & \fBSDHC_XFERTYP_CMDTYP_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_CMDINX_MASK\fP   (0x3F000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_CMDINX_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBSDHC_XFERTYP_CMDINX\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_CMDINX_SHIFT\fP)) & \fBSDHC_XFERTYP_CMDINX_MASK\fP)"
.br
.in -1c
.SS "CMDRSP - Command Response 0\&.\&.Command Response 3"

.in +1c
.ti -1c
.RI "#define \fBSDHC_CMDRSP_CMDRSP0_MASK\fP   (0xFFFFFFFFU)"
.br
.ti -1c
.RI "#define \fBSDHC_CMDRSP_CMDRSP0_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_CMDRSP_CMDRSP0\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_CMDRSP_CMDRSP0_SHIFT\fP)) & \fBSDHC_CMDRSP_CMDRSP0_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_CMDRSP_CMDRSP1_MASK\fP   (0xFFFFFFFFU)"
.br
.ti -1c
.RI "#define \fBSDHC_CMDRSP_CMDRSP1_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_CMDRSP_CMDRSP1\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_CMDRSP_CMDRSP1_SHIFT\fP)) & \fBSDHC_CMDRSP_CMDRSP1_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_CMDRSP_CMDRSP2_MASK\fP   (0xFFFFFFFFU)"
.br
.ti -1c
.RI "#define \fBSDHC_CMDRSP_CMDRSP2_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_CMDRSP_CMDRSP2\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_CMDRSP_CMDRSP2_SHIFT\fP)) & \fBSDHC_CMDRSP_CMDRSP2_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_CMDRSP_CMDRSP3_MASK\fP   (0xFFFFFFFFU)"
.br
.ti -1c
.RI "#define \fBSDHC_CMDRSP_CMDRSP3_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_CMDRSP_CMDRSP3\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_CMDRSP_CMDRSP3_SHIFT\fP)) & \fBSDHC_CMDRSP_CMDRSP3_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_CMDRSP_COUNT\fP   (4U)"
.br
.in -1c
.SS "DATPORT - Buffer Data Port register"

.in +1c
.ti -1c
.RI "#define \fBSDHC_DATPORT_DATCONT_MASK\fP   (0xFFFFFFFFU)"
.br
.ti -1c
.RI "#define \fBSDHC_DATPORT_DATCONT_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_DATPORT_DATCONT\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_DATPORT_DATCONT_SHIFT\fP)) & \fBSDHC_DATPORT_DATCONT_MASK\fP)"
.br
.in -1c
.SS "PRSSTAT - Present State register"

.in +1c
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_CIHB_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_CIHB_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_CIHB\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_CIHB_SHIFT\fP)) & \fBSDHC_PRSSTAT_CIHB_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_CDIHB_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_CDIHB_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_CDIHB\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_CDIHB_SHIFT\fP)) & \fBSDHC_PRSSTAT_CDIHB_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_DLA_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_DLA_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_DLA\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_DLA_SHIFT\fP)) & \fBSDHC_PRSSTAT_DLA_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_SDSTB_MASK\fP   (0x8U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_SDSTB_SHIFT\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_SDSTB\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_SDSTB_SHIFT\fP)) & \fBSDHC_PRSSTAT_SDSTB_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_IPGOFF_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_IPGOFF_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_IPGOFF\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_IPGOFF_SHIFT\fP)) & \fBSDHC_PRSSTAT_IPGOFF_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_HCKOFF_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_HCKOFF_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_HCKOFF\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_HCKOFF_SHIFT\fP)) & \fBSDHC_PRSSTAT_HCKOFF_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_PEROFF_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_PEROFF_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_PEROFF\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_PEROFF_SHIFT\fP)) & \fBSDHC_PRSSTAT_PEROFF_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_SDOFF_MASK\fP   (0x80U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_SDOFF_SHIFT\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_SDOFF\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_SDOFF_SHIFT\fP)) & \fBSDHC_PRSSTAT_SDOFF_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_WTA_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_WTA_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_WTA\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_WTA_SHIFT\fP)) & \fBSDHC_PRSSTAT_WTA_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_RTA_MASK\fP   (0x200U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_RTA_SHIFT\fP   (9U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_RTA\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_RTA_SHIFT\fP)) & \fBSDHC_PRSSTAT_RTA_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_BWEN_MASK\fP   (0x400U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_BWEN_SHIFT\fP   (10U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_BWEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_BWEN_SHIFT\fP)) & \fBSDHC_PRSSTAT_BWEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_BREN_MASK\fP   (0x800U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_BREN_SHIFT\fP   (11U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_BREN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_BREN_SHIFT\fP)) & \fBSDHC_PRSSTAT_BREN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_CINS_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_CINS_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_CINS\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_CINS_SHIFT\fP)) & \fBSDHC_PRSSTAT_CINS_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_CLSL_MASK\fP   (0x800000U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_CLSL_SHIFT\fP   (23U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_CLSL\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_CLSL_SHIFT\fP)) & \fBSDHC_PRSSTAT_CLSL_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_DLSL_MASK\fP   (0xFF000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_DLSL_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBSDHC_PRSSTAT_DLSL\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_DLSL_SHIFT\fP)) & \fBSDHC_PRSSTAT_DLSL_MASK\fP)"
.br
.in -1c
.SS "PROCTL - Protocol Control register"

.in +1c
.ti -1c
.RI "#define \fBSDHC_PROCTL_LCTL_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_LCTL_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_LCTL\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_LCTL_SHIFT\fP)) & \fBSDHC_PROCTL_LCTL_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_DTW_MASK\fP   (0x6U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_DTW_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_DTW\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_DTW_SHIFT\fP)) & \fBSDHC_PROCTL_DTW_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_D3CD_MASK\fP   (0x8U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_D3CD_SHIFT\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_D3CD\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_D3CD_SHIFT\fP)) & \fBSDHC_PROCTL_D3CD_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_EMODE_MASK\fP   (0x30U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_EMODE_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_EMODE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_EMODE_SHIFT\fP)) & \fBSDHC_PROCTL_EMODE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_CDTL_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_CDTL_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_CDTL\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_CDTL_SHIFT\fP)) & \fBSDHC_PROCTL_CDTL_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_CDSS_MASK\fP   (0x80U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_CDSS_SHIFT\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_CDSS\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_CDSS_SHIFT\fP)) & \fBSDHC_PROCTL_CDSS_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_DMAS_MASK\fP   (0x300U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_DMAS_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_DMAS\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_DMAS_SHIFT\fP)) & \fBSDHC_PROCTL_DMAS_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_SABGREQ_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_SABGREQ_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_SABGREQ\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_SABGREQ_SHIFT\fP)) & \fBSDHC_PROCTL_SABGREQ_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_CREQ_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_CREQ_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_CREQ\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_CREQ_SHIFT\fP)) & \fBSDHC_PROCTL_CREQ_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_RWCTL_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_RWCTL_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_RWCTL\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_RWCTL_SHIFT\fP)) & \fBSDHC_PROCTL_RWCTL_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_IABG_MASK\fP   (0x80000U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_IABG_SHIFT\fP   (19U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_IABG\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_IABG_SHIFT\fP)) & \fBSDHC_PROCTL_IABG_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_WECINT_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_WECINT_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_WECINT\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_WECINT_SHIFT\fP)) & \fBSDHC_PROCTL_WECINT_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_WECINS_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_WECINS_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_WECINS\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_WECINS_SHIFT\fP)) & \fBSDHC_PROCTL_WECINS_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_WECRM_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_WECRM_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBSDHC_PROCTL_WECRM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_WECRM_SHIFT\fP)) & \fBSDHC_PROCTL_WECRM_MASK\fP)"
.br
.in -1c
.SS "SYSCTL - System Control register"

.in +1c
.ti -1c
.RI "#define \fBSDHC_SYSCTL_IPGEN_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_IPGEN_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_IPGEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_IPGEN_SHIFT\fP)) & \fBSDHC_SYSCTL_IPGEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_HCKEN_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_HCKEN_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_HCKEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_HCKEN_SHIFT\fP)) & \fBSDHC_SYSCTL_HCKEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_PEREN_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_PEREN_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_PEREN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_PEREN_SHIFT\fP)) & \fBSDHC_SYSCTL_PEREN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_SDCLKEN_MASK\fP   (0x8U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_SDCLKEN_SHIFT\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_SDCLKEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_SDCLKEN_SHIFT\fP)) & \fBSDHC_SYSCTL_SDCLKEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_DVS_MASK\fP   (0xF0U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_DVS_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_DVS\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_DVS_SHIFT\fP)) & \fBSDHC_SYSCTL_DVS_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_SDCLKFS_MASK\fP   (0xFF00U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_SDCLKFS_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_SDCLKFS\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_SDCLKFS_SHIFT\fP)) & \fBSDHC_SYSCTL_SDCLKFS_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_DTOCV_MASK\fP   (0xF0000U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_DTOCV_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_DTOCV\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_DTOCV_SHIFT\fP)) & \fBSDHC_SYSCTL_DTOCV_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_RSTA_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_RSTA_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_RSTA\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_RSTA_SHIFT\fP)) & \fBSDHC_SYSCTL_RSTA_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_RSTC_MASK\fP   (0x2000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_RSTC_SHIFT\fP   (25U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_RSTC\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_RSTC_SHIFT\fP)) & \fBSDHC_SYSCTL_RSTC_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_RSTD_MASK\fP   (0x4000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_RSTD_SHIFT\fP   (26U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_RSTD\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_RSTD_SHIFT\fP)) & \fBSDHC_SYSCTL_RSTD_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_INITA_MASK\fP   (0x8000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_INITA_SHIFT\fP   (27U)"
.br
.ti -1c
.RI "#define \fBSDHC_SYSCTL_INITA\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_INITA_SHIFT\fP)) & \fBSDHC_SYSCTL_INITA_MASK\fP)"
.br
.in -1c
.SS "IRQSTAT - Interrupt Status register"

.in +1c
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CC_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CC_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CC\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_CC_SHIFT\fP)) & \fBSDHC_IRQSTAT_CC_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_TC_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_TC_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_TC\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_TC_SHIFT\fP)) & \fBSDHC_IRQSTAT_TC_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_BGE_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_BGE_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_BGE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_BGE_SHIFT\fP)) & \fBSDHC_IRQSTAT_BGE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_DINT_MASK\fP   (0x8U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_DINT_SHIFT\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_DINT\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_DINT_SHIFT\fP)) & \fBSDHC_IRQSTAT_DINT_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_BWR_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_BWR_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_BWR\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_BWR_SHIFT\fP)) & \fBSDHC_IRQSTAT_BWR_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_BRR_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_BRR_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_BRR\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_BRR_SHIFT\fP)) & \fBSDHC_IRQSTAT_BRR_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CINS_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CINS_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CINS\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_CINS_SHIFT\fP)) & \fBSDHC_IRQSTAT_CINS_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CRM_MASK\fP   (0x80U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CRM_SHIFT\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CRM\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_CRM_SHIFT\fP)) & \fBSDHC_IRQSTAT_CRM_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CINT_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CINT_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CINT\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_CINT_SHIFT\fP)) & \fBSDHC_IRQSTAT_CINT_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CTOE_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CTOE_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CTOE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_CTOE_SHIFT\fP)) & \fBSDHC_IRQSTAT_CTOE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CCE_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CCE_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CCE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_CCE_SHIFT\fP)) & \fBSDHC_IRQSTAT_CCE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CEBE_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CEBE_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CEBE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_CEBE_SHIFT\fP)) & \fBSDHC_IRQSTAT_CEBE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CIE_MASK\fP   (0x80000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CIE_SHIFT\fP   (19U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_CIE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_CIE_SHIFT\fP)) & \fBSDHC_IRQSTAT_CIE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_DTOE_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_DTOE_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_DTOE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_DTOE_SHIFT\fP)) & \fBSDHC_IRQSTAT_DTOE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_DCE_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_DCE_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_DCE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_DCE_SHIFT\fP)) & \fBSDHC_IRQSTAT_DCE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_DEBE_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_DEBE_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_DEBE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_DEBE_SHIFT\fP)) & \fBSDHC_IRQSTAT_DEBE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_AC12E_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_AC12E_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_AC12E\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_AC12E_SHIFT\fP)) & \fBSDHC_IRQSTAT_AC12E_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_DMAE_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_DMAE_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTAT_DMAE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_DMAE_SHIFT\fP)) & \fBSDHC_IRQSTAT_DMAE_MASK\fP)"
.br
.in -1c
.SS "IRQSTATEN - Interrupt Status Enable register"

.in +1c
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CCSEN_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CCSEN_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CCSEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_CCSEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_CCSEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_TCSEN_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_TCSEN_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_TCSEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_TCSEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_TCSEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_BGESEN_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_BGESEN_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_BGESEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_BGESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_BGESEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_DINTSEN_MASK\fP   (0x8U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_DINTSEN_SHIFT\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_DINTSEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_DINTSEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_DINTSEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_BWRSEN_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_BWRSEN_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_BWRSEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_BWRSEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_BWRSEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_BRRSEN_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_BRRSEN_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_BRRSEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_BRRSEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_BRRSEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CINSEN_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CINSEN_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CINSEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_CINSEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_CINSEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CRMSEN_MASK\fP   (0x80U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CRMSEN_SHIFT\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CRMSEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_CRMSEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_CRMSEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CINTSEN_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CINTSEN_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CINTSEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_CINTSEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_CINTSEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CTOESEN_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CTOESEN_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CTOESEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_CTOESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_CTOESEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CCESEN_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CCESEN_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CCESEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_CCESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_CCESEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CEBESEN_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CEBESEN_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CEBESEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_CEBESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_CEBESEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CIESEN_MASK\fP   (0x80000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CIESEN_SHIFT\fP   (19U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_CIESEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_CIESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_CIESEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_DTOESEN_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_DTOESEN_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_DTOESEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_DTOESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_DTOESEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_DCESEN_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_DCESEN_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_DCESEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_DCESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_DCESEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_DEBESEN_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_DEBESEN_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_DEBESEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_DEBESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_DEBESEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_AC12ESEN_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_AC12ESEN_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_AC12ESEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_AC12ESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_AC12ESEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_DMAESEN_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_DMAESEN_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSTATEN_DMAESEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_DMAESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_DMAESEN_MASK\fP)"
.br
.in -1c
.SS "IRQSIGEN - Interrupt Signal Enable register"

.in +1c
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CCIEN_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CCIEN_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CCIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_CCIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_CCIEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_TCIEN_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_TCIEN_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_TCIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_TCIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_TCIEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_BGEIEN_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_BGEIEN_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_BGEIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_BGEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_BGEIEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_DINTIEN_MASK\fP   (0x8U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_DINTIEN_SHIFT\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_DINTIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_DINTIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_DINTIEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_BWRIEN_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_BWRIEN_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_BWRIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_BWRIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_BWRIEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_BRRIEN_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_BRRIEN_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_BRRIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_BRRIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_BRRIEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CINSIEN_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CINSIEN_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CINSIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_CINSIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_CINSIEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CRMIEN_MASK\fP   (0x80U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CRMIEN_SHIFT\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CRMIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_CRMIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_CRMIEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CINTIEN_MASK\fP   (0x100U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CINTIEN_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CINTIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_CINTIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_CINTIEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CTOEIEN_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CTOEIEN_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CTOEIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_CTOEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_CTOEIEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CCEIEN_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CCEIEN_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CCEIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_CCEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_CCEIEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CEBEIEN_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CEBEIEN_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CEBEIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_CEBEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_CEBEIEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CIEIEN_MASK\fP   (0x80000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CIEIEN_SHIFT\fP   (19U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_CIEIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_CIEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_CIEIEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_DTOEIEN_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_DTOEIEN_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_DTOEIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_DTOEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_DTOEIEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_DCEIEN_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_DCEIEN_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_DCEIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_DCEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_DCEIEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_DEBEIEN_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_DEBEIEN_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_DEBEIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_DEBEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_DEBEIEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_AC12EIEN_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_AC12EIEN_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_AC12EIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_AC12EIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_AC12EIEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_DMAEIEN_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_DMAEIEN_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBSDHC_IRQSIGEN_DMAEIEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_DMAEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_DMAEIEN_MASK\fP)"
.br
.in -1c
.SS "AC12ERR - Auto CMD12 Error Status Register"

.in +1c
.ti -1c
.RI "#define \fBSDHC_AC12ERR_AC12NE_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBSDHC_AC12ERR_AC12NE_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_AC12ERR_AC12NE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_AC12ERR_AC12NE_SHIFT\fP)) & \fBSDHC_AC12ERR_AC12NE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_AC12ERR_AC12TOE_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBSDHC_AC12ERR_AC12TOE_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDHC_AC12ERR_AC12TOE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_AC12ERR_AC12TOE_SHIFT\fP)) & \fBSDHC_AC12ERR_AC12TOE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_AC12ERR_AC12EBE_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBSDHC_AC12ERR_AC12EBE_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDHC_AC12ERR_AC12EBE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_AC12ERR_AC12EBE_SHIFT\fP)) & \fBSDHC_AC12ERR_AC12EBE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_AC12ERR_AC12CE_MASK\fP   (0x8U)"
.br
.ti -1c
.RI "#define \fBSDHC_AC12ERR_AC12CE_SHIFT\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSDHC_AC12ERR_AC12CE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_AC12ERR_AC12CE_SHIFT\fP)) & \fBSDHC_AC12ERR_AC12CE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_AC12ERR_AC12IE_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBSDHC_AC12ERR_AC12IE_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDHC_AC12ERR_AC12IE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_AC12ERR_AC12IE_SHIFT\fP)) & \fBSDHC_AC12ERR_AC12IE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_AC12ERR_CNIBAC12E_MASK\fP   (0x80U)"
.br
.ti -1c
.RI "#define \fBSDHC_AC12ERR_CNIBAC12E_SHIFT\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSDHC_AC12ERR_CNIBAC12E\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_AC12ERR_CNIBAC12E_SHIFT\fP)) & \fBSDHC_AC12ERR_CNIBAC12E_MASK\fP)"
.br
.in -1c
.SS "HTCAPBLT - Host Controller Capabilities"

.in +1c
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_MBL_MASK\fP   (0x70000U)"
.br
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_MBL_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_MBL\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_HTCAPBLT_MBL_SHIFT\fP)) & \fBSDHC_HTCAPBLT_MBL_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_ADMAS_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_ADMAS_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_ADMAS\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_HTCAPBLT_ADMAS_SHIFT\fP)) & \fBSDHC_HTCAPBLT_ADMAS_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_HSS_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_HSS_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_HSS\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_HTCAPBLT_HSS_SHIFT\fP)) & \fBSDHC_HTCAPBLT_HSS_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_DMAS_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_DMAS_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_DMAS\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_HTCAPBLT_DMAS_SHIFT\fP)) & \fBSDHC_HTCAPBLT_DMAS_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_SRS_MASK\fP   (0x800000U)"
.br
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_SRS_SHIFT\fP   (23U)"
.br
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_SRS\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_HTCAPBLT_SRS_SHIFT\fP)) & \fBSDHC_HTCAPBLT_SRS_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_VS33_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_VS33_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBSDHC_HTCAPBLT_VS33\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_HTCAPBLT_VS33_SHIFT\fP)) & \fBSDHC_HTCAPBLT_VS33_MASK\fP)"
.br
.in -1c
.SS "WML - Watermark Level Register"

.in +1c
.ti -1c
.RI "#define \fBSDHC_WML_RDWML_MASK\fP   (0xFFU)"
.br
.ti -1c
.RI "#define \fBSDHC_WML_RDWML_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_WML_RDWML\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_WML_RDWML_SHIFT\fP)) & \fBSDHC_WML_RDWML_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_WML_WRWML_MASK\fP   (0xFF0000U)"
.br
.ti -1c
.RI "#define \fBSDHC_WML_WRWML_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSDHC_WML_WRWML\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_WML_WRWML_SHIFT\fP)) & \fBSDHC_WML_WRWML_MASK\fP)"
.br
.in -1c
.SS "FEVT - Force Event register"

.in +1c
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12NE_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12NE_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12NE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_AC12NE_SHIFT\fP)) & \fBSDHC_FEVT_AC12NE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12TOE_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12TOE_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12TOE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_AC12TOE_SHIFT\fP)) & \fBSDHC_FEVT_AC12TOE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12CE_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12CE_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12CE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_AC12CE_SHIFT\fP)) & \fBSDHC_FEVT_AC12CE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12EBE_MASK\fP   (0x8U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12EBE_SHIFT\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12EBE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_AC12EBE_SHIFT\fP)) & \fBSDHC_FEVT_AC12EBE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12IE_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12IE_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12IE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_AC12IE_SHIFT\fP)) & \fBSDHC_FEVT_AC12IE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CNIBAC12E_MASK\fP   (0x80U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CNIBAC12E_SHIFT\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CNIBAC12E\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_CNIBAC12E_SHIFT\fP)) & \fBSDHC_FEVT_CNIBAC12E_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CTOE_MASK\fP   (0x10000U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CTOE_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CTOE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_CTOE_SHIFT\fP)) & \fBSDHC_FEVT_CTOE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CCE_MASK\fP   (0x20000U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CCE_SHIFT\fP   (17U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CCE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_CCE_SHIFT\fP)) & \fBSDHC_FEVT_CCE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CEBE_MASK\fP   (0x40000U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CEBE_SHIFT\fP   (18U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CEBE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_CEBE_SHIFT\fP)) & \fBSDHC_FEVT_CEBE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CIE_MASK\fP   (0x80000U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CIE_SHIFT\fP   (19U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CIE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_CIE_SHIFT\fP)) & \fBSDHC_FEVT_CIE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_DTOE_MASK\fP   (0x100000U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_DTOE_SHIFT\fP   (20U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_DTOE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_DTOE_SHIFT\fP)) & \fBSDHC_FEVT_DTOE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_DCE_MASK\fP   (0x200000U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_DCE_SHIFT\fP   (21U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_DCE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_DCE_SHIFT\fP)) & \fBSDHC_FEVT_DCE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_DEBE_MASK\fP   (0x400000U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_DEBE_SHIFT\fP   (22U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_DEBE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_DEBE_SHIFT\fP)) & \fBSDHC_FEVT_DEBE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12E_MASK\fP   (0x1000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12E_SHIFT\fP   (24U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_AC12E\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_AC12E_SHIFT\fP)) & \fBSDHC_FEVT_AC12E_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_DMAE_MASK\fP   (0x10000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_DMAE_SHIFT\fP   (28U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_DMAE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_DMAE_SHIFT\fP)) & \fBSDHC_FEVT_DMAE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CINT_MASK\fP   (0x80000000U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CINT_SHIFT\fP   (31U)"
.br
.ti -1c
.RI "#define \fBSDHC_FEVT_CINT\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_CINT_SHIFT\fP)) & \fBSDHC_FEVT_CINT_MASK\fP)"
.br
.in -1c
.SS "ADMAES - ADMA Error Status register"

.in +1c
.ti -1c
.RI "#define \fBSDHC_ADMAES_ADMAES_MASK\fP   (0x3U)"
.br
.ti -1c
.RI "#define \fBSDHC_ADMAES_ADMAES_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_ADMAES_ADMAES\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_ADMAES_ADMAES_SHIFT\fP)) & \fBSDHC_ADMAES_ADMAES_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_ADMAES_ADMALME_MASK\fP   (0x4U)"
.br
.ti -1c
.RI "#define \fBSDHC_ADMAES_ADMALME_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDHC_ADMAES_ADMALME\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_ADMAES_ADMALME_SHIFT\fP)) & \fBSDHC_ADMAES_ADMALME_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_ADMAES_ADMADCE_MASK\fP   (0x8U)"
.br
.ti -1c
.RI "#define \fBSDHC_ADMAES_ADMADCE_SHIFT\fP   (3U)"
.br
.ti -1c
.RI "#define \fBSDHC_ADMAES_ADMADCE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_ADMAES_ADMADCE_SHIFT\fP)) & \fBSDHC_ADMAES_ADMADCE_MASK\fP)"
.br
.in -1c
.SS "ADSADDR - ADMA System Addressregister"

.in +1c
.ti -1c
.RI "#define \fBSDHC_ADSADDR_ADSADDR_MASK\fP   (0xFFFFFFFCU)"
.br
.ti -1c
.RI "#define \fBSDHC_ADSADDR_ADSADDR_SHIFT\fP   (2U)"
.br
.ti -1c
.RI "#define \fBSDHC_ADSADDR_ADSADDR\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_ADSADDR_ADSADDR_SHIFT\fP)) & \fBSDHC_ADSADDR_ADSADDR_MASK\fP)"
.br
.in -1c
.SS "VENDOR - Vendor Specific register"

.in +1c
.ti -1c
.RI "#define \fBSDHC_VENDOR_EXTDMAEN_MASK\fP   (0x1U)"
.br
.ti -1c
.RI "#define \fBSDHC_VENDOR_EXTDMAEN_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_VENDOR_EXTDMAEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_VENDOR_EXTDMAEN_SHIFT\fP)) & \fBSDHC_VENDOR_EXTDMAEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_VENDOR_EXBLKNU_MASK\fP   (0x2U)"
.br
.ti -1c
.RI "#define \fBSDHC_VENDOR_EXBLKNU_SHIFT\fP   (1U)"
.br
.ti -1c
.RI "#define \fBSDHC_VENDOR_EXBLKNU\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_VENDOR_EXBLKNU_SHIFT\fP)) & \fBSDHC_VENDOR_EXBLKNU_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_VENDOR_INTSTVAL_MASK\fP   (0xFF0000U)"
.br
.ti -1c
.RI "#define \fBSDHC_VENDOR_INTSTVAL_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSDHC_VENDOR_INTSTVAL\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_VENDOR_INTSTVAL_SHIFT\fP)) & \fBSDHC_VENDOR_INTSTVAL_MASK\fP)"
.br
.in -1c
.SS "MMCBOOT - MMC Boot register"

.in +1c
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_DTOCVACK_MASK\fP   (0xFU)"
.br
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_DTOCVACK_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_DTOCVACK\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_MMCBOOT_DTOCVACK_SHIFT\fP)) & \fBSDHC_MMCBOOT_DTOCVACK_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_BOOTACK_MASK\fP   (0x10U)"
.br
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_BOOTACK_SHIFT\fP   (4U)"
.br
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_BOOTACK\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_MMCBOOT_BOOTACK_SHIFT\fP)) & \fBSDHC_MMCBOOT_BOOTACK_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_BOOTMODE_MASK\fP   (0x20U)"
.br
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_BOOTMODE_SHIFT\fP   (5U)"
.br
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_BOOTMODE\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_MMCBOOT_BOOTMODE_SHIFT\fP)) & \fBSDHC_MMCBOOT_BOOTMODE_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_BOOTEN_MASK\fP   (0x40U)"
.br
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_BOOTEN_SHIFT\fP   (6U)"
.br
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_BOOTEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_MMCBOOT_BOOTEN_SHIFT\fP)) & \fBSDHC_MMCBOOT_BOOTEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_AUTOSABGEN_MASK\fP   (0x80U)"
.br
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_AUTOSABGEN_SHIFT\fP   (7U)"
.br
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_AUTOSABGEN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_MMCBOOT_AUTOSABGEN_SHIFT\fP)) & \fBSDHC_MMCBOOT_AUTOSABGEN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_BOOTBLKCNT_MASK\fP   (0xFFFF0000U)"
.br
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_BOOTBLKCNT_SHIFT\fP   (16U)"
.br
.ti -1c
.RI "#define \fBSDHC_MMCBOOT_BOOTBLKCNT\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_MMCBOOT_BOOTBLKCNT_SHIFT\fP)) & \fBSDHC_MMCBOOT_BOOTBLKCNT_MASK\fP)"
.br
.in -1c
.SS "HOSTVER - Host Controller Version"

.in +1c
.ti -1c
.RI "#define \fBSDHC_HOSTVER_SVN_MASK\fP   (0xFFU)"
.br
.ti -1c
.RI "#define \fBSDHC_HOSTVER_SVN_SHIFT\fP   (0U)"
.br
.ti -1c
.RI "#define \fBSDHC_HOSTVER_SVN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_HOSTVER_SVN_SHIFT\fP)) & \fBSDHC_HOSTVER_SVN_MASK\fP)"
.br
.ti -1c
.RI "#define \fBSDHC_HOSTVER_VVN_MASK\fP   (0xFF00U)"
.br
.ti -1c
.RI "#define \fBSDHC_HOSTVER_VVN_SHIFT\fP   (8U)"
.br
.ti -1c
.RI "#define \fBSDHC_HOSTVER_VVN\fP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_HOSTVER_VVN_SHIFT\fP)) & \fBSDHC_HOSTVER_VVN_MASK\fP)"
.br
.in -1c
.SH "Detailed Description"
.PP 

.SH "Macro Definition Documentation"
.PP 
.SS "#define SDHC   ((\fBSDHC_Type\fP *)\fBSDHC_BASE\fP)"
Peripheral SDHC base pointer 
.SS "#define SDHC_AC12ERR_AC12CE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_AC12ERR_AC12CE_SHIFT\fP)) & \fBSDHC_AC12ERR_AC12CE_MASK\fP)"

.SS "#define SDHC_AC12ERR_AC12CE_MASK   (0x8U)"

.SS "#define SDHC_AC12ERR_AC12CE_SHIFT   (3U)"

.SS "#define SDHC_AC12ERR_AC12EBE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_AC12ERR_AC12EBE_SHIFT\fP)) & \fBSDHC_AC12ERR_AC12EBE_MASK\fP)"

.SS "#define SDHC_AC12ERR_AC12EBE_MASK   (0x4U)"

.SS "#define SDHC_AC12ERR_AC12EBE_SHIFT   (2U)"

.SS "#define SDHC_AC12ERR_AC12IE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_AC12ERR_AC12IE_SHIFT\fP)) & \fBSDHC_AC12ERR_AC12IE_MASK\fP)"

.SS "#define SDHC_AC12ERR_AC12IE_MASK   (0x10U)"

.SS "#define SDHC_AC12ERR_AC12IE_SHIFT   (4U)"

.SS "#define SDHC_AC12ERR_AC12NE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_AC12ERR_AC12NE_SHIFT\fP)) & \fBSDHC_AC12ERR_AC12NE_MASK\fP)"

.SS "#define SDHC_AC12ERR_AC12NE_MASK   (0x1U)"

.SS "#define SDHC_AC12ERR_AC12NE_SHIFT   (0U)"

.SS "#define SDHC_AC12ERR_AC12TOE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_AC12ERR_AC12TOE_SHIFT\fP)) & \fBSDHC_AC12ERR_AC12TOE_MASK\fP)"

.SS "#define SDHC_AC12ERR_AC12TOE_MASK   (0x2U)"

.SS "#define SDHC_AC12ERR_AC12TOE_SHIFT   (1U)"

.SS "#define SDHC_AC12ERR_CNIBAC12E(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_AC12ERR_CNIBAC12E_SHIFT\fP)) & \fBSDHC_AC12ERR_CNIBAC12E_MASK\fP)"

.SS "#define SDHC_AC12ERR_CNIBAC12E_MASK   (0x80U)"

.SS "#define SDHC_AC12ERR_CNIBAC12E_SHIFT   (7U)"

.SS "#define SDHC_ADMAES_ADMADCE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_ADMAES_ADMADCE_SHIFT\fP)) & \fBSDHC_ADMAES_ADMADCE_MASK\fP)"

.SS "#define SDHC_ADMAES_ADMADCE_MASK   (0x8U)"

.SS "#define SDHC_ADMAES_ADMADCE_SHIFT   (3U)"

.SS "#define SDHC_ADMAES_ADMAES(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_ADMAES_ADMAES_SHIFT\fP)) & \fBSDHC_ADMAES_ADMAES_MASK\fP)"

.SS "#define SDHC_ADMAES_ADMAES_MASK   (0x3U)"

.SS "#define SDHC_ADMAES_ADMAES_SHIFT   (0U)"

.SS "#define SDHC_ADMAES_ADMALME(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_ADMAES_ADMALME_SHIFT\fP)) & \fBSDHC_ADMAES_ADMALME_MASK\fP)"

.SS "#define SDHC_ADMAES_ADMALME_MASK   (0x4U)"

.SS "#define SDHC_ADMAES_ADMALME_SHIFT   (2U)"

.SS "#define SDHC_ADSADDR_ADSADDR(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_ADSADDR_ADSADDR_SHIFT\fP)) & \fBSDHC_ADSADDR_ADSADDR_MASK\fP)"

.SS "#define SDHC_ADSADDR_ADSADDR_MASK   (0xFFFFFFFCU)"

.SS "#define SDHC_ADSADDR_ADSADDR_SHIFT   (2U)"

.SS "#define SDHC_BASE   (0x400B1000u)"
Peripheral SDHC base address 
.SS "#define SDHC_BASE_ADDRS   { \fBSDHC_BASE\fP }"
Array initializer of SDHC peripheral base addresses 
.SS "#define SDHC_BASE_PTRS   { \fBSDHC\fP }"
Array initializer of SDHC peripheral base pointers 
.SS "#define SDHC_BLKATTR_BLKCNT(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_BLKATTR_BLKCNT_SHIFT\fP)) & \fBSDHC_BLKATTR_BLKCNT_MASK\fP)"

.SS "#define SDHC_BLKATTR_BLKCNT_MASK   (0xFFFF0000U)"

.SS "#define SDHC_BLKATTR_BLKCNT_SHIFT   (16U)"

.SS "#define SDHC_BLKATTR_BLKSIZE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_BLKATTR_BLKSIZE_SHIFT\fP)) & \fBSDHC_BLKATTR_BLKSIZE_MASK\fP)"

.SS "#define SDHC_BLKATTR_BLKSIZE_MASK   (0x1FFFU)"

.SS "#define SDHC_BLKATTR_BLKSIZE_SHIFT   (0U)"

.SS "#define SDHC_CMDARG_CMDARG(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_CMDARG_CMDARG_SHIFT\fP)) & \fBSDHC_CMDARG_CMDARG_MASK\fP)"

.SS "#define SDHC_CMDARG_CMDARG_MASK   (0xFFFFFFFFU)"

.SS "#define SDHC_CMDARG_CMDARG_SHIFT   (0U)"

.SS "#define SDHC_CMDRSP_CMDRSP0(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_CMDRSP_CMDRSP0_SHIFT\fP)) & \fBSDHC_CMDRSP_CMDRSP0_MASK\fP)"

.SS "#define SDHC_CMDRSP_CMDRSP0_MASK   (0xFFFFFFFFU)"

.SS "#define SDHC_CMDRSP_CMDRSP0_SHIFT   (0U)"

.SS "#define SDHC_CMDRSP_CMDRSP1(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_CMDRSP_CMDRSP1_SHIFT\fP)) & \fBSDHC_CMDRSP_CMDRSP1_MASK\fP)"

.SS "#define SDHC_CMDRSP_CMDRSP1_MASK   (0xFFFFFFFFU)"

.SS "#define SDHC_CMDRSP_CMDRSP1_SHIFT   (0U)"

.SS "#define SDHC_CMDRSP_CMDRSP2(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_CMDRSP_CMDRSP2_SHIFT\fP)) & \fBSDHC_CMDRSP_CMDRSP2_MASK\fP)"

.SS "#define SDHC_CMDRSP_CMDRSP2_MASK   (0xFFFFFFFFU)"

.SS "#define SDHC_CMDRSP_CMDRSP2_SHIFT   (0U)"

.SS "#define SDHC_CMDRSP_CMDRSP3(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_CMDRSP_CMDRSP3_SHIFT\fP)) & \fBSDHC_CMDRSP_CMDRSP3_MASK\fP)"

.SS "#define SDHC_CMDRSP_CMDRSP3_MASK   (0xFFFFFFFFU)"

.SS "#define SDHC_CMDRSP_CMDRSP3_SHIFT   (0U)"

.SS "#define SDHC_CMDRSP_COUNT   (4U)"

.SS "#define SDHC_DATPORT_DATCONT(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_DATPORT_DATCONT_SHIFT\fP)) & \fBSDHC_DATPORT_DATCONT_MASK\fP)"

.SS "#define SDHC_DATPORT_DATCONT_MASK   (0xFFFFFFFFU)"

.SS "#define SDHC_DATPORT_DATCONT_SHIFT   (0U)"

.SS "#define SDHC_DSADDR_DSADDR(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_DSADDR_DSADDR_SHIFT\fP)) & \fBSDHC_DSADDR_DSADDR_MASK\fP)"

.SS "#define SDHC_DSADDR_DSADDR_MASK   (0xFFFFFFFCU)"

.SS "#define SDHC_DSADDR_DSADDR_SHIFT   (2U)"

.SS "#define SDHC_FEVT_AC12CE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_AC12CE_SHIFT\fP)) & \fBSDHC_FEVT_AC12CE_MASK\fP)"

.SS "#define SDHC_FEVT_AC12CE_MASK   (0x4U)"

.SS "#define SDHC_FEVT_AC12CE_SHIFT   (2U)"

.SS "#define SDHC_FEVT_AC12E(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_AC12E_SHIFT\fP)) & \fBSDHC_FEVT_AC12E_MASK\fP)"

.SS "#define SDHC_FEVT_AC12E_MASK   (0x1000000U)"

.SS "#define SDHC_FEVT_AC12E_SHIFT   (24U)"

.SS "#define SDHC_FEVT_AC12EBE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_AC12EBE_SHIFT\fP)) & \fBSDHC_FEVT_AC12EBE_MASK\fP)"

.SS "#define SDHC_FEVT_AC12EBE_MASK   (0x8U)"

.SS "#define SDHC_FEVT_AC12EBE_SHIFT   (3U)"

.SS "#define SDHC_FEVT_AC12IE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_AC12IE_SHIFT\fP)) & \fBSDHC_FEVT_AC12IE_MASK\fP)"

.SS "#define SDHC_FEVT_AC12IE_MASK   (0x10U)"

.SS "#define SDHC_FEVT_AC12IE_SHIFT   (4U)"

.SS "#define SDHC_FEVT_AC12NE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_AC12NE_SHIFT\fP)) & \fBSDHC_FEVT_AC12NE_MASK\fP)"

.SS "#define SDHC_FEVT_AC12NE_MASK   (0x1U)"

.SS "#define SDHC_FEVT_AC12NE_SHIFT   (0U)"

.SS "#define SDHC_FEVT_AC12TOE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_AC12TOE_SHIFT\fP)) & \fBSDHC_FEVT_AC12TOE_MASK\fP)"

.SS "#define SDHC_FEVT_AC12TOE_MASK   (0x2U)"

.SS "#define SDHC_FEVT_AC12TOE_SHIFT   (1U)"

.SS "#define SDHC_FEVT_CCE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_CCE_SHIFT\fP)) & \fBSDHC_FEVT_CCE_MASK\fP)"

.SS "#define SDHC_FEVT_CCE_MASK   (0x20000U)"

.SS "#define SDHC_FEVT_CCE_SHIFT   (17U)"

.SS "#define SDHC_FEVT_CEBE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_CEBE_SHIFT\fP)) & \fBSDHC_FEVT_CEBE_MASK\fP)"

.SS "#define SDHC_FEVT_CEBE_MASK   (0x40000U)"

.SS "#define SDHC_FEVT_CEBE_SHIFT   (18U)"

.SS "#define SDHC_FEVT_CIE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_CIE_SHIFT\fP)) & \fBSDHC_FEVT_CIE_MASK\fP)"

.SS "#define SDHC_FEVT_CIE_MASK   (0x80000U)"

.SS "#define SDHC_FEVT_CIE_SHIFT   (19U)"

.SS "#define SDHC_FEVT_CINT(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_CINT_SHIFT\fP)) & \fBSDHC_FEVT_CINT_MASK\fP)"

.SS "#define SDHC_FEVT_CINT_MASK   (0x80000000U)"

.SS "#define SDHC_FEVT_CINT_SHIFT   (31U)"

.SS "#define SDHC_FEVT_CNIBAC12E(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_CNIBAC12E_SHIFT\fP)) & \fBSDHC_FEVT_CNIBAC12E_MASK\fP)"

.SS "#define SDHC_FEVT_CNIBAC12E_MASK   (0x80U)"

.SS "#define SDHC_FEVT_CNIBAC12E_SHIFT   (7U)"

.SS "#define SDHC_FEVT_CTOE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_CTOE_SHIFT\fP)) & \fBSDHC_FEVT_CTOE_MASK\fP)"

.SS "#define SDHC_FEVT_CTOE_MASK   (0x10000U)"

.SS "#define SDHC_FEVT_CTOE_SHIFT   (16U)"

.SS "#define SDHC_FEVT_DCE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_DCE_SHIFT\fP)) & \fBSDHC_FEVT_DCE_MASK\fP)"

.SS "#define SDHC_FEVT_DCE_MASK   (0x200000U)"

.SS "#define SDHC_FEVT_DCE_SHIFT   (21U)"

.SS "#define SDHC_FEVT_DEBE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_DEBE_SHIFT\fP)) & \fBSDHC_FEVT_DEBE_MASK\fP)"

.SS "#define SDHC_FEVT_DEBE_MASK   (0x400000U)"

.SS "#define SDHC_FEVT_DEBE_SHIFT   (22U)"

.SS "#define SDHC_FEVT_DMAE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_DMAE_SHIFT\fP)) & \fBSDHC_FEVT_DMAE_MASK\fP)"

.SS "#define SDHC_FEVT_DMAE_MASK   (0x10000000U)"

.SS "#define SDHC_FEVT_DMAE_SHIFT   (28U)"

.SS "#define SDHC_FEVT_DTOE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_FEVT_DTOE_SHIFT\fP)) & \fBSDHC_FEVT_DTOE_MASK\fP)"

.SS "#define SDHC_FEVT_DTOE_MASK   (0x100000U)"

.SS "#define SDHC_FEVT_DTOE_SHIFT   (20U)"

.SS "#define SDHC_HOSTVER_SVN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_HOSTVER_SVN_SHIFT\fP)) & \fBSDHC_HOSTVER_SVN_MASK\fP)"

.SS "#define SDHC_HOSTVER_SVN_MASK   (0xFFU)"

.SS "#define SDHC_HOSTVER_SVN_SHIFT   (0U)"

.SS "#define SDHC_HOSTVER_VVN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_HOSTVER_VVN_SHIFT\fP)) & \fBSDHC_HOSTVER_VVN_MASK\fP)"

.SS "#define SDHC_HOSTVER_VVN_MASK   (0xFF00U)"

.SS "#define SDHC_HOSTVER_VVN_SHIFT   (8U)"

.SS "#define SDHC_HTCAPBLT_ADMAS(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_HTCAPBLT_ADMAS_SHIFT\fP)) & \fBSDHC_HTCAPBLT_ADMAS_MASK\fP)"

.SS "#define SDHC_HTCAPBLT_ADMAS_MASK   (0x100000U)"

.SS "#define SDHC_HTCAPBLT_ADMAS_SHIFT   (20U)"

.SS "#define SDHC_HTCAPBLT_DMAS(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_HTCAPBLT_DMAS_SHIFT\fP)) & \fBSDHC_HTCAPBLT_DMAS_MASK\fP)"

.SS "#define SDHC_HTCAPBLT_DMAS_MASK   (0x400000U)"

.SS "#define SDHC_HTCAPBLT_DMAS_SHIFT   (22U)"

.SS "#define SDHC_HTCAPBLT_HSS(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_HTCAPBLT_HSS_SHIFT\fP)) & \fBSDHC_HTCAPBLT_HSS_MASK\fP)"

.SS "#define SDHC_HTCAPBLT_HSS_MASK   (0x200000U)"

.SS "#define SDHC_HTCAPBLT_HSS_SHIFT   (21U)"

.SS "#define SDHC_HTCAPBLT_MBL(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_HTCAPBLT_MBL_SHIFT\fP)) & \fBSDHC_HTCAPBLT_MBL_MASK\fP)"

.SS "#define SDHC_HTCAPBLT_MBL_MASK   (0x70000U)"

.SS "#define SDHC_HTCAPBLT_MBL_SHIFT   (16U)"

.SS "#define SDHC_HTCAPBLT_SRS(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_HTCAPBLT_SRS_SHIFT\fP)) & \fBSDHC_HTCAPBLT_SRS_MASK\fP)"

.SS "#define SDHC_HTCAPBLT_SRS_MASK   (0x800000U)"

.SS "#define SDHC_HTCAPBLT_SRS_SHIFT   (23U)"

.SS "#define SDHC_HTCAPBLT_VS33(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_HTCAPBLT_VS33_SHIFT\fP)) & \fBSDHC_HTCAPBLT_VS33_MASK\fP)"

.SS "#define SDHC_HTCAPBLT_VS33_MASK   (0x1000000U)"

.SS "#define SDHC_HTCAPBLT_VS33_SHIFT   (24U)"

.SS "#define SDHC_IRQS   { \fBSDHC_IRQn\fP }"
Interrupt vectors for the SDHC peripheral type 
.SS "#define SDHC_IRQSIGEN_AC12EIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_AC12EIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_AC12EIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_AC12EIEN_MASK   (0x1000000U)"

.SS "#define SDHC_IRQSIGEN_AC12EIEN_SHIFT   (24U)"

.SS "#define SDHC_IRQSIGEN_BGEIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_BGEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_BGEIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_BGEIEN_MASK   (0x4U)"

.SS "#define SDHC_IRQSIGEN_BGEIEN_SHIFT   (2U)"

.SS "#define SDHC_IRQSIGEN_BRRIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_BRRIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_BRRIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_BRRIEN_MASK   (0x20U)"

.SS "#define SDHC_IRQSIGEN_BRRIEN_SHIFT   (5U)"

.SS "#define SDHC_IRQSIGEN_BWRIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_BWRIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_BWRIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_BWRIEN_MASK   (0x10U)"

.SS "#define SDHC_IRQSIGEN_BWRIEN_SHIFT   (4U)"

.SS "#define SDHC_IRQSIGEN_CCEIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_CCEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_CCEIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_CCEIEN_MASK   (0x20000U)"

.SS "#define SDHC_IRQSIGEN_CCEIEN_SHIFT   (17U)"

.SS "#define SDHC_IRQSIGEN_CCIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_CCIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_CCIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_CCIEN_MASK   (0x1U)"

.SS "#define SDHC_IRQSIGEN_CCIEN_SHIFT   (0U)"

.SS "#define SDHC_IRQSIGEN_CEBEIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_CEBEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_CEBEIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_CEBEIEN_MASK   (0x40000U)"

.SS "#define SDHC_IRQSIGEN_CEBEIEN_SHIFT   (18U)"

.SS "#define SDHC_IRQSIGEN_CIEIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_CIEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_CIEIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_CIEIEN_MASK   (0x80000U)"

.SS "#define SDHC_IRQSIGEN_CIEIEN_SHIFT   (19U)"

.SS "#define SDHC_IRQSIGEN_CINSIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_CINSIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_CINSIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_CINSIEN_MASK   (0x40U)"

.SS "#define SDHC_IRQSIGEN_CINSIEN_SHIFT   (6U)"

.SS "#define SDHC_IRQSIGEN_CINTIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_CINTIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_CINTIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_CINTIEN_MASK   (0x100U)"

.SS "#define SDHC_IRQSIGEN_CINTIEN_SHIFT   (8U)"

.SS "#define SDHC_IRQSIGEN_CRMIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_CRMIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_CRMIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_CRMIEN_MASK   (0x80U)"

.SS "#define SDHC_IRQSIGEN_CRMIEN_SHIFT   (7U)"

.SS "#define SDHC_IRQSIGEN_CTOEIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_CTOEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_CTOEIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_CTOEIEN_MASK   (0x10000U)"

.SS "#define SDHC_IRQSIGEN_CTOEIEN_SHIFT   (16U)"

.SS "#define SDHC_IRQSIGEN_DCEIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_DCEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_DCEIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_DCEIEN_MASK   (0x200000U)"

.SS "#define SDHC_IRQSIGEN_DCEIEN_SHIFT   (21U)"

.SS "#define SDHC_IRQSIGEN_DEBEIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_DEBEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_DEBEIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_DEBEIEN_MASK   (0x400000U)"

.SS "#define SDHC_IRQSIGEN_DEBEIEN_SHIFT   (22U)"

.SS "#define SDHC_IRQSIGEN_DINTIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_DINTIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_DINTIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_DINTIEN_MASK   (0x8U)"

.SS "#define SDHC_IRQSIGEN_DINTIEN_SHIFT   (3U)"

.SS "#define SDHC_IRQSIGEN_DMAEIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_DMAEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_DMAEIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_DMAEIEN_MASK   (0x10000000U)"

.SS "#define SDHC_IRQSIGEN_DMAEIEN_SHIFT   (28U)"

.SS "#define SDHC_IRQSIGEN_DTOEIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_DTOEIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_DTOEIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_DTOEIEN_MASK   (0x100000U)"

.SS "#define SDHC_IRQSIGEN_DTOEIEN_SHIFT   (20U)"

.SS "#define SDHC_IRQSIGEN_TCIEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSIGEN_TCIEN_SHIFT\fP)) & \fBSDHC_IRQSIGEN_TCIEN_MASK\fP)"

.SS "#define SDHC_IRQSIGEN_TCIEN_MASK   (0x2U)"

.SS "#define SDHC_IRQSIGEN_TCIEN_SHIFT   (1U)"

.SS "#define SDHC_IRQSTAT_AC12E(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_AC12E_SHIFT\fP)) & \fBSDHC_IRQSTAT_AC12E_MASK\fP)"

.SS "#define SDHC_IRQSTAT_AC12E_MASK   (0x1000000U)"

.SS "#define SDHC_IRQSTAT_AC12E_SHIFT   (24U)"

.SS "#define SDHC_IRQSTAT_BGE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_BGE_SHIFT\fP)) & \fBSDHC_IRQSTAT_BGE_MASK\fP)"

.SS "#define SDHC_IRQSTAT_BGE_MASK   (0x4U)"

.SS "#define SDHC_IRQSTAT_BGE_SHIFT   (2U)"

.SS "#define SDHC_IRQSTAT_BRR(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_BRR_SHIFT\fP)) & \fBSDHC_IRQSTAT_BRR_MASK\fP)"

.SS "#define SDHC_IRQSTAT_BRR_MASK   (0x20U)"

.SS "#define SDHC_IRQSTAT_BRR_SHIFT   (5U)"

.SS "#define SDHC_IRQSTAT_BWR(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_BWR_SHIFT\fP)) & \fBSDHC_IRQSTAT_BWR_MASK\fP)"

.SS "#define SDHC_IRQSTAT_BWR_MASK   (0x10U)"

.SS "#define SDHC_IRQSTAT_BWR_SHIFT   (4U)"

.SS "#define SDHC_IRQSTAT_CC(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_CC_SHIFT\fP)) & \fBSDHC_IRQSTAT_CC_MASK\fP)"

.SS "#define SDHC_IRQSTAT_CC_MASK   (0x1U)"

.SS "#define SDHC_IRQSTAT_CC_SHIFT   (0U)"

.SS "#define SDHC_IRQSTAT_CCE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_CCE_SHIFT\fP)) & \fBSDHC_IRQSTAT_CCE_MASK\fP)"

.SS "#define SDHC_IRQSTAT_CCE_MASK   (0x20000U)"

.SS "#define SDHC_IRQSTAT_CCE_SHIFT   (17U)"

.SS "#define SDHC_IRQSTAT_CEBE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_CEBE_SHIFT\fP)) & \fBSDHC_IRQSTAT_CEBE_MASK\fP)"

.SS "#define SDHC_IRQSTAT_CEBE_MASK   (0x40000U)"

.SS "#define SDHC_IRQSTAT_CEBE_SHIFT   (18U)"

.SS "#define SDHC_IRQSTAT_CIE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_CIE_SHIFT\fP)) & \fBSDHC_IRQSTAT_CIE_MASK\fP)"

.SS "#define SDHC_IRQSTAT_CIE_MASK   (0x80000U)"

.SS "#define SDHC_IRQSTAT_CIE_SHIFT   (19U)"

.SS "#define SDHC_IRQSTAT_CINS(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_CINS_SHIFT\fP)) & \fBSDHC_IRQSTAT_CINS_MASK\fP)"

.SS "#define SDHC_IRQSTAT_CINS_MASK   (0x40U)"

.SS "#define SDHC_IRQSTAT_CINS_SHIFT   (6U)"

.SS "#define SDHC_IRQSTAT_CINT(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_CINT_SHIFT\fP)) & \fBSDHC_IRQSTAT_CINT_MASK\fP)"

.SS "#define SDHC_IRQSTAT_CINT_MASK   (0x100U)"

.SS "#define SDHC_IRQSTAT_CINT_SHIFT   (8U)"

.SS "#define SDHC_IRQSTAT_CRM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_CRM_SHIFT\fP)) & \fBSDHC_IRQSTAT_CRM_MASK\fP)"

.SS "#define SDHC_IRQSTAT_CRM_MASK   (0x80U)"

.SS "#define SDHC_IRQSTAT_CRM_SHIFT   (7U)"

.SS "#define SDHC_IRQSTAT_CTOE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_CTOE_SHIFT\fP)) & \fBSDHC_IRQSTAT_CTOE_MASK\fP)"

.SS "#define SDHC_IRQSTAT_CTOE_MASK   (0x10000U)"

.SS "#define SDHC_IRQSTAT_CTOE_SHIFT   (16U)"

.SS "#define SDHC_IRQSTAT_DCE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_DCE_SHIFT\fP)) & \fBSDHC_IRQSTAT_DCE_MASK\fP)"

.SS "#define SDHC_IRQSTAT_DCE_MASK   (0x200000U)"

.SS "#define SDHC_IRQSTAT_DCE_SHIFT   (21U)"

.SS "#define SDHC_IRQSTAT_DEBE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_DEBE_SHIFT\fP)) & \fBSDHC_IRQSTAT_DEBE_MASK\fP)"

.SS "#define SDHC_IRQSTAT_DEBE_MASK   (0x400000U)"

.SS "#define SDHC_IRQSTAT_DEBE_SHIFT   (22U)"

.SS "#define SDHC_IRQSTAT_DINT(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_DINT_SHIFT\fP)) & \fBSDHC_IRQSTAT_DINT_MASK\fP)"

.SS "#define SDHC_IRQSTAT_DINT_MASK   (0x8U)"

.SS "#define SDHC_IRQSTAT_DINT_SHIFT   (3U)"

.SS "#define SDHC_IRQSTAT_DMAE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_DMAE_SHIFT\fP)) & \fBSDHC_IRQSTAT_DMAE_MASK\fP)"

.SS "#define SDHC_IRQSTAT_DMAE_MASK   (0x10000000U)"

.SS "#define SDHC_IRQSTAT_DMAE_SHIFT   (28U)"

.SS "#define SDHC_IRQSTAT_DTOE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_DTOE_SHIFT\fP)) & \fBSDHC_IRQSTAT_DTOE_MASK\fP)"

.SS "#define SDHC_IRQSTAT_DTOE_MASK   (0x100000U)"

.SS "#define SDHC_IRQSTAT_DTOE_SHIFT   (20U)"

.SS "#define SDHC_IRQSTAT_TC(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTAT_TC_SHIFT\fP)) & \fBSDHC_IRQSTAT_TC_MASK\fP)"

.SS "#define SDHC_IRQSTAT_TC_MASK   (0x2U)"

.SS "#define SDHC_IRQSTAT_TC_SHIFT   (1U)"

.SS "#define SDHC_IRQSTATEN_AC12ESEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_AC12ESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_AC12ESEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_AC12ESEN_MASK   (0x1000000U)"

.SS "#define SDHC_IRQSTATEN_AC12ESEN_SHIFT   (24U)"

.SS "#define SDHC_IRQSTATEN_BGESEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_BGESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_BGESEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_BGESEN_MASK   (0x4U)"

.SS "#define SDHC_IRQSTATEN_BGESEN_SHIFT   (2U)"

.SS "#define SDHC_IRQSTATEN_BRRSEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_BRRSEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_BRRSEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_BRRSEN_MASK   (0x20U)"

.SS "#define SDHC_IRQSTATEN_BRRSEN_SHIFT   (5U)"

.SS "#define SDHC_IRQSTATEN_BWRSEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_BWRSEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_BWRSEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_BWRSEN_MASK   (0x10U)"

.SS "#define SDHC_IRQSTATEN_BWRSEN_SHIFT   (4U)"

.SS "#define SDHC_IRQSTATEN_CCESEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_CCESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_CCESEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_CCESEN_MASK   (0x20000U)"

.SS "#define SDHC_IRQSTATEN_CCESEN_SHIFT   (17U)"

.SS "#define SDHC_IRQSTATEN_CCSEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_CCSEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_CCSEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_CCSEN_MASK   (0x1U)"

.SS "#define SDHC_IRQSTATEN_CCSEN_SHIFT   (0U)"

.SS "#define SDHC_IRQSTATEN_CEBESEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_CEBESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_CEBESEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_CEBESEN_MASK   (0x40000U)"

.SS "#define SDHC_IRQSTATEN_CEBESEN_SHIFT   (18U)"

.SS "#define SDHC_IRQSTATEN_CIESEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_CIESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_CIESEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_CIESEN_MASK   (0x80000U)"

.SS "#define SDHC_IRQSTATEN_CIESEN_SHIFT   (19U)"

.SS "#define SDHC_IRQSTATEN_CINSEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_CINSEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_CINSEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_CINSEN_MASK   (0x40U)"

.SS "#define SDHC_IRQSTATEN_CINSEN_SHIFT   (6U)"

.SS "#define SDHC_IRQSTATEN_CINTSEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_CINTSEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_CINTSEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_CINTSEN_MASK   (0x100U)"

.SS "#define SDHC_IRQSTATEN_CINTSEN_SHIFT   (8U)"

.SS "#define SDHC_IRQSTATEN_CRMSEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_CRMSEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_CRMSEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_CRMSEN_MASK   (0x80U)"

.SS "#define SDHC_IRQSTATEN_CRMSEN_SHIFT   (7U)"

.SS "#define SDHC_IRQSTATEN_CTOESEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_CTOESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_CTOESEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_CTOESEN_MASK   (0x10000U)"

.SS "#define SDHC_IRQSTATEN_CTOESEN_SHIFT   (16U)"

.SS "#define SDHC_IRQSTATEN_DCESEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_DCESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_DCESEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_DCESEN_MASK   (0x200000U)"

.SS "#define SDHC_IRQSTATEN_DCESEN_SHIFT   (21U)"

.SS "#define SDHC_IRQSTATEN_DEBESEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_DEBESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_DEBESEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_DEBESEN_MASK   (0x400000U)"

.SS "#define SDHC_IRQSTATEN_DEBESEN_SHIFT   (22U)"

.SS "#define SDHC_IRQSTATEN_DINTSEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_DINTSEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_DINTSEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_DINTSEN_MASK   (0x8U)"

.SS "#define SDHC_IRQSTATEN_DINTSEN_SHIFT   (3U)"

.SS "#define SDHC_IRQSTATEN_DMAESEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_DMAESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_DMAESEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_DMAESEN_MASK   (0x10000000U)"

.SS "#define SDHC_IRQSTATEN_DMAESEN_SHIFT   (28U)"

.SS "#define SDHC_IRQSTATEN_DTOESEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_DTOESEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_DTOESEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_DTOESEN_MASK   (0x100000U)"

.SS "#define SDHC_IRQSTATEN_DTOESEN_SHIFT   (20U)"

.SS "#define SDHC_IRQSTATEN_TCSEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_IRQSTATEN_TCSEN_SHIFT\fP)) & \fBSDHC_IRQSTATEN_TCSEN_MASK\fP)"

.SS "#define SDHC_IRQSTATEN_TCSEN_MASK   (0x2U)"

.SS "#define SDHC_IRQSTATEN_TCSEN_SHIFT   (1U)"

.SS "#define SDHC_MMCBOOT_AUTOSABGEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_MMCBOOT_AUTOSABGEN_SHIFT\fP)) & \fBSDHC_MMCBOOT_AUTOSABGEN_MASK\fP)"

.SS "#define SDHC_MMCBOOT_AUTOSABGEN_MASK   (0x80U)"

.SS "#define SDHC_MMCBOOT_AUTOSABGEN_SHIFT   (7U)"

.SS "#define SDHC_MMCBOOT_BOOTACK(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_MMCBOOT_BOOTACK_SHIFT\fP)) & \fBSDHC_MMCBOOT_BOOTACK_MASK\fP)"

.SS "#define SDHC_MMCBOOT_BOOTACK_MASK   (0x10U)"

.SS "#define SDHC_MMCBOOT_BOOTACK_SHIFT   (4U)"

.SS "#define SDHC_MMCBOOT_BOOTBLKCNT(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_MMCBOOT_BOOTBLKCNT_SHIFT\fP)) & \fBSDHC_MMCBOOT_BOOTBLKCNT_MASK\fP)"

.SS "#define SDHC_MMCBOOT_BOOTBLKCNT_MASK   (0xFFFF0000U)"

.SS "#define SDHC_MMCBOOT_BOOTBLKCNT_SHIFT   (16U)"

.SS "#define SDHC_MMCBOOT_BOOTEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_MMCBOOT_BOOTEN_SHIFT\fP)) & \fBSDHC_MMCBOOT_BOOTEN_MASK\fP)"

.SS "#define SDHC_MMCBOOT_BOOTEN_MASK   (0x40U)"

.SS "#define SDHC_MMCBOOT_BOOTEN_SHIFT   (6U)"

.SS "#define SDHC_MMCBOOT_BOOTMODE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_MMCBOOT_BOOTMODE_SHIFT\fP)) & \fBSDHC_MMCBOOT_BOOTMODE_MASK\fP)"

.SS "#define SDHC_MMCBOOT_BOOTMODE_MASK   (0x20U)"

.SS "#define SDHC_MMCBOOT_BOOTMODE_SHIFT   (5U)"

.SS "#define SDHC_MMCBOOT_DTOCVACK(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_MMCBOOT_DTOCVACK_SHIFT\fP)) & \fBSDHC_MMCBOOT_DTOCVACK_MASK\fP)"

.SS "#define SDHC_MMCBOOT_DTOCVACK_MASK   (0xFU)"

.SS "#define SDHC_MMCBOOT_DTOCVACK_SHIFT   (0U)"

.SS "#define SDHC_PROCTL_CDSS(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_CDSS_SHIFT\fP)) & \fBSDHC_PROCTL_CDSS_MASK\fP)"

.SS "#define SDHC_PROCTL_CDSS_MASK   (0x80U)"

.SS "#define SDHC_PROCTL_CDSS_SHIFT   (7U)"

.SS "#define SDHC_PROCTL_CDTL(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_CDTL_SHIFT\fP)) & \fBSDHC_PROCTL_CDTL_MASK\fP)"

.SS "#define SDHC_PROCTL_CDTL_MASK   (0x40U)"

.SS "#define SDHC_PROCTL_CDTL_SHIFT   (6U)"

.SS "#define SDHC_PROCTL_CREQ(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_CREQ_SHIFT\fP)) & \fBSDHC_PROCTL_CREQ_MASK\fP)"

.SS "#define SDHC_PROCTL_CREQ_MASK   (0x20000U)"

.SS "#define SDHC_PROCTL_CREQ_SHIFT   (17U)"

.SS "#define SDHC_PROCTL_D3CD(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_D3CD_SHIFT\fP)) & \fBSDHC_PROCTL_D3CD_MASK\fP)"

.SS "#define SDHC_PROCTL_D3CD_MASK   (0x8U)"

.SS "#define SDHC_PROCTL_D3CD_SHIFT   (3U)"

.SS "#define SDHC_PROCTL_DMAS(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_DMAS_SHIFT\fP)) & \fBSDHC_PROCTL_DMAS_MASK\fP)"

.SS "#define SDHC_PROCTL_DMAS_MASK   (0x300U)"

.SS "#define SDHC_PROCTL_DMAS_SHIFT   (8U)"

.SS "#define SDHC_PROCTL_DTW(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_DTW_SHIFT\fP)) & \fBSDHC_PROCTL_DTW_MASK\fP)"

.SS "#define SDHC_PROCTL_DTW_MASK   (0x6U)"

.SS "#define SDHC_PROCTL_DTW_SHIFT   (1U)"

.SS "#define SDHC_PROCTL_EMODE(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_EMODE_SHIFT\fP)) & \fBSDHC_PROCTL_EMODE_MASK\fP)"

.SS "#define SDHC_PROCTL_EMODE_MASK   (0x30U)"

.SS "#define SDHC_PROCTL_EMODE_SHIFT   (4U)"

.SS "#define SDHC_PROCTL_IABG(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_IABG_SHIFT\fP)) & \fBSDHC_PROCTL_IABG_MASK\fP)"

.SS "#define SDHC_PROCTL_IABG_MASK   (0x80000U)"

.SS "#define SDHC_PROCTL_IABG_SHIFT   (19U)"

.SS "#define SDHC_PROCTL_LCTL(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_LCTL_SHIFT\fP)) & \fBSDHC_PROCTL_LCTL_MASK\fP)"

.SS "#define SDHC_PROCTL_LCTL_MASK   (0x1U)"

.SS "#define SDHC_PROCTL_LCTL_SHIFT   (0U)"

.SS "#define SDHC_PROCTL_RWCTL(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_RWCTL_SHIFT\fP)) & \fBSDHC_PROCTL_RWCTL_MASK\fP)"

.SS "#define SDHC_PROCTL_RWCTL_MASK   (0x40000U)"

.SS "#define SDHC_PROCTL_RWCTL_SHIFT   (18U)"

.SS "#define SDHC_PROCTL_SABGREQ(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_SABGREQ_SHIFT\fP)) & \fBSDHC_PROCTL_SABGREQ_MASK\fP)"

.SS "#define SDHC_PROCTL_SABGREQ_MASK   (0x10000U)"

.SS "#define SDHC_PROCTL_SABGREQ_SHIFT   (16U)"

.SS "#define SDHC_PROCTL_WECINS(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_WECINS_SHIFT\fP)) & \fBSDHC_PROCTL_WECINS_MASK\fP)"

.SS "#define SDHC_PROCTL_WECINS_MASK   (0x2000000U)"

.SS "#define SDHC_PROCTL_WECINS_SHIFT   (25U)"

.SS "#define SDHC_PROCTL_WECINT(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_WECINT_SHIFT\fP)) & \fBSDHC_PROCTL_WECINT_MASK\fP)"

.SS "#define SDHC_PROCTL_WECINT_MASK   (0x1000000U)"

.SS "#define SDHC_PROCTL_WECINT_SHIFT   (24U)"

.SS "#define SDHC_PROCTL_WECRM(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PROCTL_WECRM_SHIFT\fP)) & \fBSDHC_PROCTL_WECRM_MASK\fP)"

.SS "#define SDHC_PROCTL_WECRM_MASK   (0x4000000U)"

.SS "#define SDHC_PROCTL_WECRM_SHIFT   (26U)"

.SS "#define SDHC_PRSSTAT_BREN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_BREN_SHIFT\fP)) & \fBSDHC_PRSSTAT_BREN_MASK\fP)"

.SS "#define SDHC_PRSSTAT_BREN_MASK   (0x800U)"

.SS "#define SDHC_PRSSTAT_BREN_SHIFT   (11U)"

.SS "#define SDHC_PRSSTAT_BWEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_BWEN_SHIFT\fP)) & \fBSDHC_PRSSTAT_BWEN_MASK\fP)"

.SS "#define SDHC_PRSSTAT_BWEN_MASK   (0x400U)"

.SS "#define SDHC_PRSSTAT_BWEN_SHIFT   (10U)"

.SS "#define SDHC_PRSSTAT_CDIHB(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_CDIHB_SHIFT\fP)) & \fBSDHC_PRSSTAT_CDIHB_MASK\fP)"

.SS "#define SDHC_PRSSTAT_CDIHB_MASK   (0x2U)"

.SS "#define SDHC_PRSSTAT_CDIHB_SHIFT   (1U)"

.SS "#define SDHC_PRSSTAT_CIHB(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_CIHB_SHIFT\fP)) & \fBSDHC_PRSSTAT_CIHB_MASK\fP)"

.SS "#define SDHC_PRSSTAT_CIHB_MASK   (0x1U)"

.SS "#define SDHC_PRSSTAT_CIHB_SHIFT   (0U)"

.SS "#define SDHC_PRSSTAT_CINS(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_CINS_SHIFT\fP)) & \fBSDHC_PRSSTAT_CINS_MASK\fP)"

.SS "#define SDHC_PRSSTAT_CINS_MASK   (0x10000U)"

.SS "#define SDHC_PRSSTAT_CINS_SHIFT   (16U)"

.SS "#define SDHC_PRSSTAT_CLSL(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_CLSL_SHIFT\fP)) & \fBSDHC_PRSSTAT_CLSL_MASK\fP)"

.SS "#define SDHC_PRSSTAT_CLSL_MASK   (0x800000U)"

.SS "#define SDHC_PRSSTAT_CLSL_SHIFT   (23U)"

.SS "#define SDHC_PRSSTAT_DLA(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_DLA_SHIFT\fP)) & \fBSDHC_PRSSTAT_DLA_MASK\fP)"

.SS "#define SDHC_PRSSTAT_DLA_MASK   (0x4U)"

.SS "#define SDHC_PRSSTAT_DLA_SHIFT   (2U)"

.SS "#define SDHC_PRSSTAT_DLSL(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_DLSL_SHIFT\fP)) & \fBSDHC_PRSSTAT_DLSL_MASK\fP)"

.SS "#define SDHC_PRSSTAT_DLSL_MASK   (0xFF000000U)"

.SS "#define SDHC_PRSSTAT_DLSL_SHIFT   (24U)"

.SS "#define SDHC_PRSSTAT_HCKOFF(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_HCKOFF_SHIFT\fP)) & \fBSDHC_PRSSTAT_HCKOFF_MASK\fP)"

.SS "#define SDHC_PRSSTAT_HCKOFF_MASK   (0x20U)"

.SS "#define SDHC_PRSSTAT_HCKOFF_SHIFT   (5U)"

.SS "#define SDHC_PRSSTAT_IPGOFF(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_IPGOFF_SHIFT\fP)) & \fBSDHC_PRSSTAT_IPGOFF_MASK\fP)"

.SS "#define SDHC_PRSSTAT_IPGOFF_MASK   (0x10U)"

.SS "#define SDHC_PRSSTAT_IPGOFF_SHIFT   (4U)"

.SS "#define SDHC_PRSSTAT_PEROFF(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_PEROFF_SHIFT\fP)) & \fBSDHC_PRSSTAT_PEROFF_MASK\fP)"

.SS "#define SDHC_PRSSTAT_PEROFF_MASK   (0x40U)"

.SS "#define SDHC_PRSSTAT_PEROFF_SHIFT   (6U)"

.SS "#define SDHC_PRSSTAT_RTA(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_RTA_SHIFT\fP)) & \fBSDHC_PRSSTAT_RTA_MASK\fP)"

.SS "#define SDHC_PRSSTAT_RTA_MASK   (0x200U)"

.SS "#define SDHC_PRSSTAT_RTA_SHIFT   (9U)"

.SS "#define SDHC_PRSSTAT_SDOFF(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_SDOFF_SHIFT\fP)) & \fBSDHC_PRSSTAT_SDOFF_MASK\fP)"

.SS "#define SDHC_PRSSTAT_SDOFF_MASK   (0x80U)"

.SS "#define SDHC_PRSSTAT_SDOFF_SHIFT   (7U)"

.SS "#define SDHC_PRSSTAT_SDSTB(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_SDSTB_SHIFT\fP)) & \fBSDHC_PRSSTAT_SDSTB_MASK\fP)"

.SS "#define SDHC_PRSSTAT_SDSTB_MASK   (0x8U)"

.SS "#define SDHC_PRSSTAT_SDSTB_SHIFT   (3U)"

.SS "#define SDHC_PRSSTAT_WTA(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_PRSSTAT_WTA_SHIFT\fP)) & \fBSDHC_PRSSTAT_WTA_MASK\fP)"

.SS "#define SDHC_PRSSTAT_WTA_MASK   (0x100U)"

.SS "#define SDHC_PRSSTAT_WTA_SHIFT   (8U)"

.SS "#define SDHC_SYSCTL_DTOCV(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_DTOCV_SHIFT\fP)) & \fBSDHC_SYSCTL_DTOCV_MASK\fP)"

.SS "#define SDHC_SYSCTL_DTOCV_MASK   (0xF0000U)"

.SS "#define SDHC_SYSCTL_DTOCV_SHIFT   (16U)"

.SS "#define SDHC_SYSCTL_DVS(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_DVS_SHIFT\fP)) & \fBSDHC_SYSCTL_DVS_MASK\fP)"

.SS "#define SDHC_SYSCTL_DVS_MASK   (0xF0U)"

.SS "#define SDHC_SYSCTL_DVS_SHIFT   (4U)"

.SS "#define SDHC_SYSCTL_HCKEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_HCKEN_SHIFT\fP)) & \fBSDHC_SYSCTL_HCKEN_MASK\fP)"

.SS "#define SDHC_SYSCTL_HCKEN_MASK   (0x2U)"

.SS "#define SDHC_SYSCTL_HCKEN_SHIFT   (1U)"

.SS "#define SDHC_SYSCTL_INITA(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_INITA_SHIFT\fP)) & \fBSDHC_SYSCTL_INITA_MASK\fP)"

.SS "#define SDHC_SYSCTL_INITA_MASK   (0x8000000U)"

.SS "#define SDHC_SYSCTL_INITA_SHIFT   (27U)"

.SS "#define SDHC_SYSCTL_IPGEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_IPGEN_SHIFT\fP)) & \fBSDHC_SYSCTL_IPGEN_MASK\fP)"

.SS "#define SDHC_SYSCTL_IPGEN_MASK   (0x1U)"

.SS "#define SDHC_SYSCTL_IPGEN_SHIFT   (0U)"

.SS "#define SDHC_SYSCTL_PEREN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_PEREN_SHIFT\fP)) & \fBSDHC_SYSCTL_PEREN_MASK\fP)"

.SS "#define SDHC_SYSCTL_PEREN_MASK   (0x4U)"

.SS "#define SDHC_SYSCTL_PEREN_SHIFT   (2U)"

.SS "#define SDHC_SYSCTL_RSTA(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_RSTA_SHIFT\fP)) & \fBSDHC_SYSCTL_RSTA_MASK\fP)"

.SS "#define SDHC_SYSCTL_RSTA_MASK   (0x1000000U)"

.SS "#define SDHC_SYSCTL_RSTA_SHIFT   (24U)"

.SS "#define SDHC_SYSCTL_RSTC(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_RSTC_SHIFT\fP)) & \fBSDHC_SYSCTL_RSTC_MASK\fP)"

.SS "#define SDHC_SYSCTL_RSTC_MASK   (0x2000000U)"

.SS "#define SDHC_SYSCTL_RSTC_SHIFT   (25U)"

.SS "#define SDHC_SYSCTL_RSTD(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_RSTD_SHIFT\fP)) & \fBSDHC_SYSCTL_RSTD_MASK\fP)"

.SS "#define SDHC_SYSCTL_RSTD_MASK   (0x4000000U)"

.SS "#define SDHC_SYSCTL_RSTD_SHIFT   (26U)"

.SS "#define SDHC_SYSCTL_SDCLKEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_SDCLKEN_SHIFT\fP)) & \fBSDHC_SYSCTL_SDCLKEN_MASK\fP)"

.SS "#define SDHC_SYSCTL_SDCLKEN_MASK   (0x8U)"

.SS "#define SDHC_SYSCTL_SDCLKEN_SHIFT   (3U)"

.SS "#define SDHC_SYSCTL_SDCLKFS(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_SYSCTL_SDCLKFS_SHIFT\fP)) & \fBSDHC_SYSCTL_SDCLKFS_MASK\fP)"

.SS "#define SDHC_SYSCTL_SDCLKFS_MASK   (0xFF00U)"

.SS "#define SDHC_SYSCTL_SDCLKFS_SHIFT   (8U)"

.SS "#define SDHC_VENDOR_EXBLKNU(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_VENDOR_EXBLKNU_SHIFT\fP)) & \fBSDHC_VENDOR_EXBLKNU_MASK\fP)"

.SS "#define SDHC_VENDOR_EXBLKNU_MASK   (0x2U)"

.SS "#define SDHC_VENDOR_EXBLKNU_SHIFT   (1U)"

.SS "#define SDHC_VENDOR_EXTDMAEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_VENDOR_EXTDMAEN_SHIFT\fP)) & \fBSDHC_VENDOR_EXTDMAEN_MASK\fP)"

.SS "#define SDHC_VENDOR_EXTDMAEN_MASK   (0x1U)"

.SS "#define SDHC_VENDOR_EXTDMAEN_SHIFT   (0U)"

.SS "#define SDHC_VENDOR_INTSTVAL(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_VENDOR_INTSTVAL_SHIFT\fP)) & \fBSDHC_VENDOR_INTSTVAL_MASK\fP)"

.SS "#define SDHC_VENDOR_INTSTVAL_MASK   (0xFF0000U)"

.SS "#define SDHC_VENDOR_INTSTVAL_SHIFT   (16U)"

.SS "#define SDHC_WML_RDWML(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_WML_RDWML_SHIFT\fP)) & \fBSDHC_WML_RDWML_MASK\fP)"

.SS "#define SDHC_WML_RDWML_MASK   (0xFFU)"

.SS "#define SDHC_WML_RDWML_SHIFT   (0U)"

.SS "#define SDHC_WML_WRWML(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_WML_WRWML_SHIFT\fP)) & \fBSDHC_WML_WRWML_MASK\fP)"

.SS "#define SDHC_WML_WRWML_MASK   (0xFF0000U)"

.SS "#define SDHC_WML_WRWML_SHIFT   (16U)"

.SS "#define SDHC_XFERTYP_AC12EN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_AC12EN_SHIFT\fP)) & \fBSDHC_XFERTYP_AC12EN_MASK\fP)"

.SS "#define SDHC_XFERTYP_AC12EN_MASK   (0x4U)"

.SS "#define SDHC_XFERTYP_AC12EN_SHIFT   (2U)"

.SS "#define SDHC_XFERTYP_BCEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_BCEN_SHIFT\fP)) & \fBSDHC_XFERTYP_BCEN_MASK\fP)"

.SS "#define SDHC_XFERTYP_BCEN_MASK   (0x2U)"

.SS "#define SDHC_XFERTYP_BCEN_SHIFT   (1U)"

.SS "#define SDHC_XFERTYP_CCCEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_CCCEN_SHIFT\fP)) & \fBSDHC_XFERTYP_CCCEN_MASK\fP)"

.SS "#define SDHC_XFERTYP_CCCEN_MASK   (0x80000U)"

.SS "#define SDHC_XFERTYP_CCCEN_SHIFT   (19U)"

.SS "#define SDHC_XFERTYP_CICEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_CICEN_SHIFT\fP)) & \fBSDHC_XFERTYP_CICEN_MASK\fP)"

.SS "#define SDHC_XFERTYP_CICEN_MASK   (0x100000U)"

.SS "#define SDHC_XFERTYP_CICEN_SHIFT   (20U)"

.SS "#define SDHC_XFERTYP_CMDINX(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_CMDINX_SHIFT\fP)) & \fBSDHC_XFERTYP_CMDINX_MASK\fP)"

.SS "#define SDHC_XFERTYP_CMDINX_MASK   (0x3F000000U)"

.SS "#define SDHC_XFERTYP_CMDINX_SHIFT   (24U)"

.SS "#define SDHC_XFERTYP_CMDTYP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_CMDTYP_SHIFT\fP)) & \fBSDHC_XFERTYP_CMDTYP_MASK\fP)"

.SS "#define SDHC_XFERTYP_CMDTYP_MASK   (0xC00000U)"

.SS "#define SDHC_XFERTYP_CMDTYP_SHIFT   (22U)"

.SS "#define SDHC_XFERTYP_DMAEN(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_DMAEN_SHIFT\fP)) & \fBSDHC_XFERTYP_DMAEN_MASK\fP)"

.SS "#define SDHC_XFERTYP_DMAEN_MASK   (0x1U)"

.SS "#define SDHC_XFERTYP_DMAEN_SHIFT   (0U)"

.SS "#define SDHC_XFERTYP_DPSEL(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_DPSEL_SHIFT\fP)) & \fBSDHC_XFERTYP_DPSEL_MASK\fP)"

.SS "#define SDHC_XFERTYP_DPSEL_MASK   (0x200000U)"

.SS "#define SDHC_XFERTYP_DPSEL_SHIFT   (21U)"

.SS "#define SDHC_XFERTYP_DTDSEL(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_DTDSEL_SHIFT\fP)) & \fBSDHC_XFERTYP_DTDSEL_MASK\fP)"

.SS "#define SDHC_XFERTYP_DTDSEL_MASK   (0x10U)"

.SS "#define SDHC_XFERTYP_DTDSEL_SHIFT   (4U)"

.SS "#define SDHC_XFERTYP_MSBSEL(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_MSBSEL_SHIFT\fP)) & \fBSDHC_XFERTYP_MSBSEL_MASK\fP)"

.SS "#define SDHC_XFERTYP_MSBSEL_MASK   (0x20U)"

.SS "#define SDHC_XFERTYP_MSBSEL_SHIFT   (5U)"

.SS "#define SDHC_XFERTYP_RSPTYP(x)   (((uint32_t)(((uint32_t)(x)) << \fBSDHC_XFERTYP_RSPTYP_SHIFT\fP)) & \fBSDHC_XFERTYP_RSPTYP_MASK\fP)"

.SS "#define SDHC_XFERTYP_RSPTYP_MASK   (0x30000U)"

.SS "#define SDHC_XFERTYP_RSPTYP_SHIFT   (16U)"

.SH "Author"
.PP 
Generated automatically by Doxygen for TP2_G1 from the source code\&.
