{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632085355213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632085355221 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2019  Intel Corporation. All rights reserved. " "Copyright (C) 2019  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632085355221 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632085355221 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632085355221 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632085355221 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632085355221 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632085355221 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632085355221 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632085355221 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632085355221 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632085355221 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632085355221 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632085355221 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632085355221 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632085355221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 19 18:02:34 2021 " "Processing started: Sun Sep 19 18:02:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632085355221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1632085355221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=\"C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/simulation/qsim/\" EV21 -c EV21 " "Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=\"C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/simulation/qsim/\" EV21 -c EV21" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1632085355222 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EV21 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"EV21\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1632085355584 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "duty cycle PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 13% 15% " "Can't achieve requested value 13% for clock output PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] of parameter duty cycle -- achieved value of 15%" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1632085355680 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "duty cycle PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 13% 15% " "Can't achieve requested value 13% for clock output PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] of parameter duty cycle -- achieved value of 15%" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1632085355680 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "duty cycle PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 13% 15% " "Can't achieve requested value 13% for clock output PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[2\] of parameter duty cycle -- achieved value of 15%" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1632085355680 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "duty cycle PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[3\] 13% 15% " "Can't achieve requested value 13% for clock output PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[3\] of parameter duty cycle -- achieved value of 15%" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1632085355680 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1632085355680 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 1 50 90 250000 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 90 degrees (250000 ps) for PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1632085355680 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 1 50 270 750000 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 270 degrees (750000 ps) for PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1632085355680 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[3\] 1 50 180 500000 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 180 degrees (500000 ps) for PLL:inst9\|altpll:altpll_component\|PLL_altpll1:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1632085355680 ""}  } { { "db/pll_altpll1.v" "" { Text "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/db/pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "EDA Netlist Writer" 0 -1 1632085355680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1632085355695 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EV21.vo C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/simulation/qsim// simulation " "Generated file EV21.vo in folder \"C:/Users/Tobias Scala/Documents/Quartus Prime Lite/Electro 5/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632085355936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 6 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632085355970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 19 18:02:35 2021 " "Processing ended: Sun Sep 19 18:02:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632085355970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632085355970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632085355970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1632085355970 ""}
