{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700521745324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700521745324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 23:09:05 2023 " "Processing started: Mon Nov 20 23:09:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700521745324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700521745324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tx_uart -c tx_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off tx_uart -c tx_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700521745325 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700521745726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment1/tx_single_pulser/tx_single_pulser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment1/tx_single_pulser/tx_single_pulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_single_pulser " "Found entity 1: tx_single_pulser" {  } { { "../tx_single_pulser/tx_single_pulser.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_single_pulser/tx_single_pulser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700521745798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700521745798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment1/tx_shift_register/tx_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment1/tx_shift_register/tx_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_shift_register " "Found entity 1: tx_shift_register" {  } { { "../tx_shift_register/tx_shift_register.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_shift_register/tx_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700521745802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700521745802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment1/tx_parity/tx_parity.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment1/tx_parity/tx_parity.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_parity " "Found entity 1: tx_parity" {  } { { "../tx_parity/tx_parity.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_parity/tx_parity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700521745805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700521745805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment1/tx_counter/tx_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment1/tx_counter/tx_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_counter " "Found entity 1: tx_counter" {  } { { "../tx_counter/tx_counter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_counter/tx_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700521745807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700521745807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment1/tx_controller/tx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment1/tx_controller/tx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_controller " "Found entity 1: tx_controller" {  } { { "../tx_controller/tx_controller.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_controller/tx_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700521745810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700521745810 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tx_baud_counter.v(7) " "Verilog HDL information at tx_baud_counter.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../tx_baud_counter/tx_baud_counter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_baud_counter/tx_baud_counter.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1700521745813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment1/tx_baud_counter/tx_baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment1/tx_baud_counter/tx_baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_baud_counter " "Found entity 1: tx_baud_counter" {  } { { "../tx_baud_counter/tx_baud_counter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_baud_counter/tx_baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700521745813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700521745813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment1/tx_7segdecoder/tx_7segdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment1/tx_7segdecoder/tx_7segdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_7segdecoder " "Found entity 1: tx_7segdecoder" {  } { { "../tx_7segdecoder/tx_7segdecoder.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_7segdecoder/tx_7segdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700521745816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700521745816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_uart.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tx_uart.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tx_uart " "Found entity 1: tx_uart" {  } { { "tx_uart.bdf" "" { Schematic "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_uart/tx_uart.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700521745818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700521745818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tx_uart " "Elaborating entity \"tx_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700521745861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_shift_register tx_shift_register:inst6 " "Elaborating entity \"tx_shift_register\" for hierarchy \"tx_shift_register:inst6\"" {  } { { "tx_uart.bdf" "inst6" { Schematic "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_uart/tx_uart.bdf" { { 320 1168 1360 464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700521745878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_controller tx_controller:inst4 " "Elaborating entity \"tx_controller\" for hierarchy \"tx_controller:inst4\"" {  } { { "tx_uart.bdf" "inst4" { Schematic "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_uart/tx_uart.bdf" { { 336 832 1056 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700521745882 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count tx_controller.v(10) " "Verilog HDL or VHDL warning at tx_controller.v(10): object \"count\" assigned a value but never read" {  } { { "../tx_controller/tx_controller.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_controller/tx_controller.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700521745883 "|tx_uart|tx_controller:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_single_pulser tx_single_pulser:inst " "Elaborating entity \"tx_single_pulser\" for hierarchy \"tx_single_pulser:inst\"" {  } { { "tx_uart.bdf" "inst" { Schematic "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_uart/tx_uart.bdf" { { 368 592 768 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700521745885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_baud_counter tx_baud_counter:inst3 " "Elaborating entity \"tx_baud_counter\" for hierarchy \"tx_baud_counter:inst3\"" {  } { { "tx_uart.bdf" "inst3" { Schematic "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_uart/tx_uart.bdf" { { 520 600 768 600 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700521745888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 tx_baud_counter.v(18) " "Verilog HDL assignment warning at tx_baud_counter.v(18): truncated value with size 32 to match size of target (11)" {  } { { "../tx_baud_counter/tx_baud_counter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_baud_counter/tx_baud_counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700521745889 "|tx_uart|tx_baud_counter:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_counter tx_counter:inst5 " "Elaborating entity \"tx_counter\" for hierarchy \"tx_counter:inst5\"" {  } { { "tx_uart.bdf" "inst5" { Schematic "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_uart/tx_uart.bdf" { { 520 848 1040 632 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700521745892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_counter.v(19) " "Verilog HDL assignment warning at tx_counter.v(19): truncated value with size 32 to match size of target (4)" {  } { { "../tx_counter/tx_counter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_counter/tx_counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700521745893 "|tx_uart|tx_counter:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_parity tx_parity:inst7 " "Elaborating entity \"tx_parity\" for hierarchy \"tx_parity:inst7\"" {  } { { "tx_uart.bdf" "inst7" { Schematic "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_uart/tx_uart.bdf" { { 696 840 1056 776 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700521745895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_7segdecoder tx_7segdecoder:inst2 " "Elaborating entity \"tx_7segdecoder\" for hierarchy \"tx_7segdecoder:inst2\"" {  } { { "tx_uart.bdf" "inst2" { Schematic "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_uart/tx_uart.bdf" { { 808 832 1096 888 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700521745898 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_uart/output_files/tx_uart.map.smsg " "Generated suppressed messages file C:/Users/Adam/Documents/git-repos/ELEC473_assignment1/tx_uart/output_files/tx_uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1700521746575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700521747196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700521747196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700521747374 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700521747374 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700521747374 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700521747374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700521747404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 23:09:07 2023 " "Processing ended: Mon Nov 20 23:09:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700521747404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700521747404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700521747404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700521747404 ""}
