Warning: Design 'traffic_system' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : traffic_system
Version: K-2015.06
Date   : Wed Dec 18 02:16:27 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: T4/out_lights[0] (internal pin)
  Endpoint: output_red[3]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  traffic_system     tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  T4/out_lights[0] (traffic_light)         0.00       0.00 r
  output_red[3] (out)                      0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: T3/out_lights[0] (internal pin)
  Endpoint: output_red[2]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  traffic_system     tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  T3/out_lights[0] (traffic_light)         0.00       0.00 r
  output_red[2] (out)                      0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: T2/out_lights[0] (internal pin)
  Endpoint: output_red[1]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  traffic_system     tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  T2/out_lights[0] (traffic_light)         0.00       0.00 r
  output_red[1] (out)                      0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: T1/out_lights[0] (internal pin)
  Endpoint: output_red[0]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  traffic_system     tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  T1/out_lights[0] (traffic_light)         0.00       0.00 r
  output_red[0] (out)                      0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: T4/out_lights[2] (internal pin)
  Endpoint: output_green[3]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  traffic_system     tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  T4/out_lights[2] (traffic_light)         0.00       0.00 r
  output_green[3] (out)                    0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: T3/out_lights[2] (internal pin)
  Endpoint: output_green[2]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  traffic_system     tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  T3/out_lights[2] (traffic_light)         0.00       0.00 r
  output_green[2] (out)                    0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: T2/out_lights[2] (internal pin)
  Endpoint: output_green[1]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  traffic_system     tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  T2/out_lights[2] (traffic_light)         0.00       0.00 r
  output_green[1] (out)                    0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: T1/out_lights[2] (internal pin)
  Endpoint: output_green[0]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  traffic_system     tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  T1/out_lights[2] (traffic_light)         0.00       0.00 r
  output_green[0] (out)                    0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: T4/out_lights[1] (internal pin)
  Endpoint: output_yellow[3]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  traffic_system     tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  T4/out_lights[1] (traffic_light)         0.00       0.00 r
  output_yellow[3] (out)                   0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: T3/out_lights[1] (internal pin)
  Endpoint: output_yellow[2]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  traffic_system     tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  T3/out_lights[1] (traffic_light)         0.00       0.00 r
  output_yellow[2] (out)                   0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: T2/out_lights[1] (internal pin)
  Endpoint: output_yellow[1]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  traffic_system     tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  T2/out_lights[1] (traffic_light)         0.00       0.00 r
  output_yellow[1] (out)                   0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: T1/out_lights[1] (internal pin)
  Endpoint: output_yellow[0]
            (output port clocked by clk)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  traffic_system     tsmc13_wl10           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  T1/out_lights[1] (traffic_light)         0.00       0.00 r
  output_yellow[0] (out)                   0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


1
