
swont_ide.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c1c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00007f38  08006dac  08006dac  00007dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ece4  0800ece4  000100e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ece4  0800ece4  0000fce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ecec  0800ecec  000100e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ecec  0800ecec  0000fcec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ecf0  0800ecf0  0000fcf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e0  20000000  0800ecf4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001339c  200000e0  0800edd4  000100e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001347c  0800edd4  0001047c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000100e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eb7a  00000000  00000000  00010110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d2b  00000000  00000000  0001ec8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e68  00000000  00000000  000219b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ae7  00000000  00000000  00022820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023f16  00000000  00000000  00023307  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000129a4  00000000  00000000  0004721d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cbf3e  00000000  00000000  00059bc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00125aff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004470  00000000  00000000  00125b44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  00129fb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000e0 	.word	0x200000e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006d94 	.word	0x08006d94

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000e4 	.word	0x200000e4
 80001cc:	08006d94 	.word	0x08006d94

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <API_draw_line>:

extern char printing_done_flag;

int API_draw_line (int x1, int y1, int x2, int y2, 
int color, int weight, int reserved) 
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b090      	sub	sp, #64	@ 0x40
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	60f8      	str	r0, [r7, #12]
 80005d4:	60b9      	str	r1, [r7, #8]
 80005d6:	607a      	str	r2, [r7, #4]
 80005d8:	603b      	str	r3, [r7, #0]
	//check of coordinaten op het scherm liggen
	if((x1 < VGA_DISPLAY_X) && 
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80005e0:	f280 80a3 	bge.w	800072a <API_draw_line+0x15e>
 80005e4:	68bb      	ldr	r3, [r7, #8]
 80005e6:	2bef      	cmp	r3, #239	@ 0xef
 80005e8:	f300 809f 	bgt.w	800072a <API_draw_line+0x15e>
	(y1 < VGA_DISPLAY_Y) && 
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80005f2:	f280 809a 	bge.w	800072a <API_draw_line+0x15e>
	(x2 < VGA_DISPLAY_X) &&
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	2bef      	cmp	r3, #239	@ 0xef
 80005fa:	f300 8096 	bgt.w	800072a <API_draw_line+0x15e>
	(y2 < VGA_DISPLAY_Y))
	{	
		//Bresenhams lijnalgoritme:( https://en.wikipedia.org/wiki/Bresenham%27s_line_algorithm
		int dx, sx, dy, sy;
		dx = abs(x2 - x1);
 80005fe:	687a      	ldr	r2, [r7, #4]
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	1ad3      	subs	r3, r2, r3
 8000604:	2b00      	cmp	r3, #0
 8000606:	bfb8      	it	lt
 8000608:	425b      	neglt	r3, r3
 800060a:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (x1< x2)
 800060c:	68fa      	ldr	r2, [r7, #12]
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	429a      	cmp	r2, r3
 8000612:	da02      	bge.n	800061a <API_draw_line+0x4e>
			sx=1;
 8000614:	2301      	movs	r3, #1
 8000616:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000618:	e002      	b.n	8000620 <API_draw_line+0x54>
		else
			sx=-1;
 800061a:	f04f 33ff 	mov.w	r3, #4294967295
 800061e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		dy = 0-abs(y1-y2);
 8000620:	68ba      	ldr	r2, [r7, #8]
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	1ad3      	subs	r3, r2, r3
 8000626:	2b00      	cmp	r3, #0
 8000628:	bfb8      	it	lt
 800062a:	425b      	neglt	r3, r3
 800062c:	425b      	negs	r3, r3
 800062e:	627b      	str	r3, [r7, #36]	@ 0x24
		if(y1 < y2)
 8000630:	68ba      	ldr	r2, [r7, #8]
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	429a      	cmp	r2, r3
 8000636:	da02      	bge.n	800063e <API_draw_line+0x72>
			sy=1;
 8000638:	2301      	movs	r3, #1
 800063a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800063c:	e002      	b.n	8000644 <API_draw_line+0x78>
		else
			sy=-1;
 800063e:	f04f 33ff 	mov.w	r3, #4294967295
 8000642:	63bb      	str	r3, [r7, #56]	@ 0x38
		int error = dx+dy;
 8000644:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000648:	4413      	add	r3, r2
 800064a:	637b      	str	r3, [r7, #52]	@ 0x34


		for(int tel = 0;tel<maxloop;tel++)
 800064c:	2300      	movs	r3, #0
 800064e:	633b      	str	r3, [r7, #48]	@ 0x30
 8000650:	e05e      	b.n	8000710 <API_draw_line+0x144>
		{
			//schrijf naar scherm
			UB_VGA_SetPixel(x1,y1,color);
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	b29b      	uxth	r3, r3
 8000656:	68ba      	ldr	r2, [r7, #8]
 8000658:	b291      	uxth	r1, r2
 800065a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800065c:	b2d2      	uxtb	r2, r2
 800065e:	4618      	mov	r0, r3
 8000660:	f001 feec 	bl	800243c <UB_VGA_SetPixel>
			//breedte van de lijn
			
			//if ((y1 < y2-weight)||(x1 < x2-weight))
			//{	
	            for (int w_tel =1; w_tel <weight;w_tel++) 
 8000664:	2301      	movs	r3, #1
 8000666:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000668:	e028      	b.n	80006bc <API_draw_line+0xf0>
				{	
					if(((y1+w_tel<=y2)||(x1+w_tel<=x2)))
 800066a:	68ba      	ldr	r2, [r7, #8]
 800066c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800066e:	4413      	add	r3, r2
 8000670:	683a      	ldr	r2, [r7, #0]
 8000672:	429a      	cmp	r2, r3
 8000674:	da05      	bge.n	8000682 <API_draw_line+0xb6>
 8000676:	68fa      	ldr	r2, [r7, #12]
 8000678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800067a:	4413      	add	r3, r2
 800067c:	687a      	ldr	r2, [r7, #4]
 800067e:	429a      	cmp	r2, r3
 8000680:	db19      	blt.n	80006b6 <API_draw_line+0xea>
					{
						UB_VGA_SetPixel((x1 + w_tel), y1, color);
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	b29a      	uxth	r2, r3
 8000686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000688:	b29b      	uxth	r3, r3
 800068a:	4413      	add	r3, r2
 800068c:	b29b      	uxth	r3, r3
 800068e:	68ba      	ldr	r2, [r7, #8]
 8000690:	b291      	uxth	r1, r2
 8000692:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000694:	b2d2      	uxtb	r2, r2
 8000696:	4618      	mov	r0, r3
 8000698:	f001 fed0 	bl	800243c <UB_VGA_SetPixel>
	               		UB_VGA_SetPixel((x1), y1 + w_tel, color);
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	b298      	uxth	r0, r3
 80006a0:	68bb      	ldr	r3, [r7, #8]
 80006a2:	b29a      	uxth	r2, r3
 80006a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006a6:	b29b      	uxth	r3, r3
 80006a8:	4413      	add	r3, r2
 80006aa:	b29b      	uxth	r3, r3
 80006ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80006ae:	b2d2      	uxtb	r2, r2
 80006b0:	4619      	mov	r1, r3
 80006b2:	f001 fec3 	bl	800243c <UB_VGA_SetPixel>
	            for (int w_tel =1; w_tel <weight;w_tel++) 
 80006b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006b8:	3301      	adds	r3, #1
 80006ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80006bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80006be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006c0:	429a      	cmp	r2, r3
 80006c2:	dbd2      	blt.n	800066a <API_draw_line+0x9e>
	               	}
	            }
	        //}
        	//naar volgende ding
			int e2 = 2*error;
 80006c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80006c6:	005b      	lsls	r3, r3, #1
 80006c8:	623b      	str	r3, [r7, #32]
			if (e2 >= dy)
 80006ca:	6a3a      	ldr	r2, [r7, #32]
 80006cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006ce:	429a      	cmp	r2, r3
 80006d0:	db0b      	blt.n	80006ea <API_draw_line+0x11e>
			{
				if(x1 == x2)
 80006d2:	68fa      	ldr	r2, [r7, #12]
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	429a      	cmp	r2, r3
 80006d8:	d01f      	beq.n	800071a <API_draw_line+0x14e>
					break;
				error = error +dy;
 80006da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80006dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006de:	4413      	add	r3, r2
 80006e0:	637b      	str	r3, [r7, #52]	@ 0x34
				x1 =x1 + sx;
 80006e2:	68fa      	ldr	r2, [r7, #12]
 80006e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80006e6:	4413      	add	r3, r2
 80006e8:	60fb      	str	r3, [r7, #12]
			}
			if (e2 <= dx)
 80006ea:	6a3a      	ldr	r2, [r7, #32]
 80006ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006ee:	429a      	cmp	r2, r3
 80006f0:	dc0b      	bgt.n	800070a <API_draw_line+0x13e>
			{
				if (y1 == y2) 
 80006f2:	68ba      	ldr	r2, [r7, #8]
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	429a      	cmp	r2, r3
 80006f8:	d011      	beq.n	800071e <API_draw_line+0x152>
					break;
				error = error + dx;
 80006fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80006fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80006fe:	4413      	add	r3, r2
 8000700:	637b      	str	r3, [r7, #52]	@ 0x34
				y1= y1+sy;
 8000702:	68ba      	ldr	r2, [r7, #8]
 8000704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000706:	4413      	add	r3, r2
 8000708:	60bb      	str	r3, [r7, #8]
		for(int tel = 0;tel<maxloop;tel++)
 800070a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800070c:	3301      	adds	r3, #1
 800070e:	633b      	str	r3, [r7, #48]	@ 0x30
 8000710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000712:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000716:	db9c      	blt.n	8000652 <API_draw_line+0x86>
 8000718:	e002      	b.n	8000720 <API_draw_line+0x154>
					break;
 800071a:	bf00      	nop
 800071c:	e000      	b.n	8000720 <API_draw_line+0x154>
					break;
 800071e:	bf00      	nop
			}
		}
		printing_done_flag = TRUE;		//klaar voor het volgende commando
 8000720:	4b0b      	ldr	r3, [pc, #44]	@ (8000750 <API_draw_line+0x184>)
 8000722:	22ff      	movs	r2, #255	@ 0xff
 8000724:	701a      	strb	r2, [r3, #0]
		return 1; 	//lijn succesvol
 8000726:	2301      	movs	r3, #1
 8000728:	e00e      	b.n	8000748 <API_draw_line+0x17c>
	}
	else
	{
		printing_done_flag = TRUE; 		//klaar voor het volgende commando
 800072a:	4b09      	ldr	r3, [pc, #36]	@ (8000750 <API_draw_line+0x184>)
 800072c:	22ff      	movs	r2, #255	@ 0xff
 800072e:	701a      	strb	r2, [r3, #0]
		{ Error_t err = { .layer = LAYER_MIDDLE, .code = ERR_PARAM, .module = "VGA", .msg = "coordinaten buiten scherm" }; Error_Report(&err); }
 8000730:	4a08      	ldr	r2, [pc, #32]	@ (8000754 <API_draw_line+0x188>)
 8000732:	f107 0314 	add.w	r3, r7, #20
 8000736:	ca07      	ldmia	r2, {r0, r1, r2}
 8000738:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800073c:	f107 0314 	add.w	r3, r7, #20
 8000740:	4618      	mov	r0, r3
 8000742:	f000 fef7 	bl	8001534 <Error_Report>
		return 0; //error, de waardes liggen buiten het scherm
 8000746:	2300      	movs	r3, #0
	}
}
 8000748:	4618      	mov	r0, r3
 800074a:	3740      	adds	r7, #64	@ 0x40
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	20000074 	.word	0x20000074
 8000754:	08006dcc 	.word	0x08006dcc

08000758 <API_draw_rectangle>:

int API_draw_rectangle (int x, int y,int width,int height, int color,int filled, int reserved, int reserved2)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b088      	sub	sp, #32
 800075c:	af00      	add	r7, sp, #0
 800075e:	60f8      	str	r0, [r7, #12]
 8000760:	60b9      	str	r1, [r7, #8]
 8000762:	607a      	str	r2, [r7, #4]
 8000764:	603b      	str	r3, [r7, #0]
	if(filled)
 8000766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000768:	2b00      	cmp	r3, #0
 800076a:	d025      	beq.n	80007b8 <API_draw_rectangle+0x60>
	{ //maak een vierkant
		for(int telx=0;telx<width;telx++)
 800076c:	2300      	movs	r3, #0
 800076e:	61fb      	str	r3, [r7, #28]
 8000770:	e01d      	b.n	80007ae <API_draw_rectangle+0x56>
			for(int tely=0;tely<height;tely++)
 8000772:	2300      	movs	r3, #0
 8000774:	61bb      	str	r3, [r7, #24]
 8000776:	e013      	b.n	80007a0 <API_draw_rectangle+0x48>
				UB_VGA_SetPixel(telx+x,tely+y,color);
 8000778:	69fb      	ldr	r3, [r7, #28]
 800077a:	b29a      	uxth	r2, r3
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	b29b      	uxth	r3, r3
 8000780:	4413      	add	r3, r2
 8000782:	b298      	uxth	r0, r3
 8000784:	69bb      	ldr	r3, [r7, #24]
 8000786:	b29a      	uxth	r2, r3
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	b29b      	uxth	r3, r3
 800078c:	4413      	add	r3, r2
 800078e:	b29b      	uxth	r3, r3
 8000790:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000792:	b2d2      	uxtb	r2, r2
 8000794:	4619      	mov	r1, r3
 8000796:	f001 fe51 	bl	800243c <UB_VGA_SetPixel>
			for(int tely=0;tely<height;tely++)
 800079a:	69bb      	ldr	r3, [r7, #24]
 800079c:	3301      	adds	r3, #1
 800079e:	61bb      	str	r3, [r7, #24]
 80007a0:	69ba      	ldr	r2, [r7, #24]
 80007a2:	683b      	ldr	r3, [r7, #0]
 80007a4:	429a      	cmp	r2, r3
 80007a6:	dbe7      	blt.n	8000778 <API_draw_rectangle+0x20>
		for(int telx=0;telx<width;telx++)
 80007a8:	69fb      	ldr	r3, [r7, #28]
 80007aa:	3301      	adds	r3, #1
 80007ac:	61fb      	str	r3, [r7, #28]
 80007ae:	69fa      	ldr	r2, [r7, #28]
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	429a      	cmp	r2, r3
 80007b4:	dbdd      	blt.n	8000772 <API_draw_rectangle+0x1a>
 80007b6:	e04f      	b.n	8000858 <API_draw_rectangle+0x100>
	}else
	{
		for(int telx=0;telx<width;telx++)
 80007b8:	2300      	movs	r3, #0
 80007ba:	617b      	str	r3, [r7, #20]
 80007bc:	e020      	b.n	8000800 <API_draw_rectangle+0xa8>
		{
			UB_VGA_SetPixel(telx+x,y,color);
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	b29a      	uxth	r2, r3
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	b29b      	uxth	r3, r3
 80007c6:	4413      	add	r3, r2
 80007c8:	b29b      	uxth	r3, r3
 80007ca:	68ba      	ldr	r2, [r7, #8]
 80007cc:	b291      	uxth	r1, r2
 80007ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80007d0:	b2d2      	uxtb	r2, r2
 80007d2:	4618      	mov	r0, r3
 80007d4:	f001 fe32 	bl	800243c <UB_VGA_SetPixel>
			UB_VGA_SetPixel(telx+x,y+height,color);
 80007d8:	697b      	ldr	r3, [r7, #20]
 80007da:	b29a      	uxth	r2, r3
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	b29b      	uxth	r3, r3
 80007e0:	4413      	add	r3, r2
 80007e2:	b298      	uxth	r0, r3
 80007e4:	68bb      	ldr	r3, [r7, #8]
 80007e6:	b29a      	uxth	r2, r3
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	b29b      	uxth	r3, r3
 80007ec:	4413      	add	r3, r2
 80007ee:	b29b      	uxth	r3, r3
 80007f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80007f2:	b2d2      	uxtb	r2, r2
 80007f4:	4619      	mov	r1, r3
 80007f6:	f001 fe21 	bl	800243c <UB_VGA_SetPixel>
		for(int telx=0;telx<width;telx++)
 80007fa:	697b      	ldr	r3, [r7, #20]
 80007fc:	3301      	adds	r3, #1
 80007fe:	617b      	str	r3, [r7, #20]
 8000800:	697a      	ldr	r2, [r7, #20]
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	429a      	cmp	r2, r3
 8000806:	dbda      	blt.n	80007be <API_draw_rectangle+0x66>
		}
		for(int ytel=0;ytel<height;ytel++)
 8000808:	2300      	movs	r3, #0
 800080a:	613b      	str	r3, [r7, #16]
 800080c:	e020      	b.n	8000850 <API_draw_rectangle+0xf8>
		{
			UB_VGA_SetPixel(x,y+ytel,color);
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	b298      	uxth	r0, r3
 8000812:	68bb      	ldr	r3, [r7, #8]
 8000814:	b29a      	uxth	r2, r3
 8000816:	693b      	ldr	r3, [r7, #16]
 8000818:	b29b      	uxth	r3, r3
 800081a:	4413      	add	r3, r2
 800081c:	b29b      	uxth	r3, r3
 800081e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000820:	b2d2      	uxtb	r2, r2
 8000822:	4619      	mov	r1, r3
 8000824:	f001 fe0a 	bl	800243c <UB_VGA_SetPixel>
			UB_VGA_SetPixel(width+x,y+ytel,color);
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	b29a      	uxth	r2, r3
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	b29b      	uxth	r3, r3
 8000830:	4413      	add	r3, r2
 8000832:	b298      	uxth	r0, r3
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	b29a      	uxth	r2, r3
 8000838:	693b      	ldr	r3, [r7, #16]
 800083a:	b29b      	uxth	r3, r3
 800083c:	4413      	add	r3, r2
 800083e:	b29b      	uxth	r3, r3
 8000840:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000842:	b2d2      	uxtb	r2, r2
 8000844:	4619      	mov	r1, r3
 8000846:	f001 fdf9 	bl	800243c <UB_VGA_SetPixel>
		for(int ytel=0;ytel<height;ytel++)
 800084a:	693b      	ldr	r3, [r7, #16]
 800084c:	3301      	adds	r3, #1
 800084e:	613b      	str	r3, [r7, #16]
 8000850:	693a      	ldr	r2, [r7, #16]
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	429a      	cmp	r2, r3
 8000856:	dbda      	blt.n	800080e <API_draw_rectangle+0xb6>
		}
	}
	printing_done_flag = TRUE;
 8000858:	4b03      	ldr	r3, [pc, #12]	@ (8000868 <API_draw_rectangle+0x110>)
 800085a:	22ff      	movs	r2, #255	@ 0xff
 800085c:	701a      	strb	r2, [r3, #0]
	return 1;
 800085e:	2301      	movs	r3, #1
}
 8000860:	4618      	mov	r0, r3
 8000862:	3720      	adds	r7, #32
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	20000074 	.word	0x20000074

0800086c <API_draw_bitmap>:


int API_draw_bitmap(int x_lup, int y_lup, int bm_nr)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b08a      	sub	sp, #40	@ 0x28
 8000870:	af00      	add	r7, sp, #0
 8000872:	60f8      	str	r0, [r7, #12]
 8000874:	60b9      	str	r1, [r7, #8]
 8000876:	607a      	str	r2, [r7, #4]
    const uint16_t* bm_adres;

    switch (bm_nr)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	3b01      	subs	r3, #1
 800087c:	2b05      	cmp	r3, #5
 800087e:	d81e      	bhi.n	80008be <API_draw_bitmap+0x52>
 8000880:	a201      	add	r2, pc, #4	@ (adr r2, 8000888 <API_draw_bitmap+0x1c>)
 8000882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000886:	bf00      	nop
 8000888:	080008a1 	.word	0x080008a1
 800088c:	080008a7 	.word	0x080008a7
 8000890:	080008bf 	.word	0x080008bf
 8000894:	080008ad 	.word	0x080008ad
 8000898:	080008b3 	.word	0x080008b3
 800089c:	080008b9 	.word	0x080008b9
    {
        case 1:
            bm_adres=bitmap1;
 80008a0:	4b24      	ldr	r3, [pc, #144]	@ (8000934 <API_draw_bitmap+0xc8>)
 80008a2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80008a4:	e00e      	b.n	80008c4 <API_draw_bitmap+0x58>
        case 2:
            bm_adres=bitmap2;
 80008a6:	4b24      	ldr	r3, [pc, #144]	@ (8000938 <API_draw_bitmap+0xcc>)
 80008a8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80008aa:	e00b      	b.n	80008c4 <API_draw_bitmap+0x58>
        case 4:
        	bm_adres=bitmap4;
 80008ac:	4b23      	ldr	r3, [pc, #140]	@ (800093c <API_draw_bitmap+0xd0>)
 80008ae:	627b      	str	r3, [r7, #36]	@ 0x24
        	break;
 80008b0:	e008      	b.n	80008c4 <API_draw_bitmap+0x58>
        case 5:
        	bm_adres=bitmap5;
 80008b2:	4b23      	ldr	r3, [pc, #140]	@ (8000940 <API_draw_bitmap+0xd4>)
 80008b4:	627b      	str	r3, [r7, #36]	@ 0x24
        	break;
 80008b6:	e005      	b.n	80008c4 <API_draw_bitmap+0x58>
        case 6:
        	bm_adres=bitmap6;
 80008b8:	4b22      	ldr	r3, [pc, #136]	@ (8000944 <API_draw_bitmap+0xd8>)
 80008ba:	627b      	str	r3, [r7, #36]	@ 0x24
        	break;
 80008bc:	e002      	b.n	80008c4 <API_draw_bitmap+0x58>
        default:
            bm_adres=bitmap3;
 80008be:	4b22      	ldr	r3, [pc, #136]	@ (8000948 <API_draw_bitmap+0xdc>)
 80008c0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80008c2:	bf00      	nop
    }

    for (int y=0;y<bm_height;y++)
 80008c4:	2300      	movs	r3, #0
 80008c6:	623b      	str	r3, [r7, #32]
 80008c8:	e029      	b.n	800091e <API_draw_bitmap+0xb2>
    {
        for (int x=0;x<bm_width;x++)
 80008ca:	2300      	movs	r3, #0
 80008cc:	61fb      	str	r3, [r7, #28]
 80008ce:	e020      	b.n	8000912 <API_draw_bitmap+0xa6>
        {
            int i=y * bm_height+x;
 80008d0:	6a3b      	ldr	r3, [r7, #32]
 80008d2:	2232      	movs	r2, #50	@ 0x32
 80008d4:	fb02 f303 	mul.w	r3, r2, r3
 80008d8:	69fa      	ldr	r2, [r7, #28]
 80008da:	4413      	add	r3, r2
 80008dc:	61bb      	str	r3, [r7, #24]
            uint16_t kleur=bm_adres[i];
 80008de:	69bb      	ldr	r3, [r7, #24]
 80008e0:	005b      	lsls	r3, r3, #1
 80008e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80008e4:	4413      	add	r3, r2
 80008e6:	881b      	ldrh	r3, [r3, #0]
 80008e8:	82fb      	strh	r3, [r7, #22]
            UB_VGA_SetPixel(x_lup+x,y_lup+y,
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	b29a      	uxth	r2, r3
 80008ee:	69fb      	ldr	r3, [r7, #28]
 80008f0:	b29b      	uxth	r3, r3
 80008f2:	4413      	add	r3, r2
 80008f4:	b298      	uxth	r0, r3
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	b29a      	uxth	r2, r3
 80008fa:	6a3b      	ldr	r3, [r7, #32]
 80008fc:	b29b      	uxth	r3, r3
 80008fe:	4413      	add	r3, r2
 8000900:	b29b      	uxth	r3, r3
 8000902:	8afa      	ldrh	r2, [r7, #22]
 8000904:	b2d2      	uxtb	r2, r2
 8000906:	4619      	mov	r1, r3
 8000908:	f001 fd98 	bl	800243c <UB_VGA_SetPixel>
        for (int x=0;x<bm_width;x++)
 800090c:	69fb      	ldr	r3, [r7, #28]
 800090e:	3301      	adds	r3, #1
 8000910:	61fb      	str	r3, [r7, #28]
 8000912:	69fb      	ldr	r3, [r7, #28]
 8000914:	2b31      	cmp	r3, #49	@ 0x31
 8000916:	dddb      	ble.n	80008d0 <API_draw_bitmap+0x64>
    for (int y=0;y<bm_height;y++)
 8000918:	6a3b      	ldr	r3, [r7, #32]
 800091a:	3301      	adds	r3, #1
 800091c:	623b      	str	r3, [r7, #32]
 800091e:	6a3b      	ldr	r3, [r7, #32]
 8000920:	2b31      	cmp	r3, #49	@ 0x31
 8000922:	ddd2      	ble.n	80008ca <API_draw_bitmap+0x5e>
                kleur);
        }
    }

	printing_done_flag = TRUE;
 8000924:	4b09      	ldr	r3, [pc, #36]	@ (800094c <API_draw_bitmap+0xe0>)
 8000926:	22ff      	movs	r2, #255	@ 0xff
 8000928:	701a      	strb	r2, [r3, #0]
	return 1;
 800092a:	2301      	movs	r3, #1
}
 800092c:	4618      	mov	r0, r3
 800092e:	3728      	adds	r7, #40	@ 0x28
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	080072b0 	.word	0x080072b0
 8000938:	08008638 	.word	0x08008638
 800093c:	0800ad48 	.word	0x0800ad48
 8000940:	0800c0d0 	.word	0x0800c0d0
 8000944:	0800d458 	.word	0x0800d458
 8000948:	080099c0 	.word	0x080099c0
 800094c:	20000074 	.word	0x20000074

08000950 <draw_char>:
	[75 ... 95] = {0},
};

#include "../Inc/error.h"
int draw_char(int x,int y,int colour,char c,int scale)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b090      	sub	sp, #64	@ 0x40
 8000954:	af00      	add	r7, sp, #0
 8000956:	60f8      	str	r0, [r7, #12]
 8000958:	60b9      	str	r1, [r7, #8]
 800095a:	607a      	str	r2, [r7, #4]
 800095c:	70fb      	strb	r3, [r7, #3]
	if ((c<32)||(c>127)) {
 800095e:	78fb      	ldrb	r3, [r7, #3]
 8000960:	2b1f      	cmp	r3, #31
 8000962:	d903      	bls.n	800096c <draw_char+0x1c>
 8000964:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000968:	2b00      	cmp	r3, #0
 800096a:	da0c      	bge.n	8000986 <draw_char+0x36>
		Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "draw_char", .msg = "Niet-ondersteund karakter" };
 800096c:	4a37      	ldr	r2, [pc, #220]	@ (8000a4c <draw_char+0xfc>)
 800096e:	f107 031c 	add.w	r3, r7, #28
 8000972:	ca07      	ldmia	r2, {r0, r1, r2}
 8000974:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		Error_Report(&err);
 8000978:	f107 031c 	add.w	r3, r7, #28
 800097c:	4618      	mov	r0, r3
 800097e:	f000 fdd9 	bl	8001534 <Error_Report>
		return 0;//invalid karakter
 8000982:	2300      	movs	r3, #0
 8000984:	e05d      	b.n	8000a42 <draw_char+0xf2>
	}
	const unsigned char*karakter=font8x8_basic[c - 32];
 8000986:	78fb      	ldrb	r3, [r7, #3]
 8000988:	3b20      	subs	r3, #32
 800098a:	00db      	lsls	r3, r3, #3
 800098c:	4a30      	ldr	r2, [pc, #192]	@ (8000a50 <draw_char+0x100>)
 800098e:	4413      	add	r3, r2
 8000990:	62fb      	str	r3, [r7, #44]	@ 0x2c
	// Check of karakter leeg is (alle bytes 0)
	int leeg = 1;
 8000992:	2301      	movs	r3, #1
 8000994:	63fb      	str	r3, [r7, #60]	@ 0x3c
	for(int rij=0;rij<8;rij++)
 8000996:	2300      	movs	r3, #0
 8000998:	63bb      	str	r3, [r7, #56]	@ 0x38
 800099a:	e00a      	b.n	80009b2 <draw_char+0x62>
		if(karakter[rij]) leeg = 0;
 800099c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800099e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80009a0:	4413      	add	r3, r2
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <draw_char+0x5c>
 80009a8:	2300      	movs	r3, #0
 80009aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
	for(int rij=0;rij<8;rij++)
 80009ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80009ae:	3301      	adds	r3, #1
 80009b0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80009b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80009b4:	2b07      	cmp	r3, #7
 80009b6:	ddf1      	ble.n	800099c <draw_char+0x4c>
	if(leeg) {
 80009b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d00c      	beq.n	80009d8 <draw_char+0x88>
		Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "draw_char", .msg = "Leeg font patroon" };
 80009be:	4a25      	ldr	r2, [pc, #148]	@ (8000a54 <draw_char+0x104>)
 80009c0:	f107 0310 	add.w	r3, r7, #16
 80009c4:	ca07      	ldmia	r2, {r0, r1, r2}
 80009c6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		Error_Report(&err);
 80009ca:	f107 0310 	add.w	r3, r7, #16
 80009ce:	4618      	mov	r0, r3
 80009d0:	f000 fdb0 	bl	8001534 <Error_Report>
		return 0;
 80009d4:	2300      	movs	r3, #0
 80009d6:	e034      	b.n	8000a42 <draw_char+0xf2>
	}
	for(int rij=0;rij<8;rij++)
 80009d8:	2300      	movs	r3, #0
 80009da:	637b      	str	r3, [r7, #52]	@ 0x34
 80009dc:	e02d      	b.n	8000a3a <draw_char+0xea>
	{
		unsigned char datarij=karakter[rij];
 80009de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80009e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80009e2:	4413      	add	r3, r2
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
		for(int kolom=0;kolom<8;kolom++)
 80009ea:	2300      	movs	r3, #0
 80009ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80009ee:	e01e      	b.n	8000a2e <draw_char+0xde>
			if (datarij & (1 << (7 - kolom)))
 80009f0:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80009f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009f6:	f1c3 0307 	rsb	r3, r3, #7
 80009fa:	fa42 f303 	asr.w	r3, r2, r3
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d010      	beq.n	8000a28 <draw_char+0xd8>
			{
				UB_VGA_SetPixel(kolom + x, rij + y, colour);
 8000a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a08:	b29a      	uxth	r2, r3
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	b29b      	uxth	r3, r3
 8000a0e:	4413      	add	r3, r2
 8000a10:	b298      	uxth	r0, r3
 8000a12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a14:	b29a      	uxth	r2, r3
 8000a16:	68bb      	ldr	r3, [r7, #8]
 8000a18:	b29b      	uxth	r3, r3
 8000a1a:	4413      	add	r3, r2
 8000a1c:	b29b      	uxth	r3, r3
 8000a1e:	687a      	ldr	r2, [r7, #4]
 8000a20:	b2d2      	uxtb	r2, r2
 8000a22:	4619      	mov	r1, r3
 8000a24:	f001 fd0a 	bl	800243c <UB_VGA_SetPixel>
		for(int kolom=0;kolom<8;kolom++)
 8000a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8000a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a30:	2b07      	cmp	r3, #7
 8000a32:	dddd      	ble.n	80009f0 <draw_char+0xa0>
	for(int rij=0;rij<8;rij++)
 8000a34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a36:	3301      	adds	r3, #1
 8000a38:	637b      	str	r3, [r7, #52]	@ 0x34
 8000a3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a3c:	2b07      	cmp	r3, #7
 8000a3e:	ddce      	ble.n	80009de <draw_char+0x8e>
			}
	}
	return 1;
 8000a40:	2301      	movs	r3, #1
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	3740      	adds	r7, #64	@ 0x40
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	08006e00 	.word	0x08006e00
 8000a50:	0800e7e0 	.word	0x0800e7e0
 8000a54:	08006e20 	.word	0x08006e20

08000a58 <API_draw_text>:

int API_draw_text(int x_lup,int y_lup,int color,char*text,char*fontname,int fontsize,int fontstyle,int reserved)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b08a      	sub	sp, #40	@ 0x28
 8000a5c:	af02      	add	r7, sp, #8
 8000a5e:	60f8      	str	r0, [r7, #12]
 8000a60:	60b9      	str	r1, [r7, #8]
 8000a62:	607a      	str	r2, [r7, #4]
 8000a64:	603b      	str	r3, [r7, #0]
    int cursor_x = x_lup;
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	61fb      	str	r3, [r7, #28]
    int cursor_y = y_lup;
 8000a6a:	68bb      	ldr	r3, [r7, #8]
 8000a6c:	61bb      	str	r3, [r7, #24]
    while (*text)
 8000a6e:	e012      	b.n	8000a96 <API_draw_text+0x3e>
    {
        int out=draw_char(cursor_x,cursor_y,color,*text,fontsize);
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	781a      	ldrb	r2, [r3, #0]
 8000a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a76:	9300      	str	r3, [sp, #0]
 8000a78:	4613      	mov	r3, r2
 8000a7a:	687a      	ldr	r2, [r7, #4]
 8000a7c:	69b9      	ldr	r1, [r7, #24]
 8000a7e:	69f8      	ldr	r0, [r7, #28]
 8000a80:	f7ff ff66 	bl	8000950 <draw_char>
 8000a84:	6178      	str	r0, [r7, #20]
        cursor_x+=(8* fontsize); 
 8000a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a88:	00db      	lsls	r3, r3, #3
 8000a8a:	69fa      	ldr	r2, [r7, #28]
 8000a8c:	4413      	add	r3, r2
 8000a8e:	61fb      	str	r3, [r7, #28]
        text++;
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	3301      	adds	r3, #1
 8000a94:	603b      	str	r3, [r7, #0]
    while (*text)
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d1e8      	bne.n	8000a70 <API_draw_text+0x18>
    }
	printing_done_flag = TRUE;
 8000a9e:	4b04      	ldr	r3, [pc, #16]	@ (8000ab0 <API_draw_text+0x58>)
 8000aa0:	22ff      	movs	r2, #255	@ 0xff
 8000aa2:	701a      	strb	r2, [r3, #0]
	return 1;
 8000aa4:	2301      	movs	r3, #1
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3720      	adds	r7, #32
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	20000074 	.word	0x20000074

08000ab4 <API_draw_fill>:

int API_draw_fill(int color)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b084      	sub	sp, #16
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
	for (int y = 0; y < VGA_DISPLAY_Y; y++)
 8000abc:	2300      	movs	r3, #0
 8000abe:	60fb      	str	r3, [r7, #12]
 8000ac0:	e015      	b.n	8000aee <API_draw_fill+0x3a>
	{
		for (int x = 0; x < VGA_DISPLAY_X; x++)
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	60bb      	str	r3, [r7, #8]
 8000ac6:	e00b      	b.n	8000ae0 <API_draw_fill+0x2c>
		{
			UB_VGA_SetPixel(x, y, color);
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	b29b      	uxth	r3, r3
 8000acc:	68fa      	ldr	r2, [r7, #12]
 8000ace:	b291      	uxth	r1, r2
 8000ad0:	687a      	ldr	r2, [r7, #4]
 8000ad2:	b2d2      	uxtb	r2, r2
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f001 fcb1 	bl	800243c <UB_VGA_SetPixel>
		for (int x = 0; x < VGA_DISPLAY_X; x++)
 8000ada:	68bb      	ldr	r3, [r7, #8]
 8000adc:	3301      	adds	r3, #1
 8000ade:	60bb      	str	r3, [r7, #8]
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000ae6:	dbef      	blt.n	8000ac8 <API_draw_fill+0x14>
	for (int y = 0; y < VGA_DISPLAY_Y; y++)
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	3301      	adds	r3, #1
 8000aec:	60fb      	str	r3, [r7, #12]
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	2bef      	cmp	r3, #239	@ 0xef
 8000af2:	dde6      	ble.n	8000ac2 <API_draw_fill+0xe>
		}
	}
	printing_done_flag = TRUE;
 8000af4:	4b03      	ldr	r3, [pc, #12]	@ (8000b04 <API_draw_fill+0x50>)
 8000af6:	22ff      	movs	r2, #255	@ 0xff
 8000af8:	701a      	strb	r2, [r3, #0]
	return 1;
 8000afa:	2301      	movs	r3, #1
}
 8000afc:	4618      	mov	r0, r3
 8000afe:	3710      	adds	r7, #16
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	20000074 	.word	0x20000074

08000b08 <API_draw_circle>:

int API_draw_circle(int x_center, int y_center, int radius, int color, int reserved)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b088      	sub	sp, #32
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	60f8      	str	r0, [r7, #12]
 8000b10:	60b9      	str	r1, [r7, #8]
 8000b12:	607a      	str	r2, [r7, #4]
 8000b14:	603b      	str	r3, [r7, #0]
	if (radius <= 0) return 0;
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	dc01      	bgt.n	8000b20 <API_draw_circle+0x18>
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	e0af      	b.n	8000c80 <API_draw_circle+0x178>
	int x = radius;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	61fb      	str	r3, [r7, #28]
	int y = 0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	61bb      	str	r3, [r7, #24]
	int err = 0;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	617b      	str	r3, [r7, #20]

	while (x >= y) {
 8000b2c:	e09f      	b.n	8000c6e <API_draw_circle+0x166>
		UB_VGA_SetPixel(x_center + x, y_center + y, color);
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	b29a      	uxth	r2, r3
 8000b32:	69fb      	ldr	r3, [r7, #28]
 8000b34:	b29b      	uxth	r3, r3
 8000b36:	4413      	add	r3, r2
 8000b38:	b298      	uxth	r0, r3
 8000b3a:	68bb      	ldr	r3, [r7, #8]
 8000b3c:	b29a      	uxth	r2, r3
 8000b3e:	69bb      	ldr	r3, [r7, #24]
 8000b40:	b29b      	uxth	r3, r3
 8000b42:	4413      	add	r3, r2
 8000b44:	b29b      	uxth	r3, r3
 8000b46:	683a      	ldr	r2, [r7, #0]
 8000b48:	b2d2      	uxtb	r2, r2
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	f001 fc76 	bl	800243c <UB_VGA_SetPixel>
		UB_VGA_SetPixel(x_center + y, y_center + x, color);
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	b29a      	uxth	r2, r3
 8000b54:	69bb      	ldr	r3, [r7, #24]
 8000b56:	b29b      	uxth	r3, r3
 8000b58:	4413      	add	r3, r2
 8000b5a:	b298      	uxth	r0, r3
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	b29a      	uxth	r2, r3
 8000b60:	69fb      	ldr	r3, [r7, #28]
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	4413      	add	r3, r2
 8000b66:	b29b      	uxth	r3, r3
 8000b68:	683a      	ldr	r2, [r7, #0]
 8000b6a:	b2d2      	uxtb	r2, r2
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	f001 fc65 	bl	800243c <UB_VGA_SetPixel>
		UB_VGA_SetPixel(x_center - y, y_center + x, color);
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	b29a      	uxth	r2, r3
 8000b76:	69bb      	ldr	r3, [r7, #24]
 8000b78:	b29b      	uxth	r3, r3
 8000b7a:	1ad3      	subs	r3, r2, r3
 8000b7c:	b298      	uxth	r0, r3
 8000b7e:	68bb      	ldr	r3, [r7, #8]
 8000b80:	b29a      	uxth	r2, r3
 8000b82:	69fb      	ldr	r3, [r7, #28]
 8000b84:	b29b      	uxth	r3, r3
 8000b86:	4413      	add	r3, r2
 8000b88:	b29b      	uxth	r3, r3
 8000b8a:	683a      	ldr	r2, [r7, #0]
 8000b8c:	b2d2      	uxtb	r2, r2
 8000b8e:	4619      	mov	r1, r3
 8000b90:	f001 fc54 	bl	800243c <UB_VGA_SetPixel>
		UB_VGA_SetPixel(x_center - x, y_center + y, color);
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	b29a      	uxth	r2, r3
 8000b98:	69fb      	ldr	r3, [r7, #28]
 8000b9a:	b29b      	uxth	r3, r3
 8000b9c:	1ad3      	subs	r3, r2, r3
 8000b9e:	b298      	uxth	r0, r3
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	b29a      	uxth	r2, r3
 8000ba4:	69bb      	ldr	r3, [r7, #24]
 8000ba6:	b29b      	uxth	r3, r3
 8000ba8:	4413      	add	r3, r2
 8000baa:	b29b      	uxth	r3, r3
 8000bac:	683a      	ldr	r2, [r7, #0]
 8000bae:	b2d2      	uxtb	r2, r2
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	f001 fc43 	bl	800243c <UB_VGA_SetPixel>
		UB_VGA_SetPixel(x_center - x, y_center - y, color);
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	b29a      	uxth	r2, r3
 8000bba:	69fb      	ldr	r3, [r7, #28]
 8000bbc:	b29b      	uxth	r3, r3
 8000bbe:	1ad3      	subs	r3, r2, r3
 8000bc0:	b298      	uxth	r0, r3
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	b29a      	uxth	r2, r3
 8000bc6:	69bb      	ldr	r3, [r7, #24]
 8000bc8:	b29b      	uxth	r3, r3
 8000bca:	1ad3      	subs	r3, r2, r3
 8000bcc:	b29b      	uxth	r3, r3
 8000bce:	683a      	ldr	r2, [r7, #0]
 8000bd0:	b2d2      	uxtb	r2, r2
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	f001 fc32 	bl	800243c <UB_VGA_SetPixel>
		UB_VGA_SetPixel(x_center - y, y_center - x, color);
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	b29a      	uxth	r2, r3
 8000bdc:	69bb      	ldr	r3, [r7, #24]
 8000bde:	b29b      	uxth	r3, r3
 8000be0:	1ad3      	subs	r3, r2, r3
 8000be2:	b298      	uxth	r0, r3
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	b29a      	uxth	r2, r3
 8000be8:	69fb      	ldr	r3, [r7, #28]
 8000bea:	b29b      	uxth	r3, r3
 8000bec:	1ad3      	subs	r3, r2, r3
 8000bee:	b29b      	uxth	r3, r3
 8000bf0:	683a      	ldr	r2, [r7, #0]
 8000bf2:	b2d2      	uxtb	r2, r2
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	f001 fc21 	bl	800243c <UB_VGA_SetPixel>
		UB_VGA_SetPixel(x_center + y, y_center - x, color);
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	b29a      	uxth	r2, r3
 8000bfe:	69bb      	ldr	r3, [r7, #24]
 8000c00:	b29b      	uxth	r3, r3
 8000c02:	4413      	add	r3, r2
 8000c04:	b298      	uxth	r0, r3
 8000c06:	68bb      	ldr	r3, [r7, #8]
 8000c08:	b29a      	uxth	r2, r3
 8000c0a:	69fb      	ldr	r3, [r7, #28]
 8000c0c:	b29b      	uxth	r3, r3
 8000c0e:	1ad3      	subs	r3, r2, r3
 8000c10:	b29b      	uxth	r3, r3
 8000c12:	683a      	ldr	r2, [r7, #0]
 8000c14:	b2d2      	uxtb	r2, r2
 8000c16:	4619      	mov	r1, r3
 8000c18:	f001 fc10 	bl	800243c <UB_VGA_SetPixel>
		UB_VGA_SetPixel(x_center + x, y_center - y, color);
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	b29a      	uxth	r2, r3
 8000c20:	69fb      	ldr	r3, [r7, #28]
 8000c22:	b29b      	uxth	r3, r3
 8000c24:	4413      	add	r3, r2
 8000c26:	b298      	uxth	r0, r3
 8000c28:	68bb      	ldr	r3, [r7, #8]
 8000c2a:	b29a      	uxth	r2, r3
 8000c2c:	69bb      	ldr	r3, [r7, #24]
 8000c2e:	b29b      	uxth	r3, r3
 8000c30:	1ad3      	subs	r3, r2, r3
 8000c32:	b29b      	uxth	r3, r3
 8000c34:	683a      	ldr	r2, [r7, #0]
 8000c36:	b2d2      	uxtb	r2, r2
 8000c38:	4619      	mov	r1, r3
 8000c3a:	f001 fbff 	bl	800243c <UB_VGA_SetPixel>

		y += 1;
 8000c3e:	69bb      	ldr	r3, [r7, #24]
 8000c40:	3301      	adds	r3, #1
 8000c42:	61bb      	str	r3, [r7, #24]
		if (err <= 0) {
 8000c44:	697b      	ldr	r3, [r7, #20]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	dc05      	bgt.n	8000c56 <API_draw_circle+0x14e>
			err += 2*y + 1;
 8000c4a:	69bb      	ldr	r3, [r7, #24]
 8000c4c:	005b      	lsls	r3, r3, #1
 8000c4e:	3301      	adds	r3, #1
 8000c50:	697a      	ldr	r2, [r7, #20]
 8000c52:	4413      	add	r3, r2
 8000c54:	617b      	str	r3, [r7, #20]
		}
		if (err > 0) {
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	dd08      	ble.n	8000c6e <API_draw_circle+0x166>
			x -= 1;
 8000c5c:	69fb      	ldr	r3, [r7, #28]
 8000c5e:	3b01      	subs	r3, #1
 8000c60:	61fb      	str	r3, [r7, #28]
			err -= 2*x + 1;
 8000c62:	69fb      	ldr	r3, [r7, #28]
 8000c64:	005b      	lsls	r3, r3, #1
 8000c66:	3301      	adds	r3, #1
 8000c68:	697a      	ldr	r2, [r7, #20]
 8000c6a:	1ad3      	subs	r3, r2, r3
 8000c6c:	617b      	str	r3, [r7, #20]
	while (x >= y) {
 8000c6e:	69fa      	ldr	r2, [r7, #28]
 8000c70:	69bb      	ldr	r3, [r7, #24]
 8000c72:	429a      	cmp	r2, r3
 8000c74:	f6bf af5b 	bge.w	8000b2e <API_draw_circle+0x26>
		}
	}
	printing_done_flag = TRUE;
 8000c78:	4b03      	ldr	r3, [pc, #12]	@ (8000c88 <API_draw_circle+0x180>)
 8000c7a:	22ff      	movs	r2, #255	@ 0xff
 8000c7c:	701a      	strb	r2, [r3, #0]
	return 1;
 8000c7e:	2301      	movs	r3, #1
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	3720      	adds	r7, #32
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	20000074 	.word	0x20000074

08000c8c <parse_msg>:
 * @brief functie om inkomende berichten te parsen voor de individuele commando's. run "argList args;" voor het aanmaken van de struct.
 * @param msg, de array om door te parsen
 * @param args, &adres van de struct waar de argumenten in moeten komen
 */
uint8_t parse_msg(char *msg, argList *args)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b086      	sub	sp, #24
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	6039      	str	r1, [r7, #0]
	args->count = 0;
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	2200      	movs	r2, #0
 8000c9a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	printing_done_flag = FALSE;
 8000c9e:	4b1b      	ldr	r3, [pc, #108]	@ (8000d0c <parse_msg+0x80>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	701a      	strb	r2, [r3, #0]
	
	char *tok = strtok(msg, ",");
 8000ca4:	491a      	ldr	r1, [pc, #104]	@ (8000d10 <parse_msg+0x84>)
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f005 fa1c 	bl	80060e4 <strtok>
 8000cac:	6178      	str	r0, [r7, #20]
	
	if (tok == NULL){
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d11e      	bne.n	8000cf2 <parse_msg+0x66>
		{ Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "geen tokens in bericht" }; Error_Report(&err); }
 8000cb4:	4a17      	ldr	r2, [pc, #92]	@ (8000d14 <parse_msg+0x88>)
 8000cb6:	f107 0308 	add.w	r3, r7, #8
 8000cba:	ca07      	ldmia	r2, {r0, r1, r2}
 8000cbc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000cc0:	f107 0308 	add.w	r3, r7, #8
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f000 fc35 	bl	8001534 <Error_Report>
		return (0);
 8000cca:	2300      	movs	r3, #0
 8000ccc:	e01a      	b.n	8000d04 <parse_msg+0x78>
	}

	while (tok && args->count < MAX_ARG_COUNT){
		args->tokens[args->count++] = tok;		//zet elke token in opvolgende posities van args.tokens
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000cd4:	1c5a      	adds	r2, r3, #1
 8000cd6:	b2d1      	uxtb	r1, r2
 8000cd8:	683a      	ldr	r2, [r7, #0]
 8000cda:	f882 1030 	strb.w	r1, [r2, #48]	@ 0x30
 8000cde:	4619      	mov	r1, r3
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	697a      	ldr	r2, [r7, #20]
 8000ce4:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		tok = strtok(NULL, ",");
 8000ce8:	4909      	ldr	r1, [pc, #36]	@ (8000d10 <parse_msg+0x84>)
 8000cea:	2000      	movs	r0, #0
 8000cec:	f005 f9fa 	bl	80060e4 <strtok>
 8000cf0:	6178      	str	r0, [r7, #20]
	while (tok && args->count < MAX_ARG_COUNT){
 8000cf2:	697b      	ldr	r3, [r7, #20]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d004      	beq.n	8000d02 <parse_msg+0x76>
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000cfe:	2b0b      	cmp	r3, #11
 8000d00:	d9e5      	bls.n	8000cce <parse_msg+0x42>
	}
	return (1);
 8000d02:	2301      	movs	r3, #1
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	3718      	adds	r7, #24
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	20000074 	.word	0x20000074
 8000d10:	08006e7c 	.word	0x08006e7c
 8000d14:	08006ea4 	.word	0x08006ea4

08000d18 <process_msg>:
/*
 * @brief functie om het gesplitste bericht te analyseren voor welk commando is aangevraagd. en roept vervolgens de bijbehorende functie aan
 * @param
 */
uint8_t process_msg(const argList *args)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b08a      	sub	sp, #40	@ 0x28
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
    if (args->count == 0)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d10c      	bne.n	8000d44 <process_msg+0x2c>
    {
	    	{ Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "geen argumenten" }; Error_Report(&err); }
 8000d2a:	4a20      	ldr	r2, [pc, #128]	@ (8000dac <process_msg+0x94>)
 8000d2c:	f107 0314 	add.w	r3, r7, #20
 8000d30:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d32:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000d36:	f107 0314 	add.w	r3, r7, #20
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f000 fbfa 	bl	8001534 <Error_Report>
	    	return (0);
 8000d40:	2300      	movs	r3, #0
 8000d42:	e02e      	b.n	8000da2 <process_msg+0x8a>
    }


    const char *cmd = args->tokens[0];
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	623b      	str	r3, [r7, #32]

	int i;
	for (i = 0; commands[i].name != NULL; i++) {
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d4e:	e016      	b.n	8000d7e <process_msg+0x66>
		if (strcmp(cmd, commands[i].name) == 0) {
 8000d50:	4a17      	ldr	r2, [pc, #92]	@ (8000db0 <process_msg+0x98>)
 8000d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d54:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000d58:	4619      	mov	r1, r3
 8000d5a:	6a38      	ldr	r0, [r7, #32]
 8000d5c:	f7ff fa38 	bl	80001d0 <strcmp>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d108      	bne.n	8000d78 <process_msg+0x60>
			return commands[i].fn((argList *)args);
 8000d66:	4a12      	ldr	r2, [pc, #72]	@ (8000db0 <process_msg+0x98>)
 8000d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d6a:	00db      	lsls	r3, r3, #3
 8000d6c:	4413      	add	r3, r2
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	6878      	ldr	r0, [r7, #4]
 8000d72:	4798      	blx	r3
 8000d74:	4603      	mov	r3, r0
 8000d76:	e014      	b.n	8000da2 <process_msg+0x8a>
	for (i = 0; commands[i].name != NULL; i++) {
 8000d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d7e:	4a0c      	ldr	r2, [pc, #48]	@ (8000db0 <process_msg+0x98>)
 8000d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d82:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d1e2      	bne.n	8000d50 <process_msg+0x38>
		}
	}
	// Error feedback bij onbekend commando
	{
		Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "Onbekend commando" };
 8000d8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000db4 <process_msg+0x9c>)
 8000d8c:	f107 0308 	add.w	r3, r7, #8
 8000d90:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d92:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		Error_Report(&err);
 8000d96:	f107 0308 	add.w	r3, r7, #8
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f000 fbca 	bl	8001534 <Error_Report>
	}
	return (0); //error code onbekend argument
 8000da0:	2300      	movs	r3, #0
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3728      	adds	r7, #40	@ 0x28
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	08006ec0 	.word	0x08006ec0
 8000db0:	20000000 	.word	0x20000000
 8000db4:	08006ee0 	.word	0x08006ee0

08000db8 <call_tekst>:
								/*Calling functies*/
/**
 * @brief functie om de logic layer aan te sturen (tekst)
 */
uint8_t call_tekst(argList *args)
{
 8000db8:	b590      	push	{r4, r7, lr}
 8000dba:	b0ab      	sub	sp, #172	@ 0xac
 8000dbc:	af04      	add	r7, sp, #16
 8000dbe:	6078      	str	r0, [r7, #4]
	if (args->count < 8) {
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000dc6:	2b07      	cmp	r3, #7
 8000dc8:	d80c      	bhi.n	8000de4 <call_tekst+0x2c>
		{ Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "tekst: te weinig argumenten" }; Error_Report(&err); }
 8000dca:	4a35      	ldr	r2, [pc, #212]	@ (8000ea0 <call_tekst+0xe8>)
 8000dcc:	f107 030c 	add.w	r3, r7, #12
 8000dd0:	ca07      	ldmia	r2, {r0, r1, r2}
 8000dd2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000dd6:	f107 030c 	add.w	r3, r7, #12
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f000 fbaa 	bl	8001534 <Error_Report>
		return 0;
 8000de0:	2300      	movs	r3, #0
 8000de2:	e058      	b.n	8000e96 <call_tekst+0xde>
	}
	uint8_t xp = atoi(args->tokens[1]);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	4618      	mov	r0, r3
 8000dea:	f004 fedf 	bl	8005bac <atoi>
 8000dee:	4603      	mov	r3, r0
 8000df0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
	uint8_t yp = atoi(args->tokens[2]);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	689b      	ldr	r3, [r3, #8]
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f004 fed7 	bl	8005bac <atoi>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
	char color[10]; strncpy(color, args->tokens[3], sizeof(color)-1); color[sizeof(color)-1] = '\0';
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	68d9      	ldr	r1, [r3, #12]
 8000e08:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000e0c:	2209      	movs	r2, #9
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f005 f954 	bl	80060bc <strncpy>
 8000e14:	2300      	movs	r3, #0
 8000e16:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
	char txtPrint[80]; strncpy(txtPrint, args->tokens[4], sizeof(txtPrint)-1); txtPrint[sizeof(txtPrint)-1] = '\0';
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	6919      	ldr	r1, [r3, #16]
 8000e1e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000e22:	224f      	movs	r2, #79	@ 0x4f
 8000e24:	4618      	mov	r0, r3
 8000e26:	f005 f949 	bl	80060bc <strncpy>
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	char font[15]; strncpy(font, args->tokens[5], sizeof(font)-1); font[sizeof(font)-1] = '\0';
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6959      	ldr	r1, [r3, #20]
 8000e34:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e38:	220e      	movs	r2, #14
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f005 f93e 	bl	80060bc <strncpy>
 8000e40:	2300      	movs	r3, #0
 8000e42:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	uint8_t siz = atoi(args->tokens[6]);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	699b      	ldr	r3, [r3, #24]
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f004 feae 	bl	8005bac <atoi>
 8000e50:	4603      	mov	r3, r0
 8000e52:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
	char modif[15]; strncpy(modif, args->tokens[7], sizeof(modif)-1); modif[sizeof(modif)-1] = '\0';
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	69d9      	ldr	r1, [r3, #28]
 8000e5a:	f107 0318 	add.w	r3, r7, #24
 8000e5e:	220e      	movs	r2, #14
 8000e60:	4618      	mov	r0, r3
 8000e62:	f005 f92b 	bl	80060bc <strncpy>
 8000e66:	2300      	movs	r3, #0
 8000e68:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	return logicAPICalltxt(xp, yp, color, txtPrint, font, siz, modif);
 8000e6c:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000e70:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 8000e74:	f897 1096 	ldrb.w	r1, [r7, #150]	@ 0x96
 8000e78:	f897 0097 	ldrb.w	r0, [r7, #151]	@ 0x97
 8000e7c:	f107 0318 	add.w	r3, r7, #24
 8000e80:	9302      	str	r3, [sp, #8]
 8000e82:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8000e86:	9301      	str	r3, [sp, #4]
 8000e88:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e8c:	9300      	str	r3, [sp, #0]
 8000e8e:	4623      	mov	r3, r4
 8000e90:	f000 fab8 	bl	8001404 <logicAPICalltxt>
 8000e94:	4603      	mov	r3, r0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	379c      	adds	r7, #156	@ 0x9c
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd90      	pop	{r4, r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	08006f08 	.word	0x08006f08

08000ea4 <call_fill>:

/**
 * @brief functie om de logic layer aan te sturen (clearscherm)
 */
uint8_t call_fill(argList *args)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b088      	sub	sp, #32
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
	if (args->count < 2) {
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000eb2:	2b01      	cmp	r3, #1
 8000eb4:	d80c      	bhi.n	8000ed0 <call_fill+0x2c>
		{ Error_t err = { .layer = LAYER_APP, .code = ERR_PARAM, .module = "MsgParser", .msg = "fill: te weinig argumenten" }; Error_Report(&err); }
 8000eb6:	4a10      	ldr	r2, [pc, #64]	@ (8000ef8 <call_fill+0x54>)
 8000eb8:	f107 0308 	add.w	r3, r7, #8
 8000ebc:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ebe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000ec2:	f107 0308 	add.w	r3, r7, #8
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f000 fb34 	bl	8001534 <Error_Report>
		return 0;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	e00f      	b.n	8000ef0 <call_fill+0x4c>
	}
	char color[10]; strncpy(color, args->tokens[1], sizeof(color)-1); color[sizeof(color)-1] = '\0';
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6859      	ldr	r1, [r3, #4]
 8000ed4:	f107 0314 	add.w	r3, r7, #20
 8000ed8:	2209      	movs	r2, #9
 8000eda:	4618      	mov	r0, r3
 8000edc:	f005 f8ee 	bl	80060bc <strncpy>
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	777b      	strb	r3, [r7, #29]
	return logicAPICallfill(color);
 8000ee4:	f107 0314 	add.w	r3, r7, #20
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f000 f9b1 	bl	8001250 <logicAPICallfill>
 8000eee:	4603      	mov	r3, r0
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3720      	adds	r7, #32
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	08006f30 	.word	0x08006f30

08000efc <call_lijn>:

/**
 * @brief functie om de logic layer aan te sturen (lijn)
 */
uint8_t call_lijn(argList *args)
{
 8000efc:	b590      	push	{r4, r7, lr}
 8000efe:	b089      	sub	sp, #36	@ 0x24
 8000f00:	af02      	add	r7, sp, #8
 8000f02:	6078      	str	r0, [r7, #4]
	if (args->count < 7) return 0;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000f0a:	2b06      	cmp	r3, #6
 8000f0c:	d801      	bhi.n	8000f12 <call_lijn+0x16>
 8000f0e:	2300      	movs	r3, #0
 8000f10:	e039      	b.n	8000f86 <call_lijn+0x8a>
	uint8_t x1p = atoi(args->tokens[1]);
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	4618      	mov	r0, r3
 8000f18:	f004 fe48 	bl	8005bac <atoi>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	75fb      	strb	r3, [r7, #23]
	uint8_t y1p = atoi(args->tokens[2]);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	689b      	ldr	r3, [r3, #8]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f004 fe41 	bl	8005bac <atoi>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	75bb      	strb	r3, [r7, #22]
	uint8_t x2p = atoi(args->tokens[3]);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	68db      	ldr	r3, [r3, #12]
 8000f32:	4618      	mov	r0, r3
 8000f34:	f004 fe3a 	bl	8005bac <atoi>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	757b      	strb	r3, [r7, #21]
	uint8_t y2p = atoi(args->tokens[4]);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	691b      	ldr	r3, [r3, #16]
 8000f40:	4618      	mov	r0, r3
 8000f42:	f004 fe33 	bl	8005bac <atoi>
 8000f46:	4603      	mov	r3, r0
 8000f48:	753b      	strb	r3, [r7, #20]
	char color[10]; strncpy(color, args->tokens[5], sizeof(color)-1); color[sizeof(color)-1] = '\0';
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6959      	ldr	r1, [r3, #20]
 8000f4e:	f107 0308 	add.w	r3, r7, #8
 8000f52:	2209      	movs	r2, #9
 8000f54:	4618      	mov	r0, r3
 8000f56:	f005 f8b1 	bl	80060bc <strncpy>
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	747b      	strb	r3, [r7, #17]
	uint8_t siz = atoi(args->tokens[6]);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	699b      	ldr	r3, [r3, #24]
 8000f62:	4618      	mov	r0, r3
 8000f64:	f004 fe22 	bl	8005bac <atoi>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	74fb      	strb	r3, [r7, #19]
	return logicAPICallLijn(x1p, y1p, x2p, y2p, color, siz);
 8000f6c:	7d3c      	ldrb	r4, [r7, #20]
 8000f6e:	7d7a      	ldrb	r2, [r7, #21]
 8000f70:	7db9      	ldrb	r1, [r7, #22]
 8000f72:	7df8      	ldrb	r0, [r7, #23]
 8000f74:	7cfb      	ldrb	r3, [r7, #19]
 8000f76:	9301      	str	r3, [sp, #4]
 8000f78:	f107 0308 	add.w	r3, r7, #8
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	4623      	mov	r3, r4
 8000f80:	f000 f97e 	bl	8001280 <logicAPICallLijn>
 8000f84:	4603      	mov	r3, r0
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	371c      	adds	r7, #28
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd90      	pop	{r4, r7, pc}

08000f8e <call_rechthoek>:

/**
 * @brief functie om de logic layer aan te sturen (rechthoek)
 */
uint8_t call_rechthoek(argList *args)
{
 8000f8e:	b590      	push	{r4, r7, lr}
 8000f90:	b089      	sub	sp, #36	@ 0x24
 8000f92:	af02      	add	r7, sp, #8
 8000f94:	6078      	str	r0, [r7, #4]
	if (args->count < 7) return 0;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000f9c:	2b06      	cmp	r3, #6
 8000f9e:	d801      	bhi.n	8000fa4 <call_rechthoek+0x16>
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	e039      	b.n	8001018 <call_rechthoek+0x8a>
	uint8_t x1p = atoi(args->tokens[1]);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f004 fdff 	bl	8005bac <atoi>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	75fb      	strb	r3, [r7, #23]
	uint8_t y1p = atoi(args->tokens[2]);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	689b      	ldr	r3, [r3, #8]
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f004 fdf8 	bl	8005bac <atoi>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	75bb      	strb	r3, [r7, #22]
	uint8_t x2p = atoi(args->tokens[3]);
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f004 fdf1 	bl	8005bac <atoi>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	757b      	strb	r3, [r7, #21]
	uint8_t y2p = atoi(args->tokens[4]);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	691b      	ldr	r3, [r3, #16]
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f004 fdea 	bl	8005bac <atoi>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	753b      	strb	r3, [r7, #20]
	char color[10]; strncpy(color, args->tokens[5], sizeof(color)-1); color[sizeof(color)-1] = '\0';
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6959      	ldr	r1, [r3, #20]
 8000fe0:	f107 0308 	add.w	r3, r7, #8
 8000fe4:	2209      	movs	r2, #9
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f005 f868 	bl	80060bc <strncpy>
 8000fec:	2300      	movs	r3, #0
 8000fee:	747b      	strb	r3, [r7, #17]
	uint8_t filled = atoi(args->tokens[6]);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	699b      	ldr	r3, [r3, #24]
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f004 fdd9 	bl	8005bac <atoi>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	74fb      	strb	r3, [r7, #19]
	return logicAPICallRechthoek(x1p, y1p, x2p, y2p, color, filled);
 8000ffe:	7d3c      	ldrb	r4, [r7, #20]
 8001000:	7d7a      	ldrb	r2, [r7, #21]
 8001002:	7db9      	ldrb	r1, [r7, #22]
 8001004:	7df8      	ldrb	r0, [r7, #23]
 8001006:	7cfb      	ldrb	r3, [r7, #19]
 8001008:	9301      	str	r3, [sp, #4]
 800100a:	f107 0308 	add.w	r3, r7, #8
 800100e:	9300      	str	r3, [sp, #0]
 8001010:	4623      	mov	r3, r4
 8001012:	f000 f969 	bl	80012e8 <logicAPICallRechthoek>
 8001016:	4603      	mov	r3, r0
}
 8001018:	4618      	mov	r0, r3
 800101a:	371c      	adds	r7, #28
 800101c:	46bd      	mov	sp, r7
 800101e:	bd90      	pop	{r4, r7, pc}

08001020 <call_bitmap>:

/**
 * @brief functie om de logic layer aan te sturen (bitmap)
 */
uint8_t call_bitmap(argList *args)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
	if (args->count < 4) return 0;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800102e:	2b03      	cmp	r3, #3
 8001030:	d801      	bhi.n	8001036 <call_bitmap+0x16>
 8001032:	2300      	movs	r3, #0
 8001034:	e01b      	b.n	800106e <call_bitmap+0x4e>
	uint8_t bmpnr = atoi(args->tokens[1]);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	4618      	mov	r0, r3
 800103c:	f004 fdb6 	bl	8005bac <atoi>
 8001040:	4603      	mov	r3, r0
 8001042:	73fb      	strb	r3, [r7, #15]
	uint8_t xp = atoi(args->tokens[2]);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	4618      	mov	r0, r3
 800104a:	f004 fdaf 	bl	8005bac <atoi>
 800104e:	4603      	mov	r3, r0
 8001050:	73bb      	strb	r3, [r7, #14]
	uint8_t yp = atoi(args->tokens[3]);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	4618      	mov	r0, r3
 8001058:	f004 fda8 	bl	8005bac <atoi>
 800105c:	4603      	mov	r3, r0
 800105e:	737b      	strb	r3, [r7, #13]
	return logicAPICallbitmap(bmpnr, xp, yp);
 8001060:	7b7a      	ldrb	r2, [r7, #13]
 8001062:	7bb9      	ldrb	r1, [r7, #14]
 8001064:	7bfb      	ldrb	r3, [r7, #15]
 8001066:	4618      	mov	r0, r3
 8001068:	f000 f9b2 	bl	80013d0 <logicAPICallbitmap>
 800106c:	4603      	mov	r3, r0
}
 800106e:	4618      	mov	r0, r3
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
	...

08001078 <call_wacht>:

uint8_t call_wacht(argList *args)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b086      	sub	sp, #24
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_STATE, .module = "MsgParser", .msg = "wacht niet ondersteund" }; Error_Report(&err); }
 8001080:	4a07      	ldr	r2, [pc, #28]	@ (80010a0 <call_wacht+0x28>)
 8001082:	f107 030c 	add.w	r3, r7, #12
 8001086:	ca07      	ldmia	r2, {r0, r1, r2}
 8001088:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800108c:	f107 030c 	add.w	r3, r7, #12
 8001090:	4618      	mov	r0, r3
 8001092:	f000 fa4f 	bl	8001534 <Error_Report>
	return 0;
 8001096:	2300      	movs	r3, #0
}
 8001098:	4618      	mov	r0, r3
 800109a:	3718      	adds	r7, #24
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	08006f54 	.word	0x08006f54

080010a4 <call_herhaal>:

uint8_t call_herhaal(argList *args)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_STATE, .module = "MsgParser", .msg = "herhaal niet ondersteund" }; Error_Report(&err); }
 80010ac:	4a07      	ldr	r2, [pc, #28]	@ (80010cc <call_herhaal+0x28>)
 80010ae:	f107 030c 	add.w	r3, r7, #12
 80010b2:	ca07      	ldmia	r2, {r0, r1, r2}
 80010b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80010b8:	f107 030c 	add.w	r3, r7, #12
 80010bc:	4618      	mov	r0, r3
 80010be:	f000 fa39 	bl	8001534 <Error_Report>
	return 0;
 80010c2:	2300      	movs	r3, #0
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3718      	adds	r7, #24
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	08006f7c 	.word	0x08006f7c

080010d0 <call_cirkel>:

uint8_t call_cirkel(argList *args)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
	if (args->count < 5) return 0;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80010de:	2b04      	cmp	r3, #4
 80010e0:	d801      	bhi.n	80010e6 <call_cirkel+0x16>
 80010e2:	2300      	movs	r3, #0
 80010e4:	e026      	b.n	8001134 <call_cirkel+0x64>
	uint8_t xp = atoi(args->tokens[1]);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	4618      	mov	r0, r3
 80010ec:	f004 fd5e 	bl	8005bac <atoi>
 80010f0:	4603      	mov	r3, r0
 80010f2:	75fb      	strb	r3, [r7, #23]
	uint8_t yp = atoi(args->tokens[2]);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	689b      	ldr	r3, [r3, #8]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f004 fd57 	bl	8005bac <atoi>
 80010fe:	4603      	mov	r3, r0
 8001100:	75bb      	strb	r3, [r7, #22]
	uint8_t siz = atoi(args->tokens[3]);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	68db      	ldr	r3, [r3, #12]
 8001106:	4618      	mov	r0, r3
 8001108:	f004 fd50 	bl	8005bac <atoi>
 800110c:	4603      	mov	r3, r0
 800110e:	757b      	strb	r3, [r7, #21]
	char color[10]; strncpy(color, args->tokens[4], sizeof(color)-1); color[sizeof(color)-1] = '\0';
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6919      	ldr	r1, [r3, #16]
 8001114:	f107 0308 	add.w	r3, r7, #8
 8001118:	2209      	movs	r2, #9
 800111a:	4618      	mov	r0, r3
 800111c:	f004 ffce 	bl	80060bc <strncpy>
 8001120:	2300      	movs	r3, #0
 8001122:	747b      	strb	r3, [r7, #17]
	return logicAPICallcirkel(xp, yp, siz, color);
 8001124:	f107 0308 	add.w	r3, r7, #8
 8001128:	7d7a      	ldrb	r2, [r7, #21]
 800112a:	7db9      	ldrb	r1, [r7, #22]
 800112c:	7df8      	ldrb	r0, [r7, #23]
 800112e:	f000 f92d 	bl	800138c <logicAPICallcirkel>
 8001132:	4603      	mov	r3, r0
}
 8001134:	4618      	mov	r0, r3
 8001136:	3718      	adds	r7, #24
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}

0800113c <call_figuur>:

uint8_t call_figuur(argList *args)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_STATE, .module = "MsgParser", .msg = "figuur niet gemplementeerd" }; Error_Report(&err); }
 8001144:	4a07      	ldr	r2, [pc, #28]	@ (8001164 <call_figuur+0x28>)
 8001146:	f107 030c 	add.w	r3, r7, #12
 800114a:	ca07      	ldmia	r2, {r0, r1, r2}
 800114c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001150:	f107 030c 	add.w	r3, r7, #12
 8001154:	4618      	mov	r0, r3
 8001156:	f000 f9ed 	bl	8001534 <Error_Report>
	return 0;
 800115a:	2300      	movs	r3, #0
}
 800115c:	4618      	mov	r0, r3
 800115e:	3718      	adds	r7, #24
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	08006fa8 	.word	0x08006fa8

08001168 <color_from_string>:
#include "api_draw_functies.h"
#include <string.h>
#include <stdlib.h>

static uint8_t color_from_string(const char *color)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
    if (color == NULL) return VGA_COL_BLACK;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d101      	bne.n	800117a <color_from_string+0x12>
 8001176:	2300      	movs	r3, #0
 8001178:	e056      	b.n	8001228 <color_from_string+0xc0>
    // If numeric string, use atoi
    if (color[0] >= '0' && color[0] <= '9'){
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001180:	d909      	bls.n	8001196 <color_from_string+0x2e>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2b39      	cmp	r3, #57	@ 0x39
 8001188:	d805      	bhi.n	8001196 <color_from_string+0x2e>
        return (uint8_t)atoi(color);
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f004 fd0e 	bl	8005bac <atoi>
 8001190:	4603      	mov	r3, r0
 8001192:	b2db      	uxtb	r3, r3
 8001194:	e048      	b.n	8001228 <color_from_string+0xc0>
    }
    // Kleuren naam mapping
	if (strcmp(color, "wit") == 0)     return VGA_COL_WHITE;
 8001196:	4926      	ldr	r1, [pc, #152]	@ (8001230 <color_from_string+0xc8>)
 8001198:	6878      	ldr	r0, [r7, #4]
 800119a:	f7ff f819 	bl	80001d0 <strcmp>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d101      	bne.n	80011a8 <color_from_string+0x40>
 80011a4:	23ff      	movs	r3, #255	@ 0xff
 80011a6:	e03f      	b.n	8001228 <color_from_string+0xc0>
    if (strcmp(color, "zwart") == 0)   return VGA_COL_BLACK;
 80011a8:	4922      	ldr	r1, [pc, #136]	@ (8001234 <color_from_string+0xcc>)
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f7ff f810 	bl	80001d0 <strcmp>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d101      	bne.n	80011ba <color_from_string+0x52>
 80011b6:	2300      	movs	r3, #0
 80011b8:	e036      	b.n	8001228 <color_from_string+0xc0>
    if (strcmp(color, "rood") == 0)    return VGA_COL_RED;
 80011ba:	491f      	ldr	r1, [pc, #124]	@ (8001238 <color_from_string+0xd0>)
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f7ff f807 	bl	80001d0 <strcmp>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d101      	bne.n	80011cc <color_from_string+0x64>
 80011c8:	23e0      	movs	r3, #224	@ 0xe0
 80011ca:	e02d      	b.n	8001228 <color_from_string+0xc0>
    if (strcmp(color, "groen") == 0)   return VGA_COL_GREEN;
 80011cc:	491b      	ldr	r1, [pc, #108]	@ (800123c <color_from_string+0xd4>)
 80011ce:	6878      	ldr	r0, [r7, #4]
 80011d0:	f7fe fffe 	bl	80001d0 <strcmp>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d101      	bne.n	80011de <color_from_string+0x76>
 80011da:	231c      	movs	r3, #28
 80011dc:	e024      	b.n	8001228 <color_from_string+0xc0>
    if (strcmp(color, "blauw") == 0)   return VGA_COL_BLUE;
 80011de:	4918      	ldr	r1, [pc, #96]	@ (8001240 <color_from_string+0xd8>)
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f7fe fff5 	bl	80001d0 <strcmp>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d101      	bne.n	80011f0 <color_from_string+0x88>
 80011ec:	2303      	movs	r3, #3
 80011ee:	e01b      	b.n	8001228 <color_from_string+0xc0>
    if (strcmp(color, "geel") == 0)    return VGA_COL_YELLOW;
 80011f0:	4914      	ldr	r1, [pc, #80]	@ (8001244 <color_from_string+0xdc>)
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f7fe ffec 	bl	80001d0 <strcmp>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d101      	bne.n	8001202 <color_from_string+0x9a>
 80011fe:	23fc      	movs	r3, #252	@ 0xfc
 8001200:	e012      	b.n	8001228 <color_from_string+0xc0>
    if (strcmp(color, "cyaan") == 0)   return VGA_COL_CYAN;
 8001202:	4911      	ldr	r1, [pc, #68]	@ (8001248 <color_from_string+0xe0>)
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7fe ffe3 	bl	80001d0 <strcmp>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d101      	bne.n	8001214 <color_from_string+0xac>
 8001210:	231f      	movs	r3, #31
 8001212:	e009      	b.n	8001228 <color_from_string+0xc0>
    if (strcmp(color, "magenta") == 0) return VGA_COL_MAGENTA;
 8001214:	490d      	ldr	r1, [pc, #52]	@ (800124c <color_from_string+0xe4>)
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f7fe ffda 	bl	80001d0 <strcmp>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d101      	bne.n	8001226 <color_from_string+0xbe>
 8001222:	23e3      	movs	r3, #227	@ 0xe3
 8001224:	e000      	b.n	8001228 <color_from_string+0xc0>
    // fallback: use white
    return VGA_COL_WHITE;
 8001226:	23ff      	movs	r3, #255	@ 0xff
}
 8001228:	4618      	mov	r0, r3
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	08006fb4 	.word	0x08006fb4
 8001234:	08006fb8 	.word	0x08006fb8
 8001238:	08006fc0 	.word	0x08006fc0
 800123c:	08006fc8 	.word	0x08006fc8
 8001240:	08006fd0 	.word	0x08006fd0
 8001244:	08006fd8 	.word	0x08006fd8
 8001248:	08006fe0 	.word	0x08006fe0
 800124c:	08006fe8 	.word	0x08006fe8

08001250 <logicAPICallfill>:
    return (res != 0) ? 1 : 0;
}
*/

uint8_t logicAPICallfill(const char *color)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
    uint8_t c = color_from_string(color);
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7ff ff85 	bl	8001168 <color_from_string>
 800125e:	4603      	mov	r3, r0
 8001260:	73fb      	strb	r3, [r7, #15]
    int res = API_draw_fill((int)c);
 8001262:	7bfb      	ldrb	r3, [r7, #15]
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff fc25 	bl	8000ab4 <API_draw_fill>
 800126a:	60b8      	str	r0, [r7, #8]
    return (res != 0) ? 1 : 0;
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	2b00      	cmp	r3, #0
 8001270:	bf14      	ite	ne
 8001272:	2301      	movne	r3, #1
 8001274:	2300      	moveq	r3, #0
 8001276:	b2db      	uxtb	r3, r3
}
 8001278:	4618      	mov	r0, r3
 800127a:	3710      	adds	r7, #16
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}

08001280 <logicAPICallLijn>:

uint8_t logicAPICallLijn(uint8_t x1p, uint8_t y1p, uint8_t x2p, uint8_t y2p, const char *color, uint8_t siz)
{
 8001280:	b590      	push	{r4, r7, lr}
 8001282:	b08d      	sub	sp, #52	@ 0x34
 8001284:	af04      	add	r7, sp, #16
 8001286:	4604      	mov	r4, r0
 8001288:	4608      	mov	r0, r1
 800128a:	4611      	mov	r1, r2
 800128c:	461a      	mov	r2, r3
 800128e:	4623      	mov	r3, r4
 8001290:	71fb      	strb	r3, [r7, #7]
 8001292:	4603      	mov	r3, r0
 8001294:	71bb      	strb	r3, [r7, #6]
 8001296:	460b      	mov	r3, r1
 8001298:	717b      	strb	r3, [r7, #5]
 800129a:	4613      	mov	r3, r2
 800129c:	713b      	strb	r3, [r7, #4]
    int x1 = x1p; int y1 = y1p; int x2 = x2p; int y2 = y2p;
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	61fb      	str	r3, [r7, #28]
 80012a2:	79bb      	ldrb	r3, [r7, #6]
 80012a4:	61bb      	str	r3, [r7, #24]
 80012a6:	797b      	ldrb	r3, [r7, #5]
 80012a8:	617b      	str	r3, [r7, #20]
 80012aa:	793b      	ldrb	r3, [r7, #4]
 80012ac:	613b      	str	r3, [r7, #16]
    uint8_t c = color_from_string(color);
 80012ae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80012b0:	f7ff ff5a 	bl	8001168 <color_from_string>
 80012b4:	4603      	mov	r3, r0
 80012b6:	73fb      	strb	r3, [r7, #15]
    // Use API layer to draw the line so LogicLayer does not depend on low-level
    // drawing implementation. API_draw_line returns non-zero on success.
    int res = API_draw_line(x1, y1, x2, y2, (int)c, (int)siz, 0);
 80012b8:	7bfb      	ldrb	r3, [r7, #15]
 80012ba:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 80012be:	2100      	movs	r1, #0
 80012c0:	9102      	str	r1, [sp, #8]
 80012c2:	9201      	str	r2, [sp, #4]
 80012c4:	9300      	str	r3, [sp, #0]
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	697a      	ldr	r2, [r7, #20]
 80012ca:	69b9      	ldr	r1, [r7, #24]
 80012cc:	69f8      	ldr	r0, [r7, #28]
 80012ce:	f7ff f97d 	bl	80005cc <API_draw_line>
 80012d2:	60b8      	str	r0, [r7, #8]
    return (res != 0) ? 1 : 0;
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	bf14      	ite	ne
 80012da:	2301      	movne	r3, #1
 80012dc:	2300      	moveq	r3, #0
 80012de:	b2db      	uxtb	r3, r3
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3724      	adds	r7, #36	@ 0x24
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd90      	pop	{r4, r7, pc}

080012e8 <logicAPICallRechthoek>:


uint8_t logicAPICallRechthoek(uint8_t x1p, uint8_t y1p, uint8_t x2p, uint8_t y2p, const char *color, uint8_t filled)
{
 80012e8:	b590      	push	{r4, r7, lr}
 80012ea:	b091      	sub	sp, #68	@ 0x44
 80012ec:	af04      	add	r7, sp, #16
 80012ee:	4604      	mov	r4, r0
 80012f0:	4608      	mov	r0, r1
 80012f2:	4611      	mov	r1, r2
 80012f4:	461a      	mov	r2, r3
 80012f6:	4623      	mov	r3, r4
 80012f8:	71fb      	strb	r3, [r7, #7]
 80012fa:	4603      	mov	r3, r0
 80012fc:	71bb      	strb	r3, [r7, #6]
 80012fe:	460b      	mov	r3, r1
 8001300:	717b      	strb	r3, [r7, #5]
 8001302:	4613      	mov	r3, r2
 8001304:	713b      	strb	r3, [r7, #4]
    uint8_t c = color_from_string(color);
 8001306:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001308:	f7ff ff2e 	bl	8001168 <color_from_string>
 800130c:	4603      	mov	r3, r0
 800130e:	77fb      	strb	r3, [r7, #31]
    int x1 = x1p, y1 = y1p, x2 = x2p, y2 = y2p;
 8001310:	79fb      	ldrb	r3, [r7, #7]
 8001312:	61bb      	str	r3, [r7, #24]
 8001314:	79bb      	ldrb	r3, [r7, #6]
 8001316:	617b      	str	r3, [r7, #20]
 8001318:	797b      	ldrb	r3, [r7, #5]
 800131a:	613b      	str	r3, [r7, #16]
 800131c:	793b      	ldrb	r3, [r7, #4]
 800131e:	60fb      	str	r3, [r7, #12]
    int x = x1;
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int y = y1;
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	62bb      	str	r3, [r7, #40]	@ 0x28
    int width = x2 - x1;
 8001328:	693a      	ldr	r2, [r7, #16]
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	627b      	str	r3, [r7, #36]	@ 0x24
    int height = y2 - y1;
 8001330:	68fa      	ldr	r2, [r7, #12]
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	623b      	str	r3, [r7, #32]
    if (width < 0) { width = -width; x = x2; }
 8001338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800133a:	2b00      	cmp	r3, #0
 800133c:	da04      	bge.n	8001348 <logicAPICallRechthoek+0x60>
 800133e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001340:	425b      	negs	r3, r3
 8001342:	627b      	str	r3, [r7, #36]	@ 0x24
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (height < 0) { height = -height; y = y2; }
 8001348:	6a3b      	ldr	r3, [r7, #32]
 800134a:	2b00      	cmp	r3, #0
 800134c:	da04      	bge.n	8001358 <logicAPICallRechthoek+0x70>
 800134e:	6a3b      	ldr	r3, [r7, #32]
 8001350:	425b      	negs	r3, r3
 8001352:	623b      	str	r3, [r7, #32]
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	62bb      	str	r3, [r7, #40]	@ 0x28
    int res = API_draw_rectangle(x, y, width, height, (int)c, (int)filled, 0, 0);
 8001358:	7ffb      	ldrb	r3, [r7, #31]
 800135a:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 800135e:	2100      	movs	r1, #0
 8001360:	9103      	str	r1, [sp, #12]
 8001362:	2100      	movs	r1, #0
 8001364:	9102      	str	r1, [sp, #8]
 8001366:	9201      	str	r2, [sp, #4]
 8001368:	9300      	str	r3, [sp, #0]
 800136a:	6a3b      	ldr	r3, [r7, #32]
 800136c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800136e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001370:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001372:	f7ff f9f1 	bl	8000758 <API_draw_rectangle>
 8001376:	60b8      	str	r0, [r7, #8]
    return (res != 0) ? 1 : 0;
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	2b00      	cmp	r3, #0
 800137c:	bf14      	ite	ne
 800137e:	2301      	movne	r3, #1
 8001380:	2300      	moveq	r3, #0
 8001382:	b2db      	uxtb	r3, r3
}
 8001384:	4618      	mov	r0, r3
 8001386:	3734      	adds	r7, #52	@ 0x34
 8001388:	46bd      	mov	sp, r7
 800138a:	bd90      	pop	{r4, r7, pc}

0800138c <logicAPICallcirkel>:

uint8_t logicAPICallcirkel(uint8_t xp, uint8_t yp, uint8_t siz, const char *color)
{
 800138c:	b590      	push	{r4, r7, lr}
 800138e:	b087      	sub	sp, #28
 8001390:	af02      	add	r7, sp, #8
 8001392:	603b      	str	r3, [r7, #0]
 8001394:	4603      	mov	r3, r0
 8001396:	71fb      	strb	r3, [r7, #7]
 8001398:	460b      	mov	r3, r1
 800139a:	71bb      	strb	r3, [r7, #6]
 800139c:	4613      	mov	r3, r2
 800139e:	717b      	strb	r3, [r7, #5]
    uint8_t c = color_from_string(color);
 80013a0:	6838      	ldr	r0, [r7, #0]
 80013a2:	f7ff fee1 	bl	8001168 <color_from_string>
 80013a6:	4603      	mov	r3, r0
 80013a8:	73fb      	strb	r3, [r7, #15]
    int res = API_draw_circle((int)xp, (int)yp, (int)siz, (int)c, 0);
 80013aa:	79f8      	ldrb	r0, [r7, #7]
 80013ac:	79b9      	ldrb	r1, [r7, #6]
 80013ae:	797a      	ldrb	r2, [r7, #5]
 80013b0:	7bfb      	ldrb	r3, [r7, #15]
 80013b2:	2400      	movs	r4, #0
 80013b4:	9400      	str	r4, [sp, #0]
 80013b6:	f7ff fba7 	bl	8000b08 <API_draw_circle>
 80013ba:	60b8      	str	r0, [r7, #8]
    return (res != 0) ? 1 : 0;
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	bf14      	ite	ne
 80013c2:	2301      	movne	r3, #1
 80013c4:	2300      	moveq	r3, #0
 80013c6:	b2db      	uxtb	r3, r3
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3714      	adds	r7, #20
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd90      	pop	{r4, r7, pc}

080013d0 <logicAPICallbitmap>:

uint8_t logicAPICallbitmap(uint8_t bmpnr, uint8_t xp, uint8_t yp)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	4603      	mov	r3, r0
 80013d8:	71fb      	strb	r3, [r7, #7]
 80013da:	460b      	mov	r3, r1
 80013dc:	71bb      	strb	r3, [r7, #6]
 80013de:	4613      	mov	r3, r2
 80013e0:	717b      	strb	r3, [r7, #5]
    int res = API_draw_bitmap((int)bmpnr, (int)xp, (int)yp);
 80013e2:	79fb      	ldrb	r3, [r7, #7]
 80013e4:	79b9      	ldrb	r1, [r7, #6]
 80013e6:	797a      	ldrb	r2, [r7, #5]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff fa3f 	bl	800086c <API_draw_bitmap>
 80013ee:	60f8      	str	r0, [r7, #12]
    return (res != 0) ? 1 : 0;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	bf14      	ite	ne
 80013f6:	2301      	movne	r3, #1
 80013f8:	2300      	moveq	r3, #0
 80013fa:	b2db      	uxtb	r3, r3
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3710      	adds	r7, #16
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <logicAPICalltxt>:

uint8_t logicAPICalltxt(uint8_t xp, uint8_t yp, const char *color, const char *txtPrint, const char *font, uint8_t siz, const char *modif)
{
 8001404:	b590      	push	{r4, r7, lr}
 8001406:	b08b      	sub	sp, #44	@ 0x2c
 8001408:	af04      	add	r7, sp, #16
 800140a:	60ba      	str	r2, [r7, #8]
 800140c:	607b      	str	r3, [r7, #4]
 800140e:	4603      	mov	r3, r0
 8001410:	73fb      	strb	r3, [r7, #15]
 8001412:	460b      	mov	r3, r1
 8001414:	73bb      	strb	r3, [r7, #14]
    uint8_t c = color_from_string(color);
 8001416:	68b8      	ldr	r0, [r7, #8]
 8001418:	f7ff fea6 	bl	8001168 <color_from_string>
 800141c:	4603      	mov	r3, r0
 800141e:	75fb      	strb	r3, [r7, #23]
    int res = API_draw_text((int)xp, (int)yp, (int)c, (char *)txtPrint, (char *)font, (int)siz, 0, 0);
 8001420:	7bf8      	ldrb	r0, [r7, #15]
 8001422:	7bb9      	ldrb	r1, [r7, #14]
 8001424:	7dfa      	ldrb	r2, [r7, #23]
 8001426:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800142a:	2400      	movs	r4, #0
 800142c:	9403      	str	r4, [sp, #12]
 800142e:	2400      	movs	r4, #0
 8001430:	9402      	str	r4, [sp, #8]
 8001432:	9301      	str	r3, [sp, #4]
 8001434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001436:	9300      	str	r3, [sp, #0]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	f7ff fb0d 	bl	8000a58 <API_draw_text>
 800143e:	6138      	str	r0, [r7, #16]
    return (res != 0) ? 1 : 0;
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	2b00      	cmp	r3, #0
 8001444:	bf14      	ite	ne
 8001446:	2301      	movne	r3, #1
 8001448:	2300      	moveq	r3, #0
 800144a:	b2db      	uxtb	r3, r3
}
 800144c:	4618      	mov	r0, r3
 800144e:	371c      	adds	r7, #28
 8001450:	46bd      	mov	sp, r7
 8001452:	bd90      	pop	{r4, r7, pc}

08001454 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	607b      	str	r3, [r7, #4]
 800145e:	4b0c      	ldr	r3, [pc, #48]	@ (8001490 <MX_DMA_Init+0x3c>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001462:	4a0b      	ldr	r2, [pc, #44]	@ (8001490 <MX_DMA_Init+0x3c>)
 8001464:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001468:	6313      	str	r3, [r2, #48]	@ 0x30
 800146a:	4b09      	ldr	r3, [pc, #36]	@ (8001490 <MX_DMA_Init+0x3c>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001472:	607b      	str	r3, [r7, #4]
 8001474:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 8001476:	2200      	movs	r2, #0
 8001478:	2100      	movs	r1, #0
 800147a:	2044      	movs	r0, #68	@ 0x44
 800147c:	f001 f953 	bl	8002726 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8001480:	2044      	movs	r0, #68	@ 0x44
 8001482:	f001 f96c 	bl	800275e <HAL_NVIC_EnableIRQ>

}
 8001486:	bf00      	nop
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40023800 	.word	0x40023800

08001494 <layerToStr>:

static const char *layer_names[] = { "HW", "MIDDLE", "APP" };
static const char *error_names[] = { "ERR_OK", "ERR_PARAM", "ERR_TIMEOUT", "ERR_HW", "ERR_STATE", "ERR_UNKNOWN" };

const char *layerToStr(ErrorLayer_t l)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	4603      	mov	r3, r0
 800149c:	71fb      	strb	r3, [r7, #7]
    if ((int)l < 0 || (int)l > 2) return "?";
 800149e:	79fb      	ldrb	r3, [r7, #7]
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d901      	bls.n	80014a8 <layerToStr+0x14>
 80014a4:	4b05      	ldr	r3, [pc, #20]	@ (80014bc <layerToStr+0x28>)
 80014a6:	e003      	b.n	80014b0 <layerToStr+0x1c>
    return layer_names[l];
 80014a8:	79fb      	ldrb	r3, [r7, #7]
 80014aa:	4a05      	ldr	r2, [pc, #20]	@ (80014c0 <layerToStr+0x2c>)
 80014ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr
 80014bc:	08007040 	.word	0x08007040
 80014c0:	20000050 	.word	0x20000050

080014c4 <errorToStr>:

const char *errorToStr(ErrorCode_t e)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]
    if ((int)e < 0 || (int)e > 5) return "?";
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	2b05      	cmp	r3, #5
 80014d2:	d901      	bls.n	80014d8 <errorToStr+0x14>
 80014d4:	4b05      	ldr	r3, [pc, #20]	@ (80014ec <errorToStr+0x28>)
 80014d6:	e003      	b.n	80014e0 <errorToStr+0x1c>
    return error_names[e];
 80014d8:	79fb      	ldrb	r3, [r7, #7]
 80014da:	4a05      	ldr	r2, [pc, #20]	@ (80014f0 <errorToStr+0x2c>)
 80014dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	370c      	adds	r7, #12
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr
 80014ec:	08007040 	.word	0x08007040
 80014f0:	2000005c 	.word	0x2000005c

080014f4 <UART_Print>:

static void UART_Print(const char *s)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d00f      	beq.n	8001522 <UART_Print+0x2e>
    size_t len = strlen(s);
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f7fe fe6e 	bl	80001e4 <strlen>
 8001508:	60f8      	str	r0, [r7, #12]
    if (len == 0) return;
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d00a      	beq.n	8001526 <UART_Print+0x32>
    HAL_UART_Transmit(&huart2, (uint8_t *)s, (uint16_t)len, 1000);
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	b29a      	uxth	r2, r3
 8001514:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001518:	6879      	ldr	r1, [r7, #4]
 800151a:	4805      	ldr	r0, [pc, #20]	@ (8001530 <UART_Print+0x3c>)
 800151c:	f003 fafd 	bl	8004b1a <HAL_UART_Transmit>
 8001520:	e002      	b.n	8001528 <UART_Print+0x34>
    if (s == NULL) return;
 8001522:	bf00      	nop
 8001524:	e000      	b.n	8001528 <UART_Print+0x34>
    if (len == 0) return;
 8001526:	bf00      	nop
}
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	200005f0 	.word	0x200005f0

08001534 <Error_Report>:

void Error_Report(const Error_t *err)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
    if (err == NULL) return;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d037      	beq.n	80015b2 <Error_Report+0x7e>
    UART_Print("[");
 8001542:	481e      	ldr	r0, [pc, #120]	@ (80015bc <Error_Report+0x88>)
 8001544:	f7ff ffd6 	bl	80014f4 <UART_Print>
    UART_Print(layerToStr(err->layer));
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff ffa1 	bl	8001494 <layerToStr>
 8001552:	4603      	mov	r3, r0
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff ffcd 	bl	80014f4 <UART_Print>
    UART_Print("][");
 800155a:	4819      	ldr	r0, [pc, #100]	@ (80015c0 <Error_Report+0x8c>)
 800155c:	f7ff ffca 	bl	80014f4 <UART_Print>
    UART_Print(errorToStr(err->code));
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	785b      	ldrb	r3, [r3, #1]
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff ffad 	bl	80014c4 <errorToStr>
 800156a:	4603      	mov	r3, r0
 800156c:	4618      	mov	r0, r3
 800156e:	f7ff ffc1 	bl	80014f4 <UART_Print>
    UART_Print("][");
 8001572:	4813      	ldr	r0, [pc, #76]	@ (80015c0 <Error_Report+0x8c>)
 8001574:	f7ff ffbe 	bl	80014f4 <UART_Print>
    UART_Print(err->module ? err->module : "?");
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d002      	beq.n	8001586 <Error_Report+0x52>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	e000      	b.n	8001588 <Error_Report+0x54>
 8001586:	4b0f      	ldr	r3, [pc, #60]	@ (80015c4 <Error_Report+0x90>)
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff ffb3 	bl	80014f4 <UART_Print>
    UART_Print("] ");
 800158e:	480e      	ldr	r0, [pc, #56]	@ (80015c8 <Error_Report+0x94>)
 8001590:	f7ff ffb0 	bl	80014f4 <UART_Print>
    UART_Print(err->msg ? err->msg : "(geen bericht)");
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d002      	beq.n	80015a2 <Error_Report+0x6e>
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	e000      	b.n	80015a4 <Error_Report+0x70>
 80015a2:	4b0a      	ldr	r3, [pc, #40]	@ (80015cc <Error_Report+0x98>)
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7ff ffa5 	bl	80014f4 <UART_Print>
    UART_Print("\r\n");
 80015aa:	4809      	ldr	r0, [pc, #36]	@ (80015d0 <Error_Report+0x9c>)
 80015ac:	f7ff ffa2 	bl	80014f4 <UART_Print>
 80015b0:	e000      	b.n	80015b4 <Error_Report+0x80>
    if (err == NULL) return;
 80015b2:	bf00      	nop
}
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	08007044 	.word	0x08007044
 80015c0:	08007048 	.word	0x08007048
 80015c4:	08007040 	.word	0x08007040
 80015c8:	0800704c 	.word	0x0800704c
 80015cc:	08007050 	.word	0x08007050
 80015d0:	08007060 	.word	0x08007060

080015d4 <HAL_StatusToErrorCode>:

ErrorCode_t HAL_StatusToErrorCode(int status)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
    switch (status) {
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2b03      	cmp	r3, #3
 80015e0:	d00b      	beq.n	80015fa <HAL_StatusToErrorCode+0x26>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2b03      	cmp	r3, #3
 80015e6:	dc0c      	bgt.n	8001602 <HAL_StatusToErrorCode+0x2e>
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d003      	beq.n	80015f6 <HAL_StatusToErrorCode+0x22>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d004      	beq.n	80015fe <HAL_StatusToErrorCode+0x2a>
 80015f4:	e005      	b.n	8001602 <HAL_StatusToErrorCode+0x2e>
        case HAL_OK: return ERR_OK;
 80015f6:	2300      	movs	r3, #0
 80015f8:	e004      	b.n	8001604 <HAL_StatusToErrorCode+0x30>
        case HAL_TIMEOUT: return ERR_TIMEOUT;
 80015fa:	2302      	movs	r3, #2
 80015fc:	e002      	b.n	8001604 <HAL_StatusToErrorCode+0x30>
        case HAL_ERROR: return ERR_HW;
 80015fe:	2303      	movs	r3, #3
 8001600:	e000      	b.n	8001604 <HAL_StatusToErrorCode+0x30>
        default: return ERR_UNKNOWN;
 8001602:	2305      	movs	r3, #5
    }
}
 8001604:	4618      	mov	r0, r3
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b08a      	sub	sp, #40	@ 0x28
 8001614:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001616:	f107 0314 	add.w	r3, r7, #20
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	605a      	str	r2, [r3, #4]
 8001620:	609a      	str	r2, [r3, #8]
 8001622:	60da      	str	r2, [r3, #12]
 8001624:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	613b      	str	r3, [r7, #16]
 800162a:	4b32      	ldr	r3, [pc, #200]	@ (80016f4 <MX_GPIO_Init+0xe4>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162e:	4a31      	ldr	r2, [pc, #196]	@ (80016f4 <MX_GPIO_Init+0xe4>)
 8001630:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001634:	6313      	str	r3, [r2, #48]	@ 0x30
 8001636:	4b2f      	ldr	r3, [pc, #188]	@ (80016f4 <MX_GPIO_Init+0xe4>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800163e:	613b      	str	r3, [r7, #16]
 8001640:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001642:	2300      	movs	r3, #0
 8001644:	60fb      	str	r3, [r7, #12]
 8001646:	4b2b      	ldr	r3, [pc, #172]	@ (80016f4 <MX_GPIO_Init+0xe4>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164a:	4a2a      	ldr	r2, [pc, #168]	@ (80016f4 <MX_GPIO_Init+0xe4>)
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	6313      	str	r3, [r2, #48]	@ 0x30
 8001652:	4b28      	ldr	r3, [pc, #160]	@ (80016f4 <MX_GPIO_Init+0xe4>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800165e:	2300      	movs	r3, #0
 8001660:	60bb      	str	r3, [r7, #8]
 8001662:	4b24      	ldr	r3, [pc, #144]	@ (80016f4 <MX_GPIO_Init+0xe4>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001666:	4a23      	ldr	r2, [pc, #140]	@ (80016f4 <MX_GPIO_Init+0xe4>)
 8001668:	f043 0310 	orr.w	r3, r3, #16
 800166c:	6313      	str	r3, [r2, #48]	@ 0x30
 800166e:	4b21      	ldr	r3, [pc, #132]	@ (80016f4 <MX_GPIO_Init+0xe4>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001672:	f003 0310 	and.w	r3, r3, #16
 8001676:	60bb      	str	r3, [r7, #8]
 8001678:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800167a:	2300      	movs	r3, #0
 800167c:	607b      	str	r3, [r7, #4]
 800167e:	4b1d      	ldr	r3, [pc, #116]	@ (80016f4 <MX_GPIO_Init+0xe4>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001682:	4a1c      	ldr	r2, [pc, #112]	@ (80016f4 <MX_GPIO_Init+0xe4>)
 8001684:	f043 0302 	orr.w	r3, r3, #2
 8001688:	6313      	str	r3, [r2, #48]	@ 0x30
 800168a:	4b1a      	ldr	r3, [pc, #104]	@ (80016f4 <MX_GPIO_Init+0xe4>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	607b      	str	r3, [r7, #4]
 8001694:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 8001696:	2200      	movs	r2, #0
 8001698:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 800169c:	4816      	ldr	r0, [pc, #88]	@ (80016f8 <MX_GPIO_Init+0xe8>)
 800169e:	f001 fda7 	bl	80031f0 <HAL_GPIO_WritePin>
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VGA_VSYNC_GPIO_Port, VGA_VSYNC_Pin, GPIO_PIN_RESET);
 80016a2:	2200      	movs	r2, #0
 80016a4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016a8:	4814      	ldr	r0, [pc, #80]	@ (80016fc <MX_GPIO_Init+0xec>)
 80016aa:	f001 fda1 	bl	80031f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 80016ae:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80016b2:	617b      	str	r3, [r7, #20]
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b4:	2301      	movs	r3, #1
 80016b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016bc:	2303      	movs	r3, #3
 80016be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016c0:	f107 0314 	add.w	r3, r7, #20
 80016c4:	4619      	mov	r1, r3
 80016c6:	480c      	ldr	r0, [pc, #48]	@ (80016f8 <MX_GPIO_Init+0xe8>)
 80016c8:	f001 fbf6 	bl	8002eb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VGA_VSYNC_Pin;
 80016cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d2:	2301      	movs	r3, #1
 80016d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	2300      	movs	r3, #0
 80016d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016da:	2303      	movs	r3, #3
 80016dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VGA_VSYNC_GPIO_Port, &GPIO_InitStruct);
 80016de:	f107 0314 	add.w	r3, r7, #20
 80016e2:	4619      	mov	r1, r3
 80016e4:	4805      	ldr	r0, [pc, #20]	@ (80016fc <MX_GPIO_Init+0xec>)
 80016e6:	f001 fbe7 	bl	8002eb8 <HAL_GPIO_Init>

}
 80016ea:	bf00      	nop
 80016ec:	3728      	adds	r7, #40	@ 0x28
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40023800 	.word	0x40023800
 80016f8:	40021000 	.word	0x40021000
 80016fc:	40020400 	.word	0x40020400

08001700 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b08e      	sub	sp, #56	@ 0x38
 8001704:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001706:	f000 fec1 	bl	800248c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800170a:	f000 f863 	bl	80017d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800170e:	f7ff ff7f 	bl	8001610 <MX_GPIO_Init>
  MX_DMA_Init();
 8001712:	f7ff fe9f 	bl	8001454 <MX_DMA_Init>
  MX_TIM1_Init();
 8001716:	f000 fb0f 	bl	8001d38 <MX_TIM1_Init>
  MX_TIM2_Init();
 800171a:	f000 fbb3 	bl	8001e84 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800171e:	f000 fd59 	bl	80021d4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  UB_VGA_Screen_Init(); // Init VGA-Screen
 8001722:	f000 fe15 	bl	8002350 <UB_VGA_Screen_Init>

  UB_VGA_FillScreen(VGA_COL_WHITE);
 8001726:	20ff      	movs	r0, #255	@ 0xff
 8001728:	f000 fe64 	bl	80023f4 <UB_VGA_FillScreen>
  UB_VGA_SetPixel(10,10,10);
 800172c:	220a      	movs	r2, #10
 800172e:	210a      	movs	r1, #10
 8001730:	200a      	movs	r0, #10
 8001732:	f000 fe83 	bl	800243c <UB_VGA_SetPixel>
  UB_VGA_SetPixel(0,0,0x00);
 8001736:	2200      	movs	r2, #0
 8001738:	2100      	movs	r1, #0
 800173a:	2000      	movs	r0, #0
 800173c:	f000 fe7e 	bl	800243c <UB_VGA_SetPixel>
  UB_VGA_SetPixel(319,0,0x00);
 8001740:	2200      	movs	r2, #0
 8001742:	2100      	movs	r1, #0
 8001744:	f240 103f 	movw	r0, #319	@ 0x13f
 8001748:	f000 fe78 	bl	800243c <UB_VGA_SetPixel>

  int i;

  for(i = 0; i < LINE_BUFLEN; i++)
 800174c:	2300      	movs	r3, #0
 800174e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001750:	e008      	b.n	8001764 <main+0x64>
	  input.line_rx_buffer[i] = 0;
 8001752:	4a1b      	ldr	r2, [pc, #108]	@ (80017c0 <main+0xc0>)
 8001754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001756:	4413      	add	r3, r2
 8001758:	3301      	adds	r3, #1
 800175a:	2200      	movs	r2, #0
 800175c:	701a      	strb	r2, [r3, #0]
  for(i = 0; i < LINE_BUFLEN; i++)
 800175e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001760:	3301      	adds	r3, #1
 8001762:	637b      	str	r3, [r7, #52]	@ 0x34
 8001764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001766:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800176a:	dbf2      	blt.n	8001752 <main+0x52>

  // Reset some stuff
  input.byte_buffer_rx[0] = 0;
 800176c:	4b14      	ldr	r3, [pc, #80]	@ (80017c0 <main+0xc0>)
 800176e:	2200      	movs	r2, #0
 8001770:	701a      	strb	r2, [r3, #0]
  input.char_counter = 0;
 8001772:	4b13      	ldr	r3, [pc, #76]	@ (80017c0 <main+0xc0>)
 8001774:	2200      	movs	r2, #0
 8001776:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
  input.command_execute_flag = FALSE;
 800177a:	4b11      	ldr	r3, [pc, #68]	@ (80017c0 <main+0xc0>)
 800177c:	2200      	movs	r2, #0
 800177e:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c

  // HAl wants a memory location to store the character it receives from the UART
  // We will pass it an array, but we will not use it. We declare our own variable in the interrupt handler
  // See stm32f4xx_it.c
  HAL_UART_Receive_IT(&huart2, input.byte_buffer_rx, BYTE_BUFLEN);
 8001782:	2201      	movs	r2, #1
 8001784:	490e      	ldr	r1, [pc, #56]	@ (80017c0 <main+0xc0>)
 8001786:	480f      	ldr	r0, [pc, #60]	@ (80017c4 <main+0xc4>)
 8001788:	f003 fa60 	bl	8004c4c <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(input.command_execute_flag == TRUE && printing_done_flag == TRUE)
 800178c:	4b0c      	ldr	r3, [pc, #48]	@ (80017c0 <main+0xc0>)
 800178e:	f893 340c 	ldrb.w	r3, [r3, #1036]	@ 0x40c
 8001792:	2bff      	cmp	r3, #255	@ 0xff
 8001794:	d1fa      	bne.n	800178c <main+0x8c>
 8001796:	4b0c      	ldr	r3, [pc, #48]	@ (80017c8 <main+0xc8>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	2bff      	cmp	r3, #255	@ 0xff
 800179c:	d1f6      	bne.n	800178c <main+0x8c>
	  {
		  // Do some stuff
		  printf("yes\n");
 800179e:	480b      	ldr	r0, [pc, #44]	@ (80017cc <main+0xcc>)
 80017a0:	f004 fba4 	bl	8005eec <puts>
		  argList args;
		  parse_msg(input.line_rx_buffer, &args);
 80017a4:	463b      	mov	r3, r7
 80017a6:	4619      	mov	r1, r3
 80017a8:	4809      	ldr	r0, [pc, #36]	@ (80017d0 <main+0xd0>)
 80017aa:	f7ff fa6f 	bl	8000c8c <parse_msg>
		  process_msg(&args);
 80017ae:	463b      	mov	r3, r7
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff fab1 	bl	8000d18 <process_msg>

		  // When finished reset the flag
		  input.command_execute_flag = FALSE;
 80017b6:	4b02      	ldr	r3, [pc, #8]	@ (80017c0 <main+0xc0>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
	  if(input.command_execute_flag == TRUE && printing_done_flag == TRUE)
 80017be:	e7e5      	b.n	800178c <main+0x8c>
 80017c0:	200000fc 	.word	0x200000fc
 80017c4:	200005f0 	.word	0x200005f0
 80017c8:	20000074 	.word	0x20000074
 80017cc:	08007064 	.word	0x08007064
 80017d0:	200000fd 	.word	0x200000fd

080017d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b094      	sub	sp, #80	@ 0x50
 80017d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017da:	f107 0320 	add.w	r3, r7, #32
 80017de:	2230      	movs	r2, #48	@ 0x30
 80017e0:	2100      	movs	r1, #0
 80017e2:	4618      	mov	r0, r3
 80017e4:	f004 fc62 	bl	80060ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017e8:	f107 030c 	add.w	r3, r7, #12
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	605a      	str	r2, [r3, #4]
 80017f2:	609a      	str	r2, [r3, #8]
 80017f4:	60da      	str	r2, [r3, #12]
 80017f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017f8:	2300      	movs	r3, #0
 80017fa:	60bb      	str	r3, [r7, #8]
 80017fc:	4b28      	ldr	r3, [pc, #160]	@ (80018a0 <SystemClock_Config+0xcc>)
 80017fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001800:	4a27      	ldr	r2, [pc, #156]	@ (80018a0 <SystemClock_Config+0xcc>)
 8001802:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001806:	6413      	str	r3, [r2, #64]	@ 0x40
 8001808:	4b25      	ldr	r3, [pc, #148]	@ (80018a0 <SystemClock_Config+0xcc>)
 800180a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001810:	60bb      	str	r3, [r7, #8]
 8001812:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001814:	2300      	movs	r3, #0
 8001816:	607b      	str	r3, [r7, #4]
 8001818:	4b22      	ldr	r3, [pc, #136]	@ (80018a4 <SystemClock_Config+0xd0>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a21      	ldr	r2, [pc, #132]	@ (80018a4 <SystemClock_Config+0xd0>)
 800181e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001822:	6013      	str	r3, [r2, #0]
 8001824:	4b1f      	ldr	r3, [pc, #124]	@ (80018a4 <SystemClock_Config+0xd0>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800182c:	607b      	str	r3, [r7, #4]
 800182e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001830:	2301      	movs	r3, #1
 8001832:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001834:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001838:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800183a:	2302      	movs	r3, #2
 800183c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800183e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001842:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001844:	2304      	movs	r3, #4
 8001846:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001848:	23a8      	movs	r3, #168	@ 0xa8
 800184a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800184c:	2302      	movs	r3, #2
 800184e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001850:	2304      	movs	r3, #4
 8001852:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001854:	f107 0320 	add.w	r3, r7, #32
 8001858:	4618      	mov	r0, r3
 800185a:	f001 fce3 	bl	8003224 <HAL_RCC_OscConfig>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001864:	f000 f832 	bl	80018cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001868:	230f      	movs	r3, #15
 800186a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800186c:	2302      	movs	r3, #2
 800186e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001870:	2300      	movs	r3, #0
 8001872:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001874:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001878:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800187a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800187e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001880:	f107 030c 	add.w	r3, r7, #12
 8001884:	2105      	movs	r1, #5
 8001886:	4618      	mov	r0, r3
 8001888:	f001 ff3a 	bl	8003700 <HAL_RCC_ClockConfig>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001892:	f000 f81b 	bl	80018cc <Error_Handler>
  }
}
 8001896:	bf00      	nop
 8001898:	3750      	adds	r7, #80	@ 0x50
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40023800 	.word	0x40023800
 80018a4:	40007000 	.word	0x40007000

080018a8 <__io_putchar>:
	#define USART_PRINTF int fputc(int ch, FILE *f)		//With other compiler printf calls fputc()
#endif /* __GNUC__ */

//Retargets the C library printf function to the USART
USART_PRINTF
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);	//Write character to UART2
 80018b0:	1d39      	adds	r1, r7, #4
 80018b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018b6:	2201      	movs	r2, #1
 80018b8:	4803      	ldr	r0, [pc, #12]	@ (80018c8 <__io_putchar+0x20>)
 80018ba:	f003 f92e 	bl	8004b1a <HAL_UART_Transmit>
	return ch;												//Return the character
 80018be:	687b      	ldr	r3, [r7, #4]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	200005f0 	.word	0x200005f0

080018cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  Error_t err;
  err.layer = LAYER_HW;
 80018d2:	2300      	movs	r3, #0
 80018d4:	713b      	strb	r3, [r7, #4]
  err.code = ERR_HW;
 80018d6:	2303      	movs	r3, #3
 80018d8:	717b      	strb	r3, [r7, #5]
  err.module = "MAIN";
 80018da:	4b06      	ldr	r3, [pc, #24]	@ (80018f4 <Error_Handler+0x28>)
 80018dc:	60bb      	str	r3, [r7, #8]
  err.msg = "Fataal: Error_Handler opgeroepen";
 80018de:	4b06      	ldr	r3, [pc, #24]	@ (80018f8 <Error_Handler+0x2c>)
 80018e0:	60fb      	str	r3, [r7, #12]
  Error_Report(&err);
 80018e2:	1d3b      	adds	r3, r7, #4
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7ff fe25 	bl	8001534 <Error_Report>
  /* USER CODE END Error_Handler_Debug */
}
 80018ea:	bf00      	nop
 80018ec:	3710      	adds	r7, #16
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	08007068 	.word	0x08007068
 80018f8:	08007070 	.word	0x08007070

080018fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	607b      	str	r3, [r7, #4]
 8001906:	4b10      	ldr	r3, [pc, #64]	@ (8001948 <HAL_MspInit+0x4c>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800190a:	4a0f      	ldr	r2, [pc, #60]	@ (8001948 <HAL_MspInit+0x4c>)
 800190c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001910:	6453      	str	r3, [r2, #68]	@ 0x44
 8001912:	4b0d      	ldr	r3, [pc, #52]	@ (8001948 <HAL_MspInit+0x4c>)
 8001914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001916:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800191a:	607b      	str	r3, [r7, #4]
 800191c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	603b      	str	r3, [r7, #0]
 8001922:	4b09      	ldr	r3, [pc, #36]	@ (8001948 <HAL_MspInit+0x4c>)
 8001924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001926:	4a08      	ldr	r2, [pc, #32]	@ (8001948 <HAL_MspInit+0x4c>)
 8001928:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800192c:	6413      	str	r3, [r2, #64]	@ 0x40
 800192e:	4b06      	ldr	r3, [pc, #24]	@ (8001948 <HAL_MspInit+0x4c>)
 8001930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001932:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001936:	603b      	str	r3, [r7, #0]
 8001938:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800193a:	bf00      	nop
 800193c:	370c      	adds	r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	40023800 	.word	0x40023800

0800194c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001950:	bf00      	nop
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr

0800195a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800195a:	b480      	push	{r7}
 800195c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800195e:	bf00      	nop
 8001960:	e7fd      	b.n	800195e <HardFault_Handler+0x4>

08001962 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001962:	b480      	push	{r7}
 8001964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001966:	bf00      	nop
 8001968:	e7fd      	b.n	8001966 <MemManage_Handler+0x4>

0800196a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800196a:	b480      	push	{r7}
 800196c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800196e:	bf00      	nop
 8001970:	e7fd      	b.n	800196e <BusFault_Handler+0x4>

08001972 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001972:	b480      	push	{r7}
 8001974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001976:	bf00      	nop
 8001978:	e7fd      	b.n	8001976 <UsageFault_Handler+0x4>

0800197a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800197a:	b480      	push	{r7}
 800197c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800197e:	bf00      	nop
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr

08001988 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800198c:	bf00      	nop
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr

08001996 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001996:	b480      	push	{r7}
 8001998:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800199a:	bf00      	nop
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr

080019a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019a8:	f000 fdc2 	bl	8002530 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019ac:	bf00      	nop
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019b4:	4828      	ldr	r0, [pc, #160]	@ (8001a58 <TIM2_IRQHandler+0xa8>)
 80019b6:	f002 f9ff 	bl	8003db8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_CC3); // uncomment HAL_TIM_IRQHandler(&htim2); ^^
 80019ba:	4b27      	ldr	r3, [pc, #156]	@ (8001a58 <TIM2_IRQHandler+0xa8>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f06f 0208 	mvn.w	r2, #8
 80019c2:	611a      	str	r2, [r3, #16]

  VGA.hsync_cnt++;
 80019c4:	4b25      	ldr	r3, [pc, #148]	@ (8001a5c <TIM2_IRQHandler+0xac>)
 80019c6:	881b      	ldrh	r3, [r3, #0]
 80019c8:	3301      	adds	r3, #1
 80019ca:	b29a      	uxth	r2, r3
 80019cc:	4b23      	ldr	r3, [pc, #140]	@ (8001a5c <TIM2_IRQHandler+0xac>)
 80019ce:	801a      	strh	r2, [r3, #0]
  if (VGA.hsync_cnt >= VGA_VSYNC_PERIODE)
 80019d0:	4b22      	ldr	r3, [pc, #136]	@ (8001a5c <TIM2_IRQHandler+0xac>)
 80019d2:	881b      	ldrh	r3, [r3, #0]
 80019d4:	f5b3 7f03 	cmp.w	r3, #524	@ 0x20c
 80019d8:	d905      	bls.n	80019e6 <TIM2_IRQHandler+0x36>
  {
    // -----------
    VGA.hsync_cnt = 0;
 80019da:	4b20      	ldr	r3, [pc, #128]	@ (8001a5c <TIM2_IRQHandler+0xac>)
 80019dc:	2200      	movs	r2, #0
 80019de:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr = (uint32_t)(&VGA_RAM1[0]);
 80019e0:	4a1f      	ldr	r2, [pc, #124]	@ (8001a60 <TIM2_IRQHandler+0xb0>)
 80019e2:	4b1e      	ldr	r3, [pc, #120]	@ (8001a5c <TIM2_IRQHandler+0xac>)
 80019e4:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  GPIOB->BSRR = (VGA.hsync_cnt < VGA_VSYNC_IMP) ? VGA_VSYNC_Pin << 16u: VGA_VSYNC_Pin;
 80019e6:	4b1d      	ldr	r3, [pc, #116]	@ (8001a5c <TIM2_IRQHandler+0xac>)
 80019e8:	881b      	ldrh	r3, [r3, #0]
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d802      	bhi.n	80019f4 <TIM2_IRQHandler+0x44>
 80019ee:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80019f2:	e001      	b.n	80019f8 <TIM2_IRQHandler+0x48>
 80019f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019f8:	4a1a      	ldr	r2, [pc, #104]	@ (8001a64 <TIM2_IRQHandler+0xb4>)
 80019fa:	6193      	str	r3, [r2, #24]

  // Test for DMA start
  if((VGA.hsync_cnt >= VGA_VSYNC_BILD_START) && (VGA.hsync_cnt <= VGA_VSYNC_BILD_STOP))
 80019fc:	4b17      	ldr	r3, [pc, #92]	@ (8001a5c <TIM2_IRQHandler+0xac>)
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	2b23      	cmp	r3, #35	@ 0x23
 8001a02:	d927      	bls.n	8001a54 <TIM2_IRQHandler+0xa4>
 8001a04:	4b15      	ldr	r3, [pc, #84]	@ (8001a5c <TIM2_IRQHandler+0xac>)
 8001a06:	881b      	ldrh	r3, [r3, #0]
 8001a08:	f240 2202 	movw	r2, #514	@ 0x202
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d821      	bhi.n	8001a54 <TIM2_IRQHandler+0xa4>
  {
    // after FP start => DMA Transfer

    // DMA2 init
	  DMA2_Stream5->CR = VGA.dma2_cr_reg;
 8001a10:	4a15      	ldr	r2, [pc, #84]	@ (8001a68 <TIM2_IRQHandler+0xb8>)
 8001a12:	4b12      	ldr	r3, [pc, #72]	@ (8001a5c <TIM2_IRQHandler+0xac>)
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	6013      	str	r3, [r2, #0]
    // set adress
    DMA2_Stream5->M0AR = VGA.start_adr;
 8001a18:	4a13      	ldr	r2, [pc, #76]	@ (8001a68 <TIM2_IRQHandler+0xb8>)
 8001a1a:	4b10      	ldr	r3, [pc, #64]	@ (8001a5c <TIM2_IRQHandler+0xac>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1 |= TIM_CR1_CEN; // __HAL_TIM_ENABLE(&htim1); // too slow?
 8001a20:	4b12      	ldr	r3, [pc, #72]	@ (8001a6c <TIM2_IRQHandler+0xbc>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a11      	ldr	r2, [pc, #68]	@ (8001a6c <TIM2_IRQHandler+0xbc>)
 8001a26:	f043 0301 	orr.w	r3, r3, #1
 8001a2a:	6013      	str	r3, [r2, #0]
    // DMA2 enable
    __HAL_DMA_ENABLE(&hdma_tim1_up);
 8001a2c:	4b10      	ldr	r3, [pc, #64]	@ (8001a70 <TIM2_IRQHandler+0xc0>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	4b0f      	ldr	r3, [pc, #60]	@ (8001a70 <TIM2_IRQHandler+0xc0>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f042 0201 	orr.w	r2, r2, #1
 8001a3a:	601a      	str	r2, [r3, #0]
    // Test Adrespointer for high
    if(VGA.hsync_cnt & 0x01)
 8001a3c:	4b07      	ldr	r3, [pc, #28]	@ (8001a5c <TIM2_IRQHandler+0xac>)
 8001a3e:	881b      	ldrh	r3, [r3, #0]
 8001a40:	f003 0301 	and.w	r3, r3, #1
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d005      	beq.n	8001a54 <TIM2_IRQHandler+0xa4>
      VGA.start_adr += (VGA_DISPLAY_X + 1); // inc after Hsync
 8001a48:	4b04      	ldr	r3, [pc, #16]	@ (8001a5c <TIM2_IRQHandler+0xac>)
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	f203 1341 	addw	r3, r3, #321	@ 0x141
 8001a50:	4a02      	ldr	r2, [pc, #8]	@ (8001a5c <TIM2_IRQHandler+0xac>)
 8001a52:	6053      	str	r3, [r2, #4]
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 8001a54:	bf00      	nop
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	20000550 	.word	0x20000550
 8001a5c:	20013320 	.word	0x20013320
 8001a60:	20000630 	.word	0x20000630
 8001a64:	40020400 	.word	0x40020400
 8001a68:	40026488 	.word	0x40026488
 8001a6c:	40010000 	.word	0x40010000
 8001a70:	20000590 	.word	0x20000590

08001a74 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	// Store the byte we received on the UART
	char uart_char = USART2->DR;
 8001a7a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae4 <USART2_IRQHandler+0x70>)
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	71fb      	strb	r3, [r7, #7]

	//Ignore the '\n' character
	if(uart_char != LINE_FEED)
 8001a80:	79fb      	ldrb	r3, [r7, #7]
 8001a82:	2b0a      	cmp	r3, #10
 8001a84:	d026      	beq.n	8001ad4 <USART2_IRQHandler+0x60>
	{
		//Check for CR or a dot
		// There was a small bug in the terminal program.
		// By terminating your message with a dot you can ignore the CR (Enter) character
		if((uart_char == CARRIAGE_RETURN) || (uart_char == '.'))
 8001a86:	79fb      	ldrb	r3, [r7, #7]
 8001a88:	2b0d      	cmp	r3, #13
 8001a8a:	d002      	beq.n	8001a92 <USART2_IRQHandler+0x1e>
 8001a8c:	79fb      	ldrb	r3, [r7, #7]
 8001a8e:	2b2e      	cmp	r3, #46	@ 0x2e
 8001a90:	d10e      	bne.n	8001ab0 <USART2_IRQHandler+0x3c>
		{
			input.command_execute_flag = TRUE;
 8001a92:	4b15      	ldr	r3, [pc, #84]	@ (8001ae8 <USART2_IRQHandler+0x74>)
 8001a94:	22ff      	movs	r2, #255	@ 0xff
 8001a96:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
			// Store the message length for processing
			input.msglen = input.char_counter;
 8001a9a:	4b13      	ldr	r3, [pc, #76]	@ (8001ae8 <USART2_IRQHandler+0x74>)
 8001a9c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8001aa0:	4a11      	ldr	r2, [pc, #68]	@ (8001ae8 <USART2_IRQHandler+0x74>)
 8001aa2:	f8c2 3404 	str.w	r3, [r2, #1028]	@ 0x404
			// Reset the counter for the next line
			input.char_counter = 0;
 8001aa6:	4b10      	ldr	r3, [pc, #64]	@ (8001ae8 <USART2_IRQHandler+0x74>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
 8001aae:	e011      	b.n	8001ad4 <USART2_IRQHandler+0x60>
			//Gently exit interrupt
		}
		else
		{
			input.command_execute_flag = FALSE;
 8001ab0:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae8 <USART2_IRQHandler+0x74>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	f883 240c 	strb.w	r2, [r3, #1036]	@ 0x40c
			input.line_rx_buffer[input.char_counter] = uart_char;
 8001ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ae8 <USART2_IRQHandler+0x74>)
 8001aba:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8001abe:	4a0a      	ldr	r2, [pc, #40]	@ (8001ae8 <USART2_IRQHandler+0x74>)
 8001ac0:	4413      	add	r3, r2
 8001ac2:	79fa      	ldrb	r2, [r7, #7]
 8001ac4:	705a      	strb	r2, [r3, #1]
			input.char_counter++;
 8001ac6:	4b08      	ldr	r3, [pc, #32]	@ (8001ae8 <USART2_IRQHandler+0x74>)
 8001ac8:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8001acc:	3301      	adds	r3, #1
 8001ace:	4a06      	ldr	r2, [pc, #24]	@ (8001ae8 <USART2_IRQHandler+0x74>)
 8001ad0:	f8c2 3408 	str.w	r3, [r2, #1032]	@ 0x408
		}
	}

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ad4:	4805      	ldr	r0, [pc, #20]	@ (8001aec <USART2_IRQHandler+0x78>)
 8001ad6:	f003 f90f 	bl	8004cf8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ada:	bf00      	nop
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40004400 	.word	0x40004400
 8001ae8:	200000fc 	.word	0x200000fc
 8001aec:	200005f0 	.word	0x200005f0

08001af0 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

    // Timer1 stop
    __HAL_TIM_DISABLE(&htim1);
 8001af4:	4b10      	ldr	r3, [pc, #64]	@ (8001b38 <DMA2_Stream5_IRQHandler+0x48>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	6a1a      	ldr	r2, [r3, #32]
 8001afa:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001afe:	4013      	ands	r3, r2
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d10f      	bne.n	8001b24 <DMA2_Stream5_IRQHandler+0x34>
 8001b04:	4b0c      	ldr	r3, [pc, #48]	@ (8001b38 <DMA2_Stream5_IRQHandler+0x48>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	6a1a      	ldr	r2, [r3, #32]
 8001b0a:	f240 4344 	movw	r3, #1092	@ 0x444
 8001b0e:	4013      	ands	r3, r2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d107      	bne.n	8001b24 <DMA2_Stream5_IRQHandler+0x34>
 8001b14:	4b08      	ldr	r3, [pc, #32]	@ (8001b38 <DMA2_Stream5_IRQHandler+0x48>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	4b07      	ldr	r3, [pc, #28]	@ (8001b38 <DMA2_Stream5_IRQHandler+0x48>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f022 0201 	bic.w	r2, r2, #1
 8001b22:	601a      	str	r2, [r3, #0]
    // DMA2 disable
    // __HAL_DMA_DISABLE(&hdma_tim1_up); // not needed?
    // switch on black
    GPIOE->BSRR = VGA_GPIO_HINIBBLE << 16u;
 8001b24:	4b05      	ldr	r3, [pc, #20]	@ (8001b3c <DMA2_Stream5_IRQHandler+0x4c>)
 8001b26:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8001b2a:	619a      	str	r2, [r3, #24]

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 8001b2c:	4804      	ldr	r0, [pc, #16]	@ (8001b40 <DMA2_Stream5_IRQHandler+0x50>)
 8001b2e:	f000 ff59 	bl	80029e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	20000510 	.word	0x20000510
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	20000590 	.word	0x20000590

08001b44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
	return 1;
 8001b48:	2301      	movs	r3, #1
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <_kill>:

int _kill(int pid, int sig)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b5e:	f004 fb63 	bl	8006228 <__errno>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2216      	movs	r2, #22
 8001b66:	601a      	str	r2, [r3, #0]
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_UNKNOWN, .module = "Syscalls", .msg = "_kill faalt" }; Error_Report(&err); }
 8001b68:	4a08      	ldr	r2, [pc, #32]	@ (8001b8c <_kill+0x38>)
 8001b6a:	f107 030c 	add.w	r3, r7, #12
 8001b6e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001b70:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001b74:	f107 030c 	add.w	r3, r7, #12
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff fcdb 	bl	8001534 <Error_Report>
	return -1;
 8001b7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3718      	adds	r7, #24
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	080070ac 	.word	0x080070ac

08001b90 <_exit>:

void _exit (int status)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b98:	f04f 31ff 	mov.w	r1, #4294967295
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f7ff ffd9 	bl	8001b54 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001ba2:	bf00      	nop
 8001ba4:	e7fd      	b.n	8001ba2 <_exit+0x12>

08001ba6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b086      	sub	sp, #24
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	60f8      	str	r0, [r7, #12]
 8001bae:	60b9      	str	r1, [r7, #8]
 8001bb0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]
 8001bb6:	e00a      	b.n	8001bce <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001bb8:	f3af 8000 	nop.w
 8001bbc:	4601      	mov	r1, r0
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	1c5a      	adds	r2, r3, #1
 8001bc2:	60ba      	str	r2, [r7, #8]
 8001bc4:	b2ca      	uxtb	r2, r1
 8001bc6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	617b      	str	r3, [r7, #20]
 8001bce:	697a      	ldr	r2, [r7, #20]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	dbf0      	blt.n	8001bb8 <_read+0x12>
	}

return len;
 8001bd6:	687b      	ldr	r3, [r7, #4]
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3718      	adds	r7, #24
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b086      	sub	sp, #24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bec:	2300      	movs	r3, #0
 8001bee:	617b      	str	r3, [r7, #20]
 8001bf0:	e009      	b.n	8001c06 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	1c5a      	adds	r2, r3, #1
 8001bf6:	60ba      	str	r2, [r7, #8]
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7ff fe54 	bl	80018a8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	3301      	adds	r3, #1
 8001c04:	617b      	str	r3, [r7, #20]
 8001c06:	697a      	ldr	r2, [r7, #20]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	dbf1      	blt.n	8001bf2 <_write+0x12>
	}
	return len;
 8001c0e:	687b      	ldr	r3, [r7, #4]
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3718      	adds	r7, #24
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <_close>:

int _close(int file)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b086      	sub	sp, #24
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
	{ Error_t err = { .layer = LAYER_APP, .code = ERR_UNKNOWN, .module = "Syscalls", .msg = "_close faalt" }; Error_Report(&err); }
 8001c20:	4a08      	ldr	r2, [pc, #32]	@ (8001c44 <_close+0x2c>)
 8001c22:	f107 030c 	add.w	r3, r7, #12
 8001c26:	ca07      	ldmia	r2, {r0, r1, r2}
 8001c28:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001c2c:	f107 030c 	add.w	r3, r7, #12
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7ff fc7f 	bl	8001534 <Error_Report>
	return -1;
 8001c36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3718      	adds	r7, #24
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	080070c8 	.word	0x080070c8

08001c48 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c58:	605a      	str	r2, [r3, #4]
	return 0;
 8001c5a:	2300      	movs	r3, #0
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <_isatty>:

int _isatty(int file)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
	return 1;
 8001c70:	2301      	movs	r3, #1
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr

08001c7e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	b085      	sub	sp, #20
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	60f8      	str	r0, [r7, #12]
 8001c86:	60b9      	str	r1, [r7, #8]
 8001c88:	607a      	str	r2, [r7, #4]
	return 0;
 8001c8a:	2300      	movs	r3, #0
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3714      	adds	r7, #20
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr

08001c98 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001ca0:	4b17      	ldr	r3, [pc, #92]	@ (8001d00 <_sbrk+0x68>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d102      	bne.n	8001cae <_sbrk+0x16>
		heap_end = &end;
 8001ca8:	4b15      	ldr	r3, [pc, #84]	@ (8001d00 <_sbrk+0x68>)
 8001caa:	4a16      	ldr	r2, [pc, #88]	@ (8001d04 <_sbrk+0x6c>)
 8001cac:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001cae:	4b14      	ldr	r3, [pc, #80]	@ (8001d00 <_sbrk+0x68>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	617b      	str	r3, [r7, #20]
	if (heap_end + incr > stack_ptr)
 8001cb4:	4b12      	ldr	r3, [pc, #72]	@ (8001d00 <_sbrk+0x68>)
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4413      	add	r3, r2
 8001cbc:	466a      	mov	r2, sp
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d912      	bls.n	8001ce8 <_sbrk+0x50>
	{
		errno = ENOMEM;
 8001cc2:	f004 fab1 	bl	8006228 <__errno>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	220c      	movs	r2, #12
 8001cca:	601a      	str	r2, [r3, #0]
		{ Error_t err = { .layer = LAYER_MIDDLE, .code = ERR_UNKNOWN, .module = "SysMem", .msg = "_sbrk: onvoldoende geheugen" }; Error_Report(&err); }
 8001ccc:	4a0e      	ldr	r2, [pc, #56]	@ (8001d08 <_sbrk+0x70>)
 8001cce:	f107 0308 	add.w	r3, r7, #8
 8001cd2:	ca07      	ldmia	r2, {r0, r1, r2}
 8001cd4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001cd8:	f107 0308 	add.w	r3, r7, #8
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff fc29 	bl	8001534 <Error_Report>
		return (caddr_t) -1;
 8001ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce6:	e006      	b.n	8001cf6 <_sbrk+0x5e>
	}

	heap_end += incr;
 8001ce8:	4b05      	ldr	r3, [pc, #20]	@ (8001d00 <_sbrk+0x68>)
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	4413      	add	r3, r2
 8001cf0:	4a03      	ldr	r2, [pc, #12]	@ (8001d00 <_sbrk+0x68>)
 8001cf2:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001cf4:	697b      	ldr	r3, [r7, #20]
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3718      	adds	r7, #24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	2000050c 	.word	0x2000050c
 8001d04:	20013480 	.word	0x20013480
 8001d08:	080071ac 	.word	0x080071ac

08001d0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d10:	4b08      	ldr	r3, [pc, #32]	@ (8001d34 <SystemInit+0x28>)
 8001d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d16:	4a07      	ldr	r2, [pc, #28]	@ (8001d34 <SystemInit+0x28>)
 8001d18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d20:	4b04      	ldr	r3, [pc, #16]	@ (8001d34 <SystemInit+0x28>)
 8001d22:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001d26:	609a      	str	r2, [r3, #8]
#endif
}
 8001d28:	bf00      	nop
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	e000ed00 	.word	0xe000ed00

08001d38 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b092      	sub	sp, #72	@ 0x48
 8001d3c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d3e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	605a      	str	r2, [r3, #4]
 8001d48:	609a      	str	r2, [r3, #8]
 8001d4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d4c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8001d56:	4b45      	ldr	r3, [pc, #276]	@ (8001e6c <MX_TIM1_Init+0x134>)
 8001d58:	4a45      	ldr	r2, [pc, #276]	@ (8001e70 <MX_TIM1_Init+0x138>)
 8001d5a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = VGA_TIM1_PRESCALE;
 8001d5c:	4b43      	ldr	r3, [pc, #268]	@ (8001e6c <MX_TIM1_Init+0x134>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d62:	4b42      	ldr	r3, [pc, #264]	@ (8001e6c <MX_TIM1_Init+0x134>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = VGA_TIM1_PERIODE;
 8001d68:	4b40      	ldr	r3, [pc, #256]	@ (8001e6c <MX_TIM1_Init+0x134>)
 8001d6a:	220b      	movs	r2, #11
 8001d6c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d6e:	4b3f      	ldr	r3, [pc, #252]	@ (8001e6c <MX_TIM1_Init+0x134>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d74:	4b3d      	ldr	r3, [pc, #244]	@ (8001e6c <MX_TIM1_Init+0x134>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d7a:	4b3c      	ldr	r3, [pc, #240]	@ (8001e6c <MX_TIM1_Init+0x134>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	619a      	str	r2, [r3, #24]
  {
    HAL_StatusTypeDef status = HAL_TIM_Base_Init(&htim1);
 8001d80:	483a      	ldr	r0, [pc, #232]	@ (8001e6c <MX_TIM1_Init+0x134>)
 8001d82:	f001 fedd 	bl	8003b40 <HAL_TIM_Base_Init>
 8001d86:	4603      	mov	r3, r0
 8001d88:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK)
 8001d8c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d017      	beq.n	8001dc4 <MX_TIM1_Init+0x8c>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 8001d94:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7ff fc1b 	bl	80015d4 <HAL_StatusToErrorCode>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIM_Base_Init faalt" }; Error_Report(&err); }
 8001da4:	2300      	movs	r3, #0
 8001da6:	773b      	strb	r3, [r7, #28]
 8001da8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001dac:	777b      	strb	r3, [r7, #29]
 8001dae:	4b31      	ldr	r3, [pc, #196]	@ (8001e74 <MX_TIM1_Init+0x13c>)
 8001db0:	623b      	str	r3, [r7, #32]
 8001db2:	4b31      	ldr	r3, [pc, #196]	@ (8001e78 <MX_TIM1_Init+0x140>)
 8001db4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001db6:	f107 031c 	add.w	r3, r7, #28
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7ff fbba 	bl	8001534 <Error_Report>
      Error_Handler();
 8001dc0:	f7ff fd84 	bl	80018cc <Error_Handler>
    }
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dc8:	633b      	str	r3, [r7, #48]	@ 0x30
  {
    HAL_StatusTypeDef status = HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 8001dca:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4826      	ldr	r0, [pc, #152]	@ (8001e6c <MX_TIM1_Init+0x134>)
 8001dd2:	f002 f9bf 	bl	8004154 <HAL_TIM_ConfigClockSource>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    if (status != HAL_OK)
 8001ddc:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d017      	beq.n	8001e14 <MX_TIM1_Init+0xdc>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 8001de4:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff fbf3 	bl	80015d4 <HAL_StatusToErrorCode>
 8001dee:	4603      	mov	r3, r0
 8001df0:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIM_ConfigClockSource faalt" }; Error_Report(&err); }
 8001df4:	2300      	movs	r3, #0
 8001df6:	743b      	strb	r3, [r7, #16]
 8001df8:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001dfc:	747b      	strb	r3, [r7, #17]
 8001dfe:	4b1d      	ldr	r3, [pc, #116]	@ (8001e74 <MX_TIM1_Init+0x13c>)
 8001e00:	617b      	str	r3, [r7, #20]
 8001e02:	4b1e      	ldr	r3, [pc, #120]	@ (8001e7c <MX_TIM1_Init+0x144>)
 8001e04:	61bb      	str	r3, [r7, #24]
 8001e06:	f107 0310 	add.w	r3, r7, #16
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7ff fb92 	bl	8001534 <Error_Report>
      Error_Handler();
 8001e10:	f7ff fd5c 	bl	80018cc <Error_Handler>
    }
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e14:	2300      	movs	r3, #0
 8001e16:	62bb      	str	r3, [r7, #40]	@ 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  {
    HAL_StatusTypeDef status = HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig);
 8001e1c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e20:	4619      	mov	r1, r3
 8001e22:	4812      	ldr	r0, [pc, #72]	@ (8001e6c <MX_TIM1_Init+0x134>)
 8001e24:	f002 fd9c 	bl	8004960 <HAL_TIMEx_MasterConfigSynchronization>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    if (status != HAL_OK)
 8001e2e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d016      	beq.n	8001e64 <MX_TIM1_Init+0x12c>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 8001e36:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7ff fbca 	bl	80015d4 <HAL_StatusToErrorCode>
 8001e40:	4603      	mov	r3, r0
 8001e42:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIMEx_MasterConfigSynchronization faalt" }; Error_Report(&err); }
 8001e46:	2300      	movs	r3, #0
 8001e48:	713b      	strb	r3, [r7, #4]
 8001e4a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8001e4e:	717b      	strb	r3, [r7, #5]
 8001e50:	4b08      	ldr	r3, [pc, #32]	@ (8001e74 <MX_TIM1_Init+0x13c>)
 8001e52:	60bb      	str	r3, [r7, #8]
 8001e54:	4b0a      	ldr	r3, [pc, #40]	@ (8001e80 <MX_TIM1_Init+0x148>)
 8001e56:	60fb      	str	r3, [r7, #12]
 8001e58:	1d3b      	adds	r3, r7, #4
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f7ff fb6a 	bl	8001534 <Error_Report>
      Error_Handler();
 8001e60:	f7ff fd34 	bl	80018cc <Error_Handler>
    }
  }

}
 8001e64:	bf00      	nop
 8001e66:	3748      	adds	r7, #72	@ 0x48
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	20000510 	.word	0x20000510
 8001e70:	40010000 	.word	0x40010000
 8001e74:	080071b8 	.word	0x080071b8
 8001e78:	080071bc 	.word	0x080071bc
 8001e7c:	080071d4 	.word	0x080071d4
 8001e80:	080071f4 	.word	0x080071f4

08001e84 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b098      	sub	sp, #96	@ 0x60
 8001e88:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e8a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001e8e:	2200      	movs	r2, #0
 8001e90:	601a      	str	r2, [r3, #0]
 8001e92:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e94:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	605a      	str	r2, [r3, #4]
 8001e9e:	609a      	str	r2, [r3, #8]
 8001ea0:	60da      	str	r2, [r3, #12]
 8001ea2:	611a      	str	r2, [r3, #16]
 8001ea4:	615a      	str	r2, [r3, #20]
 8001ea6:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8001ea8:	4b5f      	ldr	r3, [pc, #380]	@ (8002028 <MX_TIM2_Init+0x1a4>)
 8001eaa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001eae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 8001eb0:	4b5d      	ldr	r3, [pc, #372]	@ (8002028 <MX_TIM2_Init+0x1a4>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eb6:	4b5c      	ldr	r3, [pc, #368]	@ (8002028 <MX_TIM2_Init+0x1a4>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = VGA_TIM2_HSYNC_PERIODE;
 8001ebc:	4b5a      	ldr	r3, [pc, #360]	@ (8002028 <MX_TIM2_Init+0x1a4>)
 8001ebe:	f640 226b 	movw	r2, #2667	@ 0xa6b
 8001ec2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ec4:	4b58      	ldr	r3, [pc, #352]	@ (8002028 <MX_TIM2_Init+0x1a4>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eca:	4b57      	ldr	r3, [pc, #348]	@ (8002028 <MX_TIM2_Init+0x1a4>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	619a      	str	r2, [r3, #24]
  {
    HAL_StatusTypeDef status = HAL_TIM_PWM_Init(&htim2);
 8001ed0:	4855      	ldr	r0, [pc, #340]	@ (8002028 <MX_TIM2_Init+0x1a4>)
 8001ed2:	f001 fe84 	bl	8003bde <HAL_TIM_PWM_Init>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (status != HAL_OK)
 8001edc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d019      	beq.n	8001f18 <MX_TIM2_Init+0x94>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 8001ee4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff fb73 	bl	80015d4 <HAL_StatusToErrorCode>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIM_PWM_Init faalt" }; Error_Report(&err); }
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001efa:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8001efe:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8001f02:	4b4a      	ldr	r3, [pc, #296]	@ (800202c <MX_TIM2_Init+0x1a8>)
 8001f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f06:	4b4a      	ldr	r3, [pc, #296]	@ (8002030 <MX_TIM2_Init+0x1ac>)
 8001f08:	633b      	str	r3, [r7, #48]	@ 0x30
 8001f0a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7ff fb10 	bl	8001534 <Error_Report>
      Error_Handler();
 8001f14:	f7ff fcda 	bl	80018cc <Error_Handler>
    }
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	657b      	str	r3, [r7, #84]	@ 0x54
  {
    HAL_StatusTypeDef status = HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 8001f20:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001f24:	4619      	mov	r1, r3
 8001f26:	4840      	ldr	r0, [pc, #256]	@ (8002028 <MX_TIM2_Init+0x1a4>)
 8001f28:	f002 fd1a 	bl	8004960 <HAL_TIMEx_MasterConfigSynchronization>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    if (status != HAL_OK)
 8001f32:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d017      	beq.n	8001f6a <MX_TIM2_Init+0xe6>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 8001f3a:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7ff fb48 	bl	80015d4 <HAL_StatusToErrorCode>
 8001f44:	4603      	mov	r3, r0
 8001f46:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIMEx_MasterConfigSynchronization faalt" }; Error_Report(&err); }
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	773b      	strb	r3, [r7, #28]
 8001f4e:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8001f52:	777b      	strb	r3, [r7, #29]
 8001f54:	4b35      	ldr	r3, [pc, #212]	@ (800202c <MX_TIM2_Init+0x1a8>)
 8001f56:	623b      	str	r3, [r7, #32]
 8001f58:	4b36      	ldr	r3, [pc, #216]	@ (8002034 <MX_TIM2_Init+0x1b0>)
 8001f5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f5c:	f107 031c 	add.w	r3, r7, #28
 8001f60:	4618      	mov	r0, r3
 8001f62:	f7ff fae7 	bl	8001534 <Error_Report>
      Error_Handler();
 8001f66:	f7ff fcb1 	bl	80018cc <Error_Handler>
    }
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f6a:	2360      	movs	r3, #96	@ 0x60
 8001f6c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = VGA_TIM2_HTRIGGER_START - VGA_TIM2_DMA_DELAY;
 8001f6e:	f240 13bb 	movw	r3, #443	@ 0x1bb
 8001f72:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001f74:	2302      	movs	r3, #2
 8001f76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	647b      	str	r3, [r7, #68]	@ 0x44
  {
    HAL_StatusTypeDef status = HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8001f7c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001f80:	2208      	movs	r2, #8
 8001f82:	4619      	mov	r1, r3
 8001f84:	4828      	ldr	r0, [pc, #160]	@ (8002028 <MX_TIM2_Init+0x1a4>)
 8001f86:	f002 f81f 	bl	8003fc8 <HAL_TIM_PWM_ConfigChannel>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
    if (status != HAL_OK)
 8001f90:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d017      	beq.n	8001fc8 <MX_TIM2_Init+0x144>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 8001f98:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7ff fb19 	bl	80015d4 <HAL_StatusToErrorCode>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIM_PWM_ConfigChannel CH3 faalt" }; Error_Report(&err); }
 8001fa8:	2300      	movs	r3, #0
 8001faa:	743b      	strb	r3, [r7, #16]
 8001fac:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8001fb0:	747b      	strb	r3, [r7, #17]
 8001fb2:	4b1e      	ldr	r3, [pc, #120]	@ (800202c <MX_TIM2_Init+0x1a8>)
 8001fb4:	617b      	str	r3, [r7, #20]
 8001fb6:	4b20      	ldr	r3, [pc, #128]	@ (8002038 <MX_TIM2_Init+0x1b4>)
 8001fb8:	61bb      	str	r3, [r7, #24]
 8001fba:	f107 0310 	add.w	r3, r7, #16
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff fab8 	bl	8001534 <Error_Report>
      Error_Handler();
 8001fc4:	f7ff fc82 	bl	80018cc <Error_Handler>
    }
  }
  sConfigOC.Pulse = VGA_TIM2_HSYNC_IMP;
 8001fc8:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001fcc:	63bb      	str	r3, [r7, #56]	@ 0x38
  {
    HAL_StatusTypeDef status = HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 8001fce:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001fd2:	220c      	movs	r2, #12
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4814      	ldr	r0, [pc, #80]	@ (8002028 <MX_TIM2_Init+0x1a4>)
 8001fd8:	f001 fff6 	bl	8003fc8 <HAL_TIM_PWM_ConfigChannel>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
    if (status != HAL_OK)
 8001fe2:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d016      	beq.n	8002018 <MX_TIM2_Init+0x194>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 8001fea:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7ff faf0 	bl	80015d4 <HAL_StatusToErrorCode>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_TIM_PWM_ConfigChannel CH4 faalt" }; Error_Report(&err); }
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	713b      	strb	r3, [r7, #4]
 8001ffe:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8002002:	717b      	strb	r3, [r7, #5]
 8002004:	4b09      	ldr	r3, [pc, #36]	@ (800202c <MX_TIM2_Init+0x1a8>)
 8002006:	60bb      	str	r3, [r7, #8]
 8002008:	4b0c      	ldr	r3, [pc, #48]	@ (800203c <MX_TIM2_Init+0x1b8>)
 800200a:	60fb      	str	r3, [r7, #12]
 800200c:	1d3b      	adds	r3, r7, #4
 800200e:	4618      	mov	r0, r3
 8002010:	f7ff fa90 	bl	8001534 <Error_Report>
      Error_Handler();
 8002014:	f7ff fc5a 	bl	80018cc <Error_Handler>
    }
  }
  HAL_TIM_MspPostInit(&htim2);
 8002018:	4803      	ldr	r0, [pc, #12]	@ (8002028 <MX_TIM2_Init+0x1a4>)
 800201a:	f000 f8a3 	bl	8002164 <HAL_TIM_MspPostInit>

}
 800201e:	bf00      	nop
 8002020:	3760      	adds	r7, #96	@ 0x60
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	20000550 	.word	0x20000550
 800202c:	080071b8 	.word	0x080071b8
 8002030:	08007220 	.word	0x08007220
 8002034:	080071f4 	.word	0x080071f4
 8002038:	08007238 	.word	0x08007238
 800203c:	0800725c 	.word	0x0800725c

08002040 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b088      	sub	sp, #32
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a2c      	ldr	r2, [pc, #176]	@ (8002100 <HAL_TIM_Base_MspInit+0xc0>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d151      	bne.n	80020f6 <HAL_TIM_Base_MspInit+0xb6>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002052:	2300      	movs	r3, #0
 8002054:	61bb      	str	r3, [r7, #24]
 8002056:	4b2b      	ldr	r3, [pc, #172]	@ (8002104 <HAL_TIM_Base_MspInit+0xc4>)
 8002058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800205a:	4a2a      	ldr	r2, [pc, #168]	@ (8002104 <HAL_TIM_Base_MspInit+0xc4>)
 800205c:	f043 0301 	orr.w	r3, r3, #1
 8002060:	6453      	str	r3, [r2, #68]	@ 0x44
 8002062:	4b28      	ldr	r3, [pc, #160]	@ (8002104 <HAL_TIM_Base_MspInit+0xc4>)
 8002064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002066:	f003 0301 	and.w	r3, r3, #1
 800206a:	61bb      	str	r3, [r7, #24]
 800206c:	69bb      	ldr	r3, [r7, #24]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 800206e:	4b26      	ldr	r3, [pc, #152]	@ (8002108 <HAL_TIM_Base_MspInit+0xc8>)
 8002070:	4a26      	ldr	r2, [pc, #152]	@ (800210c <HAL_TIM_Base_MspInit+0xcc>)
 8002072:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 8002074:	4b24      	ldr	r3, [pc, #144]	@ (8002108 <HAL_TIM_Base_MspInit+0xc8>)
 8002076:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800207a:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800207c:	4b22      	ldr	r3, [pc, #136]	@ (8002108 <HAL_TIM_Base_MspInit+0xc8>)
 800207e:	2240      	movs	r2, #64	@ 0x40
 8002080:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8002082:	4b21      	ldr	r3, [pc, #132]	@ (8002108 <HAL_TIM_Base_MspInit+0xc8>)
 8002084:	2200      	movs	r2, #0
 8002086:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8002088:	4b1f      	ldr	r3, [pc, #124]	@ (8002108 <HAL_TIM_Base_MspInit+0xc8>)
 800208a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800208e:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002090:	4b1d      	ldr	r3, [pc, #116]	@ (8002108 <HAL_TIM_Base_MspInit+0xc8>)
 8002092:	2200      	movs	r2, #0
 8002094:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002096:	4b1c      	ldr	r3, [pc, #112]	@ (8002108 <HAL_TIM_Base_MspInit+0xc8>)
 8002098:	2200      	movs	r2, #0
 800209a:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 800209c:	4b1a      	ldr	r3, [pc, #104]	@ (8002108 <HAL_TIM_Base_MspInit+0xc8>)
 800209e:	2200      	movs	r2, #0
 80020a0:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80020a2:	4b19      	ldr	r3, [pc, #100]	@ (8002108 <HAL_TIM_Base_MspInit+0xc8>)
 80020a4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80020a8:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020aa:	4b17      	ldr	r3, [pc, #92]	@ (8002108 <HAL_TIM_Base_MspInit+0xc8>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	625a      	str	r2, [r3, #36]	@ 0x24
    {
      HAL_StatusTypeDef status = HAL_DMA_Init(&hdma_tim1_up);
 80020b0:	4815      	ldr	r0, [pc, #84]	@ (8002108 <HAL_TIM_Base_MspInit+0xc8>)
 80020b2:	f000 fb6f 	bl	8002794 <HAL_DMA_Init>
 80020b6:	4603      	mov	r3, r0
 80020b8:	77fb      	strb	r3, [r7, #31]
      if (status != HAL_OK)
 80020ba:	7ffb      	ldrb	r3, [r7, #31]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d014      	beq.n	80020ea <HAL_TIM_Base_MspInit+0xaa>
      {
        ErrorCode_t ec = HAL_StatusToErrorCode(status);
 80020c0:	7ffb      	ldrb	r3, [r7, #31]
 80020c2:	4618      	mov	r0, r3
 80020c4:	f7ff fa86 	bl	80015d4 <HAL_StatusToErrorCode>
 80020c8:	4603      	mov	r3, r0
 80020ca:	77bb      	strb	r3, [r7, #30]
        { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "TIM", .msg = "HAL_DMA_Init faalt" }; Error_Report(&err); }
 80020cc:	2300      	movs	r3, #0
 80020ce:	733b      	strb	r3, [r7, #12]
 80020d0:	7fbb      	ldrb	r3, [r7, #30]
 80020d2:	737b      	strb	r3, [r7, #13]
 80020d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002110 <HAL_TIM_Base_MspInit+0xd0>)
 80020d6:	613b      	str	r3, [r7, #16]
 80020d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002114 <HAL_TIM_Base_MspInit+0xd4>)
 80020da:	617b      	str	r3, [r7, #20]
 80020dc:	f107 030c 	add.w	r3, r7, #12
 80020e0:	4618      	mov	r0, r3
 80020e2:	f7ff fa27 	bl	8001534 <Error_Report>
        Error_Handler();
 80020e6:	f7ff fbf1 	bl	80018cc <Error_Handler>
      }
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a06      	ldr	r2, [pc, #24]	@ (8002108 <HAL_TIM_Base_MspInit+0xc8>)
 80020ee:	621a      	str	r2, [r3, #32]
 80020f0:	4a05      	ldr	r2, [pc, #20]	@ (8002108 <HAL_TIM_Base_MspInit+0xc8>)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80020f6:	bf00      	nop
 80020f8:	3720      	adds	r7, #32
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	40010000 	.word	0x40010000
 8002104:	40023800 	.word	0x40023800
 8002108:	20000590 	.word	0x20000590
 800210c:	40026488 	.word	0x40026488
 8002110:	080071b8 	.word	0x080071b8
 8002114:	08007280 	.word	0x08007280

08002118 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002128:	d115      	bne.n	8002156 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800212a:	2300      	movs	r3, #0
 800212c:	60fb      	str	r3, [r7, #12]
 800212e:	4b0c      	ldr	r3, [pc, #48]	@ (8002160 <HAL_TIM_PWM_MspInit+0x48>)
 8002130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002132:	4a0b      	ldr	r2, [pc, #44]	@ (8002160 <HAL_TIM_PWM_MspInit+0x48>)
 8002134:	f043 0301 	orr.w	r3, r3, #1
 8002138:	6413      	str	r3, [r2, #64]	@ 0x40
 800213a:	4b09      	ldr	r3, [pc, #36]	@ (8002160 <HAL_TIM_PWM_MspInit+0x48>)
 800213c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	60fb      	str	r3, [r7, #12]
 8002144:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002146:	2200      	movs	r2, #0
 8002148:	2100      	movs	r1, #0
 800214a:	201c      	movs	r0, #28
 800214c:	f000 faeb 	bl	8002726 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002150:	201c      	movs	r0, #28
 8002152:	f000 fb04 	bl	800275e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002156:	bf00      	nop
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	40023800 	.word	0x40023800

08002164 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b088      	sub	sp, #32
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800216c:	f107 030c 	add.w	r3, r7, #12
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]
 8002174:	605a      	str	r2, [r3, #4]
 8002176:	609a      	str	r2, [r3, #8]
 8002178:	60da      	str	r2, [r3, #12]
 800217a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002184:	d11e      	bne.n	80021c4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	60bb      	str	r3, [r7, #8]
 800218a:	4b10      	ldr	r3, [pc, #64]	@ (80021cc <HAL_TIM_MspPostInit+0x68>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218e:	4a0f      	ldr	r2, [pc, #60]	@ (80021cc <HAL_TIM_MspPostInit+0x68>)
 8002190:	f043 0302 	orr.w	r3, r3, #2
 8002194:	6313      	str	r3, [r2, #48]	@ 0x30
 8002196:	4b0d      	ldr	r3, [pc, #52]	@ (80021cc <HAL_TIM_MspPostInit+0x68>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800219a:	f003 0302 	and.w	r3, r3, #2
 800219e:	60bb      	str	r3, [r7, #8]
 80021a0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = VGA_HSYNC_Pin;
 80021a2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80021a6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a8:	2302      	movs	r3, #2
 80021aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ac:	2300      	movs	r3, #0
 80021ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021b0:	2303      	movs	r3, #3
 80021b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021b4:	2301      	movs	r3, #1
 80021b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VGA_HSYNC_GPIO_Port, &GPIO_InitStruct);
 80021b8:	f107 030c 	add.w	r3, r7, #12
 80021bc:	4619      	mov	r1, r3
 80021be:	4804      	ldr	r0, [pc, #16]	@ (80021d0 <HAL_TIM_MspPostInit+0x6c>)
 80021c0:	f000 fe7a 	bl	8002eb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80021c4:	bf00      	nop
 80021c6:	3720      	adds	r7, #32
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	40023800 	.word	0x40023800
 80021d0:	40020400 	.word	0x40020400

080021d4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80021da:	4b1c      	ldr	r3, [pc, #112]	@ (800224c <MX_USART2_UART_Init+0x78>)
 80021dc:	4a1c      	ldr	r2, [pc, #112]	@ (8002250 <MX_USART2_UART_Init+0x7c>)
 80021de:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80021e0:	4b1a      	ldr	r3, [pc, #104]	@ (800224c <MX_USART2_UART_Init+0x78>)
 80021e2:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021e6:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80021e8:	4b18      	ldr	r3, [pc, #96]	@ (800224c <MX_USART2_UART_Init+0x78>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80021ee:	4b17      	ldr	r3, [pc, #92]	@ (800224c <MX_USART2_UART_Init+0x78>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80021f4:	4b15      	ldr	r3, [pc, #84]	@ (800224c <MX_USART2_UART_Init+0x78>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021fa:	4b14      	ldr	r3, [pc, #80]	@ (800224c <MX_USART2_UART_Init+0x78>)
 80021fc:	220c      	movs	r2, #12
 80021fe:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002200:	4b12      	ldr	r3, [pc, #72]	@ (800224c <MX_USART2_UART_Init+0x78>)
 8002202:	2200      	movs	r2, #0
 8002204:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002206:	4b11      	ldr	r3, [pc, #68]	@ (800224c <MX_USART2_UART_Init+0x78>)
 8002208:	2200      	movs	r2, #0
 800220a:	61da      	str	r2, [r3, #28]
  {
    HAL_StatusTypeDef status = HAL_UART_Init(&huart2);
 800220c:	480f      	ldr	r0, [pc, #60]	@ (800224c <MX_USART2_UART_Init+0x78>)
 800220e:	f002 fc37 	bl	8004a80 <HAL_UART_Init>
 8002212:	4603      	mov	r3, r0
 8002214:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK)
 8002216:	7bfb      	ldrb	r3, [r7, #15]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d013      	beq.n	8002244 <MX_USART2_UART_Init+0x70>
    {
      ErrorCode_t ec = HAL_StatusToErrorCode(status);
 800221c:	7bfb      	ldrb	r3, [r7, #15]
 800221e:	4618      	mov	r0, r3
 8002220:	f7ff f9d8 	bl	80015d4 <HAL_StatusToErrorCode>
 8002224:	4603      	mov	r3, r0
 8002226:	73bb      	strb	r3, [r7, #14]
      { Error_t err = { .layer = LAYER_HW, .code = ec, .module = "UART", .msg = "HAL_UART_Init faalt" }; Error_Report(&err); }
 8002228:	2300      	movs	r3, #0
 800222a:	703b      	strb	r3, [r7, #0]
 800222c:	7bbb      	ldrb	r3, [r7, #14]
 800222e:	707b      	strb	r3, [r7, #1]
 8002230:	4b08      	ldr	r3, [pc, #32]	@ (8002254 <MX_USART2_UART_Init+0x80>)
 8002232:	607b      	str	r3, [r7, #4]
 8002234:	4b08      	ldr	r3, [pc, #32]	@ (8002258 <MX_USART2_UART_Init+0x84>)
 8002236:	60bb      	str	r3, [r7, #8]
 8002238:	463b      	mov	r3, r7
 800223a:	4618      	mov	r0, r3
 800223c:	f7ff f97a 	bl	8001534 <Error_Report>
      Error_Handler();
 8002240:	f7ff fb44 	bl	80018cc <Error_Handler>
    }
  }

}
 8002244:	bf00      	nop
 8002246:	3710      	adds	r7, #16
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	200005f0 	.word	0x200005f0
 8002250:	40004400 	.word	0x40004400
 8002254:	08007294 	.word	0x08007294
 8002258:	0800729c 	.word	0x0800729c

0800225c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b08a      	sub	sp, #40	@ 0x28
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002264:	f107 0314 	add.w	r3, r7, #20
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	609a      	str	r2, [r3, #8]
 8002270:	60da      	str	r2, [r3, #12]
 8002272:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a1d      	ldr	r2, [pc, #116]	@ (80022f0 <HAL_UART_MspInit+0x94>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d133      	bne.n	80022e6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800227e:	2300      	movs	r3, #0
 8002280:	613b      	str	r3, [r7, #16]
 8002282:	4b1c      	ldr	r3, [pc, #112]	@ (80022f4 <HAL_UART_MspInit+0x98>)
 8002284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002286:	4a1b      	ldr	r2, [pc, #108]	@ (80022f4 <HAL_UART_MspInit+0x98>)
 8002288:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800228c:	6413      	str	r3, [r2, #64]	@ 0x40
 800228e:	4b19      	ldr	r3, [pc, #100]	@ (80022f4 <HAL_UART_MspInit+0x98>)
 8002290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002296:	613b      	str	r3, [r7, #16]
 8002298:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800229a:	2300      	movs	r3, #0
 800229c:	60fb      	str	r3, [r7, #12]
 800229e:	4b15      	ldr	r3, [pc, #84]	@ (80022f4 <HAL_UART_MspInit+0x98>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a2:	4a14      	ldr	r2, [pc, #80]	@ (80022f4 <HAL_UART_MspInit+0x98>)
 80022a4:	f043 0301 	orr.w	r3, r3, #1
 80022a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022aa:	4b12      	ldr	r3, [pc, #72]	@ (80022f4 <HAL_UART_MspInit+0x98>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ae:	f003 0301 	and.w	r3, r3, #1
 80022b2:	60fb      	str	r3, [r7, #12]
 80022b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80022b6:	230c      	movs	r3, #12
 80022b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ba:	2302      	movs	r3, #2
 80022bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022be:	2300      	movs	r3, #0
 80022c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c2:	2303      	movs	r3, #3
 80022c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022c6:	2307      	movs	r3, #7
 80022c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ca:	f107 0314 	add.w	r3, r7, #20
 80022ce:	4619      	mov	r1, r3
 80022d0:	4809      	ldr	r0, [pc, #36]	@ (80022f8 <HAL_UART_MspInit+0x9c>)
 80022d2:	f000 fdf1 	bl	8002eb8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80022d6:	2200      	movs	r2, #0
 80022d8:	2100      	movs	r1, #0
 80022da:	2026      	movs	r0, #38	@ 0x26
 80022dc:	f000 fa23 	bl	8002726 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80022e0:	2026      	movs	r0, #38	@ 0x26
 80022e2:	f000 fa3c 	bl	800275e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80022e6:	bf00      	nop
 80022e8:	3728      	adds	r7, #40	@ 0x28
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	40004400 	.word	0x40004400
 80022f4:	40023800 	.word	0x40023800
 80022f8:	40020000 	.word	0x40020000

080022fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80022fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002334 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002300:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002302:	e003      	b.n	800230c <LoopCopyDataInit>

08002304 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002304:	4b0c      	ldr	r3, [pc, #48]	@ (8002338 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002306:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002308:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800230a:	3104      	adds	r1, #4

0800230c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800230c:	480b      	ldr	r0, [pc, #44]	@ (800233c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800230e:	4b0c      	ldr	r3, [pc, #48]	@ (8002340 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002310:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002312:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002314:	d3f6      	bcc.n	8002304 <CopyDataInit>
  ldr  r2, =_sbss
 8002316:	4a0b      	ldr	r2, [pc, #44]	@ (8002344 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002318:	e002      	b.n	8002320 <LoopFillZerobss>

0800231a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800231a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800231c:	f842 3b04 	str.w	r3, [r2], #4

08002320 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002320:	4b09      	ldr	r3, [pc, #36]	@ (8002348 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002322:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002324:	d3f9      	bcc.n	800231a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002326:	f7ff fcf1 	bl	8001d0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800232a:	f003 ff83 	bl	8006234 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800232e:	f7ff f9e7 	bl	8001700 <main>
  bx  lr    
 8002332:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002334:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002338:	0800ecf4 	.word	0x0800ecf4
  ldr  r0, =_sdata
 800233c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002340:	200000e0 	.word	0x200000e0
  ldr  r2, =_sbss
 8002344:	200000e0 	.word	0x200000e0
  ldr  r3, = _ebss
 8002348:	2001347c 	.word	0x2001347c

0800234c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800234c:	e7fe      	b.n	800234c <ADC_IRQHandler>
	...

08002350 <UB_VGA_Screen_Init>:
VGA_t VGA;
//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
  VGA.hsync_cnt = 0;
 8002354:	4b1f      	ldr	r3, [pc, #124]	@ (80023d4 <UB_VGA_Screen_Init+0x84>)
 8002356:	2200      	movs	r2, #0
 8002358:	801a      	strh	r2, [r3, #0]
  VGA.start_adr = 0;
 800235a:	4b1e      	ldr	r3, [pc, #120]	@ (80023d4 <UB_VGA_Screen_Init+0x84>)
 800235c:	2200      	movs	r2, #0
 800235e:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg = 0;
 8002360:	4b1c      	ldr	r3, [pc, #112]	@ (80023d4 <UB_VGA_Screen_Init+0x84>)
 8002362:	2200      	movs	r2, #0
 8002364:	609a      	str	r2, [r3, #8]

  GPIOB->BSRR = VGA_VSYNC_Pin;
 8002366:	4b1c      	ldr	r3, [pc, #112]	@ (80023d8 <UB_VGA_Screen_Init+0x88>)
 8002368:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800236c:	619a      	str	r2, [r3, #24]

  // TIM2
  HAL_TIM_Base_Start(&htim2);
 800236e:	481b      	ldr	r0, [pc, #108]	@ (80023dc <UB_VGA_Screen_Init+0x8c>)
 8002370:	f001 fc11 	bl	8003b96 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002374:	210c      	movs	r1, #12
 8002376:	4819      	ldr	r0, [pc, #100]	@ (80023dc <UB_VGA_Screen_Init+0x8c>)
 8002378:	f001 fc5c 	bl	8003c34 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_3);
 800237c:	2108      	movs	r1, #8
 800237e:	4817      	ldr	r0, [pc, #92]	@ (80023dc <UB_VGA_Screen_Init+0x8c>)
 8002380:	f001 fc96 	bl	8003cb0 <HAL_TIM_PWM_Start_IT>

  // TIM1
  __HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 8002384:	4b16      	ldr	r3, [pc, #88]	@ (80023e0 <UB_VGA_Screen_Init+0x90>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	68da      	ldr	r2, [r3, #12]
 800238a:	4b15      	ldr	r3, [pc, #84]	@ (80023e0 <UB_VGA_Screen_Init+0x90>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002392:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(&htim1);
 8002394:	4b12      	ldr	r3, [pc, #72]	@ (80023e0 <UB_VGA_Screen_Init+0x90>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	4b11      	ldr	r3, [pc, #68]	@ (80023e0 <UB_VGA_Screen_Init+0x90>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f042 0201 	orr.w	r2, r2, #1
 80023a2:	601a      	str	r2, [r3, #0]
  HAL_DMA_Start_IT(&hdma_tim1_up, (uint32_t)&VGA_RAM1[0], VGA_GPIOE_ODR_ADDRESS, VGA_DISPLAY_X + 1);
 80023a4:	490f      	ldr	r1, [pc, #60]	@ (80023e4 <UB_VGA_Screen_Init+0x94>)
 80023a6:	f240 1341 	movw	r3, #321	@ 0x141
 80023aa:	4a0f      	ldr	r2, [pc, #60]	@ (80023e8 <UB_VGA_Screen_Init+0x98>)
 80023ac:	480f      	ldr	r0, [pc, #60]	@ (80023ec <UB_VGA_Screen_Init+0x9c>)
 80023ae:	f000 fa9f 	bl	80028f0 <HAL_DMA_Start_IT>

  HAL_DMA_Init(&hdma_tim1_up);
 80023b2:	480e      	ldr	r0, [pc, #56]	@ (80023ec <UB_VGA_Screen_Init+0x9c>)
 80023b4:	f000 f9ee 	bl	8002794 <HAL_DMA_Init>
  __HAL_DMA_ENABLE_IT(&hdma_tim1_up, DMA_IT_TC);
 80023b8:	4b0c      	ldr	r3, [pc, #48]	@ (80023ec <UB_VGA_Screen_Init+0x9c>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	4b0b      	ldr	r3, [pc, #44]	@ (80023ec <UB_VGA_Screen_Init+0x9c>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f042 0210 	orr.w	r2, r2, #16
 80023c6:	601a      	str	r2, [r3, #0]

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg = DMA2_Stream5->CR;
 80023c8:	4b09      	ldr	r3, [pc, #36]	@ (80023f0 <UB_VGA_Screen_Init+0xa0>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a01      	ldr	r2, [pc, #4]	@ (80023d4 <UB_VGA_Screen_Init+0x84>)
 80023ce:	6093      	str	r3, [r2, #8]
}
 80023d0:	bf00      	nop
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	20013320 	.word	0x20013320
 80023d8:	40020400 	.word	0x40020400
 80023dc:	20000550 	.word	0x20000550
 80023e0:	20000510 	.word	0x20000510
 80023e4:	20000630 	.word	0x20000630
 80023e8:	40021015 	.word	0x40021015
 80023ec:	20000590 	.word	0x20000590
 80023f0:	40026488 	.word	0x40026488

080023f4 <UB_VGA_FillScreen>:

//--------------------------------------------------------------
// fill the DMA RAM buffer with one color
//--------------------------------------------------------------
void UB_VGA_FillScreen(uint8_t color)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 80023fe:	2300      	movs	r3, #0
 8002400:	81bb      	strh	r3, [r7, #12]
 8002402:	e012      	b.n	800242a <UB_VGA_FillScreen+0x36>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8002404:	2300      	movs	r3, #0
 8002406:	81fb      	strh	r3, [r7, #14]
 8002408:	e008      	b.n	800241c <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp, yp, color);
 800240a:	79fa      	ldrb	r2, [r7, #7]
 800240c:	89b9      	ldrh	r1, [r7, #12]
 800240e:	89fb      	ldrh	r3, [r7, #14]
 8002410:	4618      	mov	r0, r3
 8002412:	f000 f813 	bl	800243c <UB_VGA_SetPixel>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8002416:	89fb      	ldrh	r3, [r7, #14]
 8002418:	3301      	adds	r3, #1
 800241a:	81fb      	strh	r3, [r7, #14]
 800241c:	89fb      	ldrh	r3, [r7, #14]
 800241e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002422:	d3f2      	bcc.n	800240a <UB_VGA_FillScreen+0x16>
  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 8002424:	89bb      	ldrh	r3, [r7, #12]
 8002426:	3301      	adds	r3, #1
 8002428:	81bb      	strh	r3, [r7, #12]
 800242a:	89bb      	ldrh	r3, [r7, #12]
 800242c:	2bef      	cmp	r3, #239	@ 0xef
 800242e:	d9e9      	bls.n	8002404 <UB_VGA_FillScreen+0x10>
    }
  }
}
 8002430:	bf00      	nop
 8002432:	bf00      	nop
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
	...

0800243c <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	4603      	mov	r3, r0
 8002444:	80fb      	strh	r3, [r7, #6]
 8002446:	460b      	mov	r3, r1
 8002448:	80bb      	strh	r3, [r7, #4]
 800244a:	4613      	mov	r3, r2
 800244c:	70fb      	strb	r3, [r7, #3]
  if(xp >= VGA_DISPLAY_X)
 800244e:	88fb      	ldrh	r3, [r7, #6]
 8002450:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002454:	d301      	bcc.n	800245a <UB_VGA_SetPixel+0x1e>
    xp = 0;
 8002456:	2300      	movs	r3, #0
 8002458:	80fb      	strh	r3, [r7, #6]
  if(yp >= VGA_DISPLAY_Y)
 800245a:	88bb      	ldrh	r3, [r7, #4]
 800245c:	2bef      	cmp	r3, #239	@ 0xef
 800245e:	d901      	bls.n	8002464 <UB_VGA_SetPixel+0x28>
    yp = 0;
 8002460:	2300      	movs	r3, #0
 8002462:	80bb      	strh	r3, [r7, #4]

  // Write pixel to ram
  VGA_RAM1[(yp * (VGA_DISPLAY_X + 1)) + xp] = color;
 8002464:	88ba      	ldrh	r2, [r7, #4]
 8002466:	4613      	mov	r3, r2
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	4413      	add	r3, r2
 800246c:	019b      	lsls	r3, r3, #6
 800246e:	441a      	add	r2, r3
 8002470:	88fb      	ldrh	r3, [r7, #6]
 8002472:	4413      	add	r3, r2
 8002474:	4904      	ldr	r1, [pc, #16]	@ (8002488 <UB_VGA_SetPixel+0x4c>)
 8002476:	78fa      	ldrb	r2, [r7, #3]
 8002478:	54ca      	strb	r2, [r1, r3]
}
 800247a:	bf00      	nop
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	20000630 	.word	0x20000630

0800248c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002490:	4b0e      	ldr	r3, [pc, #56]	@ (80024cc <HAL_Init+0x40>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a0d      	ldr	r2, [pc, #52]	@ (80024cc <HAL_Init+0x40>)
 8002496:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800249a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800249c:	4b0b      	ldr	r3, [pc, #44]	@ (80024cc <HAL_Init+0x40>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a0a      	ldr	r2, [pc, #40]	@ (80024cc <HAL_Init+0x40>)
 80024a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024a8:	4b08      	ldr	r3, [pc, #32]	@ (80024cc <HAL_Init+0x40>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a07      	ldr	r2, [pc, #28]	@ (80024cc <HAL_Init+0x40>)
 80024ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024b4:	2003      	movs	r0, #3
 80024b6:	f000 f92b 	bl	8002710 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024ba:	2000      	movs	r0, #0
 80024bc:	f000 f808 	bl	80024d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024c0:	f7ff fa1c 	bl	80018fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	40023c00 	.word	0x40023c00

080024d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024d8:	4b12      	ldr	r3, [pc, #72]	@ (8002524 <HAL_InitTick+0x54>)
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	4b12      	ldr	r3, [pc, #72]	@ (8002528 <HAL_InitTick+0x58>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	4619      	mov	r1, r3
 80024e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80024ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ee:	4618      	mov	r0, r3
 80024f0:	f000 f943 	bl	800277a <HAL_SYSTICK_Config>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e00e      	b.n	800251c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2b0f      	cmp	r3, #15
 8002502:	d80a      	bhi.n	800251a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002504:	2200      	movs	r2, #0
 8002506:	6879      	ldr	r1, [r7, #4]
 8002508:	f04f 30ff 	mov.w	r0, #4294967295
 800250c:	f000 f90b 	bl	8002726 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002510:	4a06      	ldr	r2, [pc, #24]	@ (800252c <HAL_InitTick+0x5c>)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002516:	2300      	movs	r3, #0
 8002518:	e000      	b.n	800251c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
}
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20000078 	.word	0x20000078
 8002528:	20000080 	.word	0x20000080
 800252c:	2000007c 	.word	0x2000007c

08002530 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002534:	4b06      	ldr	r3, [pc, #24]	@ (8002550 <HAL_IncTick+0x20>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	461a      	mov	r2, r3
 800253a:	4b06      	ldr	r3, [pc, #24]	@ (8002554 <HAL_IncTick+0x24>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4413      	add	r3, r2
 8002540:	4a04      	ldr	r2, [pc, #16]	@ (8002554 <HAL_IncTick+0x24>)
 8002542:	6013      	str	r3, [r2, #0]
}
 8002544:	bf00      	nop
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	20000080 	.word	0x20000080
 8002554:	2001332c 	.word	0x2001332c

08002558 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  return uwTick;
 800255c:	4b03      	ldr	r3, [pc, #12]	@ (800256c <HAL_GetTick+0x14>)
 800255e:	681b      	ldr	r3, [r3, #0]
}
 8002560:	4618      	mov	r0, r3
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	2001332c 	.word	0x2001332c

08002570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f003 0307 	and.w	r3, r3, #7
 800257e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002580:	4b0c      	ldr	r3, [pc, #48]	@ (80025b4 <__NVIC_SetPriorityGrouping+0x44>)
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002586:	68ba      	ldr	r2, [r7, #8]
 8002588:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800258c:	4013      	ands	r3, r2
 800258e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002598:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800259c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025a2:	4a04      	ldr	r2, [pc, #16]	@ (80025b4 <__NVIC_SetPriorityGrouping+0x44>)
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	60d3      	str	r3, [r2, #12]
}
 80025a8:	bf00      	nop
 80025aa:	3714      	adds	r7, #20
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	e000ed00 	.word	0xe000ed00

080025b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025bc:	4b04      	ldr	r3, [pc, #16]	@ (80025d0 <__NVIC_GetPriorityGrouping+0x18>)
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	0a1b      	lsrs	r3, r3, #8
 80025c2:	f003 0307 	and.w	r3, r3, #7
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr
 80025d0:	e000ed00 	.word	0xe000ed00

080025d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	4603      	mov	r3, r0
 80025dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	db0b      	blt.n	80025fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025e6:	79fb      	ldrb	r3, [r7, #7]
 80025e8:	f003 021f 	and.w	r2, r3, #31
 80025ec:	4907      	ldr	r1, [pc, #28]	@ (800260c <__NVIC_EnableIRQ+0x38>)
 80025ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f2:	095b      	lsrs	r3, r3, #5
 80025f4:	2001      	movs	r0, #1
 80025f6:	fa00 f202 	lsl.w	r2, r0, r2
 80025fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025fe:	bf00      	nop
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	e000e100 	.word	0xe000e100

08002610 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	6039      	str	r1, [r7, #0]
 800261a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800261c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002620:	2b00      	cmp	r3, #0
 8002622:	db0a      	blt.n	800263a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	b2da      	uxtb	r2, r3
 8002628:	490c      	ldr	r1, [pc, #48]	@ (800265c <__NVIC_SetPriority+0x4c>)
 800262a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262e:	0112      	lsls	r2, r2, #4
 8002630:	b2d2      	uxtb	r2, r2
 8002632:	440b      	add	r3, r1
 8002634:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002638:	e00a      	b.n	8002650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	b2da      	uxtb	r2, r3
 800263e:	4908      	ldr	r1, [pc, #32]	@ (8002660 <__NVIC_SetPriority+0x50>)
 8002640:	79fb      	ldrb	r3, [r7, #7]
 8002642:	f003 030f 	and.w	r3, r3, #15
 8002646:	3b04      	subs	r3, #4
 8002648:	0112      	lsls	r2, r2, #4
 800264a:	b2d2      	uxtb	r2, r2
 800264c:	440b      	add	r3, r1
 800264e:	761a      	strb	r2, [r3, #24]
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr
 800265c:	e000e100 	.word	0xe000e100
 8002660:	e000ed00 	.word	0xe000ed00

08002664 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002664:	b480      	push	{r7}
 8002666:	b089      	sub	sp, #36	@ 0x24
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f003 0307 	and.w	r3, r3, #7
 8002676:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	f1c3 0307 	rsb	r3, r3, #7
 800267e:	2b04      	cmp	r3, #4
 8002680:	bf28      	it	cs
 8002682:	2304      	movcs	r3, #4
 8002684:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	3304      	adds	r3, #4
 800268a:	2b06      	cmp	r3, #6
 800268c:	d902      	bls.n	8002694 <NVIC_EncodePriority+0x30>
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	3b03      	subs	r3, #3
 8002692:	e000      	b.n	8002696 <NVIC_EncodePriority+0x32>
 8002694:	2300      	movs	r3, #0
 8002696:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002698:	f04f 32ff 	mov.w	r2, #4294967295
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	43da      	mvns	r2, r3
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	401a      	ands	r2, r3
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026ac:	f04f 31ff 	mov.w	r1, #4294967295
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	fa01 f303 	lsl.w	r3, r1, r3
 80026b6:	43d9      	mvns	r1, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026bc:	4313      	orrs	r3, r2
         );
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3724      	adds	r7, #36	@ 0x24
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
	...

080026cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	3b01      	subs	r3, #1
 80026d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026dc:	d301      	bcc.n	80026e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026de:	2301      	movs	r3, #1
 80026e0:	e00f      	b.n	8002702 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026e2:	4a0a      	ldr	r2, [pc, #40]	@ (800270c <SysTick_Config+0x40>)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	3b01      	subs	r3, #1
 80026e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026ea:	210f      	movs	r1, #15
 80026ec:	f04f 30ff 	mov.w	r0, #4294967295
 80026f0:	f7ff ff8e 	bl	8002610 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026f4:	4b05      	ldr	r3, [pc, #20]	@ (800270c <SysTick_Config+0x40>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026fa:	4b04      	ldr	r3, [pc, #16]	@ (800270c <SysTick_Config+0x40>)
 80026fc:	2207      	movs	r2, #7
 80026fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	e000e010 	.word	0xe000e010

08002710 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002718:	6878      	ldr	r0, [r7, #4]
 800271a:	f7ff ff29 	bl	8002570 <__NVIC_SetPriorityGrouping>
}
 800271e:	bf00      	nop
 8002720:	3708      	adds	r7, #8
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}

08002726 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002726:	b580      	push	{r7, lr}
 8002728:	b086      	sub	sp, #24
 800272a:	af00      	add	r7, sp, #0
 800272c:	4603      	mov	r3, r0
 800272e:	60b9      	str	r1, [r7, #8]
 8002730:	607a      	str	r2, [r7, #4]
 8002732:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002734:	2300      	movs	r3, #0
 8002736:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002738:	f7ff ff3e 	bl	80025b8 <__NVIC_GetPriorityGrouping>
 800273c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	68b9      	ldr	r1, [r7, #8]
 8002742:	6978      	ldr	r0, [r7, #20]
 8002744:	f7ff ff8e 	bl	8002664 <NVIC_EncodePriority>
 8002748:	4602      	mov	r2, r0
 800274a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800274e:	4611      	mov	r1, r2
 8002750:	4618      	mov	r0, r3
 8002752:	f7ff ff5d 	bl	8002610 <__NVIC_SetPriority>
}
 8002756:	bf00      	nop
 8002758:	3718      	adds	r7, #24
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	b082      	sub	sp, #8
 8002762:	af00      	add	r7, sp, #0
 8002764:	4603      	mov	r3, r0
 8002766:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276c:	4618      	mov	r0, r3
 800276e:	f7ff ff31 	bl	80025d4 <__NVIC_EnableIRQ>
}
 8002772:	bf00      	nop
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800277a:	b580      	push	{r7, lr}
 800277c:	b082      	sub	sp, #8
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f7ff ffa2 	bl	80026cc <SysTick_Config>
 8002788:	4603      	mov	r3, r0
}
 800278a:	4618      	mov	r0, r3
 800278c:	3708      	adds	r7, #8
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
	...

08002794 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800279c:	2300      	movs	r3, #0
 800279e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80027a0:	f7ff feda 	bl	8002558 <HAL_GetTick>
 80027a4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d101      	bne.n	80027b0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e099      	b.n	80028e4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2202      	movs	r2, #2
 80027bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f022 0201 	bic.w	r2, r2, #1
 80027ce:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027d0:	e00f      	b.n	80027f2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027d2:	f7ff fec1 	bl	8002558 <HAL_GetTick>
 80027d6:	4602      	mov	r2, r0
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	2b05      	cmp	r3, #5
 80027de:	d908      	bls.n	80027f2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2220      	movs	r2, #32
 80027e4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2203      	movs	r2, #3
 80027ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e078      	b.n	80028e4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0301 	and.w	r3, r3, #1
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d1e8      	bne.n	80027d2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002808:	697a      	ldr	r2, [r7, #20]
 800280a:	4b38      	ldr	r3, [pc, #224]	@ (80028ec <HAL_DMA_Init+0x158>)
 800280c:	4013      	ands	r3, r2
 800280e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	685a      	ldr	r2, [r3, #4]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800281e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	691b      	ldr	r3, [r3, #16]
 8002824:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800282a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	699b      	ldr	r3, [r3, #24]
 8002830:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002836:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6a1b      	ldr	r3, [r3, #32]
 800283c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800283e:	697a      	ldr	r2, [r7, #20]
 8002840:	4313      	orrs	r3, r2
 8002842:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002848:	2b04      	cmp	r3, #4
 800284a:	d107      	bne.n	800285c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002854:	4313      	orrs	r3, r2
 8002856:	697a      	ldr	r2, [r7, #20]
 8002858:	4313      	orrs	r3, r2
 800285a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	697a      	ldr	r2, [r7, #20]
 8002862:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	695b      	ldr	r3, [r3, #20]
 800286a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	f023 0307 	bic.w	r3, r3, #7
 8002872:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002878:	697a      	ldr	r2, [r7, #20]
 800287a:	4313      	orrs	r3, r2
 800287c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002882:	2b04      	cmp	r3, #4
 8002884:	d117      	bne.n	80028b6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800288a:	697a      	ldr	r2, [r7, #20]
 800288c:	4313      	orrs	r3, r2
 800288e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002894:	2b00      	cmp	r3, #0
 8002896:	d00e      	beq.n	80028b6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f000 fa91 	bl	8002dc0 <DMA_CheckFifoParam>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d008      	beq.n	80028b6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2240      	movs	r2, #64	@ 0x40
 80028a8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2201      	movs	r2, #1
 80028ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80028b2:	2301      	movs	r3, #1
 80028b4:	e016      	b.n	80028e4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	697a      	ldr	r2, [r7, #20]
 80028bc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f000 fa48 	bl	8002d54 <DMA_CalcBaseAndBitshift>
 80028c4:	4603      	mov	r3, r0
 80028c6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028cc:	223f      	movs	r2, #63	@ 0x3f
 80028ce:	409a      	lsls	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2201      	movs	r2, #1
 80028de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3718      	adds	r7, #24
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	f010803f 	.word	0xf010803f

080028f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b086      	sub	sp, #24
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	60b9      	str	r1, [r7, #8]
 80028fa:	607a      	str	r2, [r7, #4]
 80028fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028fe:	2300      	movs	r3, #0
 8002900:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002906:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800290e:	2b01      	cmp	r3, #1
 8002910:	d101      	bne.n	8002916 <HAL_DMA_Start_IT+0x26>
 8002912:	2302      	movs	r3, #2
 8002914:	e040      	b.n	8002998 <HAL_DMA_Start_IT+0xa8>
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2201      	movs	r2, #1
 800291a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002924:	b2db      	uxtb	r3, r3
 8002926:	2b01      	cmp	r3, #1
 8002928:	d12f      	bne.n	800298a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2202      	movs	r2, #2
 800292e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2200      	movs	r2, #0
 8002936:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	68b9      	ldr	r1, [r7, #8]
 800293e:	68f8      	ldr	r0, [r7, #12]
 8002940:	f000 f9da 	bl	8002cf8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002948:	223f      	movs	r2, #63	@ 0x3f
 800294a:	409a      	lsls	r2, r3
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f042 0216 	orr.w	r2, r2, #22
 800295e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002964:	2b00      	cmp	r3, #0
 8002966:	d007      	beq.n	8002978 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f042 0208 	orr.w	r2, r2, #8
 8002976:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f042 0201 	orr.w	r2, r2, #1
 8002986:	601a      	str	r2, [r3, #0]
 8002988:	e005      	b.n	8002996 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002992:	2302      	movs	r3, #2
 8002994:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002996:	7dfb      	ldrb	r3, [r7, #23]
}
 8002998:	4618      	mov	r0, r3
 800299a:	3718      	adds	r7, #24
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d004      	beq.n	80029be <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2280      	movs	r2, #128	@ 0x80
 80029b8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e00c      	b.n	80029d8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2205      	movs	r2, #5
 80029c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f022 0201 	bic.w	r2, r2, #1
 80029d4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b086      	sub	sp, #24
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80029ec:	2300      	movs	r3, #0
 80029ee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80029f0:	4b8e      	ldr	r3, [pc, #568]	@ (8002c2c <HAL_DMA_IRQHandler+0x248>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a8e      	ldr	r2, [pc, #568]	@ (8002c30 <HAL_DMA_IRQHandler+0x24c>)
 80029f6:	fba2 2303 	umull	r2, r3, r2, r3
 80029fa:	0a9b      	lsrs	r3, r3, #10
 80029fc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a0e:	2208      	movs	r2, #8
 8002a10:	409a      	lsls	r2, r3
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	4013      	ands	r3, r2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d01a      	beq.n	8002a50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0304 	and.w	r3, r3, #4
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d013      	beq.n	8002a50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f022 0204 	bic.w	r2, r2, #4
 8002a36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a3c:	2208      	movs	r2, #8
 8002a3e:	409a      	lsls	r2, r3
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a48:	f043 0201 	orr.w	r2, r3, #1
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a54:	2201      	movs	r2, #1
 8002a56:	409a      	lsls	r2, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d012      	beq.n	8002a86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	695b      	ldr	r3, [r3, #20]
 8002a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00b      	beq.n	8002a86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a72:	2201      	movs	r2, #1
 8002a74:	409a      	lsls	r2, r3
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a7e:	f043 0202 	orr.w	r2, r3, #2
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a8a:	2204      	movs	r2, #4
 8002a8c:	409a      	lsls	r2, r3
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	4013      	ands	r3, r2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d012      	beq.n	8002abc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0302 	and.w	r3, r3, #2
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d00b      	beq.n	8002abc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa8:	2204      	movs	r2, #4
 8002aaa:	409a      	lsls	r2, r3
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab4:	f043 0204 	orr.w	r2, r3, #4
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ac0:	2210      	movs	r2, #16
 8002ac2:	409a      	lsls	r2, r3
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d043      	beq.n	8002b54 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0308 	and.w	r3, r3, #8
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d03c      	beq.n	8002b54 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ade:	2210      	movs	r2, #16
 8002ae0:	409a      	lsls	r2, r3
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d018      	beq.n	8002b26 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d108      	bne.n	8002b14 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d024      	beq.n	8002b54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	4798      	blx	r3
 8002b12:	e01f      	b.n	8002b54 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d01b      	beq.n	8002b54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	4798      	blx	r3
 8002b24:	e016      	b.n	8002b54 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d107      	bne.n	8002b44 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f022 0208 	bic.w	r2, r2, #8
 8002b42:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d003      	beq.n	8002b54 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b58:	2220      	movs	r2, #32
 8002b5a:	409a      	lsls	r2, r3
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	4013      	ands	r3, r2
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	f000 808f 	beq.w	8002c84 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0310 	and.w	r3, r3, #16
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	f000 8087 	beq.w	8002c84 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b7a:	2220      	movs	r2, #32
 8002b7c:	409a      	lsls	r2, r3
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	2b05      	cmp	r3, #5
 8002b8c:	d136      	bne.n	8002bfc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f022 0216 	bic.w	r2, r2, #22
 8002b9c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	695a      	ldr	r2, [r3, #20]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d103      	bne.n	8002bbe <HAL_DMA_IRQHandler+0x1da>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d007      	beq.n	8002bce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f022 0208 	bic.w	r2, r2, #8
 8002bcc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bd2:	223f      	movs	r2, #63	@ 0x3f
 8002bd4:	409a      	lsls	r2, r3
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2201      	movs	r2, #1
 8002be6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        if(hdma->XferAbortCallback != NULL)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d07e      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	4798      	blx	r3
        }
        return;
 8002bfa:	e079      	b.n	8002cf0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d01d      	beq.n	8002c46 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d10d      	bne.n	8002c34 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d031      	beq.n	8002c84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	4798      	blx	r3
 8002c28:	e02c      	b.n	8002c84 <HAL_DMA_IRQHandler+0x2a0>
 8002c2a:	bf00      	nop
 8002c2c:	20000078 	.word	0x20000078
 8002c30:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d023      	beq.n	8002c84 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	4798      	blx	r3
 8002c44:	e01e      	b.n	8002c84 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d10f      	bne.n	8002c74 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f022 0210 	bic.w	r2, r2, #16
 8002c62:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d003      	beq.n	8002c84 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c80:	6878      	ldr	r0, [r7, #4]
 8002c82:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d032      	beq.n	8002cf2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d022      	beq.n	8002cde <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2205      	movs	r2, #5
 8002c9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f022 0201 	bic.w	r2, r2, #1
 8002cae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	60bb      	str	r3, [r7, #8]
 8002cb6:	697a      	ldr	r2, [r7, #20]
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d307      	bcc.n	8002ccc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1f2      	bne.n	8002cb0 <HAL_DMA_IRQHandler+0x2cc>
 8002cca:	e000      	b.n	8002cce <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ccc:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d005      	beq.n	8002cf2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	4798      	blx	r3
 8002cee:	e000      	b.n	8002cf2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002cf0:	bf00      	nop
    }
  }
}
 8002cf2:	3718      	adds	r7, #24
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}

08002cf8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	60f8      	str	r0, [r7, #12]
 8002d00:	60b9      	str	r1, [r7, #8]
 8002d02:	607a      	str	r2, [r7, #4]
 8002d04:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002d14:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	683a      	ldr	r2, [r7, #0]
 8002d1c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	2b40      	cmp	r3, #64	@ 0x40
 8002d24:	d108      	bne.n	8002d38 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	687a      	ldr	r2, [r7, #4]
 8002d2c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	68ba      	ldr	r2, [r7, #8]
 8002d34:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d36:	e007      	b.n	8002d48 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	68ba      	ldr	r2, [r7, #8]
 8002d3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	60da      	str	r2, [r3, #12]
}
 8002d48:	bf00      	nop
 8002d4a:	3714      	adds	r7, #20
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b085      	sub	sp, #20
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	3b10      	subs	r3, #16
 8002d64:	4a14      	ldr	r2, [pc, #80]	@ (8002db8 <DMA_CalcBaseAndBitshift+0x64>)
 8002d66:	fba2 2303 	umull	r2, r3, r2, r3
 8002d6a:	091b      	lsrs	r3, r3, #4
 8002d6c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d6e:	4a13      	ldr	r2, [pc, #76]	@ (8002dbc <DMA_CalcBaseAndBitshift+0x68>)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	4413      	add	r3, r2
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	461a      	mov	r2, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2b03      	cmp	r3, #3
 8002d80:	d909      	bls.n	8002d96 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d8a:	f023 0303 	bic.w	r3, r3, #3
 8002d8e:	1d1a      	adds	r2, r3, #4
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d94:	e007      	b.n	8002da6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d9e:	f023 0303 	bic.w	r3, r3, #3
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3714      	adds	r7, #20
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	aaaaaaab 	.word	0xaaaaaaab
 8002dbc:	0800eaf8 	.word	0x0800eaf8

08002dc0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	699b      	ldr	r3, [r3, #24]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d11f      	bne.n	8002e1a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	2b03      	cmp	r3, #3
 8002dde:	d856      	bhi.n	8002e8e <DMA_CheckFifoParam+0xce>
 8002de0:	a201      	add	r2, pc, #4	@ (adr r2, 8002de8 <DMA_CheckFifoParam+0x28>)
 8002de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002de6:	bf00      	nop
 8002de8:	08002df9 	.word	0x08002df9
 8002dec:	08002e0b 	.word	0x08002e0b
 8002df0:	08002df9 	.word	0x08002df9
 8002df4:	08002e8f 	.word	0x08002e8f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dfc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d046      	beq.n	8002e92 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e08:	e043      	b.n	8002e92 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e0e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e12:	d140      	bne.n	8002e96 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e18:	e03d      	b.n	8002e96 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	699b      	ldr	r3, [r3, #24]
 8002e1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e22:	d121      	bne.n	8002e68 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	2b03      	cmp	r3, #3
 8002e28:	d837      	bhi.n	8002e9a <DMA_CheckFifoParam+0xda>
 8002e2a:	a201      	add	r2, pc, #4	@ (adr r2, 8002e30 <DMA_CheckFifoParam+0x70>)
 8002e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e30:	08002e41 	.word	0x08002e41
 8002e34:	08002e47 	.word	0x08002e47
 8002e38:	08002e41 	.word	0x08002e41
 8002e3c:	08002e59 	.word	0x08002e59
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	73fb      	strb	r3, [r7, #15]
      break;
 8002e44:	e030      	b.n	8002ea8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e4a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d025      	beq.n	8002e9e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e56:	e022      	b.n	8002e9e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e5c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e60:	d11f      	bne.n	8002ea2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e66:	e01c      	b.n	8002ea2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d903      	bls.n	8002e76 <DMA_CheckFifoParam+0xb6>
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	2b03      	cmp	r3, #3
 8002e72:	d003      	beq.n	8002e7c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e74:	e018      	b.n	8002ea8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	73fb      	strb	r3, [r7, #15]
      break;
 8002e7a:	e015      	b.n	8002ea8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d00e      	beq.n	8002ea6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e8c:	e00b      	b.n	8002ea6 <DMA_CheckFifoParam+0xe6>
      break;
 8002e8e:	bf00      	nop
 8002e90:	e00a      	b.n	8002ea8 <DMA_CheckFifoParam+0xe8>
      break;
 8002e92:	bf00      	nop
 8002e94:	e008      	b.n	8002ea8 <DMA_CheckFifoParam+0xe8>
      break;
 8002e96:	bf00      	nop
 8002e98:	e006      	b.n	8002ea8 <DMA_CheckFifoParam+0xe8>
      break;
 8002e9a:	bf00      	nop
 8002e9c:	e004      	b.n	8002ea8 <DMA_CheckFifoParam+0xe8>
      break;
 8002e9e:	bf00      	nop
 8002ea0:	e002      	b.n	8002ea8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002ea2:	bf00      	nop
 8002ea4:	e000      	b.n	8002ea8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ea6:	bf00      	nop
    }
  } 
  
  return status; 
 8002ea8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3714      	adds	r7, #20
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop

08002eb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b089      	sub	sp, #36	@ 0x24
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ece:	2300      	movs	r3, #0
 8002ed0:	61fb      	str	r3, [r7, #28]
 8002ed2:	e16b      	b.n	80031ac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8002edc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	697a      	ldr	r2, [r7, #20]
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ee8:	693a      	ldr	r2, [r7, #16]
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	f040 815a 	bne.w	80031a6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d00b      	beq.n	8002f12 <HAL_GPIO_Init+0x5a>
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d007      	beq.n	8002f12 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002f06:	2b11      	cmp	r3, #17
 8002f08:	d003      	beq.n	8002f12 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	2b12      	cmp	r3, #18
 8002f10:	d130      	bne.n	8002f74 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	005b      	lsls	r3, r3, #1
 8002f1c:	2203      	movs	r2, #3
 8002f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f22:	43db      	mvns	r3, r3
 8002f24:	69ba      	ldr	r2, [r7, #24]
 8002f26:	4013      	ands	r3, r2
 8002f28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	68da      	ldr	r2, [r3, #12]
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	fa02 f303 	lsl.w	r3, r2, r3
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f48:	2201      	movs	r2, #1
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f50:	43db      	mvns	r3, r3
 8002f52:	69ba      	ldr	r2, [r7, #24]
 8002f54:	4013      	ands	r3, r2
 8002f56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	091b      	lsrs	r3, r3, #4
 8002f5e:	f003 0201 	and.w	r2, r3, #1
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	fa02 f303 	lsl.w	r3, r2, r3
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	005b      	lsls	r3, r3, #1
 8002f7e:	2203      	movs	r2, #3
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	43db      	mvns	r3, r3
 8002f86:	69ba      	ldr	r2, [r7, #24]
 8002f88:	4013      	ands	r3, r2
 8002f8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	689a      	ldr	r2, [r3, #8]
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	005b      	lsls	r3, r3, #1
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	69ba      	ldr	r2, [r7, #24]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	69ba      	ldr	r2, [r7, #24]
 8002fa2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	2b02      	cmp	r3, #2
 8002faa:	d003      	beq.n	8002fb4 <HAL_GPIO_Init+0xfc>
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	2b12      	cmp	r3, #18
 8002fb2:	d123      	bne.n	8002ffc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	08da      	lsrs	r2, r3, #3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	3208      	adds	r2, #8
 8002fbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	f003 0307 	and.w	r3, r3, #7
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	220f      	movs	r2, #15
 8002fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd0:	43db      	mvns	r3, r3
 8002fd2:	69ba      	ldr	r2, [r7, #24]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	691a      	ldr	r2, [r3, #16]
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	f003 0307 	and.w	r3, r3, #7
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	08da      	lsrs	r2, r3, #3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	3208      	adds	r2, #8
 8002ff6:	69b9      	ldr	r1, [r7, #24]
 8002ff8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	2203      	movs	r2, #3
 8003008:	fa02 f303 	lsl.w	r3, r2, r3
 800300c:	43db      	mvns	r3, r3
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	4013      	ands	r3, r2
 8003012:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f003 0203 	and.w	r2, r3, #3
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	4313      	orrs	r3, r2
 8003028:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	69ba      	ldr	r2, [r7, #24]
 800302e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003038:	2b00      	cmp	r3, #0
 800303a:	f000 80b4 	beq.w	80031a6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800303e:	2300      	movs	r3, #0
 8003040:	60fb      	str	r3, [r7, #12]
 8003042:	4b60      	ldr	r3, [pc, #384]	@ (80031c4 <HAL_GPIO_Init+0x30c>)
 8003044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003046:	4a5f      	ldr	r2, [pc, #380]	@ (80031c4 <HAL_GPIO_Init+0x30c>)
 8003048:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800304c:	6453      	str	r3, [r2, #68]	@ 0x44
 800304e:	4b5d      	ldr	r3, [pc, #372]	@ (80031c4 <HAL_GPIO_Init+0x30c>)
 8003050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003052:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003056:	60fb      	str	r3, [r7, #12]
 8003058:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800305a:	4a5b      	ldr	r2, [pc, #364]	@ (80031c8 <HAL_GPIO_Init+0x310>)
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	089b      	lsrs	r3, r3, #2
 8003060:	3302      	adds	r3, #2
 8003062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003066:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	f003 0303 	and.w	r3, r3, #3
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	220f      	movs	r2, #15
 8003072:	fa02 f303 	lsl.w	r3, r2, r3
 8003076:	43db      	mvns	r3, r3
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	4013      	ands	r3, r2
 800307c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4a52      	ldr	r2, [pc, #328]	@ (80031cc <HAL_GPIO_Init+0x314>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d02b      	beq.n	80030de <HAL_GPIO_Init+0x226>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a51      	ldr	r2, [pc, #324]	@ (80031d0 <HAL_GPIO_Init+0x318>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d025      	beq.n	80030da <HAL_GPIO_Init+0x222>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a50      	ldr	r2, [pc, #320]	@ (80031d4 <HAL_GPIO_Init+0x31c>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d01f      	beq.n	80030d6 <HAL_GPIO_Init+0x21e>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a4f      	ldr	r2, [pc, #316]	@ (80031d8 <HAL_GPIO_Init+0x320>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d019      	beq.n	80030d2 <HAL_GPIO_Init+0x21a>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a4e      	ldr	r2, [pc, #312]	@ (80031dc <HAL_GPIO_Init+0x324>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d013      	beq.n	80030ce <HAL_GPIO_Init+0x216>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a4d      	ldr	r2, [pc, #308]	@ (80031e0 <HAL_GPIO_Init+0x328>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d00d      	beq.n	80030ca <HAL_GPIO_Init+0x212>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a4c      	ldr	r2, [pc, #304]	@ (80031e4 <HAL_GPIO_Init+0x32c>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d007      	beq.n	80030c6 <HAL_GPIO_Init+0x20e>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a4b      	ldr	r2, [pc, #300]	@ (80031e8 <HAL_GPIO_Init+0x330>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d101      	bne.n	80030c2 <HAL_GPIO_Init+0x20a>
 80030be:	2307      	movs	r3, #7
 80030c0:	e00e      	b.n	80030e0 <HAL_GPIO_Init+0x228>
 80030c2:	2308      	movs	r3, #8
 80030c4:	e00c      	b.n	80030e0 <HAL_GPIO_Init+0x228>
 80030c6:	2306      	movs	r3, #6
 80030c8:	e00a      	b.n	80030e0 <HAL_GPIO_Init+0x228>
 80030ca:	2305      	movs	r3, #5
 80030cc:	e008      	b.n	80030e0 <HAL_GPIO_Init+0x228>
 80030ce:	2304      	movs	r3, #4
 80030d0:	e006      	b.n	80030e0 <HAL_GPIO_Init+0x228>
 80030d2:	2303      	movs	r3, #3
 80030d4:	e004      	b.n	80030e0 <HAL_GPIO_Init+0x228>
 80030d6:	2302      	movs	r3, #2
 80030d8:	e002      	b.n	80030e0 <HAL_GPIO_Init+0x228>
 80030da:	2301      	movs	r3, #1
 80030dc:	e000      	b.n	80030e0 <HAL_GPIO_Init+0x228>
 80030de:	2300      	movs	r3, #0
 80030e0:	69fa      	ldr	r2, [r7, #28]
 80030e2:	f002 0203 	and.w	r2, r2, #3
 80030e6:	0092      	lsls	r2, r2, #2
 80030e8:	4093      	lsls	r3, r2
 80030ea:	69ba      	ldr	r2, [r7, #24]
 80030ec:	4313      	orrs	r3, r2
 80030ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030f0:	4935      	ldr	r1, [pc, #212]	@ (80031c8 <HAL_GPIO_Init+0x310>)
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	089b      	lsrs	r3, r3, #2
 80030f6:	3302      	adds	r3, #2
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030fe:	4b3b      	ldr	r3, [pc, #236]	@ (80031ec <HAL_GPIO_Init+0x334>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	43db      	mvns	r3, r3
 8003108:	69ba      	ldr	r2, [r7, #24]
 800310a:	4013      	ands	r3, r2
 800310c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d003      	beq.n	8003122 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800311a:	69ba      	ldr	r2, [r7, #24]
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	4313      	orrs	r3, r2
 8003120:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003122:	4a32      	ldr	r2, [pc, #200]	@ (80031ec <HAL_GPIO_Init+0x334>)
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003128:	4b30      	ldr	r3, [pc, #192]	@ (80031ec <HAL_GPIO_Init+0x334>)
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	43db      	mvns	r3, r3
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	4013      	ands	r3, r2
 8003136:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d003      	beq.n	800314c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	4313      	orrs	r3, r2
 800314a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800314c:	4a27      	ldr	r2, [pc, #156]	@ (80031ec <HAL_GPIO_Init+0x334>)
 800314e:	69bb      	ldr	r3, [r7, #24]
 8003150:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003152:	4b26      	ldr	r3, [pc, #152]	@ (80031ec <HAL_GPIO_Init+0x334>)
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	43db      	mvns	r3, r3
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	4013      	ands	r3, r2
 8003160:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d003      	beq.n	8003176 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800316e:	69ba      	ldr	r2, [r7, #24]
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	4313      	orrs	r3, r2
 8003174:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003176:	4a1d      	ldr	r2, [pc, #116]	@ (80031ec <HAL_GPIO_Init+0x334>)
 8003178:	69bb      	ldr	r3, [r7, #24]
 800317a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800317c:	4b1b      	ldr	r3, [pc, #108]	@ (80031ec <HAL_GPIO_Init+0x334>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	43db      	mvns	r3, r3
 8003186:	69ba      	ldr	r2, [r7, #24]
 8003188:	4013      	ands	r3, r2
 800318a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d003      	beq.n	80031a0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	4313      	orrs	r3, r2
 800319e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031a0:	4a12      	ldr	r2, [pc, #72]	@ (80031ec <HAL_GPIO_Init+0x334>)
 80031a2:	69bb      	ldr	r3, [r7, #24]
 80031a4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	3301      	adds	r3, #1
 80031aa:	61fb      	str	r3, [r7, #28]
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	2b0f      	cmp	r3, #15
 80031b0:	f67f ae90 	bls.w	8002ed4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031b4:	bf00      	nop
 80031b6:	bf00      	nop
 80031b8:	3724      	adds	r7, #36	@ 0x24
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	40023800 	.word	0x40023800
 80031c8:	40013800 	.word	0x40013800
 80031cc:	40020000 	.word	0x40020000
 80031d0:	40020400 	.word	0x40020400
 80031d4:	40020800 	.word	0x40020800
 80031d8:	40020c00 	.word	0x40020c00
 80031dc:	40021000 	.word	0x40021000
 80031e0:	40021400 	.word	0x40021400
 80031e4:	40021800 	.word	0x40021800
 80031e8:	40021c00 	.word	0x40021c00
 80031ec:	40013c00 	.word	0x40013c00

080031f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	460b      	mov	r3, r1
 80031fa:	807b      	strh	r3, [r7, #2]
 80031fc:	4613      	mov	r3, r2
 80031fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003200:	787b      	ldrb	r3, [r7, #1]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003206:	887a      	ldrh	r2, [r7, #2]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800320c:	e003      	b.n	8003216 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800320e:	887b      	ldrh	r3, [r7, #2]
 8003210:	041a      	lsls	r2, r3, #16
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	619a      	str	r2, [r3, #24]
}
 8003216:	bf00      	nop
 8003218:	370c      	adds	r7, #12
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
	...

08003224 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b086      	sub	sp, #24
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d101      	bne.n	8003236 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e25e      	b.n	80036f4 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	2b00      	cmp	r3, #0
 8003240:	d075      	beq.n	800332e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003242:	4b88      	ldr	r3, [pc, #544]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	f003 030c 	and.w	r3, r3, #12
 800324a:	2b04      	cmp	r3, #4
 800324c:	d00c      	beq.n	8003268 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800324e:	4b85      	ldr	r3, [pc, #532]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003256:	2b08      	cmp	r3, #8
 8003258:	d112      	bne.n	8003280 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800325a:	4b82      	ldr	r3, [pc, #520]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003262:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003266:	d10b      	bne.n	8003280 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003268:	4b7e      	ldr	r3, [pc, #504]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d05b      	beq.n	800332c <HAL_RCC_OscConfig+0x108>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d157      	bne.n	800332c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e239      	b.n	80036f4 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003288:	d106      	bne.n	8003298 <HAL_RCC_OscConfig+0x74>
 800328a:	4b76      	ldr	r3, [pc, #472]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a75      	ldr	r2, [pc, #468]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 8003290:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003294:	6013      	str	r3, [r2, #0]
 8003296:	e01d      	b.n	80032d4 <HAL_RCC_OscConfig+0xb0>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032a0:	d10c      	bne.n	80032bc <HAL_RCC_OscConfig+0x98>
 80032a2:	4b70      	ldr	r3, [pc, #448]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a6f      	ldr	r2, [pc, #444]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 80032a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032ac:	6013      	str	r3, [r2, #0]
 80032ae:	4b6d      	ldr	r3, [pc, #436]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a6c      	ldr	r2, [pc, #432]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 80032b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032b8:	6013      	str	r3, [r2, #0]
 80032ba:	e00b      	b.n	80032d4 <HAL_RCC_OscConfig+0xb0>
 80032bc:	4b69      	ldr	r3, [pc, #420]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a68      	ldr	r2, [pc, #416]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 80032c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032c6:	6013      	str	r3, [r2, #0]
 80032c8:	4b66      	ldr	r3, [pc, #408]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a65      	ldr	r2, [pc, #404]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 80032ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d013      	beq.n	8003304 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032dc:	f7ff f93c 	bl	8002558 <HAL_GetTick>
 80032e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032e2:	e008      	b.n	80032f6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032e4:	f7ff f938 	bl	8002558 <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b64      	cmp	r3, #100	@ 0x64
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e1fe      	b.n	80036f4 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032f6:	4b5b      	ldr	r3, [pc, #364]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d0f0      	beq.n	80032e4 <HAL_RCC_OscConfig+0xc0>
 8003302:	e014      	b.n	800332e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003304:	f7ff f928 	bl	8002558 <HAL_GetTick>
 8003308:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800330a:	e008      	b.n	800331e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800330c:	f7ff f924 	bl	8002558 <HAL_GetTick>
 8003310:	4602      	mov	r2, r0
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	2b64      	cmp	r3, #100	@ 0x64
 8003318:	d901      	bls.n	800331e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800331a:	2303      	movs	r3, #3
 800331c:	e1ea      	b.n	80036f4 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800331e:	4b51      	ldr	r3, [pc, #324]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d1f0      	bne.n	800330c <HAL_RCC_OscConfig+0xe8>
 800332a:	e000      	b.n	800332e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800332c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0302 	and.w	r3, r3, #2
 8003336:	2b00      	cmp	r3, #0
 8003338:	d063      	beq.n	8003402 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800333a:	4b4a      	ldr	r3, [pc, #296]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f003 030c 	and.w	r3, r3, #12
 8003342:	2b00      	cmp	r3, #0
 8003344:	d00b      	beq.n	800335e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003346:	4b47      	ldr	r3, [pc, #284]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800334e:	2b08      	cmp	r3, #8
 8003350:	d11c      	bne.n	800338c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003352:	4b44      	ldr	r3, [pc, #272]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d116      	bne.n	800338c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800335e:	4b41      	ldr	r3, [pc, #260]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0302 	and.w	r3, r3, #2
 8003366:	2b00      	cmp	r3, #0
 8003368:	d005      	beq.n	8003376 <HAL_RCC_OscConfig+0x152>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	2b01      	cmp	r3, #1
 8003370:	d001      	beq.n	8003376 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e1be      	b.n	80036f4 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003376:	4b3b      	ldr	r3, [pc, #236]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	691b      	ldr	r3, [r3, #16]
 8003382:	00db      	lsls	r3, r3, #3
 8003384:	4937      	ldr	r1, [pc, #220]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 8003386:	4313      	orrs	r3, r2
 8003388:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800338a:	e03a      	b.n	8003402 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	68db      	ldr	r3, [r3, #12]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d020      	beq.n	80033d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003394:	4b34      	ldr	r3, [pc, #208]	@ (8003468 <HAL_RCC_OscConfig+0x244>)
 8003396:	2201      	movs	r2, #1
 8003398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800339a:	f7ff f8dd 	bl	8002558 <HAL_GetTick>
 800339e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033a0:	e008      	b.n	80033b4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033a2:	f7ff f8d9 	bl	8002558 <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	2b02      	cmp	r3, #2
 80033ae:	d901      	bls.n	80033b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	e19f      	b.n	80036f4 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033b4:	4b2b      	ldr	r3, [pc, #172]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d0f0      	beq.n	80033a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033c0:	4b28      	ldr	r3, [pc, #160]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	691b      	ldr	r3, [r3, #16]
 80033cc:	00db      	lsls	r3, r3, #3
 80033ce:	4925      	ldr	r1, [pc, #148]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 80033d0:	4313      	orrs	r3, r2
 80033d2:	600b      	str	r3, [r1, #0]
 80033d4:	e015      	b.n	8003402 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033d6:	4b24      	ldr	r3, [pc, #144]	@ (8003468 <HAL_RCC_OscConfig+0x244>)
 80033d8:	2200      	movs	r2, #0
 80033da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033dc:	f7ff f8bc 	bl	8002558 <HAL_GetTick>
 80033e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033e2:	e008      	b.n	80033f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033e4:	f7ff f8b8 	bl	8002558 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d901      	bls.n	80033f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	e17e      	b.n	80036f4 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0302 	and.w	r3, r3, #2
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d1f0      	bne.n	80033e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0308 	and.w	r3, r3, #8
 800340a:	2b00      	cmp	r3, #0
 800340c:	d036      	beq.n	800347c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	695b      	ldr	r3, [r3, #20]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d016      	beq.n	8003444 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003416:	4b15      	ldr	r3, [pc, #84]	@ (800346c <HAL_RCC_OscConfig+0x248>)
 8003418:	2201      	movs	r2, #1
 800341a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800341c:	f7ff f89c 	bl	8002558 <HAL_GetTick>
 8003420:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003422:	e008      	b.n	8003436 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003424:	f7ff f898 	bl	8002558 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	2b02      	cmp	r3, #2
 8003430:	d901      	bls.n	8003436 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e15e      	b.n	80036f4 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003436:	4b0b      	ldr	r3, [pc, #44]	@ (8003464 <HAL_RCC_OscConfig+0x240>)
 8003438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	2b00      	cmp	r3, #0
 8003440:	d0f0      	beq.n	8003424 <HAL_RCC_OscConfig+0x200>
 8003442:	e01b      	b.n	800347c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003444:	4b09      	ldr	r3, [pc, #36]	@ (800346c <HAL_RCC_OscConfig+0x248>)
 8003446:	2200      	movs	r2, #0
 8003448:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800344a:	f7ff f885 	bl	8002558 <HAL_GetTick>
 800344e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003450:	e00e      	b.n	8003470 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003452:	f7ff f881 	bl	8002558 <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	2b02      	cmp	r3, #2
 800345e:	d907      	bls.n	8003470 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e147      	b.n	80036f4 <HAL_RCC_OscConfig+0x4d0>
 8003464:	40023800 	.word	0x40023800
 8003468:	42470000 	.word	0x42470000
 800346c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003470:	4b88      	ldr	r3, [pc, #544]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 8003472:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003474:	f003 0302 	and.w	r3, r3, #2
 8003478:	2b00      	cmp	r3, #0
 800347a:	d1ea      	bne.n	8003452 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 0304 	and.w	r3, r3, #4
 8003484:	2b00      	cmp	r3, #0
 8003486:	f000 8097 	beq.w	80035b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800348a:	2300      	movs	r3, #0
 800348c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800348e:	4b81      	ldr	r3, [pc, #516]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 8003490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d10f      	bne.n	80034ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800349a:	2300      	movs	r3, #0
 800349c:	60bb      	str	r3, [r7, #8]
 800349e:	4b7d      	ldr	r3, [pc, #500]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 80034a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a2:	4a7c      	ldr	r2, [pc, #496]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 80034a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80034aa:	4b7a      	ldr	r3, [pc, #488]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 80034ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034b2:	60bb      	str	r3, [r7, #8]
 80034b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034b6:	2301      	movs	r3, #1
 80034b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ba:	4b77      	ldr	r3, [pc, #476]	@ (8003698 <HAL_RCC_OscConfig+0x474>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d118      	bne.n	80034f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034c6:	4b74      	ldr	r3, [pc, #464]	@ (8003698 <HAL_RCC_OscConfig+0x474>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a73      	ldr	r2, [pc, #460]	@ (8003698 <HAL_RCC_OscConfig+0x474>)
 80034cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034d2:	f7ff f841 	bl	8002558 <HAL_GetTick>
 80034d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034d8:	e008      	b.n	80034ec <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034da:	f7ff f83d 	bl	8002558 <HAL_GetTick>
 80034de:	4602      	mov	r2, r0
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	1ad3      	subs	r3, r2, r3
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	d901      	bls.n	80034ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	e103      	b.n	80036f4 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ec:	4b6a      	ldr	r3, [pc, #424]	@ (8003698 <HAL_RCC_OscConfig+0x474>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d0f0      	beq.n	80034da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d106      	bne.n	800350e <HAL_RCC_OscConfig+0x2ea>
 8003500:	4b64      	ldr	r3, [pc, #400]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 8003502:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003504:	4a63      	ldr	r2, [pc, #396]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 8003506:	f043 0301 	orr.w	r3, r3, #1
 800350a:	6713      	str	r3, [r2, #112]	@ 0x70
 800350c:	e01c      	b.n	8003548 <HAL_RCC_OscConfig+0x324>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	2b05      	cmp	r3, #5
 8003514:	d10c      	bne.n	8003530 <HAL_RCC_OscConfig+0x30c>
 8003516:	4b5f      	ldr	r3, [pc, #380]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 8003518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800351a:	4a5e      	ldr	r2, [pc, #376]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 800351c:	f043 0304 	orr.w	r3, r3, #4
 8003520:	6713      	str	r3, [r2, #112]	@ 0x70
 8003522:	4b5c      	ldr	r3, [pc, #368]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 8003524:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003526:	4a5b      	ldr	r2, [pc, #364]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 8003528:	f043 0301 	orr.w	r3, r3, #1
 800352c:	6713      	str	r3, [r2, #112]	@ 0x70
 800352e:	e00b      	b.n	8003548 <HAL_RCC_OscConfig+0x324>
 8003530:	4b58      	ldr	r3, [pc, #352]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 8003532:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003534:	4a57      	ldr	r2, [pc, #348]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 8003536:	f023 0301 	bic.w	r3, r3, #1
 800353a:	6713      	str	r3, [r2, #112]	@ 0x70
 800353c:	4b55      	ldr	r3, [pc, #340]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 800353e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003540:	4a54      	ldr	r2, [pc, #336]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 8003542:	f023 0304 	bic.w	r3, r3, #4
 8003546:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d015      	beq.n	800357c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003550:	f7ff f802 	bl	8002558 <HAL_GetTick>
 8003554:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003556:	e00a      	b.n	800356e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003558:	f7fe fffe 	bl	8002558 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003566:	4293      	cmp	r3, r2
 8003568:	d901      	bls.n	800356e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e0c2      	b.n	80036f4 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800356e:	4b49      	ldr	r3, [pc, #292]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 8003570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d0ee      	beq.n	8003558 <HAL_RCC_OscConfig+0x334>
 800357a:	e014      	b.n	80035a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800357c:	f7fe ffec 	bl	8002558 <HAL_GetTick>
 8003580:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003582:	e00a      	b.n	800359a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003584:	f7fe ffe8 	bl	8002558 <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003592:	4293      	cmp	r3, r2
 8003594:	d901      	bls.n	800359a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e0ac      	b.n	80036f4 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800359a:	4b3e      	ldr	r3, [pc, #248]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 800359c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800359e:	f003 0302 	and.w	r3, r3, #2
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d1ee      	bne.n	8003584 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035a6:	7dfb      	ldrb	r3, [r7, #23]
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d105      	bne.n	80035b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035ac:	4b39      	ldr	r3, [pc, #228]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 80035ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b0:	4a38      	ldr	r2, [pc, #224]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 80035b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f000 8098 	beq.w	80036f2 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80035c2:	4b34      	ldr	r3, [pc, #208]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f003 030c 	and.w	r3, r3, #12
 80035ca:	2b08      	cmp	r3, #8
 80035cc:	d05c      	beq.n	8003688 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	699b      	ldr	r3, [r3, #24]
 80035d2:	2b02      	cmp	r3, #2
 80035d4:	d141      	bne.n	800365a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035d6:	4b31      	ldr	r3, [pc, #196]	@ (800369c <HAL_RCC_OscConfig+0x478>)
 80035d8:	2200      	movs	r2, #0
 80035da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035dc:	f7fe ffbc 	bl	8002558 <HAL_GetTick>
 80035e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035e2:	e008      	b.n	80035f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035e4:	f7fe ffb8 	bl	8002558 <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d901      	bls.n	80035f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e07e      	b.n	80036f4 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035f6:	4b27      	ldr	r3, [pc, #156]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d1f0      	bne.n	80035e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	69da      	ldr	r2, [r3, #28]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6a1b      	ldr	r3, [r3, #32]
 800360a:	431a      	orrs	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003610:	019b      	lsls	r3, r3, #6
 8003612:	431a      	orrs	r2, r3
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003618:	085b      	lsrs	r3, r3, #1
 800361a:	3b01      	subs	r3, #1
 800361c:	041b      	lsls	r3, r3, #16
 800361e:	431a      	orrs	r2, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003624:	061b      	lsls	r3, r3, #24
 8003626:	491b      	ldr	r1, [pc, #108]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 8003628:	4313      	orrs	r3, r2
 800362a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800362c:	4b1b      	ldr	r3, [pc, #108]	@ (800369c <HAL_RCC_OscConfig+0x478>)
 800362e:	2201      	movs	r2, #1
 8003630:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003632:	f7fe ff91 	bl	8002558 <HAL_GetTick>
 8003636:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003638:	e008      	b.n	800364c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800363a:	f7fe ff8d 	bl	8002558 <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	2b02      	cmp	r3, #2
 8003646:	d901      	bls.n	800364c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e053      	b.n	80036f4 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800364c:	4b11      	ldr	r3, [pc, #68]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d0f0      	beq.n	800363a <HAL_RCC_OscConfig+0x416>
 8003658:	e04b      	b.n	80036f2 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800365a:	4b10      	ldr	r3, [pc, #64]	@ (800369c <HAL_RCC_OscConfig+0x478>)
 800365c:	2200      	movs	r2, #0
 800365e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003660:	f7fe ff7a 	bl	8002558 <HAL_GetTick>
 8003664:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003666:	e008      	b.n	800367a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003668:	f7fe ff76 	bl	8002558 <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	2b02      	cmp	r3, #2
 8003674:	d901      	bls.n	800367a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e03c      	b.n	80036f4 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800367a:	4b06      	ldr	r3, [pc, #24]	@ (8003694 <HAL_RCC_OscConfig+0x470>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d1f0      	bne.n	8003668 <HAL_RCC_OscConfig+0x444>
 8003686:	e034      	b.n	80036f2 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	699b      	ldr	r3, [r3, #24]
 800368c:	2b01      	cmp	r3, #1
 800368e:	d107      	bne.n	80036a0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e02f      	b.n	80036f4 <HAL_RCC_OscConfig+0x4d0>
 8003694:	40023800 	.word	0x40023800
 8003698:	40007000 	.word	0x40007000
 800369c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80036a0:	4b16      	ldr	r3, [pc, #88]	@ (80036fc <HAL_RCC_OscConfig+0x4d8>)
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	69db      	ldr	r3, [r3, #28]
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d11c      	bne.n	80036ee <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036be:	429a      	cmp	r2, r3
 80036c0:	d115      	bne.n	80036ee <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80036c8:	4013      	ands	r3, r2
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d10d      	bne.n	80036ee <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80036dc:	429a      	cmp	r2, r3
 80036de:	d106      	bne.n	80036ee <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d001      	beq.n	80036f2 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e000      	b.n	80036f4 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 80036f2:	2300      	movs	r3, #0
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3718      	adds	r7, #24
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	40023800 	.word	0x40023800

08003700 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d101      	bne.n	8003714 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e0cc      	b.n	80038ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003714:	4b68      	ldr	r3, [pc, #416]	@ (80038b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 030f 	and.w	r3, r3, #15
 800371c:	683a      	ldr	r2, [r7, #0]
 800371e:	429a      	cmp	r2, r3
 8003720:	d90c      	bls.n	800373c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003722:	4b65      	ldr	r3, [pc, #404]	@ (80038b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003724:	683a      	ldr	r2, [r7, #0]
 8003726:	b2d2      	uxtb	r2, r2
 8003728:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800372a:	4b63      	ldr	r3, [pc, #396]	@ (80038b8 <HAL_RCC_ClockConfig+0x1b8>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 030f 	and.w	r3, r3, #15
 8003732:	683a      	ldr	r2, [r7, #0]
 8003734:	429a      	cmp	r2, r3
 8003736:	d001      	beq.n	800373c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e0b8      	b.n	80038ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0302 	and.w	r3, r3, #2
 8003744:	2b00      	cmp	r3, #0
 8003746:	d020      	beq.n	800378a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0304 	and.w	r3, r3, #4
 8003750:	2b00      	cmp	r3, #0
 8003752:	d005      	beq.n	8003760 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003754:	4b59      	ldr	r3, [pc, #356]	@ (80038bc <HAL_RCC_ClockConfig+0x1bc>)
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	4a58      	ldr	r2, [pc, #352]	@ (80038bc <HAL_RCC_ClockConfig+0x1bc>)
 800375a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800375e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0308 	and.w	r3, r3, #8
 8003768:	2b00      	cmp	r3, #0
 800376a:	d005      	beq.n	8003778 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800376c:	4b53      	ldr	r3, [pc, #332]	@ (80038bc <HAL_RCC_ClockConfig+0x1bc>)
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	4a52      	ldr	r2, [pc, #328]	@ (80038bc <HAL_RCC_ClockConfig+0x1bc>)
 8003772:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003776:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003778:	4b50      	ldr	r3, [pc, #320]	@ (80038bc <HAL_RCC_ClockConfig+0x1bc>)
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	494d      	ldr	r1, [pc, #308]	@ (80038bc <HAL_RCC_ClockConfig+0x1bc>)
 8003786:	4313      	orrs	r3, r2
 8003788:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b00      	cmp	r3, #0
 8003794:	d044      	beq.n	8003820 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	2b01      	cmp	r3, #1
 800379c:	d107      	bne.n	80037ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800379e:	4b47      	ldr	r3, [pc, #284]	@ (80038bc <HAL_RCC_ClockConfig+0x1bc>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d119      	bne.n	80037de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e07f      	b.n	80038ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d003      	beq.n	80037be <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037ba:	2b03      	cmp	r3, #3
 80037bc:	d107      	bne.n	80037ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037be:	4b3f      	ldr	r3, [pc, #252]	@ (80038bc <HAL_RCC_ClockConfig+0x1bc>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d109      	bne.n	80037de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e06f      	b.n	80038ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037ce:	4b3b      	ldr	r3, [pc, #236]	@ (80038bc <HAL_RCC_ClockConfig+0x1bc>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d101      	bne.n	80037de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e067      	b.n	80038ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037de:	4b37      	ldr	r3, [pc, #220]	@ (80038bc <HAL_RCC_ClockConfig+0x1bc>)
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f023 0203 	bic.w	r2, r3, #3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	4934      	ldr	r1, [pc, #208]	@ (80038bc <HAL_RCC_ClockConfig+0x1bc>)
 80037ec:	4313      	orrs	r3, r2
 80037ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037f0:	f7fe feb2 	bl	8002558 <HAL_GetTick>
 80037f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037f6:	e00a      	b.n	800380e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037f8:	f7fe feae 	bl	8002558 <HAL_GetTick>
 80037fc:	4602      	mov	r2, r0
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003806:	4293      	cmp	r3, r2
 8003808:	d901      	bls.n	800380e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800380a:	2303      	movs	r3, #3
 800380c:	e04f      	b.n	80038ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800380e:	4b2b      	ldr	r3, [pc, #172]	@ (80038bc <HAL_RCC_ClockConfig+0x1bc>)
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	f003 020c 	and.w	r2, r3, #12
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	429a      	cmp	r2, r3
 800381e:	d1eb      	bne.n	80037f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003820:	4b25      	ldr	r3, [pc, #148]	@ (80038b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 030f 	and.w	r3, r3, #15
 8003828:	683a      	ldr	r2, [r7, #0]
 800382a:	429a      	cmp	r2, r3
 800382c:	d20c      	bcs.n	8003848 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800382e:	4b22      	ldr	r3, [pc, #136]	@ (80038b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003830:	683a      	ldr	r2, [r7, #0]
 8003832:	b2d2      	uxtb	r2, r2
 8003834:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003836:	4b20      	ldr	r3, [pc, #128]	@ (80038b8 <HAL_RCC_ClockConfig+0x1b8>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 030f 	and.w	r3, r3, #15
 800383e:	683a      	ldr	r2, [r7, #0]
 8003840:	429a      	cmp	r2, r3
 8003842:	d001      	beq.n	8003848 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e032      	b.n	80038ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 0304 	and.w	r3, r3, #4
 8003850:	2b00      	cmp	r3, #0
 8003852:	d008      	beq.n	8003866 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003854:	4b19      	ldr	r3, [pc, #100]	@ (80038bc <HAL_RCC_ClockConfig+0x1bc>)
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	4916      	ldr	r1, [pc, #88]	@ (80038bc <HAL_RCC_ClockConfig+0x1bc>)
 8003862:	4313      	orrs	r3, r2
 8003864:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 0308 	and.w	r3, r3, #8
 800386e:	2b00      	cmp	r3, #0
 8003870:	d009      	beq.n	8003886 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003872:	4b12      	ldr	r3, [pc, #72]	@ (80038bc <HAL_RCC_ClockConfig+0x1bc>)
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	00db      	lsls	r3, r3, #3
 8003880:	490e      	ldr	r1, [pc, #56]	@ (80038bc <HAL_RCC_ClockConfig+0x1bc>)
 8003882:	4313      	orrs	r3, r2
 8003884:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003886:	f000 f821 	bl	80038cc <HAL_RCC_GetSysClockFreq>
 800388a:	4602      	mov	r2, r0
 800388c:	4b0b      	ldr	r3, [pc, #44]	@ (80038bc <HAL_RCC_ClockConfig+0x1bc>)
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	091b      	lsrs	r3, r3, #4
 8003892:	f003 030f 	and.w	r3, r3, #15
 8003896:	490a      	ldr	r1, [pc, #40]	@ (80038c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003898:	5ccb      	ldrb	r3, [r1, r3]
 800389a:	fa22 f303 	lsr.w	r3, r2, r3
 800389e:	4a09      	ldr	r2, [pc, #36]	@ (80038c4 <HAL_RCC_ClockConfig+0x1c4>)
 80038a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80038a2:	4b09      	ldr	r3, [pc, #36]	@ (80038c8 <HAL_RCC_ClockConfig+0x1c8>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4618      	mov	r0, r3
 80038a8:	f7fe fe12 	bl	80024d0 <HAL_InitTick>

  return HAL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3710      	adds	r7, #16
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	40023c00 	.word	0x40023c00
 80038bc:	40023800 	.word	0x40023800
 80038c0:	0800eae0 	.word	0x0800eae0
 80038c4:	20000078 	.word	0x20000078
 80038c8:	2000007c 	.word	0x2000007c

080038cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80038d0:	b094      	sub	sp, #80	@ 0x50
 80038d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80038d4:	2300      	movs	r3, #0
 80038d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80038d8:	2300      	movs	r3, #0
 80038da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038dc:	2300      	movs	r3, #0
 80038de:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80038e0:	2300      	movs	r3, #0
 80038e2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038e4:	4b79      	ldr	r3, [pc, #484]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x200>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f003 030c 	and.w	r3, r3, #12
 80038ec:	2b08      	cmp	r3, #8
 80038ee:	d00d      	beq.n	800390c <HAL_RCC_GetSysClockFreq+0x40>
 80038f0:	2b08      	cmp	r3, #8
 80038f2:	f200 80e1 	bhi.w	8003ab8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d002      	beq.n	8003900 <HAL_RCC_GetSysClockFreq+0x34>
 80038fa:	2b04      	cmp	r3, #4
 80038fc:	d003      	beq.n	8003906 <HAL_RCC_GetSysClockFreq+0x3a>
 80038fe:	e0db      	b.n	8003ab8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003900:	4b73      	ldr	r3, [pc, #460]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003902:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003904:	e0db      	b.n	8003abe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003906:	4b73      	ldr	r3, [pc, #460]	@ (8003ad4 <HAL_RCC_GetSysClockFreq+0x208>)
 8003908:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800390a:	e0d8      	b.n	8003abe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800390c:	4b6f      	ldr	r3, [pc, #444]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x200>)
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003914:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003916:	4b6d      	ldr	r3, [pc, #436]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x200>)
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d063      	beq.n	80039ea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003922:	4b6a      	ldr	r3, [pc, #424]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x200>)
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	099b      	lsrs	r3, r3, #6
 8003928:	2200      	movs	r2, #0
 800392a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800392c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800392e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003930:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003934:	633b      	str	r3, [r7, #48]	@ 0x30
 8003936:	2300      	movs	r3, #0
 8003938:	637b      	str	r3, [r7, #52]	@ 0x34
 800393a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800393e:	4622      	mov	r2, r4
 8003940:	462b      	mov	r3, r5
 8003942:	f04f 0000 	mov.w	r0, #0
 8003946:	f04f 0100 	mov.w	r1, #0
 800394a:	0159      	lsls	r1, r3, #5
 800394c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003950:	0150      	lsls	r0, r2, #5
 8003952:	4602      	mov	r2, r0
 8003954:	460b      	mov	r3, r1
 8003956:	4621      	mov	r1, r4
 8003958:	1a51      	subs	r1, r2, r1
 800395a:	6139      	str	r1, [r7, #16]
 800395c:	4629      	mov	r1, r5
 800395e:	eb63 0301 	sbc.w	r3, r3, r1
 8003962:	617b      	str	r3, [r7, #20]
 8003964:	f04f 0200 	mov.w	r2, #0
 8003968:	f04f 0300 	mov.w	r3, #0
 800396c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003970:	4659      	mov	r1, fp
 8003972:	018b      	lsls	r3, r1, #6
 8003974:	4651      	mov	r1, sl
 8003976:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800397a:	4651      	mov	r1, sl
 800397c:	018a      	lsls	r2, r1, #6
 800397e:	4651      	mov	r1, sl
 8003980:	ebb2 0801 	subs.w	r8, r2, r1
 8003984:	4659      	mov	r1, fp
 8003986:	eb63 0901 	sbc.w	r9, r3, r1
 800398a:	f04f 0200 	mov.w	r2, #0
 800398e:	f04f 0300 	mov.w	r3, #0
 8003992:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003996:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800399a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800399e:	4690      	mov	r8, r2
 80039a0:	4699      	mov	r9, r3
 80039a2:	4623      	mov	r3, r4
 80039a4:	eb18 0303 	adds.w	r3, r8, r3
 80039a8:	60bb      	str	r3, [r7, #8]
 80039aa:	462b      	mov	r3, r5
 80039ac:	eb49 0303 	adc.w	r3, r9, r3
 80039b0:	60fb      	str	r3, [r7, #12]
 80039b2:	f04f 0200 	mov.w	r2, #0
 80039b6:	f04f 0300 	mov.w	r3, #0
 80039ba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80039be:	4629      	mov	r1, r5
 80039c0:	024b      	lsls	r3, r1, #9
 80039c2:	4621      	mov	r1, r4
 80039c4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80039c8:	4621      	mov	r1, r4
 80039ca:	024a      	lsls	r2, r1, #9
 80039cc:	4610      	mov	r0, r2
 80039ce:	4619      	mov	r1, r3
 80039d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039d2:	2200      	movs	r2, #0
 80039d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80039d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80039d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80039dc:	f7fc fc60 	bl	80002a0 <__aeabi_uldivmod>
 80039e0:	4602      	mov	r2, r0
 80039e2:	460b      	mov	r3, r1
 80039e4:	4613      	mov	r3, r2
 80039e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039e8:	e058      	b.n	8003a9c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039ea:	4b38      	ldr	r3, [pc, #224]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x200>)
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	099b      	lsrs	r3, r3, #6
 80039f0:	2200      	movs	r2, #0
 80039f2:	4618      	mov	r0, r3
 80039f4:	4611      	mov	r1, r2
 80039f6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80039fa:	623b      	str	r3, [r7, #32]
 80039fc:	2300      	movs	r3, #0
 80039fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a00:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003a04:	4642      	mov	r2, r8
 8003a06:	464b      	mov	r3, r9
 8003a08:	f04f 0000 	mov.w	r0, #0
 8003a0c:	f04f 0100 	mov.w	r1, #0
 8003a10:	0159      	lsls	r1, r3, #5
 8003a12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a16:	0150      	lsls	r0, r2, #5
 8003a18:	4602      	mov	r2, r0
 8003a1a:	460b      	mov	r3, r1
 8003a1c:	4641      	mov	r1, r8
 8003a1e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003a22:	4649      	mov	r1, r9
 8003a24:	eb63 0b01 	sbc.w	fp, r3, r1
 8003a28:	f04f 0200 	mov.w	r2, #0
 8003a2c:	f04f 0300 	mov.w	r3, #0
 8003a30:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003a34:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003a38:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003a3c:	ebb2 040a 	subs.w	r4, r2, sl
 8003a40:	eb63 050b 	sbc.w	r5, r3, fp
 8003a44:	f04f 0200 	mov.w	r2, #0
 8003a48:	f04f 0300 	mov.w	r3, #0
 8003a4c:	00eb      	lsls	r3, r5, #3
 8003a4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a52:	00e2      	lsls	r2, r4, #3
 8003a54:	4614      	mov	r4, r2
 8003a56:	461d      	mov	r5, r3
 8003a58:	4643      	mov	r3, r8
 8003a5a:	18e3      	adds	r3, r4, r3
 8003a5c:	603b      	str	r3, [r7, #0]
 8003a5e:	464b      	mov	r3, r9
 8003a60:	eb45 0303 	adc.w	r3, r5, r3
 8003a64:	607b      	str	r3, [r7, #4]
 8003a66:	f04f 0200 	mov.w	r2, #0
 8003a6a:	f04f 0300 	mov.w	r3, #0
 8003a6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a72:	4629      	mov	r1, r5
 8003a74:	028b      	lsls	r3, r1, #10
 8003a76:	4621      	mov	r1, r4
 8003a78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a7c:	4621      	mov	r1, r4
 8003a7e:	028a      	lsls	r2, r1, #10
 8003a80:	4610      	mov	r0, r2
 8003a82:	4619      	mov	r1, r3
 8003a84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a86:	2200      	movs	r2, #0
 8003a88:	61bb      	str	r3, [r7, #24]
 8003a8a:	61fa      	str	r2, [r7, #28]
 8003a8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a90:	f7fc fc06 	bl	80002a0 <__aeabi_uldivmod>
 8003a94:	4602      	mov	r2, r0
 8003a96:	460b      	mov	r3, r1
 8003a98:	4613      	mov	r3, r2
 8003a9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x200>)
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	0c1b      	lsrs	r3, r3, #16
 8003aa2:	f003 0303 	and.w	r3, r3, #3
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	005b      	lsls	r3, r3, #1
 8003aaa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003aac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003aae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ab0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ab6:	e002      	b.n	8003abe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ab8:	4b05      	ldr	r3, [pc, #20]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003aba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003abc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003abe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3750      	adds	r7, #80	@ 0x50
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003aca:	bf00      	nop
 8003acc:	40023800 	.word	0x40023800
 8003ad0:	00f42400 	.word	0x00f42400
 8003ad4:	007a1200 	.word	0x007a1200

08003ad8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003adc:	4b03      	ldr	r3, [pc, #12]	@ (8003aec <HAL_RCC_GetHCLKFreq+0x14>)
 8003ade:	681b      	ldr	r3, [r3, #0]
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop
 8003aec:	20000078 	.word	0x20000078

08003af0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003af4:	f7ff fff0 	bl	8003ad8 <HAL_RCC_GetHCLKFreq>
 8003af8:	4602      	mov	r2, r0
 8003afa:	4b05      	ldr	r3, [pc, #20]	@ (8003b10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	0a9b      	lsrs	r3, r3, #10
 8003b00:	f003 0307 	and.w	r3, r3, #7
 8003b04:	4903      	ldr	r1, [pc, #12]	@ (8003b14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b06:	5ccb      	ldrb	r3, [r1, r3]
 8003b08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	40023800 	.word	0x40023800
 8003b14:	0800eaf0 	.word	0x0800eaf0

08003b18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003b1c:	f7ff ffdc 	bl	8003ad8 <HAL_RCC_GetHCLKFreq>
 8003b20:	4602      	mov	r2, r0
 8003b22:	4b05      	ldr	r3, [pc, #20]	@ (8003b38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	0b5b      	lsrs	r3, r3, #13
 8003b28:	f003 0307 	and.w	r3, r3, #7
 8003b2c:	4903      	ldr	r1, [pc, #12]	@ (8003b3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b2e:	5ccb      	ldrb	r3, [r1, r3]
 8003b30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	40023800 	.word	0x40023800
 8003b3c:	0800eaf0 	.word	0x0800eaf0

08003b40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d101      	bne.n	8003b52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e01d      	b.n	8003b8e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d106      	bne.n	8003b6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f7fe fa6a 	bl	8002040 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2202      	movs	r2, #2
 8003b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	3304      	adds	r3, #4
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	4610      	mov	r0, r2
 8003b80:	f000 fbde 	bl	8004340 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3708      	adds	r7, #8
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}

08003b96 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003b96:	b480      	push	{r7}
 8003b98:	b085      	sub	sp, #20
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2202      	movs	r2, #2
 8003ba2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f003 0307 	and.w	r3, r3, #7
 8003bb0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2b06      	cmp	r3, #6
 8003bb6:	d007      	beq.n	8003bc8 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f042 0201 	orr.w	r2, r2, #1
 8003bc6:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3714      	adds	r7, #20
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr

08003bde <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003bde:	b580      	push	{r7, lr}
 8003be0:	b082      	sub	sp, #8
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d101      	bne.n	8003bf0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e01d      	b.n	8003c2c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d106      	bne.n	8003c0a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f7fe fa87 	bl	8002118 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2202      	movs	r2, #2
 8003c0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	3304      	adds	r3, #4
 8003c1a:	4619      	mov	r1, r3
 8003c1c:	4610      	mov	r0, r2
 8003c1e:	f000 fb8f 	bl	8004340 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2201      	movs	r2, #1
 8003c26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c2a:	2300      	movs	r3, #0
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3708      	adds	r7, #8
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}

08003c34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b084      	sub	sp, #16
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	2201      	movs	r2, #1
 8003c44:	6839      	ldr	r1, [r7, #0]
 8003c46:	4618      	mov	r0, r3
 8003c48:	f000 fe64 	bl	8004914 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a15      	ldr	r2, [pc, #84]	@ (8003ca8 <HAL_TIM_PWM_Start+0x74>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d004      	beq.n	8003c60 <HAL_TIM_PWM_Start+0x2c>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a14      	ldr	r2, [pc, #80]	@ (8003cac <HAL_TIM_PWM_Start+0x78>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d101      	bne.n	8003c64 <HAL_TIM_PWM_Start+0x30>
 8003c60:	2301      	movs	r3, #1
 8003c62:	e000      	b.n	8003c66 <HAL_TIM_PWM_Start+0x32>
 8003c64:	2300      	movs	r3, #0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d007      	beq.n	8003c7a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c78:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	f003 0307 	and.w	r3, r3, #7
 8003c84:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2b06      	cmp	r3, #6
 8003c8a:	d007      	beq.n	8003c9c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f042 0201 	orr.w	r2, r2, #1
 8003c9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c9c:	2300      	movs	r3, #0
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3710      	adds	r7, #16
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	bf00      	nop
 8003ca8:	40010000 	.word	0x40010000
 8003cac:	40010400 	.word	0x40010400

08003cb0 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	2b0c      	cmp	r3, #12
 8003cbe:	d841      	bhi.n	8003d44 <HAL_TIM_PWM_Start_IT+0x94>
 8003cc0:	a201      	add	r2, pc, #4	@ (adr r2, 8003cc8 <HAL_TIM_PWM_Start_IT+0x18>)
 8003cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cc6:	bf00      	nop
 8003cc8:	08003cfd 	.word	0x08003cfd
 8003ccc:	08003d45 	.word	0x08003d45
 8003cd0:	08003d45 	.word	0x08003d45
 8003cd4:	08003d45 	.word	0x08003d45
 8003cd8:	08003d0f 	.word	0x08003d0f
 8003cdc:	08003d45 	.word	0x08003d45
 8003ce0:	08003d45 	.word	0x08003d45
 8003ce4:	08003d45 	.word	0x08003d45
 8003ce8:	08003d21 	.word	0x08003d21
 8003cec:	08003d45 	.word	0x08003d45
 8003cf0:	08003d45 	.word	0x08003d45
 8003cf4:	08003d45 	.word	0x08003d45
 8003cf8:	08003d33 	.word	0x08003d33
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	68da      	ldr	r2, [r3, #12]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f042 0202 	orr.w	r2, r2, #2
 8003d0a:	60da      	str	r2, [r3, #12]
      break;
 8003d0c:	e01b      	b.n	8003d46 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	68da      	ldr	r2, [r3, #12]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f042 0204 	orr.w	r2, r2, #4
 8003d1c:	60da      	str	r2, [r3, #12]
      break;
 8003d1e:	e012      	b.n	8003d46 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	68da      	ldr	r2, [r3, #12]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f042 0208 	orr.w	r2, r2, #8
 8003d2e:	60da      	str	r2, [r3, #12]
      break;
 8003d30:	e009      	b.n	8003d46 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	68da      	ldr	r2, [r3, #12]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f042 0210 	orr.w	r2, r2, #16
 8003d40:	60da      	str	r2, [r3, #12]
      break;
 8003d42:	e000      	b.n	8003d46 <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 8003d44:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	6839      	ldr	r1, [r7, #0]
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f000 fde0 	bl	8004914 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a15      	ldr	r2, [pc, #84]	@ (8003db0 <HAL_TIM_PWM_Start_IT+0x100>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d004      	beq.n	8003d68 <HAL_TIM_PWM_Start_IT+0xb8>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a14      	ldr	r2, [pc, #80]	@ (8003db4 <HAL_TIM_PWM_Start_IT+0x104>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d101      	bne.n	8003d6c <HAL_TIM_PWM_Start_IT+0xbc>
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e000      	b.n	8003d6e <HAL_TIM_PWM_Start_IT+0xbe>
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d007      	beq.n	8003d82 <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d80:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	f003 0307 	and.w	r3, r3, #7
 8003d8c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2b06      	cmp	r3, #6
 8003d92:	d007      	beq.n	8003da4 <HAL_TIM_PWM_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f042 0201 	orr.w	r2, r2, #1
 8003da2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003da4:	2300      	movs	r3, #0
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3710      	adds	r7, #16
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	40010000 	.word	0x40010000
 8003db4:	40010400 	.word	0x40010400

08003db8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d122      	bne.n	8003e14 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	f003 0302 	and.w	r3, r3, #2
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d11b      	bne.n	8003e14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f06f 0202 	mvn.w	r2, #2
 8003de4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2201      	movs	r2, #1
 8003dea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	699b      	ldr	r3, [r3, #24]
 8003df2:	f003 0303 	and.w	r3, r3, #3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d003      	beq.n	8003e02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f000 fa82 	bl	8004304 <HAL_TIM_IC_CaptureCallback>
 8003e00:	e005      	b.n	8003e0e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 fa74 	bl	80042f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e08:	6878      	ldr	r0, [r7, #4]
 8003e0a:	f000 fa85 	bl	8004318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	f003 0304 	and.w	r3, r3, #4
 8003e1e:	2b04      	cmp	r3, #4
 8003e20:	d122      	bne.n	8003e68 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	f003 0304 	and.w	r3, r3, #4
 8003e2c:	2b04      	cmp	r3, #4
 8003e2e:	d11b      	bne.n	8003e68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f06f 0204 	mvn.w	r2, #4
 8003e38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2202      	movs	r2, #2
 8003e3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	699b      	ldr	r3, [r3, #24]
 8003e46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d003      	beq.n	8003e56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f000 fa58 	bl	8004304 <HAL_TIM_IC_CaptureCallback>
 8003e54:	e005      	b.n	8003e62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 fa4a 	bl	80042f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f000 fa5b 	bl	8004318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	691b      	ldr	r3, [r3, #16]
 8003e6e:	f003 0308 	and.w	r3, r3, #8
 8003e72:	2b08      	cmp	r3, #8
 8003e74:	d122      	bne.n	8003ebc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	f003 0308 	and.w	r3, r3, #8
 8003e80:	2b08      	cmp	r3, #8
 8003e82:	d11b      	bne.n	8003ebc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f06f 0208 	mvn.w	r2, #8
 8003e8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2204      	movs	r2, #4
 8003e92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	69db      	ldr	r3, [r3, #28]
 8003e9a:	f003 0303 	and.w	r3, r3, #3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d003      	beq.n	8003eaa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f000 fa2e 	bl	8004304 <HAL_TIM_IC_CaptureCallback>
 8003ea8:	e005      	b.n	8003eb6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f000 fa20 	bl	80042f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f000 fa31 	bl	8004318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	f003 0310 	and.w	r3, r3, #16
 8003ec6:	2b10      	cmp	r3, #16
 8003ec8:	d122      	bne.n	8003f10 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	f003 0310 	and.w	r3, r3, #16
 8003ed4:	2b10      	cmp	r3, #16
 8003ed6:	d11b      	bne.n	8003f10 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f06f 0210 	mvn.w	r2, #16
 8003ee0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2208      	movs	r2, #8
 8003ee6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	69db      	ldr	r3, [r3, #28]
 8003eee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d003      	beq.n	8003efe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f000 fa04 	bl	8004304 <HAL_TIM_IC_CaptureCallback>
 8003efc:	e005      	b.n	8003f0a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f000 f9f6 	bl	80042f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f000 fa07 	bl	8004318 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	f003 0301 	and.w	r3, r3, #1
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d10e      	bne.n	8003f3c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	f003 0301 	and.w	r3, r3, #1
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d107      	bne.n	8003f3c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f06f 0201 	mvn.w	r2, #1
 8003f34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f000 f9d0 	bl	80042dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	691b      	ldr	r3, [r3, #16]
 8003f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f46:	2b80      	cmp	r3, #128	@ 0x80
 8003f48:	d10e      	bne.n	8003f68 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f54:	2b80      	cmp	r3, #128	@ 0x80
 8003f56:	d107      	bne.n	8003f68 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003f60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f000 fd82 	bl	8004a6c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f72:	2b40      	cmp	r3, #64	@ 0x40
 8003f74:	d10e      	bne.n	8003f94 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f80:	2b40      	cmp	r3, #64	@ 0x40
 8003f82:	d107      	bne.n	8003f94 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003f8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f000 f9cc 	bl	800432c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	691b      	ldr	r3, [r3, #16]
 8003f9a:	f003 0320 	and.w	r3, r3, #32
 8003f9e:	2b20      	cmp	r3, #32
 8003fa0:	d10e      	bne.n	8003fc0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	f003 0320 	and.w	r3, r3, #32
 8003fac:	2b20      	cmp	r3, #32
 8003fae:	d107      	bne.n	8003fc0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f06f 0220 	mvn.w	r2, #32
 8003fb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 fd4c 	bl	8004a58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003fc0:	bf00      	nop
 8003fc2:	3708      	adds	r7, #8
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d101      	bne.n	8003fe2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003fde:	2302      	movs	r3, #2
 8003fe0:	e0b4      	b.n	800414c <HAL_TIM_PWM_ConfigChannel+0x184>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2202      	movs	r2, #2
 8003fee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  switch (Channel)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2b0c      	cmp	r3, #12
 8003ff6:	f200 809f 	bhi.w	8004138 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003ffa:	a201      	add	r2, pc, #4	@ (adr r2, 8004000 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004000:	08004035 	.word	0x08004035
 8004004:	08004139 	.word	0x08004139
 8004008:	08004139 	.word	0x08004139
 800400c:	08004139 	.word	0x08004139
 8004010:	08004075 	.word	0x08004075
 8004014:	08004139 	.word	0x08004139
 8004018:	08004139 	.word	0x08004139
 800401c:	08004139 	.word	0x08004139
 8004020:	080040b7 	.word	0x080040b7
 8004024:	08004139 	.word	0x08004139
 8004028:	08004139 	.word	0x08004139
 800402c:	08004139 	.word	0x08004139
 8004030:	080040f7 	.word	0x080040f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	68b9      	ldr	r1, [r7, #8]
 800403a:	4618      	mov	r0, r3
 800403c:	f000 fa20 	bl	8004480 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	699a      	ldr	r2, [r3, #24]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f042 0208 	orr.w	r2, r2, #8
 800404e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	699a      	ldr	r2, [r3, #24]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f022 0204 	bic.w	r2, r2, #4
 800405e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	6999      	ldr	r1, [r3, #24]
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	691a      	ldr	r2, [r3, #16]
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	430a      	orrs	r2, r1
 8004070:	619a      	str	r2, [r3, #24]
      break;
 8004072:	e062      	b.n	800413a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	68b9      	ldr	r1, [r7, #8]
 800407a:	4618      	mov	r0, r3
 800407c:	f000 fa70 	bl	8004560 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	699a      	ldr	r2, [r3, #24]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800408e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	699a      	ldr	r2, [r3, #24]
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800409e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	6999      	ldr	r1, [r3, #24]
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	691b      	ldr	r3, [r3, #16]
 80040aa:	021a      	lsls	r2, r3, #8
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	430a      	orrs	r2, r1
 80040b2:	619a      	str	r2, [r3, #24]
      break;
 80040b4:	e041      	b.n	800413a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	68b9      	ldr	r1, [r7, #8]
 80040bc:	4618      	mov	r0, r3
 80040be:	f000 fac5 	bl	800464c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	69da      	ldr	r2, [r3, #28]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f042 0208 	orr.w	r2, r2, #8
 80040d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	69da      	ldr	r2, [r3, #28]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 0204 	bic.w	r2, r2, #4
 80040e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	69d9      	ldr	r1, [r3, #28]
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	691a      	ldr	r2, [r3, #16]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	430a      	orrs	r2, r1
 80040f2:	61da      	str	r2, [r3, #28]
      break;
 80040f4:	e021      	b.n	800413a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	68b9      	ldr	r1, [r7, #8]
 80040fc:	4618      	mov	r0, r3
 80040fe:	f000 fb19 	bl	8004734 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	69da      	ldr	r2, [r3, #28]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004110:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	69da      	ldr	r2, [r3, #28]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004120:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	69d9      	ldr	r1, [r3, #28]
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	691b      	ldr	r3, [r3, #16]
 800412c:	021a      	lsls	r2, r3, #8
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	430a      	orrs	r2, r1
 8004134:	61da      	str	r2, [r3, #28]
      break;
 8004136:	e000      	b.n	800413a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8004138:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2201      	movs	r2, #1
 800413e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800414a:	2300      	movs	r3, #0
}
 800414c:	4618      	mov	r0, r3
 800414e:	3710      	adds	r7, #16
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}

08004154 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004164:	2b01      	cmp	r3, #1
 8004166:	d101      	bne.n	800416c <HAL_TIM_ConfigClockSource+0x18>
 8004168:	2302      	movs	r3, #2
 800416a:	e0b3      	b.n	80042d4 <HAL_TIM_ConfigClockSource+0x180>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2202      	movs	r2, #2
 8004178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800418a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004192:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68fa      	ldr	r2, [r7, #12]
 800419a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041a4:	d03e      	beq.n	8004224 <HAL_TIM_ConfigClockSource+0xd0>
 80041a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041aa:	f200 8087 	bhi.w	80042bc <HAL_TIM_ConfigClockSource+0x168>
 80041ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041b2:	f000 8085 	beq.w	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
 80041b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041ba:	d87f      	bhi.n	80042bc <HAL_TIM_ConfigClockSource+0x168>
 80041bc:	2b70      	cmp	r3, #112	@ 0x70
 80041be:	d01a      	beq.n	80041f6 <HAL_TIM_ConfigClockSource+0xa2>
 80041c0:	2b70      	cmp	r3, #112	@ 0x70
 80041c2:	d87b      	bhi.n	80042bc <HAL_TIM_ConfigClockSource+0x168>
 80041c4:	2b60      	cmp	r3, #96	@ 0x60
 80041c6:	d050      	beq.n	800426a <HAL_TIM_ConfigClockSource+0x116>
 80041c8:	2b60      	cmp	r3, #96	@ 0x60
 80041ca:	d877      	bhi.n	80042bc <HAL_TIM_ConfigClockSource+0x168>
 80041cc:	2b50      	cmp	r3, #80	@ 0x50
 80041ce:	d03c      	beq.n	800424a <HAL_TIM_ConfigClockSource+0xf6>
 80041d0:	2b50      	cmp	r3, #80	@ 0x50
 80041d2:	d873      	bhi.n	80042bc <HAL_TIM_ConfigClockSource+0x168>
 80041d4:	2b40      	cmp	r3, #64	@ 0x40
 80041d6:	d058      	beq.n	800428a <HAL_TIM_ConfigClockSource+0x136>
 80041d8:	2b40      	cmp	r3, #64	@ 0x40
 80041da:	d86f      	bhi.n	80042bc <HAL_TIM_ConfigClockSource+0x168>
 80041dc:	2b30      	cmp	r3, #48	@ 0x30
 80041de:	d064      	beq.n	80042aa <HAL_TIM_ConfigClockSource+0x156>
 80041e0:	2b30      	cmp	r3, #48	@ 0x30
 80041e2:	d86b      	bhi.n	80042bc <HAL_TIM_ConfigClockSource+0x168>
 80041e4:	2b20      	cmp	r3, #32
 80041e6:	d060      	beq.n	80042aa <HAL_TIM_ConfigClockSource+0x156>
 80041e8:	2b20      	cmp	r3, #32
 80041ea:	d867      	bhi.n	80042bc <HAL_TIM_ConfigClockSource+0x168>
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d05c      	beq.n	80042aa <HAL_TIM_ConfigClockSource+0x156>
 80041f0:	2b10      	cmp	r3, #16
 80041f2:	d05a      	beq.n	80042aa <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80041f4:	e062      	b.n	80042bc <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6818      	ldr	r0, [r3, #0]
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	6899      	ldr	r1, [r3, #8]
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	685a      	ldr	r2, [r3, #4]
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	f000 fb65 	bl	80048d4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004218:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	609a      	str	r2, [r3, #8]
      break;
 8004222:	e04e      	b.n	80042c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6818      	ldr	r0, [r3, #0]
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	6899      	ldr	r1, [r3, #8]
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	685a      	ldr	r2, [r3, #4]
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	f000 fb4e 	bl	80048d4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	689a      	ldr	r2, [r3, #8]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004246:	609a      	str	r2, [r3, #8]
      break;
 8004248:	e03b      	b.n	80042c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6818      	ldr	r0, [r3, #0]
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	6859      	ldr	r1, [r3, #4]
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	461a      	mov	r2, r3
 8004258:	f000 fac2 	bl	80047e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2150      	movs	r1, #80	@ 0x50
 8004262:	4618      	mov	r0, r3
 8004264:	f000 fb1b 	bl	800489e <TIM_ITRx_SetConfig>
      break;
 8004268:	e02b      	b.n	80042c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6818      	ldr	r0, [r3, #0]
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	6859      	ldr	r1, [r3, #4]
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	68db      	ldr	r3, [r3, #12]
 8004276:	461a      	mov	r2, r3
 8004278:	f000 fae1 	bl	800483e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	2160      	movs	r1, #96	@ 0x60
 8004282:	4618      	mov	r0, r3
 8004284:	f000 fb0b 	bl	800489e <TIM_ITRx_SetConfig>
      break;
 8004288:	e01b      	b.n	80042c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6818      	ldr	r0, [r3, #0]
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	6859      	ldr	r1, [r3, #4]
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	461a      	mov	r2, r3
 8004298:	f000 faa2 	bl	80047e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2140      	movs	r1, #64	@ 0x40
 80042a2:	4618      	mov	r0, r3
 80042a4:	f000 fafb 	bl	800489e <TIM_ITRx_SetConfig>
      break;
 80042a8:	e00b      	b.n	80042c2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4619      	mov	r1, r3
 80042b4:	4610      	mov	r0, r2
 80042b6:	f000 faf2 	bl	800489e <TIM_ITRx_SetConfig>
      break;
 80042ba:	e002      	b.n	80042c2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80042bc:	bf00      	nop
 80042be:	e000      	b.n	80042c2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80042c0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2201      	movs	r2, #1
 80042c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3710      	adds	r7, #16
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80042e4:	bf00      	nop
 80042e6:	370c      	adds	r7, #12
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr

080042f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b083      	sub	sp, #12
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80042f8:	bf00      	nop
 80042fa:	370c      	adds	r7, #12
 80042fc:	46bd      	mov	sp, r7
 80042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004302:	4770      	bx	lr

08004304 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004304:	b480      	push	{r7}
 8004306:	b083      	sub	sp, #12
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800430c:	bf00      	nop
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004320:	bf00      	nop
 8004322:	370c      	adds	r7, #12
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr

0800432c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800432c:	b480      	push	{r7}
 800432e:	b083      	sub	sp, #12
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004334:	bf00      	nop
 8004336:	370c      	adds	r7, #12
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	4a40      	ldr	r2, [pc, #256]	@ (8004454 <TIM_Base_SetConfig+0x114>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d013      	beq.n	8004380 <TIM_Base_SetConfig+0x40>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800435e:	d00f      	beq.n	8004380 <TIM_Base_SetConfig+0x40>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a3d      	ldr	r2, [pc, #244]	@ (8004458 <TIM_Base_SetConfig+0x118>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d00b      	beq.n	8004380 <TIM_Base_SetConfig+0x40>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a3c      	ldr	r2, [pc, #240]	@ (800445c <TIM_Base_SetConfig+0x11c>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d007      	beq.n	8004380 <TIM_Base_SetConfig+0x40>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	4a3b      	ldr	r2, [pc, #236]	@ (8004460 <TIM_Base_SetConfig+0x120>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d003      	beq.n	8004380 <TIM_Base_SetConfig+0x40>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4a3a      	ldr	r2, [pc, #232]	@ (8004464 <TIM_Base_SetConfig+0x124>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d108      	bne.n	8004392 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004386:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	68fa      	ldr	r2, [r7, #12]
 800438e:	4313      	orrs	r3, r2
 8004390:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a2f      	ldr	r2, [pc, #188]	@ (8004454 <TIM_Base_SetConfig+0x114>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d02b      	beq.n	80043f2 <TIM_Base_SetConfig+0xb2>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043a0:	d027      	beq.n	80043f2 <TIM_Base_SetConfig+0xb2>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4a2c      	ldr	r2, [pc, #176]	@ (8004458 <TIM_Base_SetConfig+0x118>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d023      	beq.n	80043f2 <TIM_Base_SetConfig+0xb2>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a2b      	ldr	r2, [pc, #172]	@ (800445c <TIM_Base_SetConfig+0x11c>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d01f      	beq.n	80043f2 <TIM_Base_SetConfig+0xb2>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a2a      	ldr	r2, [pc, #168]	@ (8004460 <TIM_Base_SetConfig+0x120>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d01b      	beq.n	80043f2 <TIM_Base_SetConfig+0xb2>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a29      	ldr	r2, [pc, #164]	@ (8004464 <TIM_Base_SetConfig+0x124>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d017      	beq.n	80043f2 <TIM_Base_SetConfig+0xb2>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	4a28      	ldr	r2, [pc, #160]	@ (8004468 <TIM_Base_SetConfig+0x128>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d013      	beq.n	80043f2 <TIM_Base_SetConfig+0xb2>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a27      	ldr	r2, [pc, #156]	@ (800446c <TIM_Base_SetConfig+0x12c>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d00f      	beq.n	80043f2 <TIM_Base_SetConfig+0xb2>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a26      	ldr	r2, [pc, #152]	@ (8004470 <TIM_Base_SetConfig+0x130>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d00b      	beq.n	80043f2 <TIM_Base_SetConfig+0xb2>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	4a25      	ldr	r2, [pc, #148]	@ (8004474 <TIM_Base_SetConfig+0x134>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d007      	beq.n	80043f2 <TIM_Base_SetConfig+0xb2>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4a24      	ldr	r2, [pc, #144]	@ (8004478 <TIM_Base_SetConfig+0x138>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d003      	beq.n	80043f2 <TIM_Base_SetConfig+0xb2>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	4a23      	ldr	r2, [pc, #140]	@ (800447c <TIM_Base_SetConfig+0x13c>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d108      	bne.n	8004404 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	68fa      	ldr	r2, [r7, #12]
 8004400:	4313      	orrs	r3, r2
 8004402:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	695b      	ldr	r3, [r3, #20]
 800440e:	4313      	orrs	r3, r2
 8004410:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	68fa      	ldr	r2, [r7, #12]
 8004416:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	689a      	ldr	r2, [r3, #8]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	4a0a      	ldr	r2, [pc, #40]	@ (8004454 <TIM_Base_SetConfig+0x114>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d003      	beq.n	8004438 <TIM_Base_SetConfig+0xf8>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	4a0c      	ldr	r2, [pc, #48]	@ (8004464 <TIM_Base_SetConfig+0x124>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d103      	bne.n	8004440 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	691a      	ldr	r2, [r3, #16]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2201      	movs	r2, #1
 8004444:	615a      	str	r2, [r3, #20]
}
 8004446:	bf00      	nop
 8004448:	3714      	adds	r7, #20
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
 8004452:	bf00      	nop
 8004454:	40010000 	.word	0x40010000
 8004458:	40000400 	.word	0x40000400
 800445c:	40000800 	.word	0x40000800
 8004460:	40000c00 	.word	0x40000c00
 8004464:	40010400 	.word	0x40010400
 8004468:	40014000 	.word	0x40014000
 800446c:	40014400 	.word	0x40014400
 8004470:	40014800 	.word	0x40014800
 8004474:	40001800 	.word	0x40001800
 8004478:	40001c00 	.word	0x40001c00
 800447c:	40002000 	.word	0x40002000

08004480 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004480:	b480      	push	{r7}
 8004482:	b087      	sub	sp, #28
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6a1b      	ldr	r3, [r3, #32]
 800448e:	f023 0201 	bic.w	r2, r3, #1
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	f023 0303 	bic.w	r3, r3, #3
 80044b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	68fa      	ldr	r2, [r7, #12]
 80044be:	4313      	orrs	r3, r2
 80044c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	f023 0302 	bic.w	r3, r3, #2
 80044c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	697a      	ldr	r2, [r7, #20]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	4a20      	ldr	r2, [pc, #128]	@ (8004558 <TIM_OC1_SetConfig+0xd8>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d003      	beq.n	80044e4 <TIM_OC1_SetConfig+0x64>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a1f      	ldr	r2, [pc, #124]	@ (800455c <TIM_OC1_SetConfig+0xdc>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d10c      	bne.n	80044fe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	f023 0308 	bic.w	r3, r3, #8
 80044ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	697a      	ldr	r2, [r7, #20]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	f023 0304 	bic.w	r3, r3, #4
 80044fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a15      	ldr	r2, [pc, #84]	@ (8004558 <TIM_OC1_SetConfig+0xd8>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d003      	beq.n	800450e <TIM_OC1_SetConfig+0x8e>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a14      	ldr	r2, [pc, #80]	@ (800455c <TIM_OC1_SetConfig+0xdc>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d111      	bne.n	8004532 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004514:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800451c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	695b      	ldr	r3, [r3, #20]
 8004522:	693a      	ldr	r2, [r7, #16]
 8004524:	4313      	orrs	r3, r2
 8004526:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	699b      	ldr	r3, [r3, #24]
 800452c:	693a      	ldr	r2, [r7, #16]
 800452e:	4313      	orrs	r3, r2
 8004530:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	693a      	ldr	r2, [r7, #16]
 8004536:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	68fa      	ldr	r2, [r7, #12]
 800453c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	685a      	ldr	r2, [r3, #4]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	697a      	ldr	r2, [r7, #20]
 800454a:	621a      	str	r2, [r3, #32]
}
 800454c:	bf00      	nop
 800454e:	371c      	adds	r7, #28
 8004550:	46bd      	mov	sp, r7
 8004552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004556:	4770      	bx	lr
 8004558:	40010000 	.word	0x40010000
 800455c:	40010400 	.word	0x40010400

08004560 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004560:	b480      	push	{r7}
 8004562:	b087      	sub	sp, #28
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a1b      	ldr	r3, [r3, #32]
 800456e:	f023 0210 	bic.w	r2, r3, #16
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6a1b      	ldr	r3, [r3, #32]
 800457a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	699b      	ldr	r3, [r3, #24]
 8004586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800458e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004596:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	021b      	lsls	r3, r3, #8
 800459e:	68fa      	ldr	r2, [r7, #12]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	f023 0320 	bic.w	r3, r3, #32
 80045aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	011b      	lsls	r3, r3, #4
 80045b2:	697a      	ldr	r2, [r7, #20]
 80045b4:	4313      	orrs	r3, r2
 80045b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4a22      	ldr	r2, [pc, #136]	@ (8004644 <TIM_OC2_SetConfig+0xe4>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d003      	beq.n	80045c8 <TIM_OC2_SetConfig+0x68>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	4a21      	ldr	r2, [pc, #132]	@ (8004648 <TIM_OC2_SetConfig+0xe8>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d10d      	bne.n	80045e4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	011b      	lsls	r3, r3, #4
 80045d6:	697a      	ldr	r2, [r7, #20]
 80045d8:	4313      	orrs	r3, r2
 80045da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045e2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a17      	ldr	r2, [pc, #92]	@ (8004644 <TIM_OC2_SetConfig+0xe4>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d003      	beq.n	80045f4 <TIM_OC2_SetConfig+0x94>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a16      	ldr	r2, [pc, #88]	@ (8004648 <TIM_OC2_SetConfig+0xe8>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d113      	bne.n	800461c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80045fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004602:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	695b      	ldr	r3, [r3, #20]
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	693a      	ldr	r2, [r7, #16]
 800460c:	4313      	orrs	r3, r2
 800460e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	699b      	ldr	r3, [r3, #24]
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	693a      	ldr	r2, [r7, #16]
 8004618:	4313      	orrs	r3, r2
 800461a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	693a      	ldr	r2, [r7, #16]
 8004620:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	68fa      	ldr	r2, [r7, #12]
 8004626:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	685a      	ldr	r2, [r3, #4]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	697a      	ldr	r2, [r7, #20]
 8004634:	621a      	str	r2, [r3, #32]
}
 8004636:	bf00      	nop
 8004638:	371c      	adds	r7, #28
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr
 8004642:	bf00      	nop
 8004644:	40010000 	.word	0x40010000
 8004648:	40010400 	.word	0x40010400

0800464c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800464c:	b480      	push	{r7}
 800464e:	b087      	sub	sp, #28
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a1b      	ldr	r3, [r3, #32]
 8004666:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	69db      	ldr	r3, [r3, #28]
 8004672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800467a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f023 0303 	bic.w	r3, r3, #3
 8004682:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	68fa      	ldr	r2, [r7, #12]
 800468a:	4313      	orrs	r3, r2
 800468c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004694:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	021b      	lsls	r3, r3, #8
 800469c:	697a      	ldr	r2, [r7, #20]
 800469e:	4313      	orrs	r3, r2
 80046a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a21      	ldr	r2, [pc, #132]	@ (800472c <TIM_OC3_SetConfig+0xe0>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d003      	beq.n	80046b2 <TIM_OC3_SetConfig+0x66>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a20      	ldr	r2, [pc, #128]	@ (8004730 <TIM_OC3_SetConfig+0xe4>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d10d      	bne.n	80046ce <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80046b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	68db      	ldr	r3, [r3, #12]
 80046be:	021b      	lsls	r3, r3, #8
 80046c0:	697a      	ldr	r2, [r7, #20]
 80046c2:	4313      	orrs	r3, r2
 80046c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80046cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4a16      	ldr	r2, [pc, #88]	@ (800472c <TIM_OC3_SetConfig+0xe0>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d003      	beq.n	80046de <TIM_OC3_SetConfig+0x92>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4a15      	ldr	r2, [pc, #84]	@ (8004730 <TIM_OC3_SetConfig+0xe4>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d113      	bne.n	8004706 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80046e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80046ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	695b      	ldr	r3, [r3, #20]
 80046f2:	011b      	lsls	r3, r3, #4
 80046f4:	693a      	ldr	r2, [r7, #16]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	011b      	lsls	r3, r3, #4
 8004700:	693a      	ldr	r2, [r7, #16]
 8004702:	4313      	orrs	r3, r2
 8004704:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	693a      	ldr	r2, [r7, #16]
 800470a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	68fa      	ldr	r2, [r7, #12]
 8004710:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	685a      	ldr	r2, [r3, #4]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	697a      	ldr	r2, [r7, #20]
 800471e:	621a      	str	r2, [r3, #32]
}
 8004720:	bf00      	nop
 8004722:	371c      	adds	r7, #28
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr
 800472c:	40010000 	.word	0x40010000
 8004730:	40010400 	.word	0x40010400

08004734 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004734:	b480      	push	{r7}
 8004736:	b087      	sub	sp, #28
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a1b      	ldr	r3, [r3, #32]
 8004742:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a1b      	ldr	r3, [r3, #32]
 800474e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	69db      	ldr	r3, [r3, #28]
 800475a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004762:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800476a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	021b      	lsls	r3, r3, #8
 8004772:	68fa      	ldr	r2, [r7, #12]
 8004774:	4313      	orrs	r3, r2
 8004776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800477e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	031b      	lsls	r3, r3, #12
 8004786:	693a      	ldr	r2, [r7, #16]
 8004788:	4313      	orrs	r3, r2
 800478a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	4a12      	ldr	r2, [pc, #72]	@ (80047d8 <TIM_OC4_SetConfig+0xa4>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d003      	beq.n	800479c <TIM_OC4_SetConfig+0x68>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4a11      	ldr	r2, [pc, #68]	@ (80047dc <TIM_OC4_SetConfig+0xa8>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d109      	bne.n	80047b0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80047a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	019b      	lsls	r3, r3, #6
 80047aa:	697a      	ldr	r2, [r7, #20]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	697a      	ldr	r2, [r7, #20]
 80047b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	68fa      	ldr	r2, [r7, #12]
 80047ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	685a      	ldr	r2, [r3, #4]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	693a      	ldr	r2, [r7, #16]
 80047c8:	621a      	str	r2, [r3, #32]
}
 80047ca:	bf00      	nop
 80047cc:	371c      	adds	r7, #28
 80047ce:	46bd      	mov	sp, r7
 80047d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d4:	4770      	bx	lr
 80047d6:	bf00      	nop
 80047d8:	40010000 	.word	0x40010000
 80047dc:	40010400 	.word	0x40010400

080047e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b087      	sub	sp, #28
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	60b9      	str	r1, [r7, #8]
 80047ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	6a1b      	ldr	r3, [r3, #32]
 80047f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	6a1b      	ldr	r3, [r3, #32]
 80047f6:	f023 0201 	bic.w	r2, r3, #1
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	699b      	ldr	r3, [r3, #24]
 8004802:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800480a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	011b      	lsls	r3, r3, #4
 8004810:	693a      	ldr	r2, [r7, #16]
 8004812:	4313      	orrs	r3, r2
 8004814:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	f023 030a 	bic.w	r3, r3, #10
 800481c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	4313      	orrs	r3, r2
 8004824:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	693a      	ldr	r2, [r7, #16]
 800482a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	697a      	ldr	r2, [r7, #20]
 8004830:	621a      	str	r2, [r3, #32]
}
 8004832:	bf00      	nop
 8004834:	371c      	adds	r7, #28
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr

0800483e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800483e:	b480      	push	{r7}
 8004840:	b087      	sub	sp, #28
 8004842:	af00      	add	r7, sp, #0
 8004844:	60f8      	str	r0, [r7, #12]
 8004846:	60b9      	str	r1, [r7, #8]
 8004848:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6a1b      	ldr	r3, [r3, #32]
 800484e:	f023 0210 	bic.w	r2, r3, #16
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	699b      	ldr	r3, [r3, #24]
 800485a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6a1b      	ldr	r3, [r3, #32]
 8004860:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004868:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	031b      	lsls	r3, r3, #12
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	4313      	orrs	r3, r2
 8004872:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800487a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	011b      	lsls	r3, r3, #4
 8004880:	693a      	ldr	r2, [r7, #16]
 8004882:	4313      	orrs	r3, r2
 8004884:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	697a      	ldr	r2, [r7, #20]
 800488a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	693a      	ldr	r2, [r7, #16]
 8004890:	621a      	str	r2, [r3, #32]
}
 8004892:	bf00      	nop
 8004894:	371c      	adds	r7, #28
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr

0800489e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800489e:	b480      	push	{r7}
 80048a0:	b085      	sub	sp, #20
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
 80048a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048b6:	683a      	ldr	r2, [r7, #0]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	f043 0307 	orr.w	r3, r3, #7
 80048c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	68fa      	ldr	r2, [r7, #12]
 80048c6:	609a      	str	r2, [r3, #8]
}
 80048c8:	bf00      	nop
 80048ca:	3714      	adds	r7, #20
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr

080048d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b087      	sub	sp, #28
 80048d8:	af00      	add	r7, sp, #0
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	60b9      	str	r1, [r7, #8]
 80048de:	607a      	str	r2, [r7, #4]
 80048e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	021a      	lsls	r2, r3, #8
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	431a      	orrs	r2, r3
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	4313      	orrs	r3, r2
 80048fc:	697a      	ldr	r2, [r7, #20]
 80048fe:	4313      	orrs	r3, r2
 8004900:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	697a      	ldr	r2, [r7, #20]
 8004906:	609a      	str	r2, [r3, #8]
}
 8004908:	bf00      	nop
 800490a:	371c      	adds	r7, #28
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004914:	b480      	push	{r7}
 8004916:	b087      	sub	sp, #28
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	f003 031f 	and.w	r3, r3, #31
 8004926:	2201      	movs	r2, #1
 8004928:	fa02 f303 	lsl.w	r3, r2, r3
 800492c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	6a1a      	ldr	r2, [r3, #32]
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	43db      	mvns	r3, r3
 8004936:	401a      	ands	r2, r3
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6a1a      	ldr	r2, [r3, #32]
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	f003 031f 	and.w	r3, r3, #31
 8004946:	6879      	ldr	r1, [r7, #4]
 8004948:	fa01 f303 	lsl.w	r3, r1, r3
 800494c:	431a      	orrs	r2, r3
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	621a      	str	r2, [r3, #32]
}
 8004952:	bf00      	nop
 8004954:	371c      	adds	r7, #28
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
	...

08004960 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004960:	b480      	push	{r7}
 8004962:	b085      	sub	sp, #20
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004970:	2b01      	cmp	r3, #1
 8004972:	d101      	bne.n	8004978 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004974:	2302      	movs	r3, #2
 8004976:	e05a      	b.n	8004a2e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2202      	movs	r2, #2
 8004984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800499e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	68fa      	ldr	r2, [r7, #12]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	68fa      	ldr	r2, [r7, #12]
 80049b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a21      	ldr	r2, [pc, #132]	@ (8004a3c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d022      	beq.n	8004a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049c4:	d01d      	beq.n	8004a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a1d      	ldr	r2, [pc, #116]	@ (8004a40 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d018      	beq.n	8004a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a1b      	ldr	r2, [pc, #108]	@ (8004a44 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d013      	beq.n	8004a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a1a      	ldr	r2, [pc, #104]	@ (8004a48 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d00e      	beq.n	8004a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a18      	ldr	r2, [pc, #96]	@ (8004a4c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d009      	beq.n	8004a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a17      	ldr	r2, [pc, #92]	@ (8004a50 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d004      	beq.n	8004a02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a15      	ldr	r2, [pc, #84]	@ (8004a54 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d10c      	bne.n	8004a1c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a08:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	68ba      	ldr	r2, [r7, #8]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	68ba      	ldr	r2, [r7, #8]
 8004a1a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004a2c:	2300      	movs	r3, #0
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3714      	adds	r7, #20
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr
 8004a3a:	bf00      	nop
 8004a3c:	40010000 	.word	0x40010000
 8004a40:	40000400 	.word	0x40000400
 8004a44:	40000800 	.word	0x40000800
 8004a48:	40000c00 	.word	0x40000c00
 8004a4c:	40010400 	.word	0x40010400
 8004a50:	40014000 	.word	0x40014000
 8004a54:	40001800 	.word	0x40001800

08004a58 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a60:	bf00      	nop
 8004a62:	370c      	adds	r7, #12
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr

08004a6c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b083      	sub	sp, #12
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a74:	bf00      	nop
 8004a76:	370c      	adds	r7, #12
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr

08004a80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d101      	bne.n	8004a92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e03f      	b.n	8004b12 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d106      	bne.n	8004aac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f7fd fbd8 	bl	800225c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2224      	movs	r2, #36	@ 0x24
 8004ab0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68da      	ldr	r2, [r3, #12]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ac2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f000 fba1 	bl	800520c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	691a      	ldr	r2, [r3, #16]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ad8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	695a      	ldr	r2, [r3, #20]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ae8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68da      	ldr	r2, [r3, #12]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004af8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	63da      	str	r2, [r3, #60]	@ 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2220      	movs	r2, #32
 8004b04:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2220      	movs	r2, #32
 8004b0c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

  return HAL_OK;
 8004b10:	2300      	movs	r3, #0
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3708      	adds	r7, #8
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}

08004b1a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b1a:	b580      	push	{r7, lr}
 8004b1c:	b088      	sub	sp, #32
 8004b1e:	af02      	add	r7, sp, #8
 8004b20:	60f8      	str	r0, [r7, #12]
 8004b22:	60b9      	str	r1, [r7, #8]
 8004b24:	603b      	str	r3, [r7, #0]
 8004b26:	4613      	mov	r3, r2
 8004b28:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	2b20      	cmp	r3, #32
 8004b38:	f040 8083 	bne.w	8004c42 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d002      	beq.n	8004b48 <HAL_UART_Transmit+0x2e>
 8004b42:	88fb      	ldrh	r3, [r7, #6]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d101      	bne.n	8004b4c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e07b      	b.n	8004c44 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d101      	bne.n	8004b5a <HAL_UART_Transmit+0x40>
 8004b56:	2302      	movs	r3, #2
 8004b58:	e074      	b.n	8004c44 <HAL_UART_Transmit+0x12a>
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2221      	movs	r2, #33	@ 0x21
 8004b6c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004b70:	f7fd fcf2 	bl	8002558 <HAL_GetTick>
 8004b74:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	88fa      	ldrh	r2, [r7, #6]
 8004b7a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	88fa      	ldrh	r2, [r7, #6]
 8004b80:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2200      	movs	r2, #0
 8004b86:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    while (huart->TxXferCount > 0U)
 8004b8a:	e042      	b.n	8004c12 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	3b01      	subs	r3, #1
 8004b94:	b29a      	uxth	r2, r3
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	84da      	strh	r2, [r3, #38]	@ 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ba2:	d122      	bne.n	8004bea <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	9300      	str	r3, [sp, #0]
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	2200      	movs	r2, #0
 8004bac:	2180      	movs	r1, #128	@ 0x80
 8004bae:	68f8      	ldr	r0, [r7, #12]
 8004bb0:	f000 f9c0 	bl	8004f34 <UART_WaitOnFlagUntilTimeout>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d001      	beq.n	8004bbe <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e042      	b.n	8004c44 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	881b      	ldrh	r3, [r3, #0]
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004bd0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d103      	bne.n	8004be2 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	3302      	adds	r3, #2
 8004bde:	60bb      	str	r3, [r7, #8]
 8004be0:	e017      	b.n	8004c12 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	3301      	adds	r3, #1
 8004be6:	60bb      	str	r3, [r7, #8]
 8004be8:	e013      	b.n	8004c12 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	9300      	str	r3, [sp, #0]
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	2180      	movs	r1, #128	@ 0x80
 8004bf4:	68f8      	ldr	r0, [r7, #12]
 8004bf6:	f000 f99d 	bl	8004f34 <UART_WaitOnFlagUntilTimeout>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d001      	beq.n	8004c04 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e01f      	b.n	8004c44 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	1c5a      	adds	r2, r3, #1
 8004c08:	60ba      	str	r2, [r7, #8]
 8004c0a:	781a      	ldrb	r2, [r3, #0]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d1b7      	bne.n	8004b8c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	9300      	str	r3, [sp, #0]
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	2200      	movs	r2, #0
 8004c24:	2140      	movs	r1, #64	@ 0x40
 8004c26:	68f8      	ldr	r0, [r7, #12]
 8004c28:	f000 f984 	bl	8004f34 <UART_WaitOnFlagUntilTimeout>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d001      	beq.n	8004c36 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e006      	b.n	8004c44 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2220      	movs	r2, #32
 8004c3a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    return HAL_OK;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	e000      	b.n	8004c44 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004c42:	2302      	movs	r3, #2
  }
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	3718      	adds	r7, #24
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b085      	sub	sp, #20
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	4613      	mov	r3, r2
 8004c58:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b20      	cmp	r3, #32
 8004c64:	d140      	bne.n	8004ce8 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d002      	beq.n	8004c72 <HAL_UART_Receive_IT+0x26>
 8004c6c:	88fb      	ldrh	r3, [r7, #6]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d101      	bne.n	8004c76 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e039      	b.n	8004cea <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d101      	bne.n	8004c84 <HAL_UART_Receive_IT+0x38>
 8004c80:	2302      	movs	r3, #2
 8004c82:	e032      	b.n	8004cea <HAL_UART_Receive_IT+0x9e>
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pRxBuffPtr = pData;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	68ba      	ldr	r2, [r7, #8]
 8004c90:	629a      	str	r2, [r3, #40]	@ 0x28
    huart->RxXferSize = Size;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	88fa      	ldrh	r2, [r7, #6]
 8004c96:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	88fa      	ldrh	r2, [r7, #6]
 8004c9c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2222      	movs	r2, #34	@ 0x22
 8004ca8:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	68da      	ldr	r2, [r3, #12]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004cc2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	695a      	ldr	r2, [r3, #20]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f042 0201 	orr.w	r2, r2, #1
 8004cd2:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68da      	ldr	r2, [r3, #12]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f042 0220 	orr.w	r2, r2, #32
 8004ce2:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	e000      	b.n	8004cea <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004ce8:	2302      	movs	r3, #2
  }
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3714      	adds	r7, #20
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr
	...

08004cf8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b088      	sub	sp, #32
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	695b      	ldr	r3, [r3, #20]
 8004d16:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004d20:	69fb      	ldr	r3, [r7, #28]
 8004d22:	f003 030f 	and.w	r3, r3, #15
 8004d26:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d10d      	bne.n	8004d4a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	f003 0320 	and.w	r3, r3, #32
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d008      	beq.n	8004d4a <HAL_UART_IRQHandler+0x52>
 8004d38:	69bb      	ldr	r3, [r7, #24]
 8004d3a:	f003 0320 	and.w	r3, r3, #32
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d003      	beq.n	8004d4a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f000 f9e0 	bl	8005108 <UART_Receive_IT>
      return;
 8004d48:	e0d0      	b.n	8004eec <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f000 80b0 	beq.w	8004eb2 <HAL_UART_IRQHandler+0x1ba>
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	f003 0301 	and.w	r3, r3, #1
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d105      	bne.n	8004d68 <HAL_UART_IRQHandler+0x70>
 8004d5c:	69bb      	ldr	r3, [r7, #24]
 8004d5e:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	f000 80a5 	beq.w	8004eb2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	f003 0301 	and.w	r3, r3, #1
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d00a      	beq.n	8004d88 <HAL_UART_IRQHandler+0x90>
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d005      	beq.n	8004d88 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d80:	f043 0201 	orr.w	r2, r3, #1
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d88:	69fb      	ldr	r3, [r7, #28]
 8004d8a:	f003 0304 	and.w	r3, r3, #4
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d00a      	beq.n	8004da8 <HAL_UART_IRQHandler+0xb0>
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	f003 0301 	and.w	r3, r3, #1
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d005      	beq.n	8004da8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004da0:	f043 0202 	orr.w	r2, r3, #2
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004da8:	69fb      	ldr	r3, [r7, #28]
 8004daa:	f003 0302 	and.w	r3, r3, #2
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d00a      	beq.n	8004dc8 <HAL_UART_IRQHandler+0xd0>
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	f003 0301 	and.w	r3, r3, #1
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d005      	beq.n	8004dc8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dc0:	f043 0204 	orr.w	r2, r3, #4
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	f003 0308 	and.w	r3, r3, #8
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d00f      	beq.n	8004df2 <HAL_UART_IRQHandler+0xfa>
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	f003 0320 	and.w	r3, r3, #32
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d104      	bne.n	8004de6 <HAL_UART_IRQHandler+0xee>
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	f003 0301 	and.w	r3, r3, #1
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d005      	beq.n	8004df2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dea:	f043 0208 	orr.w	r2, r3, #8
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d077      	beq.n	8004eea <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	f003 0320 	and.w	r3, r3, #32
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d007      	beq.n	8004e14 <HAL_UART_IRQHandler+0x11c>
 8004e04:	69bb      	ldr	r3, [r7, #24]
 8004e06:	f003 0320 	and.w	r3, r3, #32
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d002      	beq.n	8004e14 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 f97a 	bl	8005108 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e1e:	2b40      	cmp	r3, #64	@ 0x40
 8004e20:	bf0c      	ite	eq
 8004e22:	2301      	moveq	r3, #1
 8004e24:	2300      	movne	r3, #0
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e2e:	f003 0308 	and.w	r3, r3, #8
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d102      	bne.n	8004e3c <HAL_UART_IRQHandler+0x144>
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d031      	beq.n	8004ea0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f000 f8c3 	bl	8004fc8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	695b      	ldr	r3, [r3, #20]
 8004e48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e4c:	2b40      	cmp	r3, #64	@ 0x40
 8004e4e:	d123      	bne.n	8004e98 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	695a      	ldr	r2, [r3, #20]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e5e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d013      	beq.n	8004e90 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e6c:	4a21      	ldr	r2, [pc, #132]	@ (8004ef4 <HAL_UART_IRQHandler+0x1fc>)
 8004e6e:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e74:	4618      	mov	r0, r3
 8004e76:	f7fd fd93 	bl	80029a0 <HAL_DMA_Abort_IT>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d016      	beq.n	8004eae <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004e8a:	4610      	mov	r0, r2
 8004e8c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e8e:	e00e      	b.n	8004eae <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f000 f845 	bl	8004f20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e96:	e00a      	b.n	8004eae <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f000 f841 	bl	8004f20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e9e:	e006      	b.n	8004eae <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f000 f83d 	bl	8004f20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
    return;
 8004eac:	e01d      	b.n	8004eea <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004eae:	bf00      	nop
    return;
 8004eb0:	e01b      	b.n	8004eea <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004eb2:	69fb      	ldr	r3, [r7, #28]
 8004eb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d008      	beq.n	8004ece <HAL_UART_IRQHandler+0x1d6>
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d003      	beq.n	8004ece <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 f8b0 	bl	800502c <UART_Transmit_IT>
    return;
 8004ecc:	e00e      	b.n	8004eec <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d009      	beq.n	8004eec <HAL_UART_IRQHandler+0x1f4>
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d004      	beq.n	8004eec <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f000 f8f8 	bl	80050d8 <UART_EndTransmit_IT>
    return;
 8004ee8:	e000      	b.n	8004eec <HAL_UART_IRQHandler+0x1f4>
    return;
 8004eea:	bf00      	nop
  }
}
 8004eec:	3720      	adds	r7, #32
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	08005005 	.word	0x08005005

08004ef8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b083      	sub	sp, #12
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004f00:	bf00      	nop
 8004f02:	370c      	adds	r7, #12
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b083      	sub	sp, #12
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004f14:	bf00      	nop
 8004f16:	370c      	adds	r7, #12
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1e:	4770      	bx	lr

08004f20 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b083      	sub	sp, #12
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004f28:	bf00      	nop
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	603b      	str	r3, [r7, #0]
 8004f40:	4613      	mov	r3, r2
 8004f42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f44:	e02c      	b.n	8004fa0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f4c:	d028      	beq.n	8004fa0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004f4e:	69bb      	ldr	r3, [r7, #24]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d007      	beq.n	8004f64 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f54:	f7fd fb00 	bl	8002558 <HAL_GetTick>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	69ba      	ldr	r2, [r7, #24]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d21d      	bcs.n	8004fa0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68da      	ldr	r2, [r3, #12]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8004f72:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	695a      	ldr	r2, [r3, #20]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f022 0201 	bic.w	r2, r2, #1
 8004f82:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2220      	movs	r2, #32
 8004f88:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2220      	movs	r2, #32
 8004f90:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2200      	movs	r2, #0
 8004f98:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_TIMEOUT;
 8004f9c:	2303      	movs	r3, #3
 8004f9e:	e00f      	b.n	8004fc0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	4013      	ands	r3, r2
 8004faa:	68ba      	ldr	r2, [r7, #8]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	bf0c      	ite	eq
 8004fb0:	2301      	moveq	r3, #1
 8004fb2:	2300      	movne	r3, #0
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	461a      	mov	r2, r3
 8004fb8:	79fb      	ldrb	r3, [r7, #7]
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d0c3      	beq.n	8004f46 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004fbe:	2300      	movs	r3, #0
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3710      	adds	r7, #16
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b083      	sub	sp, #12
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68da      	ldr	r2, [r3, #12]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8004fde:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	695a      	ldr	r2, [r3, #20]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f022 0201 	bic.w	r2, r2, #1
 8004fee:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2220      	movs	r2, #32
 8004ff4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
}
 8004ff8:	bf00      	nop
 8004ffa:	370c      	adds	r7, #12
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b084      	sub	sp, #16
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005010:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2200      	movs	r2, #0
 800501c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800501e:	68f8      	ldr	r0, [r7, #12]
 8005020:	f7ff ff7e 	bl	8004f20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005024:	bf00      	nop
 8005026:	3710      	adds	r7, #16
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}

0800502c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800502c:	b480      	push	{r7}
 800502e:	b085      	sub	sp, #20
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800503a:	b2db      	uxtb	r3, r3
 800503c:	2b21      	cmp	r3, #33	@ 0x21
 800503e:	d144      	bne.n	80050ca <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005048:	d11a      	bne.n	8005080 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a1b      	ldr	r3, [r3, #32]
 800504e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	881b      	ldrh	r3, [r3, #0]
 8005054:	461a      	mov	r2, r3
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800505e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	691b      	ldr	r3, [r3, #16]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d105      	bne.n	8005074 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6a1b      	ldr	r3, [r3, #32]
 800506c:	1c9a      	adds	r2, r3, #2
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	621a      	str	r2, [r3, #32]
 8005072:	e00e      	b.n	8005092 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6a1b      	ldr	r3, [r3, #32]
 8005078:	1c5a      	adds	r2, r3, #1
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	621a      	str	r2, [r3, #32]
 800507e:	e008      	b.n	8005092 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6a1b      	ldr	r3, [r3, #32]
 8005084:	1c59      	adds	r1, r3, #1
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	6211      	str	r1, [r2, #32]
 800508a:	781a      	ldrb	r2, [r3, #0]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005096:	b29b      	uxth	r3, r3
 8005098:	3b01      	subs	r3, #1
 800509a:	b29b      	uxth	r3, r3
 800509c:	687a      	ldr	r2, [r7, #4]
 800509e:	4619      	mov	r1, r3
 80050a0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d10f      	bne.n	80050c6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	68da      	ldr	r2, [r3, #12]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80050b4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68da      	ldr	r2, [r3, #12]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050c4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80050c6:	2300      	movs	r3, #0
 80050c8:	e000      	b.n	80050cc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80050ca:	2302      	movs	r3, #2
  }
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3714      	adds	r7, #20
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b082      	sub	sp, #8
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	68da      	ldr	r2, [r3, #12]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050ee:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2220      	movs	r2, #32
 80050f4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80050f8:	6878      	ldr	r0, [r7, #4]
 80050fa:	f7ff fefd 	bl	8004ef8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80050fe:	2300      	movs	r3, #0
}
 8005100:	4618      	mov	r0, r3
 8005102:	3708      	adds	r7, #8
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}

08005108 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b084      	sub	sp, #16
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8005116:	b2db      	uxtb	r3, r3
 8005118:	2b22      	cmp	r3, #34	@ 0x22
 800511a:	d171      	bne.n	8005200 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005124:	d123      	bne.n	800516e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800512a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	691b      	ldr	r3, [r3, #16]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d10e      	bne.n	8005152 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	b29b      	uxth	r3, r3
 800513c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005140:	b29a      	uxth	r2, r3
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800514a:	1c9a      	adds	r2, r3, #2
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005150:	e029      	b.n	80051a6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	b29b      	uxth	r3, r3
 800515a:	b2db      	uxtb	r3, r3
 800515c:	b29a      	uxth	r2, r3
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005166:	1c5a      	adds	r2, r3, #1
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	629a      	str	r2, [r3, #40]	@ 0x28
 800516c:	e01b      	b.n	80051a6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	691b      	ldr	r3, [r3, #16]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d10a      	bne.n	800518c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	6858      	ldr	r0, [r3, #4]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005180:	1c59      	adds	r1, r3, #1
 8005182:	687a      	ldr	r2, [r7, #4]
 8005184:	6291      	str	r1, [r2, #40]	@ 0x28
 8005186:	b2c2      	uxtb	r2, r0
 8005188:	701a      	strb	r2, [r3, #0]
 800518a:	e00c      	b.n	80051a6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	685b      	ldr	r3, [r3, #4]
 8005192:	b2da      	uxtb	r2, r3
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005198:	1c58      	adds	r0, r3, #1
 800519a:	6879      	ldr	r1, [r7, #4]
 800519c:	6288      	str	r0, [r1, #40]	@ 0x28
 800519e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80051a2:	b2d2      	uxtb	r2, r2
 80051a4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80051aa:	b29b      	uxth	r3, r3
 80051ac:	3b01      	subs	r3, #1
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	4619      	mov	r1, r3
 80051b4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d120      	bne.n	80051fc <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	68da      	ldr	r2, [r3, #12]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f022 0220 	bic.w	r2, r2, #32
 80051c8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	68da      	ldr	r2, [r3, #12]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80051d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	695a      	ldr	r2, [r3, #20]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f022 0201 	bic.w	r2, r2, #1
 80051e8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2220      	movs	r2, #32
 80051ee:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f7ff fe8a 	bl	8004f0c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80051f8:	2300      	movs	r3, #0
 80051fa:	e002      	b.n	8005202 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80051fc:	2300      	movs	r3, #0
 80051fe:	e000      	b.n	8005202 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005200:	2302      	movs	r3, #2
  }
}
 8005202:	4618      	mov	r0, r3
 8005204:	3710      	adds	r7, #16
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
	...

0800520c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800520c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005210:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8005214:	af00      	add	r7, sp, #0
 8005216:	f8c7 01fc 	str.w	r0, [r7, #508]	@ 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800521a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	691b      	ldr	r3, [r3, #16]
 8005222:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005226:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800522a:	68d9      	ldr	r1, [r3, #12]
 800522c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	ea40 0301 	orr.w	r3, r0, r1
 8005236:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005238:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800523c:	689a      	ldr	r2, [r3, #8]
 800523e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005242:	691b      	ldr	r3, [r3, #16]
 8005244:	431a      	orrs	r2, r3
 8005246:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800524a:	695b      	ldr	r3, [r3, #20]
 800524c:	431a      	orrs	r2, r3
 800524e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005252:	69db      	ldr	r3, [r3, #28]
 8005254:	4313      	orrs	r3, r2
 8005256:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
  MODIFY_REG(huart->Instance->CR1,
 800525a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005266:	f021 010c 	bic.w	r1, r1, #12
 800526a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8005274:	430b      	orrs	r3, r1
 8005276:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005278:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	695b      	ldr	r3, [r3, #20]
 8005280:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005284:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005288:	6999      	ldr	r1, [r3, #24]
 800528a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	ea40 0301 	orr.w	r3, r0, r1
 8005294:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005296:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800529a:	69db      	ldr	r3, [r3, #28]
 800529c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052a0:	f040 824a 	bne.w	8005738 <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80052a4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	4b96      	ldr	r3, [pc, #600]	@ (8005504 <UART_SetConfig+0x2f8>)
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d006      	beq.n	80052be <UART_SetConfig+0xb2>
 80052b0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	4b94      	ldr	r3, [pc, #592]	@ (8005508 <UART_SetConfig+0x2fc>)
 80052b8:	429a      	cmp	r2, r3
 80052ba:	f040 8129 	bne.w	8005510 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80052be:	f7fe fc2b 	bl	8003b18 <HAL_RCC_GetPCLK2Freq>
 80052c2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80052c6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80052ca:	2200      	movs	r2, #0
 80052cc:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 80052d0:	f8c7 21f4 	str.w	r2, [r7, #500]	@ 0x1f4
 80052d4:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	@ 0x1f0
 80052d8:	4622      	mov	r2, r4
 80052da:	462b      	mov	r3, r5
 80052dc:	1891      	adds	r1, r2, r2
 80052de:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 80052e2:	415b      	adcs	r3, r3
 80052e4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80052e8:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 80052ec:	4621      	mov	r1, r4
 80052ee:	1851      	adds	r1, r2, r1
 80052f0:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 80052f4:	4629      	mov	r1, r5
 80052f6:	414b      	adcs	r3, r1
 80052f8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80052fc:	f04f 0200 	mov.w	r2, #0
 8005300:	f04f 0300 	mov.w	r3, #0
 8005304:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	@ 0xc8
 8005308:	4649      	mov	r1, r9
 800530a:	00cb      	lsls	r3, r1, #3
 800530c:	4641      	mov	r1, r8
 800530e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005312:	4641      	mov	r1, r8
 8005314:	00ca      	lsls	r2, r1, #3
 8005316:	4610      	mov	r0, r2
 8005318:	4619      	mov	r1, r3
 800531a:	4603      	mov	r3, r0
 800531c:	4622      	mov	r2, r4
 800531e:	189b      	adds	r3, r3, r2
 8005320:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8005324:	462b      	mov	r3, r5
 8005326:	460a      	mov	r2, r1
 8005328:	eb42 0303 	adc.w	r3, r2, r3
 800532c:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 8005330:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800533c:	f8c7 21e4 	str.w	r2, [r7, #484]	@ 0x1e4
 8005340:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	@ 0x1e0
 8005344:	460b      	mov	r3, r1
 8005346:	18db      	adds	r3, r3, r3
 8005348:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800534c:	4613      	mov	r3, r2
 800534e:	eb42 0303 	adc.w	r3, r2, r3
 8005352:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005356:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800535a:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	@ 0x1e8
 800535e:	f7fa ff9f 	bl	80002a0 <__aeabi_uldivmod>
 8005362:	4602      	mov	r2, r0
 8005364:	460b      	mov	r3, r1
 8005366:	4b69      	ldr	r3, [pc, #420]	@ (800550c <UART_SetConfig+0x300>)
 8005368:	fba3 2302 	umull	r2, r3, r3, r2
 800536c:	095b      	lsrs	r3, r3, #5
 800536e:	011c      	lsls	r4, r3, #4
 8005370:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005374:	2200      	movs	r2, #0
 8005376:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 800537a:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 800537e:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	@ 0x1d8
 8005382:	4642      	mov	r2, r8
 8005384:	464b      	mov	r3, r9
 8005386:	1891      	adds	r1, r2, r2
 8005388:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 800538c:	415b      	adcs	r3, r3
 800538e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005392:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 8005396:	4641      	mov	r1, r8
 8005398:	1851      	adds	r1, r2, r1
 800539a:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 800539e:	4649      	mov	r1, r9
 80053a0:	414b      	adcs	r3, r1
 80053a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80053a6:	f04f 0200 	mov.w	r2, #0
 80053aa:	f04f 0300 	mov.w	r3, #0
 80053ae:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	@ 0xb0
 80053b2:	4659      	mov	r1, fp
 80053b4:	00cb      	lsls	r3, r1, #3
 80053b6:	4651      	mov	r1, sl
 80053b8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053bc:	4651      	mov	r1, sl
 80053be:	00ca      	lsls	r2, r1, #3
 80053c0:	4610      	mov	r0, r2
 80053c2:	4619      	mov	r1, r3
 80053c4:	4603      	mov	r3, r0
 80053c6:	4642      	mov	r2, r8
 80053c8:	189b      	adds	r3, r3, r2
 80053ca:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 80053ce:	464b      	mov	r3, r9
 80053d0:	460a      	mov	r2, r1
 80053d2:	eb42 0303 	adc.w	r3, r2, r3
 80053d6:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 80053da:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80053e6:	f8c7 21cc 	str.w	r2, [r7, #460]	@ 0x1cc
 80053ea:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	@ 0x1c8
 80053ee:	460b      	mov	r3, r1
 80053f0:	18db      	adds	r3, r3, r3
 80053f2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80053f6:	4613      	mov	r3, r2
 80053f8:	eb42 0303 	adc.w	r3, r2, r3
 80053fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005400:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8005404:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	@ 0x1d0
 8005408:	f7fa ff4a 	bl	80002a0 <__aeabi_uldivmod>
 800540c:	4602      	mov	r2, r0
 800540e:	460b      	mov	r3, r1
 8005410:	4611      	mov	r1, r2
 8005412:	4b3e      	ldr	r3, [pc, #248]	@ (800550c <UART_SetConfig+0x300>)
 8005414:	fba3 2301 	umull	r2, r3, r3, r1
 8005418:	095b      	lsrs	r3, r3, #5
 800541a:	2264      	movs	r2, #100	@ 0x64
 800541c:	fb02 f303 	mul.w	r3, r2, r3
 8005420:	1acb      	subs	r3, r1, r3
 8005422:	00db      	lsls	r3, r3, #3
 8005424:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005428:	4b38      	ldr	r3, [pc, #224]	@ (800550c <UART_SetConfig+0x300>)
 800542a:	fba3 2302 	umull	r2, r3, r3, r2
 800542e:	095b      	lsrs	r3, r3, #5
 8005430:	005b      	lsls	r3, r3, #1
 8005432:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005436:	441c      	add	r4, r3
 8005438:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800543c:	2200      	movs	r2, #0
 800543e:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8005442:	f8c7 21c4 	str.w	r2, [r7, #452]	@ 0x1c4
 8005446:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	@ 0x1c0
 800544a:	4642      	mov	r2, r8
 800544c:	464b      	mov	r3, r9
 800544e:	1891      	adds	r1, r2, r2
 8005450:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8005454:	415b      	adcs	r3, r3
 8005456:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800545a:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800545e:	4641      	mov	r1, r8
 8005460:	1851      	adds	r1, r2, r1
 8005462:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8005466:	4649      	mov	r1, r9
 8005468:	414b      	adcs	r3, r1
 800546a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800546e:	f04f 0200 	mov.w	r2, #0
 8005472:	f04f 0300 	mov.w	r3, #0
 8005476:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	@ 0x98
 800547a:	4659      	mov	r1, fp
 800547c:	00cb      	lsls	r3, r1, #3
 800547e:	4651      	mov	r1, sl
 8005480:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005484:	4651      	mov	r1, sl
 8005486:	00ca      	lsls	r2, r1, #3
 8005488:	4610      	mov	r0, r2
 800548a:	4619      	mov	r1, r3
 800548c:	4603      	mov	r3, r0
 800548e:	4642      	mov	r2, r8
 8005490:	189b      	adds	r3, r3, r2
 8005492:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8005496:	464b      	mov	r3, r9
 8005498:	460a      	mov	r2, r1
 800549a:	eb42 0303 	adc.w	r3, r2, r3
 800549e:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80054a2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 80054ae:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
 80054b2:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	@ 0x1b0
 80054b6:	460b      	mov	r3, r1
 80054b8:	18db      	adds	r3, r3, r3
 80054ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80054be:	4613      	mov	r3, r2
 80054c0:	eb42 0303 	adc.w	r3, r2, r3
 80054c4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80054c8:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 80054cc:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	@ 0x1b8
 80054d0:	f7fa fee6 	bl	80002a0 <__aeabi_uldivmod>
 80054d4:	4602      	mov	r2, r0
 80054d6:	460b      	mov	r3, r1
 80054d8:	4b0c      	ldr	r3, [pc, #48]	@ (800550c <UART_SetConfig+0x300>)
 80054da:	fba3 1302 	umull	r1, r3, r3, r2
 80054de:	095b      	lsrs	r3, r3, #5
 80054e0:	2164      	movs	r1, #100	@ 0x64
 80054e2:	fb01 f303 	mul.w	r3, r1, r3
 80054e6:	1ad3      	subs	r3, r2, r3
 80054e8:	00db      	lsls	r3, r3, #3
 80054ea:	3332      	adds	r3, #50	@ 0x32
 80054ec:	4a07      	ldr	r2, [pc, #28]	@ (800550c <UART_SetConfig+0x300>)
 80054ee:	fba2 2303 	umull	r2, r3, r2, r3
 80054f2:	095b      	lsrs	r3, r3, #5
 80054f4:	f003 0207 	and.w	r2, r3, #7
 80054f8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4422      	add	r2, r4
 8005500:	609a      	str	r2, [r3, #8]
 8005502:	e34a      	b.n	8005b9a <UART_SetConfig+0x98e>
 8005504:	40011000 	.word	0x40011000
 8005508:	40011400 	.word	0x40011400
 800550c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005510:	f7fe faee 	bl	8003af0 <HAL_RCC_GetPCLK1Freq>
 8005514:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005518:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800551c:	2200      	movs	r2, #0
 800551e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8005522:	f8c7 21ac 	str.w	r2, [r7, #428]	@ 0x1ac
 8005526:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	@ 0x1a8
 800552a:	4622      	mov	r2, r4
 800552c:	462b      	mov	r3, r5
 800552e:	1891      	adds	r1, r2, r2
 8005530:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8005534:	415b      	adcs	r3, r3
 8005536:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800553a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800553e:	4621      	mov	r1, r4
 8005540:	eb12 0a01 	adds.w	sl, r2, r1
 8005544:	4629      	mov	r1, r5
 8005546:	eb43 0b01 	adc.w	fp, r3, r1
 800554a:	f04f 0200 	mov.w	r2, #0
 800554e:	f04f 0300 	mov.w	r3, #0
 8005552:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005556:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800555a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800555e:	4692      	mov	sl, r2
 8005560:	469b      	mov	fp, r3
 8005562:	4623      	mov	r3, r4
 8005564:	eb1a 0303 	adds.w	r3, sl, r3
 8005568:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800556c:	462b      	mov	r3, r5
 800556e:	eb4b 0303 	adc.w	r3, fp, r3
 8005572:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8005576:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8005582:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8005586:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	@ 0x198
 800558a:	460b      	mov	r3, r1
 800558c:	18db      	adds	r3, r3, r3
 800558e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005592:	4613      	mov	r3, r2
 8005594:	eb42 0303 	adc.w	r3, r2, r3
 8005598:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800559c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 80055a0:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	@ 0x1a0
 80055a4:	f7fa fe7c 	bl	80002a0 <__aeabi_uldivmod>
 80055a8:	4602      	mov	r2, r0
 80055aa:	460b      	mov	r3, r1
 80055ac:	4b61      	ldr	r3, [pc, #388]	@ (8005734 <UART_SetConfig+0x528>)
 80055ae:	fba3 2302 	umull	r2, r3, r3, r2
 80055b2:	095b      	lsrs	r3, r3, #5
 80055b4:	011c      	lsls	r4, r3, #4
 80055b6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80055ba:	2200      	movs	r2, #0
 80055bc:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 80055c0:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
 80055c4:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	@ 0x190
 80055c8:	4642      	mov	r2, r8
 80055ca:	464b      	mov	r3, r9
 80055cc:	1891      	adds	r1, r2, r2
 80055ce:	67b9      	str	r1, [r7, #120]	@ 0x78
 80055d0:	415b      	adcs	r3, r3
 80055d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80055d4:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80055d8:	4641      	mov	r1, r8
 80055da:	1851      	adds	r1, r2, r1
 80055dc:	6739      	str	r1, [r7, #112]	@ 0x70
 80055de:	4649      	mov	r1, r9
 80055e0:	414b      	adcs	r3, r1
 80055e2:	677b      	str	r3, [r7, #116]	@ 0x74
 80055e4:	f04f 0200 	mov.w	r2, #0
 80055e8:	f04f 0300 	mov.w	r3, #0
 80055ec:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	@ 0x70
 80055f0:	4659      	mov	r1, fp
 80055f2:	00cb      	lsls	r3, r1, #3
 80055f4:	4651      	mov	r1, sl
 80055f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055fa:	4651      	mov	r1, sl
 80055fc:	00ca      	lsls	r2, r1, #3
 80055fe:	4610      	mov	r0, r2
 8005600:	4619      	mov	r1, r3
 8005602:	4603      	mov	r3, r0
 8005604:	4642      	mov	r2, r8
 8005606:	189b      	adds	r3, r3, r2
 8005608:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800560c:	464b      	mov	r3, r9
 800560e:	460a      	mov	r2, r1
 8005610:	eb42 0303 	adc.w	r3, r2, r3
 8005614:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8005618:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8005624:	f8c7 2184 	str.w	r2, [r7, #388]	@ 0x184
 8005628:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	@ 0x180
 800562c:	460b      	mov	r3, r1
 800562e:	18db      	adds	r3, r3, r3
 8005630:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005632:	4613      	mov	r3, r2
 8005634:	eb42 0303 	adc.w	r3, r2, r3
 8005638:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800563a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800563e:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	@ 0x188
 8005642:	f7fa fe2d 	bl	80002a0 <__aeabi_uldivmod>
 8005646:	4602      	mov	r2, r0
 8005648:	460b      	mov	r3, r1
 800564a:	4611      	mov	r1, r2
 800564c:	4b39      	ldr	r3, [pc, #228]	@ (8005734 <UART_SetConfig+0x528>)
 800564e:	fba3 2301 	umull	r2, r3, r3, r1
 8005652:	095b      	lsrs	r3, r3, #5
 8005654:	2264      	movs	r2, #100	@ 0x64
 8005656:	fb02 f303 	mul.w	r3, r2, r3
 800565a:	1acb      	subs	r3, r1, r3
 800565c:	00db      	lsls	r3, r3, #3
 800565e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005662:	4b34      	ldr	r3, [pc, #208]	@ (8005734 <UART_SetConfig+0x528>)
 8005664:	fba3 2302 	umull	r2, r3, r3, r2
 8005668:	095b      	lsrs	r3, r3, #5
 800566a:	005b      	lsls	r3, r3, #1
 800566c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005670:	441c      	add	r4, r3
 8005672:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005676:	2200      	movs	r2, #0
 8005678:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 800567c:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8005680:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	@ 0x178
 8005684:	4642      	mov	r2, r8
 8005686:	464b      	mov	r3, r9
 8005688:	1891      	adds	r1, r2, r2
 800568a:	6639      	str	r1, [r7, #96]	@ 0x60
 800568c:	415b      	adcs	r3, r3
 800568e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005690:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8005694:	4641      	mov	r1, r8
 8005696:	1851      	adds	r1, r2, r1
 8005698:	65b9      	str	r1, [r7, #88]	@ 0x58
 800569a:	4649      	mov	r1, r9
 800569c:	414b      	adcs	r3, r1
 800569e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80056a0:	f04f 0200 	mov.w	r2, #0
 80056a4:	f04f 0300 	mov.w	r3, #0
 80056a8:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	@ 0x58
 80056ac:	4659      	mov	r1, fp
 80056ae:	00cb      	lsls	r3, r1, #3
 80056b0:	4651      	mov	r1, sl
 80056b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056b6:	4651      	mov	r1, sl
 80056b8:	00ca      	lsls	r2, r1, #3
 80056ba:	4610      	mov	r0, r2
 80056bc:	4619      	mov	r1, r3
 80056be:	4603      	mov	r3, r0
 80056c0:	4642      	mov	r2, r8
 80056c2:	189b      	adds	r3, r3, r2
 80056c4:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 80056c8:	464b      	mov	r3, r9
 80056ca:	460a      	mov	r2, r1
 80056cc:	eb42 0303 	adc.w	r3, r2, r3
 80056d0:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80056d4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80056e0:	f8c7 216c 	str.w	r2, [r7, #364]	@ 0x16c
 80056e4:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	@ 0x168
 80056e8:	460b      	mov	r3, r1
 80056ea:	18db      	adds	r3, r3, r3
 80056ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80056ee:	4613      	mov	r3, r2
 80056f0:	eb42 0303 	adc.w	r3, r2, r3
 80056f4:	657b      	str	r3, [r7, #84]	@ 0x54
 80056f6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80056fa:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
 80056fe:	f7fa fdcf 	bl	80002a0 <__aeabi_uldivmod>
 8005702:	4602      	mov	r2, r0
 8005704:	460b      	mov	r3, r1
 8005706:	4b0b      	ldr	r3, [pc, #44]	@ (8005734 <UART_SetConfig+0x528>)
 8005708:	fba3 1302 	umull	r1, r3, r3, r2
 800570c:	095b      	lsrs	r3, r3, #5
 800570e:	2164      	movs	r1, #100	@ 0x64
 8005710:	fb01 f303 	mul.w	r3, r1, r3
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	00db      	lsls	r3, r3, #3
 8005718:	3332      	adds	r3, #50	@ 0x32
 800571a:	4a06      	ldr	r2, [pc, #24]	@ (8005734 <UART_SetConfig+0x528>)
 800571c:	fba2 2303 	umull	r2, r3, r2, r3
 8005720:	095b      	lsrs	r3, r3, #5
 8005722:	f003 0207 	and.w	r2, r3, #7
 8005726:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4422      	add	r2, r4
 800572e:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005730:	e233      	b.n	8005b9a <UART_SetConfig+0x98e>
 8005732:	bf00      	nop
 8005734:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005738:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	4b8d      	ldr	r3, [pc, #564]	@ (8005974 <UART_SetConfig+0x768>)
 8005740:	429a      	cmp	r2, r3
 8005742:	d006      	beq.n	8005752 <UART_SetConfig+0x546>
 8005744:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	4b8b      	ldr	r3, [pc, #556]	@ (8005978 <UART_SetConfig+0x76c>)
 800574c:	429a      	cmp	r2, r3
 800574e:	f040 8117 	bne.w	8005980 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005752:	f7fe f9e1 	bl	8003b18 <HAL_RCC_GetPCLK2Freq>
 8005756:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800575a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800575e:	2200      	movs	r2, #0
 8005760:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8005764:	f8c7 2164 	str.w	r2, [r7, #356]	@ 0x164
 8005768:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	@ 0x160
 800576c:	4622      	mov	r2, r4
 800576e:	462b      	mov	r3, r5
 8005770:	1891      	adds	r1, r2, r2
 8005772:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005774:	415b      	adcs	r3, r3
 8005776:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005778:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800577c:	4621      	mov	r1, r4
 800577e:	eb12 0801 	adds.w	r8, r2, r1
 8005782:	4629      	mov	r1, r5
 8005784:	eb43 0901 	adc.w	r9, r3, r1
 8005788:	f04f 0200 	mov.w	r2, #0
 800578c:	f04f 0300 	mov.w	r3, #0
 8005790:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005794:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005798:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800579c:	4690      	mov	r8, r2
 800579e:	4699      	mov	r9, r3
 80057a0:	4623      	mov	r3, r4
 80057a2:	eb18 0303 	adds.w	r3, r8, r3
 80057a6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80057aa:	462b      	mov	r3, r5
 80057ac:	eb49 0303 	adc.w	r3, r9, r3
 80057b0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 80057b4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80057c0:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 80057c4:	f04f 0200 	mov.w	r2, #0
 80057c8:	f04f 0300 	mov.w	r3, #0
 80057cc:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	@ 0x150
 80057d0:	4629      	mov	r1, r5
 80057d2:	008b      	lsls	r3, r1, #2
 80057d4:	4621      	mov	r1, r4
 80057d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057da:	4621      	mov	r1, r4
 80057dc:	008a      	lsls	r2, r1, #2
 80057de:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
 80057e2:	f7fa fd5d 	bl	80002a0 <__aeabi_uldivmod>
 80057e6:	4602      	mov	r2, r0
 80057e8:	460b      	mov	r3, r1
 80057ea:	4b64      	ldr	r3, [pc, #400]	@ (800597c <UART_SetConfig+0x770>)
 80057ec:	fba3 2302 	umull	r2, r3, r3, r2
 80057f0:	095b      	lsrs	r3, r3, #5
 80057f2:	011c      	lsls	r4, r3, #4
 80057f4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80057f8:	2200      	movs	r2, #0
 80057fa:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 80057fe:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8005802:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	@ 0x148
 8005806:	4642      	mov	r2, r8
 8005808:	464b      	mov	r3, r9
 800580a:	1891      	adds	r1, r2, r2
 800580c:	6439      	str	r1, [r7, #64]	@ 0x40
 800580e:	415b      	adcs	r3, r3
 8005810:	647b      	str	r3, [r7, #68]	@ 0x44
 8005812:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005816:	4641      	mov	r1, r8
 8005818:	1851      	adds	r1, r2, r1
 800581a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800581c:	4649      	mov	r1, r9
 800581e:	414b      	adcs	r3, r1
 8005820:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005822:	f04f 0200 	mov.w	r2, #0
 8005826:	f04f 0300 	mov.w	r3, #0
 800582a:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	@ 0x38
 800582e:	4659      	mov	r1, fp
 8005830:	00cb      	lsls	r3, r1, #3
 8005832:	4651      	mov	r1, sl
 8005834:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005838:	4651      	mov	r1, sl
 800583a:	00ca      	lsls	r2, r1, #3
 800583c:	4610      	mov	r0, r2
 800583e:	4619      	mov	r1, r3
 8005840:	4603      	mov	r3, r0
 8005842:	4642      	mov	r2, r8
 8005844:	189b      	adds	r3, r3, r2
 8005846:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 800584a:	464b      	mov	r3, r9
 800584c:	460a      	mov	r2, r1
 800584e:	eb42 0303 	adc.w	r3, r2, r3
 8005852:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8005856:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8005862:	f8c7 213c 	str.w	r2, [r7, #316]	@ 0x13c
 8005866:	f04f 0200 	mov.w	r2, #0
 800586a:	f04f 0300 	mov.w	r3, #0
 800586e:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	@ 0x138
 8005872:	4649      	mov	r1, r9
 8005874:	008b      	lsls	r3, r1, #2
 8005876:	4641      	mov	r1, r8
 8005878:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800587c:	4641      	mov	r1, r8
 800587e:	008a      	lsls	r2, r1, #2
 8005880:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 8005884:	f7fa fd0c 	bl	80002a0 <__aeabi_uldivmod>
 8005888:	4602      	mov	r2, r0
 800588a:	460b      	mov	r3, r1
 800588c:	4611      	mov	r1, r2
 800588e:	4b3b      	ldr	r3, [pc, #236]	@ (800597c <UART_SetConfig+0x770>)
 8005890:	fba3 2301 	umull	r2, r3, r3, r1
 8005894:	095b      	lsrs	r3, r3, #5
 8005896:	2264      	movs	r2, #100	@ 0x64
 8005898:	fb02 f303 	mul.w	r3, r2, r3
 800589c:	1acb      	subs	r3, r1, r3
 800589e:	011b      	lsls	r3, r3, #4
 80058a0:	3332      	adds	r3, #50	@ 0x32
 80058a2:	4a36      	ldr	r2, [pc, #216]	@ (800597c <UART_SetConfig+0x770>)
 80058a4:	fba2 2303 	umull	r2, r3, r2, r3
 80058a8:	095b      	lsrs	r3, r3, #5
 80058aa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058ae:	441c      	add	r4, r3
 80058b0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80058b4:	2200      	movs	r2, #0
 80058b6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80058ba:	f8c7 2134 	str.w	r2, [r7, #308]	@ 0x134
 80058be:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	@ 0x130
 80058c2:	4642      	mov	r2, r8
 80058c4:	464b      	mov	r3, r9
 80058c6:	1891      	adds	r1, r2, r2
 80058c8:	6339      	str	r1, [r7, #48]	@ 0x30
 80058ca:	415b      	adcs	r3, r3
 80058cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80058ce:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80058d2:	4641      	mov	r1, r8
 80058d4:	1851      	adds	r1, r2, r1
 80058d6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80058d8:	4649      	mov	r1, r9
 80058da:	414b      	adcs	r3, r1
 80058dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058de:	f04f 0200 	mov.w	r2, #0
 80058e2:	f04f 0300 	mov.w	r3, #0
 80058e6:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	@ 0x28
 80058ea:	4659      	mov	r1, fp
 80058ec:	00cb      	lsls	r3, r1, #3
 80058ee:	4651      	mov	r1, sl
 80058f0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058f4:	4651      	mov	r1, sl
 80058f6:	00ca      	lsls	r2, r1, #3
 80058f8:	4610      	mov	r0, r2
 80058fa:	4619      	mov	r1, r3
 80058fc:	4603      	mov	r3, r0
 80058fe:	4642      	mov	r2, r8
 8005900:	189b      	adds	r3, r3, r2
 8005902:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8005906:	464b      	mov	r3, r9
 8005908:	460a      	mov	r2, r1
 800590a:	eb42 0303 	adc.w	r3, r2, r3
 800590e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8005912:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800591e:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 8005922:	f04f 0200 	mov.w	r2, #0
 8005926:	f04f 0300 	mov.w	r3, #0
 800592a:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	@ 0x120
 800592e:	4649      	mov	r1, r9
 8005930:	008b      	lsls	r3, r1, #2
 8005932:	4641      	mov	r1, r8
 8005934:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005938:	4641      	mov	r1, r8
 800593a:	008a      	lsls	r2, r1, #2
 800593c:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
 8005940:	f7fa fcae 	bl	80002a0 <__aeabi_uldivmod>
 8005944:	4602      	mov	r2, r0
 8005946:	460b      	mov	r3, r1
 8005948:	4b0c      	ldr	r3, [pc, #48]	@ (800597c <UART_SetConfig+0x770>)
 800594a:	fba3 1302 	umull	r1, r3, r3, r2
 800594e:	095b      	lsrs	r3, r3, #5
 8005950:	2164      	movs	r1, #100	@ 0x64
 8005952:	fb01 f303 	mul.w	r3, r1, r3
 8005956:	1ad3      	subs	r3, r2, r3
 8005958:	011b      	lsls	r3, r3, #4
 800595a:	3332      	adds	r3, #50	@ 0x32
 800595c:	4a07      	ldr	r2, [pc, #28]	@ (800597c <UART_SetConfig+0x770>)
 800595e:	fba2 2303 	umull	r2, r3, r2, r3
 8005962:	095b      	lsrs	r3, r3, #5
 8005964:	f003 020f 	and.w	r2, r3, #15
 8005968:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4422      	add	r2, r4
 8005970:	609a      	str	r2, [r3, #8]
 8005972:	e112      	b.n	8005b9a <UART_SetConfig+0x98e>
 8005974:	40011000 	.word	0x40011000
 8005978:	40011400 	.word	0x40011400
 800597c:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 8005980:	f7fe f8b6 	bl	8003af0 <HAL_RCC_GetPCLK1Freq>
 8005984:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005988:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800598c:	2200      	movs	r2, #0
 800598e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8005992:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8005996:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	@ 0x118
 800599a:	4642      	mov	r2, r8
 800599c:	464b      	mov	r3, r9
 800599e:	1891      	adds	r1, r2, r2
 80059a0:	6239      	str	r1, [r7, #32]
 80059a2:	415b      	adcs	r3, r3
 80059a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80059a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80059aa:	4641      	mov	r1, r8
 80059ac:	1854      	adds	r4, r2, r1
 80059ae:	4649      	mov	r1, r9
 80059b0:	eb43 0501 	adc.w	r5, r3, r1
 80059b4:	f04f 0200 	mov.w	r2, #0
 80059b8:	f04f 0300 	mov.w	r3, #0
 80059bc:	00eb      	lsls	r3, r5, #3
 80059be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80059c2:	00e2      	lsls	r2, r4, #3
 80059c4:	4614      	mov	r4, r2
 80059c6:	461d      	mov	r5, r3
 80059c8:	4643      	mov	r3, r8
 80059ca:	18e3      	adds	r3, r4, r3
 80059cc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80059d0:	464b      	mov	r3, r9
 80059d2:	eb45 0303 	adc.w	r3, r5, r3
 80059d6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80059da:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	2200      	movs	r2, #0
 80059e2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80059e6:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 80059ea:	f04f 0200 	mov.w	r2, #0
 80059ee:	f04f 0300 	mov.w	r3, #0
 80059f2:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 80059f6:	4629      	mov	r1, r5
 80059f8:	008b      	lsls	r3, r1, #2
 80059fa:	4621      	mov	r1, r4
 80059fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a00:	4621      	mov	r1, r4
 8005a02:	008a      	lsls	r2, r1, #2
 8005a04:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8005a08:	f7fa fc4a 	bl	80002a0 <__aeabi_uldivmod>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	460b      	mov	r3, r1
 8005a10:	4b65      	ldr	r3, [pc, #404]	@ (8005ba8 <UART_SetConfig+0x99c>)
 8005a12:	fba3 2302 	umull	r2, r3, r3, r2
 8005a16:	095b      	lsrs	r3, r3, #5
 8005a18:	011c      	lsls	r4, r3, #4
 8005a1a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005a24:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8005a28:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	@ 0x100
 8005a2c:	4642      	mov	r2, r8
 8005a2e:	464b      	mov	r3, r9
 8005a30:	1891      	adds	r1, r2, r2
 8005a32:	61b9      	str	r1, [r7, #24]
 8005a34:	415b      	adcs	r3, r3
 8005a36:	61fb      	str	r3, [r7, #28]
 8005a38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a3c:	4641      	mov	r1, r8
 8005a3e:	1851      	adds	r1, r2, r1
 8005a40:	6139      	str	r1, [r7, #16]
 8005a42:	4649      	mov	r1, r9
 8005a44:	414b      	adcs	r3, r1
 8005a46:	617b      	str	r3, [r7, #20]
 8005a48:	f04f 0200 	mov.w	r2, #0
 8005a4c:	f04f 0300 	mov.w	r3, #0
 8005a50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005a54:	4659      	mov	r1, fp
 8005a56:	00cb      	lsls	r3, r1, #3
 8005a58:	4651      	mov	r1, sl
 8005a5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a5e:	4651      	mov	r1, sl
 8005a60:	00ca      	lsls	r2, r1, #3
 8005a62:	4610      	mov	r0, r2
 8005a64:	4619      	mov	r1, r3
 8005a66:	4603      	mov	r3, r0
 8005a68:	4642      	mov	r2, r8
 8005a6a:	189b      	adds	r3, r3, r2
 8005a6c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005a70:	464b      	mov	r3, r9
 8005a72:	460a      	mov	r2, r1
 8005a74:	eb42 0303 	adc.w	r3, r2, r3
 8005a78:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005a7c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005a88:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8005a8c:	f04f 0200 	mov.w	r2, #0
 8005a90:	f04f 0300 	mov.w	r3, #0
 8005a94:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 8005a98:	4649      	mov	r1, r9
 8005a9a:	008b      	lsls	r3, r1, #2
 8005a9c:	4641      	mov	r1, r8
 8005a9e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005aa2:	4641      	mov	r1, r8
 8005aa4:	008a      	lsls	r2, r1, #2
 8005aa6:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 8005aaa:	f7fa fbf9 	bl	80002a0 <__aeabi_uldivmod>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	460b      	mov	r3, r1
 8005ab2:	4611      	mov	r1, r2
 8005ab4:	4b3c      	ldr	r3, [pc, #240]	@ (8005ba8 <UART_SetConfig+0x99c>)
 8005ab6:	fba3 2301 	umull	r2, r3, r3, r1
 8005aba:	095b      	lsrs	r3, r3, #5
 8005abc:	2264      	movs	r2, #100	@ 0x64
 8005abe:	fb02 f303 	mul.w	r3, r2, r3
 8005ac2:	1acb      	subs	r3, r1, r3
 8005ac4:	011b      	lsls	r3, r3, #4
 8005ac6:	3332      	adds	r3, #50	@ 0x32
 8005ac8:	4a37      	ldr	r2, [pc, #220]	@ (8005ba8 <UART_SetConfig+0x99c>)
 8005aca:	fba2 2303 	umull	r2, r3, r2, r3
 8005ace:	095b      	lsrs	r3, r3, #5
 8005ad0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ad4:	441c      	add	r4, r3
 8005ad6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005ada:	2200      	movs	r2, #0
 8005adc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005ae0:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005ae4:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8005ae8:	4642      	mov	r2, r8
 8005aea:	464b      	mov	r3, r9
 8005aec:	1891      	adds	r1, r2, r2
 8005aee:	60b9      	str	r1, [r7, #8]
 8005af0:	415b      	adcs	r3, r3
 8005af2:	60fb      	str	r3, [r7, #12]
 8005af4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005af8:	4641      	mov	r1, r8
 8005afa:	1851      	adds	r1, r2, r1
 8005afc:	6039      	str	r1, [r7, #0]
 8005afe:	4649      	mov	r1, r9
 8005b00:	414b      	adcs	r3, r1
 8005b02:	607b      	str	r3, [r7, #4]
 8005b04:	f04f 0200 	mov.w	r2, #0
 8005b08:	f04f 0300 	mov.w	r3, #0
 8005b0c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005b10:	4659      	mov	r1, fp
 8005b12:	00cb      	lsls	r3, r1, #3
 8005b14:	4651      	mov	r1, sl
 8005b16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b1a:	4651      	mov	r1, sl
 8005b1c:	00ca      	lsls	r2, r1, #3
 8005b1e:	4610      	mov	r0, r2
 8005b20:	4619      	mov	r1, r3
 8005b22:	4603      	mov	r3, r0
 8005b24:	4642      	mov	r2, r8
 8005b26:	189b      	adds	r3, r3, r2
 8005b28:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005b2c:	464b      	mov	r3, r9
 8005b2e:	460a      	mov	r2, r1
 8005b30:	eb42 0303 	adc.w	r3, r2, r3
 8005b34:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005b38:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b44:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005b48:	f04f 0200 	mov.w	r2, #0
 8005b4c:	f04f 0300 	mov.w	r3, #0
 8005b50:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8005b54:	4649      	mov	r1, r9
 8005b56:	008b      	lsls	r3, r1, #2
 8005b58:	4641      	mov	r1, r8
 8005b5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b5e:	4641      	mov	r1, r8
 8005b60:	008a      	lsls	r2, r1, #2
 8005b62:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005b66:	f7fa fb9b 	bl	80002a0 <__aeabi_uldivmod>
 8005b6a:	4602      	mov	r2, r0
 8005b6c:	460b      	mov	r3, r1
 8005b6e:	4b0e      	ldr	r3, [pc, #56]	@ (8005ba8 <UART_SetConfig+0x99c>)
 8005b70:	fba3 1302 	umull	r1, r3, r3, r2
 8005b74:	095b      	lsrs	r3, r3, #5
 8005b76:	2164      	movs	r1, #100	@ 0x64
 8005b78:	fb01 f303 	mul.w	r3, r1, r3
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	011b      	lsls	r3, r3, #4
 8005b80:	3332      	adds	r3, #50	@ 0x32
 8005b82:	4a09      	ldr	r2, [pc, #36]	@ (8005ba8 <UART_SetConfig+0x99c>)
 8005b84:	fba2 2303 	umull	r2, r3, r2, r3
 8005b88:	095b      	lsrs	r3, r3, #5
 8005b8a:	f003 020f 	and.w	r2, r3, #15
 8005b8e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4422      	add	r2, r4
 8005b96:	609a      	str	r2, [r3, #8]
}
 8005b98:	e7ff      	b.n	8005b9a <UART_SetConfig+0x98e>
 8005b9a:	bf00      	nop
 8005b9c:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ba6:	bf00      	nop
 8005ba8:	51eb851f 	.word	0x51eb851f

08005bac <atoi>:
 8005bac:	220a      	movs	r2, #10
 8005bae:	2100      	movs	r1, #0
 8005bb0:	f000 b87a 	b.w	8005ca8 <strtol>

08005bb4 <_strtol_l.isra.0>:
 8005bb4:	2b24      	cmp	r3, #36	@ 0x24
 8005bb6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bba:	4686      	mov	lr, r0
 8005bbc:	4690      	mov	r8, r2
 8005bbe:	d801      	bhi.n	8005bc4 <_strtol_l.isra.0+0x10>
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	d106      	bne.n	8005bd2 <_strtol_l.isra.0+0x1e>
 8005bc4:	f000 fb30 	bl	8006228 <__errno>
 8005bc8:	2316      	movs	r3, #22
 8005bca:	6003      	str	r3, [r0, #0]
 8005bcc:	2000      	movs	r0, #0
 8005bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bd2:	4834      	ldr	r0, [pc, #208]	@ (8005ca4 <_strtol_l.isra.0+0xf0>)
 8005bd4:	460d      	mov	r5, r1
 8005bd6:	462a      	mov	r2, r5
 8005bd8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005bdc:	5d06      	ldrb	r6, [r0, r4]
 8005bde:	f016 0608 	ands.w	r6, r6, #8
 8005be2:	d1f8      	bne.n	8005bd6 <_strtol_l.isra.0+0x22>
 8005be4:	2c2d      	cmp	r4, #45	@ 0x2d
 8005be6:	d110      	bne.n	8005c0a <_strtol_l.isra.0+0x56>
 8005be8:	782c      	ldrb	r4, [r5, #0]
 8005bea:	2601      	movs	r6, #1
 8005bec:	1c95      	adds	r5, r2, #2
 8005bee:	f033 0210 	bics.w	r2, r3, #16
 8005bf2:	d115      	bne.n	8005c20 <_strtol_l.isra.0+0x6c>
 8005bf4:	2c30      	cmp	r4, #48	@ 0x30
 8005bf6:	d10d      	bne.n	8005c14 <_strtol_l.isra.0+0x60>
 8005bf8:	782a      	ldrb	r2, [r5, #0]
 8005bfa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005bfe:	2a58      	cmp	r2, #88	@ 0x58
 8005c00:	d108      	bne.n	8005c14 <_strtol_l.isra.0+0x60>
 8005c02:	786c      	ldrb	r4, [r5, #1]
 8005c04:	3502      	adds	r5, #2
 8005c06:	2310      	movs	r3, #16
 8005c08:	e00a      	b.n	8005c20 <_strtol_l.isra.0+0x6c>
 8005c0a:	2c2b      	cmp	r4, #43	@ 0x2b
 8005c0c:	bf04      	itt	eq
 8005c0e:	782c      	ldrbeq	r4, [r5, #0]
 8005c10:	1c95      	addeq	r5, r2, #2
 8005c12:	e7ec      	b.n	8005bee <_strtol_l.isra.0+0x3a>
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d1f6      	bne.n	8005c06 <_strtol_l.isra.0+0x52>
 8005c18:	2c30      	cmp	r4, #48	@ 0x30
 8005c1a:	bf14      	ite	ne
 8005c1c:	230a      	movne	r3, #10
 8005c1e:	2308      	moveq	r3, #8
 8005c20:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005c24:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005c28:	2200      	movs	r2, #0
 8005c2a:	fbbc f9f3 	udiv	r9, ip, r3
 8005c2e:	4610      	mov	r0, r2
 8005c30:	fb03 ca19 	mls	sl, r3, r9, ip
 8005c34:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005c38:	2f09      	cmp	r7, #9
 8005c3a:	d80f      	bhi.n	8005c5c <_strtol_l.isra.0+0xa8>
 8005c3c:	463c      	mov	r4, r7
 8005c3e:	42a3      	cmp	r3, r4
 8005c40:	dd1b      	ble.n	8005c7a <_strtol_l.isra.0+0xc6>
 8005c42:	1c57      	adds	r7, r2, #1
 8005c44:	d007      	beq.n	8005c56 <_strtol_l.isra.0+0xa2>
 8005c46:	4581      	cmp	r9, r0
 8005c48:	d314      	bcc.n	8005c74 <_strtol_l.isra.0+0xc0>
 8005c4a:	d101      	bne.n	8005c50 <_strtol_l.isra.0+0x9c>
 8005c4c:	45a2      	cmp	sl, r4
 8005c4e:	db11      	blt.n	8005c74 <_strtol_l.isra.0+0xc0>
 8005c50:	fb00 4003 	mla	r0, r0, r3, r4
 8005c54:	2201      	movs	r2, #1
 8005c56:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005c5a:	e7eb      	b.n	8005c34 <_strtol_l.isra.0+0x80>
 8005c5c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005c60:	2f19      	cmp	r7, #25
 8005c62:	d801      	bhi.n	8005c68 <_strtol_l.isra.0+0xb4>
 8005c64:	3c37      	subs	r4, #55	@ 0x37
 8005c66:	e7ea      	b.n	8005c3e <_strtol_l.isra.0+0x8a>
 8005c68:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005c6c:	2f19      	cmp	r7, #25
 8005c6e:	d804      	bhi.n	8005c7a <_strtol_l.isra.0+0xc6>
 8005c70:	3c57      	subs	r4, #87	@ 0x57
 8005c72:	e7e4      	b.n	8005c3e <_strtol_l.isra.0+0x8a>
 8005c74:	f04f 32ff 	mov.w	r2, #4294967295
 8005c78:	e7ed      	b.n	8005c56 <_strtol_l.isra.0+0xa2>
 8005c7a:	1c53      	adds	r3, r2, #1
 8005c7c:	d108      	bne.n	8005c90 <_strtol_l.isra.0+0xdc>
 8005c7e:	2322      	movs	r3, #34	@ 0x22
 8005c80:	f8ce 3000 	str.w	r3, [lr]
 8005c84:	4660      	mov	r0, ip
 8005c86:	f1b8 0f00 	cmp.w	r8, #0
 8005c8a:	d0a0      	beq.n	8005bce <_strtol_l.isra.0+0x1a>
 8005c8c:	1e69      	subs	r1, r5, #1
 8005c8e:	e006      	b.n	8005c9e <_strtol_l.isra.0+0xea>
 8005c90:	b106      	cbz	r6, 8005c94 <_strtol_l.isra.0+0xe0>
 8005c92:	4240      	negs	r0, r0
 8005c94:	f1b8 0f00 	cmp.w	r8, #0
 8005c98:	d099      	beq.n	8005bce <_strtol_l.isra.0+0x1a>
 8005c9a:	2a00      	cmp	r2, #0
 8005c9c:	d1f6      	bne.n	8005c8c <_strtol_l.isra.0+0xd8>
 8005c9e:	f8c8 1000 	str.w	r1, [r8]
 8005ca2:	e794      	b.n	8005bce <_strtol_l.isra.0+0x1a>
 8005ca4:	0800eb01 	.word	0x0800eb01

08005ca8 <strtol>:
 8005ca8:	4613      	mov	r3, r2
 8005caa:	460a      	mov	r2, r1
 8005cac:	4601      	mov	r1, r0
 8005cae:	4802      	ldr	r0, [pc, #8]	@ (8005cb8 <strtol+0x10>)
 8005cb0:	6800      	ldr	r0, [r0, #0]
 8005cb2:	f7ff bf7f 	b.w	8005bb4 <_strtol_l.isra.0>
 8005cb6:	bf00      	nop
 8005cb8:	20000090 	.word	0x20000090

08005cbc <std>:
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	b510      	push	{r4, lr}
 8005cc0:	4604      	mov	r4, r0
 8005cc2:	e9c0 3300 	strd	r3, r3, [r0]
 8005cc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005cca:	6083      	str	r3, [r0, #8]
 8005ccc:	8181      	strh	r1, [r0, #12]
 8005cce:	6643      	str	r3, [r0, #100]	@ 0x64
 8005cd0:	81c2      	strh	r2, [r0, #14]
 8005cd2:	6183      	str	r3, [r0, #24]
 8005cd4:	4619      	mov	r1, r3
 8005cd6:	2208      	movs	r2, #8
 8005cd8:	305c      	adds	r0, #92	@ 0x5c
 8005cda:	f000 f9e7 	bl	80060ac <memset>
 8005cde:	4b0d      	ldr	r3, [pc, #52]	@ (8005d14 <std+0x58>)
 8005ce0:	6263      	str	r3, [r4, #36]	@ 0x24
 8005ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8005d18 <std+0x5c>)
 8005ce4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8005d1c <std+0x60>)
 8005ce8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005cea:	4b0d      	ldr	r3, [pc, #52]	@ (8005d20 <std+0x64>)
 8005cec:	6323      	str	r3, [r4, #48]	@ 0x30
 8005cee:	4b0d      	ldr	r3, [pc, #52]	@ (8005d24 <std+0x68>)
 8005cf0:	6224      	str	r4, [r4, #32]
 8005cf2:	429c      	cmp	r4, r3
 8005cf4:	d006      	beq.n	8005d04 <std+0x48>
 8005cf6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005cfa:	4294      	cmp	r4, r2
 8005cfc:	d002      	beq.n	8005d04 <std+0x48>
 8005cfe:	33d0      	adds	r3, #208	@ 0xd0
 8005d00:	429c      	cmp	r4, r3
 8005d02:	d105      	bne.n	8005d10 <std+0x54>
 8005d04:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005d08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d0c:	f000 bab6 	b.w	800627c <__retarget_lock_init_recursive>
 8005d10:	bd10      	pop	{r4, pc}
 8005d12:	bf00      	nop
 8005d14:	08005efd 	.word	0x08005efd
 8005d18:	08005f1f 	.word	0x08005f1f
 8005d1c:	08005f57 	.word	0x08005f57
 8005d20:	08005f7b 	.word	0x08005f7b
 8005d24:	20013330 	.word	0x20013330

08005d28 <stdio_exit_handler>:
 8005d28:	4a02      	ldr	r2, [pc, #8]	@ (8005d34 <stdio_exit_handler+0xc>)
 8005d2a:	4903      	ldr	r1, [pc, #12]	@ (8005d38 <stdio_exit_handler+0x10>)
 8005d2c:	4803      	ldr	r0, [pc, #12]	@ (8005d3c <stdio_exit_handler+0x14>)
 8005d2e:	f000 b869 	b.w	8005e04 <_fwalk_sglue>
 8005d32:	bf00      	nop
 8005d34:	20000084 	.word	0x20000084
 8005d38:	080065c9 	.word	0x080065c9
 8005d3c:	20000094 	.word	0x20000094

08005d40 <cleanup_stdio>:
 8005d40:	6841      	ldr	r1, [r0, #4]
 8005d42:	4b0c      	ldr	r3, [pc, #48]	@ (8005d74 <cleanup_stdio+0x34>)
 8005d44:	4299      	cmp	r1, r3
 8005d46:	b510      	push	{r4, lr}
 8005d48:	4604      	mov	r4, r0
 8005d4a:	d001      	beq.n	8005d50 <cleanup_stdio+0x10>
 8005d4c:	f000 fc3c 	bl	80065c8 <_fflush_r>
 8005d50:	68a1      	ldr	r1, [r4, #8]
 8005d52:	4b09      	ldr	r3, [pc, #36]	@ (8005d78 <cleanup_stdio+0x38>)
 8005d54:	4299      	cmp	r1, r3
 8005d56:	d002      	beq.n	8005d5e <cleanup_stdio+0x1e>
 8005d58:	4620      	mov	r0, r4
 8005d5a:	f000 fc35 	bl	80065c8 <_fflush_r>
 8005d5e:	68e1      	ldr	r1, [r4, #12]
 8005d60:	4b06      	ldr	r3, [pc, #24]	@ (8005d7c <cleanup_stdio+0x3c>)
 8005d62:	4299      	cmp	r1, r3
 8005d64:	d004      	beq.n	8005d70 <cleanup_stdio+0x30>
 8005d66:	4620      	mov	r0, r4
 8005d68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d6c:	f000 bc2c 	b.w	80065c8 <_fflush_r>
 8005d70:	bd10      	pop	{r4, pc}
 8005d72:	bf00      	nop
 8005d74:	20013330 	.word	0x20013330
 8005d78:	20013398 	.word	0x20013398
 8005d7c:	20013400 	.word	0x20013400

08005d80 <global_stdio_init.part.0>:
 8005d80:	b510      	push	{r4, lr}
 8005d82:	4b0b      	ldr	r3, [pc, #44]	@ (8005db0 <global_stdio_init.part.0+0x30>)
 8005d84:	4c0b      	ldr	r4, [pc, #44]	@ (8005db4 <global_stdio_init.part.0+0x34>)
 8005d86:	4a0c      	ldr	r2, [pc, #48]	@ (8005db8 <global_stdio_init.part.0+0x38>)
 8005d88:	601a      	str	r2, [r3, #0]
 8005d8a:	4620      	mov	r0, r4
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	2104      	movs	r1, #4
 8005d90:	f7ff ff94 	bl	8005cbc <std>
 8005d94:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005d98:	2201      	movs	r2, #1
 8005d9a:	2109      	movs	r1, #9
 8005d9c:	f7ff ff8e 	bl	8005cbc <std>
 8005da0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005da4:	2202      	movs	r2, #2
 8005da6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005daa:	2112      	movs	r1, #18
 8005dac:	f7ff bf86 	b.w	8005cbc <std>
 8005db0:	20013468 	.word	0x20013468
 8005db4:	20013330 	.word	0x20013330
 8005db8:	08005d29 	.word	0x08005d29

08005dbc <__sfp_lock_acquire>:
 8005dbc:	4801      	ldr	r0, [pc, #4]	@ (8005dc4 <__sfp_lock_acquire+0x8>)
 8005dbe:	f000 ba5e 	b.w	800627e <__retarget_lock_acquire_recursive>
 8005dc2:	bf00      	nop
 8005dc4:	20013471 	.word	0x20013471

08005dc8 <__sfp_lock_release>:
 8005dc8:	4801      	ldr	r0, [pc, #4]	@ (8005dd0 <__sfp_lock_release+0x8>)
 8005dca:	f000 ba59 	b.w	8006280 <__retarget_lock_release_recursive>
 8005dce:	bf00      	nop
 8005dd0:	20013471 	.word	0x20013471

08005dd4 <__sinit>:
 8005dd4:	b510      	push	{r4, lr}
 8005dd6:	4604      	mov	r4, r0
 8005dd8:	f7ff fff0 	bl	8005dbc <__sfp_lock_acquire>
 8005ddc:	6a23      	ldr	r3, [r4, #32]
 8005dde:	b11b      	cbz	r3, 8005de8 <__sinit+0x14>
 8005de0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005de4:	f7ff bff0 	b.w	8005dc8 <__sfp_lock_release>
 8005de8:	4b04      	ldr	r3, [pc, #16]	@ (8005dfc <__sinit+0x28>)
 8005dea:	6223      	str	r3, [r4, #32]
 8005dec:	4b04      	ldr	r3, [pc, #16]	@ (8005e00 <__sinit+0x2c>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d1f5      	bne.n	8005de0 <__sinit+0xc>
 8005df4:	f7ff ffc4 	bl	8005d80 <global_stdio_init.part.0>
 8005df8:	e7f2      	b.n	8005de0 <__sinit+0xc>
 8005dfa:	bf00      	nop
 8005dfc:	08005d41 	.word	0x08005d41
 8005e00:	20013468 	.word	0x20013468

08005e04 <_fwalk_sglue>:
 8005e04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e08:	4607      	mov	r7, r0
 8005e0a:	4688      	mov	r8, r1
 8005e0c:	4614      	mov	r4, r2
 8005e0e:	2600      	movs	r6, #0
 8005e10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005e14:	f1b9 0901 	subs.w	r9, r9, #1
 8005e18:	d505      	bpl.n	8005e26 <_fwalk_sglue+0x22>
 8005e1a:	6824      	ldr	r4, [r4, #0]
 8005e1c:	2c00      	cmp	r4, #0
 8005e1e:	d1f7      	bne.n	8005e10 <_fwalk_sglue+0xc>
 8005e20:	4630      	mov	r0, r6
 8005e22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e26:	89ab      	ldrh	r3, [r5, #12]
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d907      	bls.n	8005e3c <_fwalk_sglue+0x38>
 8005e2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e30:	3301      	adds	r3, #1
 8005e32:	d003      	beq.n	8005e3c <_fwalk_sglue+0x38>
 8005e34:	4629      	mov	r1, r5
 8005e36:	4638      	mov	r0, r7
 8005e38:	47c0      	blx	r8
 8005e3a:	4306      	orrs	r6, r0
 8005e3c:	3568      	adds	r5, #104	@ 0x68
 8005e3e:	e7e9      	b.n	8005e14 <_fwalk_sglue+0x10>

08005e40 <_puts_r>:
 8005e40:	6a03      	ldr	r3, [r0, #32]
 8005e42:	b570      	push	{r4, r5, r6, lr}
 8005e44:	6884      	ldr	r4, [r0, #8]
 8005e46:	4605      	mov	r5, r0
 8005e48:	460e      	mov	r6, r1
 8005e4a:	b90b      	cbnz	r3, 8005e50 <_puts_r+0x10>
 8005e4c:	f7ff ffc2 	bl	8005dd4 <__sinit>
 8005e50:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e52:	07db      	lsls	r3, r3, #31
 8005e54:	d405      	bmi.n	8005e62 <_puts_r+0x22>
 8005e56:	89a3      	ldrh	r3, [r4, #12]
 8005e58:	0598      	lsls	r0, r3, #22
 8005e5a:	d402      	bmi.n	8005e62 <_puts_r+0x22>
 8005e5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e5e:	f000 fa0e 	bl	800627e <__retarget_lock_acquire_recursive>
 8005e62:	89a3      	ldrh	r3, [r4, #12]
 8005e64:	0719      	lsls	r1, r3, #28
 8005e66:	d502      	bpl.n	8005e6e <_puts_r+0x2e>
 8005e68:	6923      	ldr	r3, [r4, #16]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d135      	bne.n	8005eda <_puts_r+0x9a>
 8005e6e:	4621      	mov	r1, r4
 8005e70:	4628      	mov	r0, r5
 8005e72:	f000 f8c5 	bl	8006000 <__swsetup_r>
 8005e76:	b380      	cbz	r0, 8005eda <_puts_r+0x9a>
 8005e78:	f04f 35ff 	mov.w	r5, #4294967295
 8005e7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e7e:	07da      	lsls	r2, r3, #31
 8005e80:	d405      	bmi.n	8005e8e <_puts_r+0x4e>
 8005e82:	89a3      	ldrh	r3, [r4, #12]
 8005e84:	059b      	lsls	r3, r3, #22
 8005e86:	d402      	bmi.n	8005e8e <_puts_r+0x4e>
 8005e88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e8a:	f000 f9f9 	bl	8006280 <__retarget_lock_release_recursive>
 8005e8e:	4628      	mov	r0, r5
 8005e90:	bd70      	pop	{r4, r5, r6, pc}
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	da04      	bge.n	8005ea0 <_puts_r+0x60>
 8005e96:	69a2      	ldr	r2, [r4, #24]
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	dc17      	bgt.n	8005ecc <_puts_r+0x8c>
 8005e9c:	290a      	cmp	r1, #10
 8005e9e:	d015      	beq.n	8005ecc <_puts_r+0x8c>
 8005ea0:	6823      	ldr	r3, [r4, #0]
 8005ea2:	1c5a      	adds	r2, r3, #1
 8005ea4:	6022      	str	r2, [r4, #0]
 8005ea6:	7019      	strb	r1, [r3, #0]
 8005ea8:	68a3      	ldr	r3, [r4, #8]
 8005eaa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005eae:	3b01      	subs	r3, #1
 8005eb0:	60a3      	str	r3, [r4, #8]
 8005eb2:	2900      	cmp	r1, #0
 8005eb4:	d1ed      	bne.n	8005e92 <_puts_r+0x52>
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	da11      	bge.n	8005ede <_puts_r+0x9e>
 8005eba:	4622      	mov	r2, r4
 8005ebc:	210a      	movs	r1, #10
 8005ebe:	4628      	mov	r0, r5
 8005ec0:	f000 f85f 	bl	8005f82 <__swbuf_r>
 8005ec4:	3001      	adds	r0, #1
 8005ec6:	d0d7      	beq.n	8005e78 <_puts_r+0x38>
 8005ec8:	250a      	movs	r5, #10
 8005eca:	e7d7      	b.n	8005e7c <_puts_r+0x3c>
 8005ecc:	4622      	mov	r2, r4
 8005ece:	4628      	mov	r0, r5
 8005ed0:	f000 f857 	bl	8005f82 <__swbuf_r>
 8005ed4:	3001      	adds	r0, #1
 8005ed6:	d1e7      	bne.n	8005ea8 <_puts_r+0x68>
 8005ed8:	e7ce      	b.n	8005e78 <_puts_r+0x38>
 8005eda:	3e01      	subs	r6, #1
 8005edc:	e7e4      	b.n	8005ea8 <_puts_r+0x68>
 8005ede:	6823      	ldr	r3, [r4, #0]
 8005ee0:	1c5a      	adds	r2, r3, #1
 8005ee2:	6022      	str	r2, [r4, #0]
 8005ee4:	220a      	movs	r2, #10
 8005ee6:	701a      	strb	r2, [r3, #0]
 8005ee8:	e7ee      	b.n	8005ec8 <_puts_r+0x88>
	...

08005eec <puts>:
 8005eec:	4b02      	ldr	r3, [pc, #8]	@ (8005ef8 <puts+0xc>)
 8005eee:	4601      	mov	r1, r0
 8005ef0:	6818      	ldr	r0, [r3, #0]
 8005ef2:	f7ff bfa5 	b.w	8005e40 <_puts_r>
 8005ef6:	bf00      	nop
 8005ef8:	20000090 	.word	0x20000090

08005efc <__sread>:
 8005efc:	b510      	push	{r4, lr}
 8005efe:	460c      	mov	r4, r1
 8005f00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f04:	f000 f96c 	bl	80061e0 <_read_r>
 8005f08:	2800      	cmp	r0, #0
 8005f0a:	bfab      	itete	ge
 8005f0c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005f0e:	89a3      	ldrhlt	r3, [r4, #12]
 8005f10:	181b      	addge	r3, r3, r0
 8005f12:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005f16:	bfac      	ite	ge
 8005f18:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005f1a:	81a3      	strhlt	r3, [r4, #12]
 8005f1c:	bd10      	pop	{r4, pc}

08005f1e <__swrite>:
 8005f1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f22:	461f      	mov	r7, r3
 8005f24:	898b      	ldrh	r3, [r1, #12]
 8005f26:	05db      	lsls	r3, r3, #23
 8005f28:	4605      	mov	r5, r0
 8005f2a:	460c      	mov	r4, r1
 8005f2c:	4616      	mov	r6, r2
 8005f2e:	d505      	bpl.n	8005f3c <__swrite+0x1e>
 8005f30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f34:	2302      	movs	r3, #2
 8005f36:	2200      	movs	r2, #0
 8005f38:	f000 f940 	bl	80061bc <_lseek_r>
 8005f3c:	89a3      	ldrh	r3, [r4, #12]
 8005f3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f46:	81a3      	strh	r3, [r4, #12]
 8005f48:	4632      	mov	r2, r6
 8005f4a:	463b      	mov	r3, r7
 8005f4c:	4628      	mov	r0, r5
 8005f4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f52:	f000 b957 	b.w	8006204 <_write_r>

08005f56 <__sseek>:
 8005f56:	b510      	push	{r4, lr}
 8005f58:	460c      	mov	r4, r1
 8005f5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f5e:	f000 f92d 	bl	80061bc <_lseek_r>
 8005f62:	1c43      	adds	r3, r0, #1
 8005f64:	89a3      	ldrh	r3, [r4, #12]
 8005f66:	bf15      	itete	ne
 8005f68:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005f6a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005f6e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005f72:	81a3      	strheq	r3, [r4, #12]
 8005f74:	bf18      	it	ne
 8005f76:	81a3      	strhne	r3, [r4, #12]
 8005f78:	bd10      	pop	{r4, pc}

08005f7a <__sclose>:
 8005f7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f7e:	f000 b90d 	b.w	800619c <_close_r>

08005f82 <__swbuf_r>:
 8005f82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f84:	460e      	mov	r6, r1
 8005f86:	4614      	mov	r4, r2
 8005f88:	4605      	mov	r5, r0
 8005f8a:	b118      	cbz	r0, 8005f94 <__swbuf_r+0x12>
 8005f8c:	6a03      	ldr	r3, [r0, #32]
 8005f8e:	b90b      	cbnz	r3, 8005f94 <__swbuf_r+0x12>
 8005f90:	f7ff ff20 	bl	8005dd4 <__sinit>
 8005f94:	69a3      	ldr	r3, [r4, #24]
 8005f96:	60a3      	str	r3, [r4, #8]
 8005f98:	89a3      	ldrh	r3, [r4, #12]
 8005f9a:	071a      	lsls	r2, r3, #28
 8005f9c:	d501      	bpl.n	8005fa2 <__swbuf_r+0x20>
 8005f9e:	6923      	ldr	r3, [r4, #16]
 8005fa0:	b943      	cbnz	r3, 8005fb4 <__swbuf_r+0x32>
 8005fa2:	4621      	mov	r1, r4
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	f000 f82b 	bl	8006000 <__swsetup_r>
 8005faa:	b118      	cbz	r0, 8005fb4 <__swbuf_r+0x32>
 8005fac:	f04f 37ff 	mov.w	r7, #4294967295
 8005fb0:	4638      	mov	r0, r7
 8005fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fb4:	6823      	ldr	r3, [r4, #0]
 8005fb6:	6922      	ldr	r2, [r4, #16]
 8005fb8:	1a98      	subs	r0, r3, r2
 8005fba:	6963      	ldr	r3, [r4, #20]
 8005fbc:	b2f6      	uxtb	r6, r6
 8005fbe:	4283      	cmp	r3, r0
 8005fc0:	4637      	mov	r7, r6
 8005fc2:	dc05      	bgt.n	8005fd0 <__swbuf_r+0x4e>
 8005fc4:	4621      	mov	r1, r4
 8005fc6:	4628      	mov	r0, r5
 8005fc8:	f000 fafe 	bl	80065c8 <_fflush_r>
 8005fcc:	2800      	cmp	r0, #0
 8005fce:	d1ed      	bne.n	8005fac <__swbuf_r+0x2a>
 8005fd0:	68a3      	ldr	r3, [r4, #8]
 8005fd2:	3b01      	subs	r3, #1
 8005fd4:	60a3      	str	r3, [r4, #8]
 8005fd6:	6823      	ldr	r3, [r4, #0]
 8005fd8:	1c5a      	adds	r2, r3, #1
 8005fda:	6022      	str	r2, [r4, #0]
 8005fdc:	701e      	strb	r6, [r3, #0]
 8005fde:	6962      	ldr	r2, [r4, #20]
 8005fe0:	1c43      	adds	r3, r0, #1
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d004      	beq.n	8005ff0 <__swbuf_r+0x6e>
 8005fe6:	89a3      	ldrh	r3, [r4, #12]
 8005fe8:	07db      	lsls	r3, r3, #31
 8005fea:	d5e1      	bpl.n	8005fb0 <__swbuf_r+0x2e>
 8005fec:	2e0a      	cmp	r6, #10
 8005fee:	d1df      	bne.n	8005fb0 <__swbuf_r+0x2e>
 8005ff0:	4621      	mov	r1, r4
 8005ff2:	4628      	mov	r0, r5
 8005ff4:	f000 fae8 	bl	80065c8 <_fflush_r>
 8005ff8:	2800      	cmp	r0, #0
 8005ffa:	d0d9      	beq.n	8005fb0 <__swbuf_r+0x2e>
 8005ffc:	e7d6      	b.n	8005fac <__swbuf_r+0x2a>
	...

08006000 <__swsetup_r>:
 8006000:	b538      	push	{r3, r4, r5, lr}
 8006002:	4b29      	ldr	r3, [pc, #164]	@ (80060a8 <__swsetup_r+0xa8>)
 8006004:	4605      	mov	r5, r0
 8006006:	6818      	ldr	r0, [r3, #0]
 8006008:	460c      	mov	r4, r1
 800600a:	b118      	cbz	r0, 8006014 <__swsetup_r+0x14>
 800600c:	6a03      	ldr	r3, [r0, #32]
 800600e:	b90b      	cbnz	r3, 8006014 <__swsetup_r+0x14>
 8006010:	f7ff fee0 	bl	8005dd4 <__sinit>
 8006014:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006018:	0719      	lsls	r1, r3, #28
 800601a:	d422      	bmi.n	8006062 <__swsetup_r+0x62>
 800601c:	06da      	lsls	r2, r3, #27
 800601e:	d407      	bmi.n	8006030 <__swsetup_r+0x30>
 8006020:	2209      	movs	r2, #9
 8006022:	602a      	str	r2, [r5, #0]
 8006024:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006028:	81a3      	strh	r3, [r4, #12]
 800602a:	f04f 30ff 	mov.w	r0, #4294967295
 800602e:	e033      	b.n	8006098 <__swsetup_r+0x98>
 8006030:	0758      	lsls	r0, r3, #29
 8006032:	d512      	bpl.n	800605a <__swsetup_r+0x5a>
 8006034:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006036:	b141      	cbz	r1, 800604a <__swsetup_r+0x4a>
 8006038:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800603c:	4299      	cmp	r1, r3
 800603e:	d002      	beq.n	8006046 <__swsetup_r+0x46>
 8006040:	4628      	mov	r0, r5
 8006042:	f000 f93d 	bl	80062c0 <_free_r>
 8006046:	2300      	movs	r3, #0
 8006048:	6363      	str	r3, [r4, #52]	@ 0x34
 800604a:	89a3      	ldrh	r3, [r4, #12]
 800604c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006050:	81a3      	strh	r3, [r4, #12]
 8006052:	2300      	movs	r3, #0
 8006054:	6063      	str	r3, [r4, #4]
 8006056:	6923      	ldr	r3, [r4, #16]
 8006058:	6023      	str	r3, [r4, #0]
 800605a:	89a3      	ldrh	r3, [r4, #12]
 800605c:	f043 0308 	orr.w	r3, r3, #8
 8006060:	81a3      	strh	r3, [r4, #12]
 8006062:	6923      	ldr	r3, [r4, #16]
 8006064:	b94b      	cbnz	r3, 800607a <__swsetup_r+0x7a>
 8006066:	89a3      	ldrh	r3, [r4, #12]
 8006068:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800606c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006070:	d003      	beq.n	800607a <__swsetup_r+0x7a>
 8006072:	4621      	mov	r1, r4
 8006074:	4628      	mov	r0, r5
 8006076:	f000 fb07 	bl	8006688 <__smakebuf_r>
 800607a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800607e:	f013 0201 	ands.w	r2, r3, #1
 8006082:	d00a      	beq.n	800609a <__swsetup_r+0x9a>
 8006084:	2200      	movs	r2, #0
 8006086:	60a2      	str	r2, [r4, #8]
 8006088:	6962      	ldr	r2, [r4, #20]
 800608a:	4252      	negs	r2, r2
 800608c:	61a2      	str	r2, [r4, #24]
 800608e:	6922      	ldr	r2, [r4, #16]
 8006090:	b942      	cbnz	r2, 80060a4 <__swsetup_r+0xa4>
 8006092:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006096:	d1c5      	bne.n	8006024 <__swsetup_r+0x24>
 8006098:	bd38      	pop	{r3, r4, r5, pc}
 800609a:	0799      	lsls	r1, r3, #30
 800609c:	bf58      	it	pl
 800609e:	6962      	ldrpl	r2, [r4, #20]
 80060a0:	60a2      	str	r2, [r4, #8]
 80060a2:	e7f4      	b.n	800608e <__swsetup_r+0x8e>
 80060a4:	2000      	movs	r0, #0
 80060a6:	e7f7      	b.n	8006098 <__swsetup_r+0x98>
 80060a8:	20000090 	.word	0x20000090

080060ac <memset>:
 80060ac:	4402      	add	r2, r0
 80060ae:	4603      	mov	r3, r0
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d100      	bne.n	80060b6 <memset+0xa>
 80060b4:	4770      	bx	lr
 80060b6:	f803 1b01 	strb.w	r1, [r3], #1
 80060ba:	e7f9      	b.n	80060b0 <memset+0x4>

080060bc <strncpy>:
 80060bc:	b510      	push	{r4, lr}
 80060be:	3901      	subs	r1, #1
 80060c0:	4603      	mov	r3, r0
 80060c2:	b132      	cbz	r2, 80060d2 <strncpy+0x16>
 80060c4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80060c8:	f803 4b01 	strb.w	r4, [r3], #1
 80060cc:	3a01      	subs	r2, #1
 80060ce:	2c00      	cmp	r4, #0
 80060d0:	d1f7      	bne.n	80060c2 <strncpy+0x6>
 80060d2:	441a      	add	r2, r3
 80060d4:	2100      	movs	r1, #0
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d100      	bne.n	80060dc <strncpy+0x20>
 80060da:	bd10      	pop	{r4, pc}
 80060dc:	f803 1b01 	strb.w	r1, [r3], #1
 80060e0:	e7f9      	b.n	80060d6 <strncpy+0x1a>
	...

080060e4 <strtok>:
 80060e4:	4b16      	ldr	r3, [pc, #88]	@ (8006140 <strtok+0x5c>)
 80060e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060ea:	681f      	ldr	r7, [r3, #0]
 80060ec:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80060ee:	4605      	mov	r5, r0
 80060f0:	460e      	mov	r6, r1
 80060f2:	b9ec      	cbnz	r4, 8006130 <strtok+0x4c>
 80060f4:	2050      	movs	r0, #80	@ 0x50
 80060f6:	f000 f92d 	bl	8006354 <malloc>
 80060fa:	4602      	mov	r2, r0
 80060fc:	6478      	str	r0, [r7, #68]	@ 0x44
 80060fe:	b920      	cbnz	r0, 800610a <strtok+0x26>
 8006100:	4b10      	ldr	r3, [pc, #64]	@ (8006144 <strtok+0x60>)
 8006102:	4811      	ldr	r0, [pc, #68]	@ (8006148 <strtok+0x64>)
 8006104:	215b      	movs	r1, #91	@ 0x5b
 8006106:	f000 f8bd 	bl	8006284 <__assert_func>
 800610a:	e9c0 4400 	strd	r4, r4, [r0]
 800610e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8006112:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8006116:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800611a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800611e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8006122:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8006126:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800612a:	6184      	str	r4, [r0, #24]
 800612c:	7704      	strb	r4, [r0, #28]
 800612e:	6244      	str	r4, [r0, #36]	@ 0x24
 8006130:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006132:	4631      	mov	r1, r6
 8006134:	4628      	mov	r0, r5
 8006136:	2301      	movs	r3, #1
 8006138:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800613c:	f000 b806 	b.w	800614c <__strtok_r>
 8006140:	20000090 	.word	0x20000090
 8006144:	0800ec01 	.word	0x0800ec01
 8006148:	0800ec18 	.word	0x0800ec18

0800614c <__strtok_r>:
 800614c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800614e:	4604      	mov	r4, r0
 8006150:	b908      	cbnz	r0, 8006156 <__strtok_r+0xa>
 8006152:	6814      	ldr	r4, [r2, #0]
 8006154:	b144      	cbz	r4, 8006168 <__strtok_r+0x1c>
 8006156:	4620      	mov	r0, r4
 8006158:	f814 5b01 	ldrb.w	r5, [r4], #1
 800615c:	460f      	mov	r7, r1
 800615e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006162:	b91e      	cbnz	r6, 800616c <__strtok_r+0x20>
 8006164:	b965      	cbnz	r5, 8006180 <__strtok_r+0x34>
 8006166:	6015      	str	r5, [r2, #0]
 8006168:	2000      	movs	r0, #0
 800616a:	e005      	b.n	8006178 <__strtok_r+0x2c>
 800616c:	42b5      	cmp	r5, r6
 800616e:	d1f6      	bne.n	800615e <__strtok_r+0x12>
 8006170:	2b00      	cmp	r3, #0
 8006172:	d1f0      	bne.n	8006156 <__strtok_r+0xa>
 8006174:	6014      	str	r4, [r2, #0]
 8006176:	7003      	strb	r3, [r0, #0]
 8006178:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800617a:	461c      	mov	r4, r3
 800617c:	e00c      	b.n	8006198 <__strtok_r+0x4c>
 800617e:	b91d      	cbnz	r5, 8006188 <__strtok_r+0x3c>
 8006180:	4627      	mov	r7, r4
 8006182:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006186:	460e      	mov	r6, r1
 8006188:	f816 5b01 	ldrb.w	r5, [r6], #1
 800618c:	42ab      	cmp	r3, r5
 800618e:	d1f6      	bne.n	800617e <__strtok_r+0x32>
 8006190:	2b00      	cmp	r3, #0
 8006192:	d0f2      	beq.n	800617a <__strtok_r+0x2e>
 8006194:	2300      	movs	r3, #0
 8006196:	703b      	strb	r3, [r7, #0]
 8006198:	6014      	str	r4, [r2, #0]
 800619a:	e7ed      	b.n	8006178 <__strtok_r+0x2c>

0800619c <_close_r>:
 800619c:	b538      	push	{r3, r4, r5, lr}
 800619e:	4d06      	ldr	r5, [pc, #24]	@ (80061b8 <_close_r+0x1c>)
 80061a0:	2300      	movs	r3, #0
 80061a2:	4604      	mov	r4, r0
 80061a4:	4608      	mov	r0, r1
 80061a6:	602b      	str	r3, [r5, #0]
 80061a8:	f7fb fd36 	bl	8001c18 <_close>
 80061ac:	1c43      	adds	r3, r0, #1
 80061ae:	d102      	bne.n	80061b6 <_close_r+0x1a>
 80061b0:	682b      	ldr	r3, [r5, #0]
 80061b2:	b103      	cbz	r3, 80061b6 <_close_r+0x1a>
 80061b4:	6023      	str	r3, [r4, #0]
 80061b6:	bd38      	pop	{r3, r4, r5, pc}
 80061b8:	2001346c 	.word	0x2001346c

080061bc <_lseek_r>:
 80061bc:	b538      	push	{r3, r4, r5, lr}
 80061be:	4d07      	ldr	r5, [pc, #28]	@ (80061dc <_lseek_r+0x20>)
 80061c0:	4604      	mov	r4, r0
 80061c2:	4608      	mov	r0, r1
 80061c4:	4611      	mov	r1, r2
 80061c6:	2200      	movs	r2, #0
 80061c8:	602a      	str	r2, [r5, #0]
 80061ca:	461a      	mov	r2, r3
 80061cc:	f7fb fd57 	bl	8001c7e <_lseek>
 80061d0:	1c43      	adds	r3, r0, #1
 80061d2:	d102      	bne.n	80061da <_lseek_r+0x1e>
 80061d4:	682b      	ldr	r3, [r5, #0]
 80061d6:	b103      	cbz	r3, 80061da <_lseek_r+0x1e>
 80061d8:	6023      	str	r3, [r4, #0]
 80061da:	bd38      	pop	{r3, r4, r5, pc}
 80061dc:	2001346c 	.word	0x2001346c

080061e0 <_read_r>:
 80061e0:	b538      	push	{r3, r4, r5, lr}
 80061e2:	4d07      	ldr	r5, [pc, #28]	@ (8006200 <_read_r+0x20>)
 80061e4:	4604      	mov	r4, r0
 80061e6:	4608      	mov	r0, r1
 80061e8:	4611      	mov	r1, r2
 80061ea:	2200      	movs	r2, #0
 80061ec:	602a      	str	r2, [r5, #0]
 80061ee:	461a      	mov	r2, r3
 80061f0:	f7fb fcd9 	bl	8001ba6 <_read>
 80061f4:	1c43      	adds	r3, r0, #1
 80061f6:	d102      	bne.n	80061fe <_read_r+0x1e>
 80061f8:	682b      	ldr	r3, [r5, #0]
 80061fa:	b103      	cbz	r3, 80061fe <_read_r+0x1e>
 80061fc:	6023      	str	r3, [r4, #0]
 80061fe:	bd38      	pop	{r3, r4, r5, pc}
 8006200:	2001346c 	.word	0x2001346c

08006204 <_write_r>:
 8006204:	b538      	push	{r3, r4, r5, lr}
 8006206:	4d07      	ldr	r5, [pc, #28]	@ (8006224 <_write_r+0x20>)
 8006208:	4604      	mov	r4, r0
 800620a:	4608      	mov	r0, r1
 800620c:	4611      	mov	r1, r2
 800620e:	2200      	movs	r2, #0
 8006210:	602a      	str	r2, [r5, #0]
 8006212:	461a      	mov	r2, r3
 8006214:	f7fb fce4 	bl	8001be0 <_write>
 8006218:	1c43      	adds	r3, r0, #1
 800621a:	d102      	bne.n	8006222 <_write_r+0x1e>
 800621c:	682b      	ldr	r3, [r5, #0]
 800621e:	b103      	cbz	r3, 8006222 <_write_r+0x1e>
 8006220:	6023      	str	r3, [r4, #0]
 8006222:	bd38      	pop	{r3, r4, r5, pc}
 8006224:	2001346c 	.word	0x2001346c

08006228 <__errno>:
 8006228:	4b01      	ldr	r3, [pc, #4]	@ (8006230 <__errno+0x8>)
 800622a:	6818      	ldr	r0, [r3, #0]
 800622c:	4770      	bx	lr
 800622e:	bf00      	nop
 8006230:	20000090 	.word	0x20000090

08006234 <__libc_init_array>:
 8006234:	b570      	push	{r4, r5, r6, lr}
 8006236:	4d0d      	ldr	r5, [pc, #52]	@ (800626c <__libc_init_array+0x38>)
 8006238:	4c0d      	ldr	r4, [pc, #52]	@ (8006270 <__libc_init_array+0x3c>)
 800623a:	1b64      	subs	r4, r4, r5
 800623c:	10a4      	asrs	r4, r4, #2
 800623e:	2600      	movs	r6, #0
 8006240:	42a6      	cmp	r6, r4
 8006242:	d109      	bne.n	8006258 <__libc_init_array+0x24>
 8006244:	4d0b      	ldr	r5, [pc, #44]	@ (8006274 <__libc_init_array+0x40>)
 8006246:	4c0c      	ldr	r4, [pc, #48]	@ (8006278 <__libc_init_array+0x44>)
 8006248:	f000 fda4 	bl	8006d94 <_init>
 800624c:	1b64      	subs	r4, r4, r5
 800624e:	10a4      	asrs	r4, r4, #2
 8006250:	2600      	movs	r6, #0
 8006252:	42a6      	cmp	r6, r4
 8006254:	d105      	bne.n	8006262 <__libc_init_array+0x2e>
 8006256:	bd70      	pop	{r4, r5, r6, pc}
 8006258:	f855 3b04 	ldr.w	r3, [r5], #4
 800625c:	4798      	blx	r3
 800625e:	3601      	adds	r6, #1
 8006260:	e7ee      	b.n	8006240 <__libc_init_array+0xc>
 8006262:	f855 3b04 	ldr.w	r3, [r5], #4
 8006266:	4798      	blx	r3
 8006268:	3601      	adds	r6, #1
 800626a:	e7f2      	b.n	8006252 <__libc_init_array+0x1e>
 800626c:	0800ecec 	.word	0x0800ecec
 8006270:	0800ecec 	.word	0x0800ecec
 8006274:	0800ecec 	.word	0x0800ecec
 8006278:	0800ecf0 	.word	0x0800ecf0

0800627c <__retarget_lock_init_recursive>:
 800627c:	4770      	bx	lr

0800627e <__retarget_lock_acquire_recursive>:
 800627e:	4770      	bx	lr

08006280 <__retarget_lock_release_recursive>:
 8006280:	4770      	bx	lr
	...

08006284 <__assert_func>:
 8006284:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006286:	4614      	mov	r4, r2
 8006288:	461a      	mov	r2, r3
 800628a:	4b09      	ldr	r3, [pc, #36]	@ (80062b0 <__assert_func+0x2c>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4605      	mov	r5, r0
 8006290:	68d8      	ldr	r0, [r3, #12]
 8006292:	b14c      	cbz	r4, 80062a8 <__assert_func+0x24>
 8006294:	4b07      	ldr	r3, [pc, #28]	@ (80062b4 <__assert_func+0x30>)
 8006296:	9100      	str	r1, [sp, #0]
 8006298:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800629c:	4906      	ldr	r1, [pc, #24]	@ (80062b8 <__assert_func+0x34>)
 800629e:	462b      	mov	r3, r5
 80062a0:	f000 f9ba 	bl	8006618 <fiprintf>
 80062a4:	f000 fa5e 	bl	8006764 <abort>
 80062a8:	4b04      	ldr	r3, [pc, #16]	@ (80062bc <__assert_func+0x38>)
 80062aa:	461c      	mov	r4, r3
 80062ac:	e7f3      	b.n	8006296 <__assert_func+0x12>
 80062ae:	bf00      	nop
 80062b0:	20000090 	.word	0x20000090
 80062b4:	0800ec72 	.word	0x0800ec72
 80062b8:	0800ec7f 	.word	0x0800ec7f
 80062bc:	0800ecad 	.word	0x0800ecad

080062c0 <_free_r>:
 80062c0:	b538      	push	{r3, r4, r5, lr}
 80062c2:	4605      	mov	r5, r0
 80062c4:	2900      	cmp	r1, #0
 80062c6:	d041      	beq.n	800634c <_free_r+0x8c>
 80062c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062cc:	1f0c      	subs	r4, r1, #4
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	bfb8      	it	lt
 80062d2:	18e4      	addlt	r4, r4, r3
 80062d4:	f000 f8e8 	bl	80064a8 <__malloc_lock>
 80062d8:	4a1d      	ldr	r2, [pc, #116]	@ (8006350 <_free_r+0x90>)
 80062da:	6813      	ldr	r3, [r2, #0]
 80062dc:	b933      	cbnz	r3, 80062ec <_free_r+0x2c>
 80062de:	6063      	str	r3, [r4, #4]
 80062e0:	6014      	str	r4, [r2, #0]
 80062e2:	4628      	mov	r0, r5
 80062e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062e8:	f000 b8e4 	b.w	80064b4 <__malloc_unlock>
 80062ec:	42a3      	cmp	r3, r4
 80062ee:	d908      	bls.n	8006302 <_free_r+0x42>
 80062f0:	6820      	ldr	r0, [r4, #0]
 80062f2:	1821      	adds	r1, r4, r0
 80062f4:	428b      	cmp	r3, r1
 80062f6:	bf01      	itttt	eq
 80062f8:	6819      	ldreq	r1, [r3, #0]
 80062fa:	685b      	ldreq	r3, [r3, #4]
 80062fc:	1809      	addeq	r1, r1, r0
 80062fe:	6021      	streq	r1, [r4, #0]
 8006300:	e7ed      	b.n	80062de <_free_r+0x1e>
 8006302:	461a      	mov	r2, r3
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	b10b      	cbz	r3, 800630c <_free_r+0x4c>
 8006308:	42a3      	cmp	r3, r4
 800630a:	d9fa      	bls.n	8006302 <_free_r+0x42>
 800630c:	6811      	ldr	r1, [r2, #0]
 800630e:	1850      	adds	r0, r2, r1
 8006310:	42a0      	cmp	r0, r4
 8006312:	d10b      	bne.n	800632c <_free_r+0x6c>
 8006314:	6820      	ldr	r0, [r4, #0]
 8006316:	4401      	add	r1, r0
 8006318:	1850      	adds	r0, r2, r1
 800631a:	4283      	cmp	r3, r0
 800631c:	6011      	str	r1, [r2, #0]
 800631e:	d1e0      	bne.n	80062e2 <_free_r+0x22>
 8006320:	6818      	ldr	r0, [r3, #0]
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	6053      	str	r3, [r2, #4]
 8006326:	4408      	add	r0, r1
 8006328:	6010      	str	r0, [r2, #0]
 800632a:	e7da      	b.n	80062e2 <_free_r+0x22>
 800632c:	d902      	bls.n	8006334 <_free_r+0x74>
 800632e:	230c      	movs	r3, #12
 8006330:	602b      	str	r3, [r5, #0]
 8006332:	e7d6      	b.n	80062e2 <_free_r+0x22>
 8006334:	6820      	ldr	r0, [r4, #0]
 8006336:	1821      	adds	r1, r4, r0
 8006338:	428b      	cmp	r3, r1
 800633a:	bf04      	itt	eq
 800633c:	6819      	ldreq	r1, [r3, #0]
 800633e:	685b      	ldreq	r3, [r3, #4]
 8006340:	6063      	str	r3, [r4, #4]
 8006342:	bf04      	itt	eq
 8006344:	1809      	addeq	r1, r1, r0
 8006346:	6021      	streq	r1, [r4, #0]
 8006348:	6054      	str	r4, [r2, #4]
 800634a:	e7ca      	b.n	80062e2 <_free_r+0x22>
 800634c:	bd38      	pop	{r3, r4, r5, pc}
 800634e:	bf00      	nop
 8006350:	20013478 	.word	0x20013478

08006354 <malloc>:
 8006354:	4b02      	ldr	r3, [pc, #8]	@ (8006360 <malloc+0xc>)
 8006356:	4601      	mov	r1, r0
 8006358:	6818      	ldr	r0, [r3, #0]
 800635a:	f000 b825 	b.w	80063a8 <_malloc_r>
 800635e:	bf00      	nop
 8006360:	20000090 	.word	0x20000090

08006364 <sbrk_aligned>:
 8006364:	b570      	push	{r4, r5, r6, lr}
 8006366:	4e0f      	ldr	r6, [pc, #60]	@ (80063a4 <sbrk_aligned+0x40>)
 8006368:	460c      	mov	r4, r1
 800636a:	6831      	ldr	r1, [r6, #0]
 800636c:	4605      	mov	r5, r0
 800636e:	b911      	cbnz	r1, 8006376 <sbrk_aligned+0x12>
 8006370:	f000 f9e8 	bl	8006744 <_sbrk_r>
 8006374:	6030      	str	r0, [r6, #0]
 8006376:	4621      	mov	r1, r4
 8006378:	4628      	mov	r0, r5
 800637a:	f000 f9e3 	bl	8006744 <_sbrk_r>
 800637e:	1c43      	adds	r3, r0, #1
 8006380:	d103      	bne.n	800638a <sbrk_aligned+0x26>
 8006382:	f04f 34ff 	mov.w	r4, #4294967295
 8006386:	4620      	mov	r0, r4
 8006388:	bd70      	pop	{r4, r5, r6, pc}
 800638a:	1cc4      	adds	r4, r0, #3
 800638c:	f024 0403 	bic.w	r4, r4, #3
 8006390:	42a0      	cmp	r0, r4
 8006392:	d0f8      	beq.n	8006386 <sbrk_aligned+0x22>
 8006394:	1a21      	subs	r1, r4, r0
 8006396:	4628      	mov	r0, r5
 8006398:	f000 f9d4 	bl	8006744 <_sbrk_r>
 800639c:	3001      	adds	r0, #1
 800639e:	d1f2      	bne.n	8006386 <sbrk_aligned+0x22>
 80063a0:	e7ef      	b.n	8006382 <sbrk_aligned+0x1e>
 80063a2:	bf00      	nop
 80063a4:	20013474 	.word	0x20013474

080063a8 <_malloc_r>:
 80063a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063ac:	1ccd      	adds	r5, r1, #3
 80063ae:	f025 0503 	bic.w	r5, r5, #3
 80063b2:	3508      	adds	r5, #8
 80063b4:	2d0c      	cmp	r5, #12
 80063b6:	bf38      	it	cc
 80063b8:	250c      	movcc	r5, #12
 80063ba:	2d00      	cmp	r5, #0
 80063bc:	4606      	mov	r6, r0
 80063be:	db01      	blt.n	80063c4 <_malloc_r+0x1c>
 80063c0:	42a9      	cmp	r1, r5
 80063c2:	d904      	bls.n	80063ce <_malloc_r+0x26>
 80063c4:	230c      	movs	r3, #12
 80063c6:	6033      	str	r3, [r6, #0]
 80063c8:	2000      	movs	r0, #0
 80063ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80064a4 <_malloc_r+0xfc>
 80063d2:	f000 f869 	bl	80064a8 <__malloc_lock>
 80063d6:	f8d8 3000 	ldr.w	r3, [r8]
 80063da:	461c      	mov	r4, r3
 80063dc:	bb44      	cbnz	r4, 8006430 <_malloc_r+0x88>
 80063de:	4629      	mov	r1, r5
 80063e0:	4630      	mov	r0, r6
 80063e2:	f7ff ffbf 	bl	8006364 <sbrk_aligned>
 80063e6:	1c43      	adds	r3, r0, #1
 80063e8:	4604      	mov	r4, r0
 80063ea:	d158      	bne.n	800649e <_malloc_r+0xf6>
 80063ec:	f8d8 4000 	ldr.w	r4, [r8]
 80063f0:	4627      	mov	r7, r4
 80063f2:	2f00      	cmp	r7, #0
 80063f4:	d143      	bne.n	800647e <_malloc_r+0xd6>
 80063f6:	2c00      	cmp	r4, #0
 80063f8:	d04b      	beq.n	8006492 <_malloc_r+0xea>
 80063fa:	6823      	ldr	r3, [r4, #0]
 80063fc:	4639      	mov	r1, r7
 80063fe:	4630      	mov	r0, r6
 8006400:	eb04 0903 	add.w	r9, r4, r3
 8006404:	f000 f99e 	bl	8006744 <_sbrk_r>
 8006408:	4581      	cmp	r9, r0
 800640a:	d142      	bne.n	8006492 <_malloc_r+0xea>
 800640c:	6821      	ldr	r1, [r4, #0]
 800640e:	1a6d      	subs	r5, r5, r1
 8006410:	4629      	mov	r1, r5
 8006412:	4630      	mov	r0, r6
 8006414:	f7ff ffa6 	bl	8006364 <sbrk_aligned>
 8006418:	3001      	adds	r0, #1
 800641a:	d03a      	beq.n	8006492 <_malloc_r+0xea>
 800641c:	6823      	ldr	r3, [r4, #0]
 800641e:	442b      	add	r3, r5
 8006420:	6023      	str	r3, [r4, #0]
 8006422:	f8d8 3000 	ldr.w	r3, [r8]
 8006426:	685a      	ldr	r2, [r3, #4]
 8006428:	bb62      	cbnz	r2, 8006484 <_malloc_r+0xdc>
 800642a:	f8c8 7000 	str.w	r7, [r8]
 800642e:	e00f      	b.n	8006450 <_malloc_r+0xa8>
 8006430:	6822      	ldr	r2, [r4, #0]
 8006432:	1b52      	subs	r2, r2, r5
 8006434:	d420      	bmi.n	8006478 <_malloc_r+0xd0>
 8006436:	2a0b      	cmp	r2, #11
 8006438:	d917      	bls.n	800646a <_malloc_r+0xc2>
 800643a:	1961      	adds	r1, r4, r5
 800643c:	42a3      	cmp	r3, r4
 800643e:	6025      	str	r5, [r4, #0]
 8006440:	bf18      	it	ne
 8006442:	6059      	strne	r1, [r3, #4]
 8006444:	6863      	ldr	r3, [r4, #4]
 8006446:	bf08      	it	eq
 8006448:	f8c8 1000 	streq.w	r1, [r8]
 800644c:	5162      	str	r2, [r4, r5]
 800644e:	604b      	str	r3, [r1, #4]
 8006450:	4630      	mov	r0, r6
 8006452:	f000 f82f 	bl	80064b4 <__malloc_unlock>
 8006456:	f104 000b 	add.w	r0, r4, #11
 800645a:	1d23      	adds	r3, r4, #4
 800645c:	f020 0007 	bic.w	r0, r0, #7
 8006460:	1ac2      	subs	r2, r0, r3
 8006462:	bf1c      	itt	ne
 8006464:	1a1b      	subne	r3, r3, r0
 8006466:	50a3      	strne	r3, [r4, r2]
 8006468:	e7af      	b.n	80063ca <_malloc_r+0x22>
 800646a:	6862      	ldr	r2, [r4, #4]
 800646c:	42a3      	cmp	r3, r4
 800646e:	bf0c      	ite	eq
 8006470:	f8c8 2000 	streq.w	r2, [r8]
 8006474:	605a      	strne	r2, [r3, #4]
 8006476:	e7eb      	b.n	8006450 <_malloc_r+0xa8>
 8006478:	4623      	mov	r3, r4
 800647a:	6864      	ldr	r4, [r4, #4]
 800647c:	e7ae      	b.n	80063dc <_malloc_r+0x34>
 800647e:	463c      	mov	r4, r7
 8006480:	687f      	ldr	r7, [r7, #4]
 8006482:	e7b6      	b.n	80063f2 <_malloc_r+0x4a>
 8006484:	461a      	mov	r2, r3
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	42a3      	cmp	r3, r4
 800648a:	d1fb      	bne.n	8006484 <_malloc_r+0xdc>
 800648c:	2300      	movs	r3, #0
 800648e:	6053      	str	r3, [r2, #4]
 8006490:	e7de      	b.n	8006450 <_malloc_r+0xa8>
 8006492:	230c      	movs	r3, #12
 8006494:	6033      	str	r3, [r6, #0]
 8006496:	4630      	mov	r0, r6
 8006498:	f000 f80c 	bl	80064b4 <__malloc_unlock>
 800649c:	e794      	b.n	80063c8 <_malloc_r+0x20>
 800649e:	6005      	str	r5, [r0, #0]
 80064a0:	e7d6      	b.n	8006450 <_malloc_r+0xa8>
 80064a2:	bf00      	nop
 80064a4:	20013478 	.word	0x20013478

080064a8 <__malloc_lock>:
 80064a8:	4801      	ldr	r0, [pc, #4]	@ (80064b0 <__malloc_lock+0x8>)
 80064aa:	f7ff bee8 	b.w	800627e <__retarget_lock_acquire_recursive>
 80064ae:	bf00      	nop
 80064b0:	20013470 	.word	0x20013470

080064b4 <__malloc_unlock>:
 80064b4:	4801      	ldr	r0, [pc, #4]	@ (80064bc <__malloc_unlock+0x8>)
 80064b6:	f7ff bee3 	b.w	8006280 <__retarget_lock_release_recursive>
 80064ba:	bf00      	nop
 80064bc:	20013470 	.word	0x20013470

080064c0 <__sflush_r>:
 80064c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80064c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064c8:	0716      	lsls	r6, r2, #28
 80064ca:	4605      	mov	r5, r0
 80064cc:	460c      	mov	r4, r1
 80064ce:	d454      	bmi.n	800657a <__sflush_r+0xba>
 80064d0:	684b      	ldr	r3, [r1, #4]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	dc02      	bgt.n	80064dc <__sflush_r+0x1c>
 80064d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80064d8:	2b00      	cmp	r3, #0
 80064da:	dd48      	ble.n	800656e <__sflush_r+0xae>
 80064dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80064de:	2e00      	cmp	r6, #0
 80064e0:	d045      	beq.n	800656e <__sflush_r+0xae>
 80064e2:	2300      	movs	r3, #0
 80064e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80064e8:	682f      	ldr	r7, [r5, #0]
 80064ea:	6a21      	ldr	r1, [r4, #32]
 80064ec:	602b      	str	r3, [r5, #0]
 80064ee:	d030      	beq.n	8006552 <__sflush_r+0x92>
 80064f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80064f2:	89a3      	ldrh	r3, [r4, #12]
 80064f4:	0759      	lsls	r1, r3, #29
 80064f6:	d505      	bpl.n	8006504 <__sflush_r+0x44>
 80064f8:	6863      	ldr	r3, [r4, #4]
 80064fa:	1ad2      	subs	r2, r2, r3
 80064fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80064fe:	b10b      	cbz	r3, 8006504 <__sflush_r+0x44>
 8006500:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006502:	1ad2      	subs	r2, r2, r3
 8006504:	2300      	movs	r3, #0
 8006506:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006508:	6a21      	ldr	r1, [r4, #32]
 800650a:	4628      	mov	r0, r5
 800650c:	47b0      	blx	r6
 800650e:	1c43      	adds	r3, r0, #1
 8006510:	89a3      	ldrh	r3, [r4, #12]
 8006512:	d106      	bne.n	8006522 <__sflush_r+0x62>
 8006514:	6829      	ldr	r1, [r5, #0]
 8006516:	291d      	cmp	r1, #29
 8006518:	d82b      	bhi.n	8006572 <__sflush_r+0xb2>
 800651a:	4a2a      	ldr	r2, [pc, #168]	@ (80065c4 <__sflush_r+0x104>)
 800651c:	40ca      	lsrs	r2, r1
 800651e:	07d6      	lsls	r6, r2, #31
 8006520:	d527      	bpl.n	8006572 <__sflush_r+0xb2>
 8006522:	2200      	movs	r2, #0
 8006524:	6062      	str	r2, [r4, #4]
 8006526:	04d9      	lsls	r1, r3, #19
 8006528:	6922      	ldr	r2, [r4, #16]
 800652a:	6022      	str	r2, [r4, #0]
 800652c:	d504      	bpl.n	8006538 <__sflush_r+0x78>
 800652e:	1c42      	adds	r2, r0, #1
 8006530:	d101      	bne.n	8006536 <__sflush_r+0x76>
 8006532:	682b      	ldr	r3, [r5, #0]
 8006534:	b903      	cbnz	r3, 8006538 <__sflush_r+0x78>
 8006536:	6560      	str	r0, [r4, #84]	@ 0x54
 8006538:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800653a:	602f      	str	r7, [r5, #0]
 800653c:	b1b9      	cbz	r1, 800656e <__sflush_r+0xae>
 800653e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006542:	4299      	cmp	r1, r3
 8006544:	d002      	beq.n	800654c <__sflush_r+0x8c>
 8006546:	4628      	mov	r0, r5
 8006548:	f7ff feba 	bl	80062c0 <_free_r>
 800654c:	2300      	movs	r3, #0
 800654e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006550:	e00d      	b.n	800656e <__sflush_r+0xae>
 8006552:	2301      	movs	r3, #1
 8006554:	4628      	mov	r0, r5
 8006556:	47b0      	blx	r6
 8006558:	4602      	mov	r2, r0
 800655a:	1c50      	adds	r0, r2, #1
 800655c:	d1c9      	bne.n	80064f2 <__sflush_r+0x32>
 800655e:	682b      	ldr	r3, [r5, #0]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d0c6      	beq.n	80064f2 <__sflush_r+0x32>
 8006564:	2b1d      	cmp	r3, #29
 8006566:	d001      	beq.n	800656c <__sflush_r+0xac>
 8006568:	2b16      	cmp	r3, #22
 800656a:	d11e      	bne.n	80065aa <__sflush_r+0xea>
 800656c:	602f      	str	r7, [r5, #0]
 800656e:	2000      	movs	r0, #0
 8006570:	e022      	b.n	80065b8 <__sflush_r+0xf8>
 8006572:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006576:	b21b      	sxth	r3, r3
 8006578:	e01b      	b.n	80065b2 <__sflush_r+0xf2>
 800657a:	690f      	ldr	r7, [r1, #16]
 800657c:	2f00      	cmp	r7, #0
 800657e:	d0f6      	beq.n	800656e <__sflush_r+0xae>
 8006580:	0793      	lsls	r3, r2, #30
 8006582:	680e      	ldr	r6, [r1, #0]
 8006584:	bf08      	it	eq
 8006586:	694b      	ldreq	r3, [r1, #20]
 8006588:	600f      	str	r7, [r1, #0]
 800658a:	bf18      	it	ne
 800658c:	2300      	movne	r3, #0
 800658e:	eba6 0807 	sub.w	r8, r6, r7
 8006592:	608b      	str	r3, [r1, #8]
 8006594:	f1b8 0f00 	cmp.w	r8, #0
 8006598:	dde9      	ble.n	800656e <__sflush_r+0xae>
 800659a:	6a21      	ldr	r1, [r4, #32]
 800659c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800659e:	4643      	mov	r3, r8
 80065a0:	463a      	mov	r2, r7
 80065a2:	4628      	mov	r0, r5
 80065a4:	47b0      	blx	r6
 80065a6:	2800      	cmp	r0, #0
 80065a8:	dc08      	bgt.n	80065bc <__sflush_r+0xfc>
 80065aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065b2:	81a3      	strh	r3, [r4, #12]
 80065b4:	f04f 30ff 	mov.w	r0, #4294967295
 80065b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065bc:	4407      	add	r7, r0
 80065be:	eba8 0800 	sub.w	r8, r8, r0
 80065c2:	e7e7      	b.n	8006594 <__sflush_r+0xd4>
 80065c4:	20400001 	.word	0x20400001

080065c8 <_fflush_r>:
 80065c8:	b538      	push	{r3, r4, r5, lr}
 80065ca:	690b      	ldr	r3, [r1, #16]
 80065cc:	4605      	mov	r5, r0
 80065ce:	460c      	mov	r4, r1
 80065d0:	b913      	cbnz	r3, 80065d8 <_fflush_r+0x10>
 80065d2:	2500      	movs	r5, #0
 80065d4:	4628      	mov	r0, r5
 80065d6:	bd38      	pop	{r3, r4, r5, pc}
 80065d8:	b118      	cbz	r0, 80065e2 <_fflush_r+0x1a>
 80065da:	6a03      	ldr	r3, [r0, #32]
 80065dc:	b90b      	cbnz	r3, 80065e2 <_fflush_r+0x1a>
 80065de:	f7ff fbf9 	bl	8005dd4 <__sinit>
 80065e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d0f3      	beq.n	80065d2 <_fflush_r+0xa>
 80065ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80065ec:	07d0      	lsls	r0, r2, #31
 80065ee:	d404      	bmi.n	80065fa <_fflush_r+0x32>
 80065f0:	0599      	lsls	r1, r3, #22
 80065f2:	d402      	bmi.n	80065fa <_fflush_r+0x32>
 80065f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80065f6:	f7ff fe42 	bl	800627e <__retarget_lock_acquire_recursive>
 80065fa:	4628      	mov	r0, r5
 80065fc:	4621      	mov	r1, r4
 80065fe:	f7ff ff5f 	bl	80064c0 <__sflush_r>
 8006602:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006604:	07da      	lsls	r2, r3, #31
 8006606:	4605      	mov	r5, r0
 8006608:	d4e4      	bmi.n	80065d4 <_fflush_r+0xc>
 800660a:	89a3      	ldrh	r3, [r4, #12]
 800660c:	059b      	lsls	r3, r3, #22
 800660e:	d4e1      	bmi.n	80065d4 <_fflush_r+0xc>
 8006610:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006612:	f7ff fe35 	bl	8006280 <__retarget_lock_release_recursive>
 8006616:	e7dd      	b.n	80065d4 <_fflush_r+0xc>

08006618 <fiprintf>:
 8006618:	b40e      	push	{r1, r2, r3}
 800661a:	b503      	push	{r0, r1, lr}
 800661c:	4601      	mov	r1, r0
 800661e:	ab03      	add	r3, sp, #12
 8006620:	4805      	ldr	r0, [pc, #20]	@ (8006638 <fiprintf+0x20>)
 8006622:	f853 2b04 	ldr.w	r2, [r3], #4
 8006626:	6800      	ldr	r0, [r0, #0]
 8006628:	9301      	str	r3, [sp, #4]
 800662a:	f000 f8cb 	bl	80067c4 <_vfiprintf_r>
 800662e:	b002      	add	sp, #8
 8006630:	f85d eb04 	ldr.w	lr, [sp], #4
 8006634:	b003      	add	sp, #12
 8006636:	4770      	bx	lr
 8006638:	20000090 	.word	0x20000090

0800663c <__swhatbuf_r>:
 800663c:	b570      	push	{r4, r5, r6, lr}
 800663e:	460c      	mov	r4, r1
 8006640:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006644:	2900      	cmp	r1, #0
 8006646:	b096      	sub	sp, #88	@ 0x58
 8006648:	4615      	mov	r5, r2
 800664a:	461e      	mov	r6, r3
 800664c:	da0d      	bge.n	800666a <__swhatbuf_r+0x2e>
 800664e:	89a3      	ldrh	r3, [r4, #12]
 8006650:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006654:	f04f 0100 	mov.w	r1, #0
 8006658:	bf14      	ite	ne
 800665a:	2340      	movne	r3, #64	@ 0x40
 800665c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006660:	2000      	movs	r0, #0
 8006662:	6031      	str	r1, [r6, #0]
 8006664:	602b      	str	r3, [r5, #0]
 8006666:	b016      	add	sp, #88	@ 0x58
 8006668:	bd70      	pop	{r4, r5, r6, pc}
 800666a:	466a      	mov	r2, sp
 800666c:	f000 f848 	bl	8006700 <_fstat_r>
 8006670:	2800      	cmp	r0, #0
 8006672:	dbec      	blt.n	800664e <__swhatbuf_r+0x12>
 8006674:	9901      	ldr	r1, [sp, #4]
 8006676:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800667a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800667e:	4259      	negs	r1, r3
 8006680:	4159      	adcs	r1, r3
 8006682:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006686:	e7eb      	b.n	8006660 <__swhatbuf_r+0x24>

08006688 <__smakebuf_r>:
 8006688:	898b      	ldrh	r3, [r1, #12]
 800668a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800668c:	079d      	lsls	r5, r3, #30
 800668e:	4606      	mov	r6, r0
 8006690:	460c      	mov	r4, r1
 8006692:	d507      	bpl.n	80066a4 <__smakebuf_r+0x1c>
 8006694:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006698:	6023      	str	r3, [r4, #0]
 800669a:	6123      	str	r3, [r4, #16]
 800669c:	2301      	movs	r3, #1
 800669e:	6163      	str	r3, [r4, #20]
 80066a0:	b003      	add	sp, #12
 80066a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066a4:	ab01      	add	r3, sp, #4
 80066a6:	466a      	mov	r2, sp
 80066a8:	f7ff ffc8 	bl	800663c <__swhatbuf_r>
 80066ac:	9f00      	ldr	r7, [sp, #0]
 80066ae:	4605      	mov	r5, r0
 80066b0:	4639      	mov	r1, r7
 80066b2:	4630      	mov	r0, r6
 80066b4:	f7ff fe78 	bl	80063a8 <_malloc_r>
 80066b8:	b948      	cbnz	r0, 80066ce <__smakebuf_r+0x46>
 80066ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066be:	059a      	lsls	r2, r3, #22
 80066c0:	d4ee      	bmi.n	80066a0 <__smakebuf_r+0x18>
 80066c2:	f023 0303 	bic.w	r3, r3, #3
 80066c6:	f043 0302 	orr.w	r3, r3, #2
 80066ca:	81a3      	strh	r3, [r4, #12]
 80066cc:	e7e2      	b.n	8006694 <__smakebuf_r+0xc>
 80066ce:	89a3      	ldrh	r3, [r4, #12]
 80066d0:	6020      	str	r0, [r4, #0]
 80066d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066d6:	81a3      	strh	r3, [r4, #12]
 80066d8:	9b01      	ldr	r3, [sp, #4]
 80066da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80066de:	b15b      	cbz	r3, 80066f8 <__smakebuf_r+0x70>
 80066e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066e4:	4630      	mov	r0, r6
 80066e6:	f000 f81d 	bl	8006724 <_isatty_r>
 80066ea:	b128      	cbz	r0, 80066f8 <__smakebuf_r+0x70>
 80066ec:	89a3      	ldrh	r3, [r4, #12]
 80066ee:	f023 0303 	bic.w	r3, r3, #3
 80066f2:	f043 0301 	orr.w	r3, r3, #1
 80066f6:	81a3      	strh	r3, [r4, #12]
 80066f8:	89a3      	ldrh	r3, [r4, #12]
 80066fa:	431d      	orrs	r5, r3
 80066fc:	81a5      	strh	r5, [r4, #12]
 80066fe:	e7cf      	b.n	80066a0 <__smakebuf_r+0x18>

08006700 <_fstat_r>:
 8006700:	b538      	push	{r3, r4, r5, lr}
 8006702:	4d07      	ldr	r5, [pc, #28]	@ (8006720 <_fstat_r+0x20>)
 8006704:	2300      	movs	r3, #0
 8006706:	4604      	mov	r4, r0
 8006708:	4608      	mov	r0, r1
 800670a:	4611      	mov	r1, r2
 800670c:	602b      	str	r3, [r5, #0]
 800670e:	f7fb fa9b 	bl	8001c48 <_fstat>
 8006712:	1c43      	adds	r3, r0, #1
 8006714:	d102      	bne.n	800671c <_fstat_r+0x1c>
 8006716:	682b      	ldr	r3, [r5, #0]
 8006718:	b103      	cbz	r3, 800671c <_fstat_r+0x1c>
 800671a:	6023      	str	r3, [r4, #0]
 800671c:	bd38      	pop	{r3, r4, r5, pc}
 800671e:	bf00      	nop
 8006720:	2001346c 	.word	0x2001346c

08006724 <_isatty_r>:
 8006724:	b538      	push	{r3, r4, r5, lr}
 8006726:	4d06      	ldr	r5, [pc, #24]	@ (8006740 <_isatty_r+0x1c>)
 8006728:	2300      	movs	r3, #0
 800672a:	4604      	mov	r4, r0
 800672c:	4608      	mov	r0, r1
 800672e:	602b      	str	r3, [r5, #0]
 8006730:	f7fb fa9a 	bl	8001c68 <_isatty>
 8006734:	1c43      	adds	r3, r0, #1
 8006736:	d102      	bne.n	800673e <_isatty_r+0x1a>
 8006738:	682b      	ldr	r3, [r5, #0]
 800673a:	b103      	cbz	r3, 800673e <_isatty_r+0x1a>
 800673c:	6023      	str	r3, [r4, #0]
 800673e:	bd38      	pop	{r3, r4, r5, pc}
 8006740:	2001346c 	.word	0x2001346c

08006744 <_sbrk_r>:
 8006744:	b538      	push	{r3, r4, r5, lr}
 8006746:	4d06      	ldr	r5, [pc, #24]	@ (8006760 <_sbrk_r+0x1c>)
 8006748:	2300      	movs	r3, #0
 800674a:	4604      	mov	r4, r0
 800674c:	4608      	mov	r0, r1
 800674e:	602b      	str	r3, [r5, #0]
 8006750:	f7fb faa2 	bl	8001c98 <_sbrk>
 8006754:	1c43      	adds	r3, r0, #1
 8006756:	d102      	bne.n	800675e <_sbrk_r+0x1a>
 8006758:	682b      	ldr	r3, [r5, #0]
 800675a:	b103      	cbz	r3, 800675e <_sbrk_r+0x1a>
 800675c:	6023      	str	r3, [r4, #0]
 800675e:	bd38      	pop	{r3, r4, r5, pc}
 8006760:	2001346c 	.word	0x2001346c

08006764 <abort>:
 8006764:	b508      	push	{r3, lr}
 8006766:	2006      	movs	r0, #6
 8006768:	f000 faf8 	bl	8006d5c <raise>
 800676c:	2001      	movs	r0, #1
 800676e:	f7fb fa0f 	bl	8001b90 <_exit>

08006772 <__sfputc_r>:
 8006772:	6893      	ldr	r3, [r2, #8]
 8006774:	3b01      	subs	r3, #1
 8006776:	2b00      	cmp	r3, #0
 8006778:	b410      	push	{r4}
 800677a:	6093      	str	r3, [r2, #8]
 800677c:	da08      	bge.n	8006790 <__sfputc_r+0x1e>
 800677e:	6994      	ldr	r4, [r2, #24]
 8006780:	42a3      	cmp	r3, r4
 8006782:	db01      	blt.n	8006788 <__sfputc_r+0x16>
 8006784:	290a      	cmp	r1, #10
 8006786:	d103      	bne.n	8006790 <__sfputc_r+0x1e>
 8006788:	f85d 4b04 	ldr.w	r4, [sp], #4
 800678c:	f7ff bbf9 	b.w	8005f82 <__swbuf_r>
 8006790:	6813      	ldr	r3, [r2, #0]
 8006792:	1c58      	adds	r0, r3, #1
 8006794:	6010      	str	r0, [r2, #0]
 8006796:	7019      	strb	r1, [r3, #0]
 8006798:	4608      	mov	r0, r1
 800679a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800679e:	4770      	bx	lr

080067a0 <__sfputs_r>:
 80067a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067a2:	4606      	mov	r6, r0
 80067a4:	460f      	mov	r7, r1
 80067a6:	4614      	mov	r4, r2
 80067a8:	18d5      	adds	r5, r2, r3
 80067aa:	42ac      	cmp	r4, r5
 80067ac:	d101      	bne.n	80067b2 <__sfputs_r+0x12>
 80067ae:	2000      	movs	r0, #0
 80067b0:	e007      	b.n	80067c2 <__sfputs_r+0x22>
 80067b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067b6:	463a      	mov	r2, r7
 80067b8:	4630      	mov	r0, r6
 80067ba:	f7ff ffda 	bl	8006772 <__sfputc_r>
 80067be:	1c43      	adds	r3, r0, #1
 80067c0:	d1f3      	bne.n	80067aa <__sfputs_r+0xa>
 80067c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080067c4 <_vfiprintf_r>:
 80067c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067c8:	460d      	mov	r5, r1
 80067ca:	b09d      	sub	sp, #116	@ 0x74
 80067cc:	4614      	mov	r4, r2
 80067ce:	4698      	mov	r8, r3
 80067d0:	4606      	mov	r6, r0
 80067d2:	b118      	cbz	r0, 80067dc <_vfiprintf_r+0x18>
 80067d4:	6a03      	ldr	r3, [r0, #32]
 80067d6:	b90b      	cbnz	r3, 80067dc <_vfiprintf_r+0x18>
 80067d8:	f7ff fafc 	bl	8005dd4 <__sinit>
 80067dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80067de:	07d9      	lsls	r1, r3, #31
 80067e0:	d405      	bmi.n	80067ee <_vfiprintf_r+0x2a>
 80067e2:	89ab      	ldrh	r3, [r5, #12]
 80067e4:	059a      	lsls	r2, r3, #22
 80067e6:	d402      	bmi.n	80067ee <_vfiprintf_r+0x2a>
 80067e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80067ea:	f7ff fd48 	bl	800627e <__retarget_lock_acquire_recursive>
 80067ee:	89ab      	ldrh	r3, [r5, #12]
 80067f0:	071b      	lsls	r3, r3, #28
 80067f2:	d501      	bpl.n	80067f8 <_vfiprintf_r+0x34>
 80067f4:	692b      	ldr	r3, [r5, #16]
 80067f6:	b99b      	cbnz	r3, 8006820 <_vfiprintf_r+0x5c>
 80067f8:	4629      	mov	r1, r5
 80067fa:	4630      	mov	r0, r6
 80067fc:	f7ff fc00 	bl	8006000 <__swsetup_r>
 8006800:	b170      	cbz	r0, 8006820 <_vfiprintf_r+0x5c>
 8006802:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006804:	07dc      	lsls	r4, r3, #31
 8006806:	d504      	bpl.n	8006812 <_vfiprintf_r+0x4e>
 8006808:	f04f 30ff 	mov.w	r0, #4294967295
 800680c:	b01d      	add	sp, #116	@ 0x74
 800680e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006812:	89ab      	ldrh	r3, [r5, #12]
 8006814:	0598      	lsls	r0, r3, #22
 8006816:	d4f7      	bmi.n	8006808 <_vfiprintf_r+0x44>
 8006818:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800681a:	f7ff fd31 	bl	8006280 <__retarget_lock_release_recursive>
 800681e:	e7f3      	b.n	8006808 <_vfiprintf_r+0x44>
 8006820:	2300      	movs	r3, #0
 8006822:	9309      	str	r3, [sp, #36]	@ 0x24
 8006824:	2320      	movs	r3, #32
 8006826:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800682a:	f8cd 800c 	str.w	r8, [sp, #12]
 800682e:	2330      	movs	r3, #48	@ 0x30
 8006830:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80069e0 <_vfiprintf_r+0x21c>
 8006834:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006838:	f04f 0901 	mov.w	r9, #1
 800683c:	4623      	mov	r3, r4
 800683e:	469a      	mov	sl, r3
 8006840:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006844:	b10a      	cbz	r2, 800684a <_vfiprintf_r+0x86>
 8006846:	2a25      	cmp	r2, #37	@ 0x25
 8006848:	d1f9      	bne.n	800683e <_vfiprintf_r+0x7a>
 800684a:	ebba 0b04 	subs.w	fp, sl, r4
 800684e:	d00b      	beq.n	8006868 <_vfiprintf_r+0xa4>
 8006850:	465b      	mov	r3, fp
 8006852:	4622      	mov	r2, r4
 8006854:	4629      	mov	r1, r5
 8006856:	4630      	mov	r0, r6
 8006858:	f7ff ffa2 	bl	80067a0 <__sfputs_r>
 800685c:	3001      	adds	r0, #1
 800685e:	f000 80a7 	beq.w	80069b0 <_vfiprintf_r+0x1ec>
 8006862:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006864:	445a      	add	r2, fp
 8006866:	9209      	str	r2, [sp, #36]	@ 0x24
 8006868:	f89a 3000 	ldrb.w	r3, [sl]
 800686c:	2b00      	cmp	r3, #0
 800686e:	f000 809f 	beq.w	80069b0 <_vfiprintf_r+0x1ec>
 8006872:	2300      	movs	r3, #0
 8006874:	f04f 32ff 	mov.w	r2, #4294967295
 8006878:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800687c:	f10a 0a01 	add.w	sl, sl, #1
 8006880:	9304      	str	r3, [sp, #16]
 8006882:	9307      	str	r3, [sp, #28]
 8006884:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006888:	931a      	str	r3, [sp, #104]	@ 0x68
 800688a:	4654      	mov	r4, sl
 800688c:	2205      	movs	r2, #5
 800688e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006892:	4853      	ldr	r0, [pc, #332]	@ (80069e0 <_vfiprintf_r+0x21c>)
 8006894:	f7f9 fcb4 	bl	8000200 <memchr>
 8006898:	9a04      	ldr	r2, [sp, #16]
 800689a:	b9d8      	cbnz	r0, 80068d4 <_vfiprintf_r+0x110>
 800689c:	06d1      	lsls	r1, r2, #27
 800689e:	bf44      	itt	mi
 80068a0:	2320      	movmi	r3, #32
 80068a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068a6:	0713      	lsls	r3, r2, #28
 80068a8:	bf44      	itt	mi
 80068aa:	232b      	movmi	r3, #43	@ 0x2b
 80068ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068b0:	f89a 3000 	ldrb.w	r3, [sl]
 80068b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80068b6:	d015      	beq.n	80068e4 <_vfiprintf_r+0x120>
 80068b8:	9a07      	ldr	r2, [sp, #28]
 80068ba:	4654      	mov	r4, sl
 80068bc:	2000      	movs	r0, #0
 80068be:	f04f 0c0a 	mov.w	ip, #10
 80068c2:	4621      	mov	r1, r4
 80068c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068c8:	3b30      	subs	r3, #48	@ 0x30
 80068ca:	2b09      	cmp	r3, #9
 80068cc:	d94b      	bls.n	8006966 <_vfiprintf_r+0x1a2>
 80068ce:	b1b0      	cbz	r0, 80068fe <_vfiprintf_r+0x13a>
 80068d0:	9207      	str	r2, [sp, #28]
 80068d2:	e014      	b.n	80068fe <_vfiprintf_r+0x13a>
 80068d4:	eba0 0308 	sub.w	r3, r0, r8
 80068d8:	fa09 f303 	lsl.w	r3, r9, r3
 80068dc:	4313      	orrs	r3, r2
 80068de:	9304      	str	r3, [sp, #16]
 80068e0:	46a2      	mov	sl, r4
 80068e2:	e7d2      	b.n	800688a <_vfiprintf_r+0xc6>
 80068e4:	9b03      	ldr	r3, [sp, #12]
 80068e6:	1d19      	adds	r1, r3, #4
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	9103      	str	r1, [sp, #12]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	bfbb      	ittet	lt
 80068f0:	425b      	neglt	r3, r3
 80068f2:	f042 0202 	orrlt.w	r2, r2, #2
 80068f6:	9307      	strge	r3, [sp, #28]
 80068f8:	9307      	strlt	r3, [sp, #28]
 80068fa:	bfb8      	it	lt
 80068fc:	9204      	strlt	r2, [sp, #16]
 80068fe:	7823      	ldrb	r3, [r4, #0]
 8006900:	2b2e      	cmp	r3, #46	@ 0x2e
 8006902:	d10a      	bne.n	800691a <_vfiprintf_r+0x156>
 8006904:	7863      	ldrb	r3, [r4, #1]
 8006906:	2b2a      	cmp	r3, #42	@ 0x2a
 8006908:	d132      	bne.n	8006970 <_vfiprintf_r+0x1ac>
 800690a:	9b03      	ldr	r3, [sp, #12]
 800690c:	1d1a      	adds	r2, r3, #4
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	9203      	str	r2, [sp, #12]
 8006912:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006916:	3402      	adds	r4, #2
 8006918:	9305      	str	r3, [sp, #20]
 800691a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80069f0 <_vfiprintf_r+0x22c>
 800691e:	7821      	ldrb	r1, [r4, #0]
 8006920:	2203      	movs	r2, #3
 8006922:	4650      	mov	r0, sl
 8006924:	f7f9 fc6c 	bl	8000200 <memchr>
 8006928:	b138      	cbz	r0, 800693a <_vfiprintf_r+0x176>
 800692a:	9b04      	ldr	r3, [sp, #16]
 800692c:	eba0 000a 	sub.w	r0, r0, sl
 8006930:	2240      	movs	r2, #64	@ 0x40
 8006932:	4082      	lsls	r2, r0
 8006934:	4313      	orrs	r3, r2
 8006936:	3401      	adds	r4, #1
 8006938:	9304      	str	r3, [sp, #16]
 800693a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800693e:	4829      	ldr	r0, [pc, #164]	@ (80069e4 <_vfiprintf_r+0x220>)
 8006940:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006944:	2206      	movs	r2, #6
 8006946:	f7f9 fc5b 	bl	8000200 <memchr>
 800694a:	2800      	cmp	r0, #0
 800694c:	d03f      	beq.n	80069ce <_vfiprintf_r+0x20a>
 800694e:	4b26      	ldr	r3, [pc, #152]	@ (80069e8 <_vfiprintf_r+0x224>)
 8006950:	bb1b      	cbnz	r3, 800699a <_vfiprintf_r+0x1d6>
 8006952:	9b03      	ldr	r3, [sp, #12]
 8006954:	3307      	adds	r3, #7
 8006956:	f023 0307 	bic.w	r3, r3, #7
 800695a:	3308      	adds	r3, #8
 800695c:	9303      	str	r3, [sp, #12]
 800695e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006960:	443b      	add	r3, r7
 8006962:	9309      	str	r3, [sp, #36]	@ 0x24
 8006964:	e76a      	b.n	800683c <_vfiprintf_r+0x78>
 8006966:	fb0c 3202 	mla	r2, ip, r2, r3
 800696a:	460c      	mov	r4, r1
 800696c:	2001      	movs	r0, #1
 800696e:	e7a8      	b.n	80068c2 <_vfiprintf_r+0xfe>
 8006970:	2300      	movs	r3, #0
 8006972:	3401      	adds	r4, #1
 8006974:	9305      	str	r3, [sp, #20]
 8006976:	4619      	mov	r1, r3
 8006978:	f04f 0c0a 	mov.w	ip, #10
 800697c:	4620      	mov	r0, r4
 800697e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006982:	3a30      	subs	r2, #48	@ 0x30
 8006984:	2a09      	cmp	r2, #9
 8006986:	d903      	bls.n	8006990 <_vfiprintf_r+0x1cc>
 8006988:	2b00      	cmp	r3, #0
 800698a:	d0c6      	beq.n	800691a <_vfiprintf_r+0x156>
 800698c:	9105      	str	r1, [sp, #20]
 800698e:	e7c4      	b.n	800691a <_vfiprintf_r+0x156>
 8006990:	fb0c 2101 	mla	r1, ip, r1, r2
 8006994:	4604      	mov	r4, r0
 8006996:	2301      	movs	r3, #1
 8006998:	e7f0      	b.n	800697c <_vfiprintf_r+0x1b8>
 800699a:	ab03      	add	r3, sp, #12
 800699c:	9300      	str	r3, [sp, #0]
 800699e:	462a      	mov	r2, r5
 80069a0:	4b12      	ldr	r3, [pc, #72]	@ (80069ec <_vfiprintf_r+0x228>)
 80069a2:	a904      	add	r1, sp, #16
 80069a4:	4630      	mov	r0, r6
 80069a6:	f3af 8000 	nop.w
 80069aa:	4607      	mov	r7, r0
 80069ac:	1c78      	adds	r0, r7, #1
 80069ae:	d1d6      	bne.n	800695e <_vfiprintf_r+0x19a>
 80069b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069b2:	07d9      	lsls	r1, r3, #31
 80069b4:	d405      	bmi.n	80069c2 <_vfiprintf_r+0x1fe>
 80069b6:	89ab      	ldrh	r3, [r5, #12]
 80069b8:	059a      	lsls	r2, r3, #22
 80069ba:	d402      	bmi.n	80069c2 <_vfiprintf_r+0x1fe>
 80069bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80069be:	f7ff fc5f 	bl	8006280 <__retarget_lock_release_recursive>
 80069c2:	89ab      	ldrh	r3, [r5, #12]
 80069c4:	065b      	lsls	r3, r3, #25
 80069c6:	f53f af1f 	bmi.w	8006808 <_vfiprintf_r+0x44>
 80069ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80069cc:	e71e      	b.n	800680c <_vfiprintf_r+0x48>
 80069ce:	ab03      	add	r3, sp, #12
 80069d0:	9300      	str	r3, [sp, #0]
 80069d2:	462a      	mov	r2, r5
 80069d4:	4b05      	ldr	r3, [pc, #20]	@ (80069ec <_vfiprintf_r+0x228>)
 80069d6:	a904      	add	r1, sp, #16
 80069d8:	4630      	mov	r0, r6
 80069da:	f000 f879 	bl	8006ad0 <_printf_i>
 80069de:	e7e4      	b.n	80069aa <_vfiprintf_r+0x1e6>
 80069e0:	0800ecae 	.word	0x0800ecae
 80069e4:	0800ecb8 	.word	0x0800ecb8
 80069e8:	00000000 	.word	0x00000000
 80069ec:	080067a1 	.word	0x080067a1
 80069f0:	0800ecb4 	.word	0x0800ecb4

080069f4 <_printf_common>:
 80069f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069f8:	4616      	mov	r6, r2
 80069fa:	4698      	mov	r8, r3
 80069fc:	688a      	ldr	r2, [r1, #8]
 80069fe:	690b      	ldr	r3, [r1, #16]
 8006a00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006a04:	4293      	cmp	r3, r2
 8006a06:	bfb8      	it	lt
 8006a08:	4613      	movlt	r3, r2
 8006a0a:	6033      	str	r3, [r6, #0]
 8006a0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006a10:	4607      	mov	r7, r0
 8006a12:	460c      	mov	r4, r1
 8006a14:	b10a      	cbz	r2, 8006a1a <_printf_common+0x26>
 8006a16:	3301      	adds	r3, #1
 8006a18:	6033      	str	r3, [r6, #0]
 8006a1a:	6823      	ldr	r3, [r4, #0]
 8006a1c:	0699      	lsls	r1, r3, #26
 8006a1e:	bf42      	ittt	mi
 8006a20:	6833      	ldrmi	r3, [r6, #0]
 8006a22:	3302      	addmi	r3, #2
 8006a24:	6033      	strmi	r3, [r6, #0]
 8006a26:	6825      	ldr	r5, [r4, #0]
 8006a28:	f015 0506 	ands.w	r5, r5, #6
 8006a2c:	d106      	bne.n	8006a3c <_printf_common+0x48>
 8006a2e:	f104 0a19 	add.w	sl, r4, #25
 8006a32:	68e3      	ldr	r3, [r4, #12]
 8006a34:	6832      	ldr	r2, [r6, #0]
 8006a36:	1a9b      	subs	r3, r3, r2
 8006a38:	42ab      	cmp	r3, r5
 8006a3a:	dc26      	bgt.n	8006a8a <_printf_common+0x96>
 8006a3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006a40:	6822      	ldr	r2, [r4, #0]
 8006a42:	3b00      	subs	r3, #0
 8006a44:	bf18      	it	ne
 8006a46:	2301      	movne	r3, #1
 8006a48:	0692      	lsls	r2, r2, #26
 8006a4a:	d42b      	bmi.n	8006aa4 <_printf_common+0xb0>
 8006a4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006a50:	4641      	mov	r1, r8
 8006a52:	4638      	mov	r0, r7
 8006a54:	47c8      	blx	r9
 8006a56:	3001      	adds	r0, #1
 8006a58:	d01e      	beq.n	8006a98 <_printf_common+0xa4>
 8006a5a:	6823      	ldr	r3, [r4, #0]
 8006a5c:	6922      	ldr	r2, [r4, #16]
 8006a5e:	f003 0306 	and.w	r3, r3, #6
 8006a62:	2b04      	cmp	r3, #4
 8006a64:	bf02      	ittt	eq
 8006a66:	68e5      	ldreq	r5, [r4, #12]
 8006a68:	6833      	ldreq	r3, [r6, #0]
 8006a6a:	1aed      	subeq	r5, r5, r3
 8006a6c:	68a3      	ldr	r3, [r4, #8]
 8006a6e:	bf0c      	ite	eq
 8006a70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a74:	2500      	movne	r5, #0
 8006a76:	4293      	cmp	r3, r2
 8006a78:	bfc4      	itt	gt
 8006a7a:	1a9b      	subgt	r3, r3, r2
 8006a7c:	18ed      	addgt	r5, r5, r3
 8006a7e:	2600      	movs	r6, #0
 8006a80:	341a      	adds	r4, #26
 8006a82:	42b5      	cmp	r5, r6
 8006a84:	d11a      	bne.n	8006abc <_printf_common+0xc8>
 8006a86:	2000      	movs	r0, #0
 8006a88:	e008      	b.n	8006a9c <_printf_common+0xa8>
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	4652      	mov	r2, sl
 8006a8e:	4641      	mov	r1, r8
 8006a90:	4638      	mov	r0, r7
 8006a92:	47c8      	blx	r9
 8006a94:	3001      	adds	r0, #1
 8006a96:	d103      	bne.n	8006aa0 <_printf_common+0xac>
 8006a98:	f04f 30ff 	mov.w	r0, #4294967295
 8006a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aa0:	3501      	adds	r5, #1
 8006aa2:	e7c6      	b.n	8006a32 <_printf_common+0x3e>
 8006aa4:	18e1      	adds	r1, r4, r3
 8006aa6:	1c5a      	adds	r2, r3, #1
 8006aa8:	2030      	movs	r0, #48	@ 0x30
 8006aaa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006aae:	4422      	add	r2, r4
 8006ab0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006ab4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ab8:	3302      	adds	r3, #2
 8006aba:	e7c7      	b.n	8006a4c <_printf_common+0x58>
 8006abc:	2301      	movs	r3, #1
 8006abe:	4622      	mov	r2, r4
 8006ac0:	4641      	mov	r1, r8
 8006ac2:	4638      	mov	r0, r7
 8006ac4:	47c8      	blx	r9
 8006ac6:	3001      	adds	r0, #1
 8006ac8:	d0e6      	beq.n	8006a98 <_printf_common+0xa4>
 8006aca:	3601      	adds	r6, #1
 8006acc:	e7d9      	b.n	8006a82 <_printf_common+0x8e>
	...

08006ad0 <_printf_i>:
 8006ad0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ad4:	7e0f      	ldrb	r7, [r1, #24]
 8006ad6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ad8:	2f78      	cmp	r7, #120	@ 0x78
 8006ada:	4691      	mov	r9, r2
 8006adc:	4680      	mov	r8, r0
 8006ade:	460c      	mov	r4, r1
 8006ae0:	469a      	mov	sl, r3
 8006ae2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006ae6:	d807      	bhi.n	8006af8 <_printf_i+0x28>
 8006ae8:	2f62      	cmp	r7, #98	@ 0x62
 8006aea:	d80a      	bhi.n	8006b02 <_printf_i+0x32>
 8006aec:	2f00      	cmp	r7, #0
 8006aee:	f000 80d1 	beq.w	8006c94 <_printf_i+0x1c4>
 8006af2:	2f58      	cmp	r7, #88	@ 0x58
 8006af4:	f000 80b8 	beq.w	8006c68 <_printf_i+0x198>
 8006af8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006afc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006b00:	e03a      	b.n	8006b78 <_printf_i+0xa8>
 8006b02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006b06:	2b15      	cmp	r3, #21
 8006b08:	d8f6      	bhi.n	8006af8 <_printf_i+0x28>
 8006b0a:	a101      	add	r1, pc, #4	@ (adr r1, 8006b10 <_printf_i+0x40>)
 8006b0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b10:	08006b69 	.word	0x08006b69
 8006b14:	08006b7d 	.word	0x08006b7d
 8006b18:	08006af9 	.word	0x08006af9
 8006b1c:	08006af9 	.word	0x08006af9
 8006b20:	08006af9 	.word	0x08006af9
 8006b24:	08006af9 	.word	0x08006af9
 8006b28:	08006b7d 	.word	0x08006b7d
 8006b2c:	08006af9 	.word	0x08006af9
 8006b30:	08006af9 	.word	0x08006af9
 8006b34:	08006af9 	.word	0x08006af9
 8006b38:	08006af9 	.word	0x08006af9
 8006b3c:	08006c7b 	.word	0x08006c7b
 8006b40:	08006ba7 	.word	0x08006ba7
 8006b44:	08006c35 	.word	0x08006c35
 8006b48:	08006af9 	.word	0x08006af9
 8006b4c:	08006af9 	.word	0x08006af9
 8006b50:	08006c9d 	.word	0x08006c9d
 8006b54:	08006af9 	.word	0x08006af9
 8006b58:	08006ba7 	.word	0x08006ba7
 8006b5c:	08006af9 	.word	0x08006af9
 8006b60:	08006af9 	.word	0x08006af9
 8006b64:	08006c3d 	.word	0x08006c3d
 8006b68:	6833      	ldr	r3, [r6, #0]
 8006b6a:	1d1a      	adds	r2, r3, #4
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	6032      	str	r2, [r6, #0]
 8006b70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e09c      	b.n	8006cb6 <_printf_i+0x1e6>
 8006b7c:	6833      	ldr	r3, [r6, #0]
 8006b7e:	6820      	ldr	r0, [r4, #0]
 8006b80:	1d19      	adds	r1, r3, #4
 8006b82:	6031      	str	r1, [r6, #0]
 8006b84:	0606      	lsls	r6, r0, #24
 8006b86:	d501      	bpl.n	8006b8c <_printf_i+0xbc>
 8006b88:	681d      	ldr	r5, [r3, #0]
 8006b8a:	e003      	b.n	8006b94 <_printf_i+0xc4>
 8006b8c:	0645      	lsls	r5, r0, #25
 8006b8e:	d5fb      	bpl.n	8006b88 <_printf_i+0xb8>
 8006b90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b94:	2d00      	cmp	r5, #0
 8006b96:	da03      	bge.n	8006ba0 <_printf_i+0xd0>
 8006b98:	232d      	movs	r3, #45	@ 0x2d
 8006b9a:	426d      	negs	r5, r5
 8006b9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ba0:	4858      	ldr	r0, [pc, #352]	@ (8006d04 <_printf_i+0x234>)
 8006ba2:	230a      	movs	r3, #10
 8006ba4:	e011      	b.n	8006bca <_printf_i+0xfa>
 8006ba6:	6821      	ldr	r1, [r4, #0]
 8006ba8:	6833      	ldr	r3, [r6, #0]
 8006baa:	0608      	lsls	r0, r1, #24
 8006bac:	f853 5b04 	ldr.w	r5, [r3], #4
 8006bb0:	d402      	bmi.n	8006bb8 <_printf_i+0xe8>
 8006bb2:	0649      	lsls	r1, r1, #25
 8006bb4:	bf48      	it	mi
 8006bb6:	b2ad      	uxthmi	r5, r5
 8006bb8:	2f6f      	cmp	r7, #111	@ 0x6f
 8006bba:	4852      	ldr	r0, [pc, #328]	@ (8006d04 <_printf_i+0x234>)
 8006bbc:	6033      	str	r3, [r6, #0]
 8006bbe:	bf14      	ite	ne
 8006bc0:	230a      	movne	r3, #10
 8006bc2:	2308      	moveq	r3, #8
 8006bc4:	2100      	movs	r1, #0
 8006bc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006bca:	6866      	ldr	r6, [r4, #4]
 8006bcc:	60a6      	str	r6, [r4, #8]
 8006bce:	2e00      	cmp	r6, #0
 8006bd0:	db05      	blt.n	8006bde <_printf_i+0x10e>
 8006bd2:	6821      	ldr	r1, [r4, #0]
 8006bd4:	432e      	orrs	r6, r5
 8006bd6:	f021 0104 	bic.w	r1, r1, #4
 8006bda:	6021      	str	r1, [r4, #0]
 8006bdc:	d04b      	beq.n	8006c76 <_printf_i+0x1a6>
 8006bde:	4616      	mov	r6, r2
 8006be0:	fbb5 f1f3 	udiv	r1, r5, r3
 8006be4:	fb03 5711 	mls	r7, r3, r1, r5
 8006be8:	5dc7      	ldrb	r7, [r0, r7]
 8006bea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006bee:	462f      	mov	r7, r5
 8006bf0:	42bb      	cmp	r3, r7
 8006bf2:	460d      	mov	r5, r1
 8006bf4:	d9f4      	bls.n	8006be0 <_printf_i+0x110>
 8006bf6:	2b08      	cmp	r3, #8
 8006bf8:	d10b      	bne.n	8006c12 <_printf_i+0x142>
 8006bfa:	6823      	ldr	r3, [r4, #0]
 8006bfc:	07df      	lsls	r7, r3, #31
 8006bfe:	d508      	bpl.n	8006c12 <_printf_i+0x142>
 8006c00:	6923      	ldr	r3, [r4, #16]
 8006c02:	6861      	ldr	r1, [r4, #4]
 8006c04:	4299      	cmp	r1, r3
 8006c06:	bfde      	ittt	le
 8006c08:	2330      	movle	r3, #48	@ 0x30
 8006c0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006c0e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006c12:	1b92      	subs	r2, r2, r6
 8006c14:	6122      	str	r2, [r4, #16]
 8006c16:	f8cd a000 	str.w	sl, [sp]
 8006c1a:	464b      	mov	r3, r9
 8006c1c:	aa03      	add	r2, sp, #12
 8006c1e:	4621      	mov	r1, r4
 8006c20:	4640      	mov	r0, r8
 8006c22:	f7ff fee7 	bl	80069f4 <_printf_common>
 8006c26:	3001      	adds	r0, #1
 8006c28:	d14a      	bne.n	8006cc0 <_printf_i+0x1f0>
 8006c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8006c2e:	b004      	add	sp, #16
 8006c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c34:	6823      	ldr	r3, [r4, #0]
 8006c36:	f043 0320 	orr.w	r3, r3, #32
 8006c3a:	6023      	str	r3, [r4, #0]
 8006c3c:	4832      	ldr	r0, [pc, #200]	@ (8006d08 <_printf_i+0x238>)
 8006c3e:	2778      	movs	r7, #120	@ 0x78
 8006c40:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006c44:	6823      	ldr	r3, [r4, #0]
 8006c46:	6831      	ldr	r1, [r6, #0]
 8006c48:	061f      	lsls	r7, r3, #24
 8006c4a:	f851 5b04 	ldr.w	r5, [r1], #4
 8006c4e:	d402      	bmi.n	8006c56 <_printf_i+0x186>
 8006c50:	065f      	lsls	r7, r3, #25
 8006c52:	bf48      	it	mi
 8006c54:	b2ad      	uxthmi	r5, r5
 8006c56:	6031      	str	r1, [r6, #0]
 8006c58:	07d9      	lsls	r1, r3, #31
 8006c5a:	bf44      	itt	mi
 8006c5c:	f043 0320 	orrmi.w	r3, r3, #32
 8006c60:	6023      	strmi	r3, [r4, #0]
 8006c62:	b11d      	cbz	r5, 8006c6c <_printf_i+0x19c>
 8006c64:	2310      	movs	r3, #16
 8006c66:	e7ad      	b.n	8006bc4 <_printf_i+0xf4>
 8006c68:	4826      	ldr	r0, [pc, #152]	@ (8006d04 <_printf_i+0x234>)
 8006c6a:	e7e9      	b.n	8006c40 <_printf_i+0x170>
 8006c6c:	6823      	ldr	r3, [r4, #0]
 8006c6e:	f023 0320 	bic.w	r3, r3, #32
 8006c72:	6023      	str	r3, [r4, #0]
 8006c74:	e7f6      	b.n	8006c64 <_printf_i+0x194>
 8006c76:	4616      	mov	r6, r2
 8006c78:	e7bd      	b.n	8006bf6 <_printf_i+0x126>
 8006c7a:	6833      	ldr	r3, [r6, #0]
 8006c7c:	6825      	ldr	r5, [r4, #0]
 8006c7e:	6961      	ldr	r1, [r4, #20]
 8006c80:	1d18      	adds	r0, r3, #4
 8006c82:	6030      	str	r0, [r6, #0]
 8006c84:	062e      	lsls	r6, r5, #24
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	d501      	bpl.n	8006c8e <_printf_i+0x1be>
 8006c8a:	6019      	str	r1, [r3, #0]
 8006c8c:	e002      	b.n	8006c94 <_printf_i+0x1c4>
 8006c8e:	0668      	lsls	r0, r5, #25
 8006c90:	d5fb      	bpl.n	8006c8a <_printf_i+0x1ba>
 8006c92:	8019      	strh	r1, [r3, #0]
 8006c94:	2300      	movs	r3, #0
 8006c96:	6123      	str	r3, [r4, #16]
 8006c98:	4616      	mov	r6, r2
 8006c9a:	e7bc      	b.n	8006c16 <_printf_i+0x146>
 8006c9c:	6833      	ldr	r3, [r6, #0]
 8006c9e:	1d1a      	adds	r2, r3, #4
 8006ca0:	6032      	str	r2, [r6, #0]
 8006ca2:	681e      	ldr	r6, [r3, #0]
 8006ca4:	6862      	ldr	r2, [r4, #4]
 8006ca6:	2100      	movs	r1, #0
 8006ca8:	4630      	mov	r0, r6
 8006caa:	f7f9 faa9 	bl	8000200 <memchr>
 8006cae:	b108      	cbz	r0, 8006cb4 <_printf_i+0x1e4>
 8006cb0:	1b80      	subs	r0, r0, r6
 8006cb2:	6060      	str	r0, [r4, #4]
 8006cb4:	6863      	ldr	r3, [r4, #4]
 8006cb6:	6123      	str	r3, [r4, #16]
 8006cb8:	2300      	movs	r3, #0
 8006cba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cbe:	e7aa      	b.n	8006c16 <_printf_i+0x146>
 8006cc0:	6923      	ldr	r3, [r4, #16]
 8006cc2:	4632      	mov	r2, r6
 8006cc4:	4649      	mov	r1, r9
 8006cc6:	4640      	mov	r0, r8
 8006cc8:	47d0      	blx	sl
 8006cca:	3001      	adds	r0, #1
 8006ccc:	d0ad      	beq.n	8006c2a <_printf_i+0x15a>
 8006cce:	6823      	ldr	r3, [r4, #0]
 8006cd0:	079b      	lsls	r3, r3, #30
 8006cd2:	d413      	bmi.n	8006cfc <_printf_i+0x22c>
 8006cd4:	68e0      	ldr	r0, [r4, #12]
 8006cd6:	9b03      	ldr	r3, [sp, #12]
 8006cd8:	4298      	cmp	r0, r3
 8006cda:	bfb8      	it	lt
 8006cdc:	4618      	movlt	r0, r3
 8006cde:	e7a6      	b.n	8006c2e <_printf_i+0x15e>
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	4632      	mov	r2, r6
 8006ce4:	4649      	mov	r1, r9
 8006ce6:	4640      	mov	r0, r8
 8006ce8:	47d0      	blx	sl
 8006cea:	3001      	adds	r0, #1
 8006cec:	d09d      	beq.n	8006c2a <_printf_i+0x15a>
 8006cee:	3501      	adds	r5, #1
 8006cf0:	68e3      	ldr	r3, [r4, #12]
 8006cf2:	9903      	ldr	r1, [sp, #12]
 8006cf4:	1a5b      	subs	r3, r3, r1
 8006cf6:	42ab      	cmp	r3, r5
 8006cf8:	dcf2      	bgt.n	8006ce0 <_printf_i+0x210>
 8006cfa:	e7eb      	b.n	8006cd4 <_printf_i+0x204>
 8006cfc:	2500      	movs	r5, #0
 8006cfe:	f104 0619 	add.w	r6, r4, #25
 8006d02:	e7f5      	b.n	8006cf0 <_printf_i+0x220>
 8006d04:	0800ecbf 	.word	0x0800ecbf
 8006d08:	0800ecd0 	.word	0x0800ecd0

08006d0c <_raise_r>:
 8006d0c:	291f      	cmp	r1, #31
 8006d0e:	b538      	push	{r3, r4, r5, lr}
 8006d10:	4605      	mov	r5, r0
 8006d12:	460c      	mov	r4, r1
 8006d14:	d904      	bls.n	8006d20 <_raise_r+0x14>
 8006d16:	2316      	movs	r3, #22
 8006d18:	6003      	str	r3, [r0, #0]
 8006d1a:	f04f 30ff 	mov.w	r0, #4294967295
 8006d1e:	bd38      	pop	{r3, r4, r5, pc}
 8006d20:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006d22:	b112      	cbz	r2, 8006d2a <_raise_r+0x1e>
 8006d24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006d28:	b94b      	cbnz	r3, 8006d3e <_raise_r+0x32>
 8006d2a:	4628      	mov	r0, r5
 8006d2c:	f000 f830 	bl	8006d90 <_getpid_r>
 8006d30:	4622      	mov	r2, r4
 8006d32:	4601      	mov	r1, r0
 8006d34:	4628      	mov	r0, r5
 8006d36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d3a:	f000 b817 	b.w	8006d6c <_kill_r>
 8006d3e:	2b01      	cmp	r3, #1
 8006d40:	d00a      	beq.n	8006d58 <_raise_r+0x4c>
 8006d42:	1c59      	adds	r1, r3, #1
 8006d44:	d103      	bne.n	8006d4e <_raise_r+0x42>
 8006d46:	2316      	movs	r3, #22
 8006d48:	6003      	str	r3, [r0, #0]
 8006d4a:	2001      	movs	r0, #1
 8006d4c:	e7e7      	b.n	8006d1e <_raise_r+0x12>
 8006d4e:	2100      	movs	r1, #0
 8006d50:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006d54:	4620      	mov	r0, r4
 8006d56:	4798      	blx	r3
 8006d58:	2000      	movs	r0, #0
 8006d5a:	e7e0      	b.n	8006d1e <_raise_r+0x12>

08006d5c <raise>:
 8006d5c:	4b02      	ldr	r3, [pc, #8]	@ (8006d68 <raise+0xc>)
 8006d5e:	4601      	mov	r1, r0
 8006d60:	6818      	ldr	r0, [r3, #0]
 8006d62:	f7ff bfd3 	b.w	8006d0c <_raise_r>
 8006d66:	bf00      	nop
 8006d68:	20000090 	.word	0x20000090

08006d6c <_kill_r>:
 8006d6c:	b538      	push	{r3, r4, r5, lr}
 8006d6e:	4d07      	ldr	r5, [pc, #28]	@ (8006d8c <_kill_r+0x20>)
 8006d70:	2300      	movs	r3, #0
 8006d72:	4604      	mov	r4, r0
 8006d74:	4608      	mov	r0, r1
 8006d76:	4611      	mov	r1, r2
 8006d78:	602b      	str	r3, [r5, #0]
 8006d7a:	f7fa feeb 	bl	8001b54 <_kill>
 8006d7e:	1c43      	adds	r3, r0, #1
 8006d80:	d102      	bne.n	8006d88 <_kill_r+0x1c>
 8006d82:	682b      	ldr	r3, [r5, #0]
 8006d84:	b103      	cbz	r3, 8006d88 <_kill_r+0x1c>
 8006d86:	6023      	str	r3, [r4, #0]
 8006d88:	bd38      	pop	{r3, r4, r5, pc}
 8006d8a:	bf00      	nop
 8006d8c:	2001346c 	.word	0x2001346c

08006d90 <_getpid_r>:
 8006d90:	f7fa bed8 	b.w	8001b44 <_getpid>

08006d94 <_init>:
 8006d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d96:	bf00      	nop
 8006d98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d9a:	bc08      	pop	{r3}
 8006d9c:	469e      	mov	lr, r3
 8006d9e:	4770      	bx	lr

08006da0 <_fini>:
 8006da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006da2:	bf00      	nop
 8006da4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006da6:	bc08      	pop	{r3}
 8006da8:	469e      	mov	lr, r3
 8006daa:	4770      	bx	lr
