


ARM Macro Assembler    Page 1 


    1 00000000         ; THE SOLUTION OF LAB 6 QUESTION #2
    2 00000000         
    3 00000000         ; Standard definitions of Mode bits and Interrupt (I & F
                       ) flags in PSRs
    4 00000000         
    5 00000000 00000010 
                       Mode_USR
                               EQU              0x10
    6 00000000 00000011 
                       Mode_FIQ
                               EQU              0x11
    7 00000000 00000012 
                       Mode_IRQ
                               EQU              0x12
    8 00000000 00000013 
                       Mode_SVC
                               EQU              0x13
    9 00000000 00000017 
                       Mode_ABT
                               EQU              0x17
   10 00000000 0000001B 
                       Mode_UND
                               EQU              0x1B
   11 00000000 0000001F 
                       Mode_SYS
                               EQU              0x1F
   12 00000000         
   13 00000000 00000080 
                       I_Bit   EQU              0x80        ; when I bit is set
                                                            , IRQ is disabled
   14 00000000 00000040 
                       F_Bit   EQU              0x40        ; when F bit is set
                                                            , FIQ is disabled
   15 00000000         
   16 00000000 00000080 
                       UND_Stack_Size
                               EQU              0x00000080
   17 00000000 00000080 
                       SVC_Stack_Size
                               EQU              0x00000080
   18 00000000 00000000 
                       ABT_Stack_Size
                               EQU              0x00000000
   19 00000000 00000000 
                       FIQ_Stack_Size
                               EQU              0x00000000
   20 00000000 00000080 
                       IRQ_Stack_Size
                               EQU              0x00000080
   21 00000000 00000400 
                       USR_Stack_Size
                               EQU              0x00000400
   22 00000000         
   24 00000000 00000180 
                       ISR_Stack_Size
                               EQU              (UND_Stack_Size + SVC_Stack_Siz
e + ABT_Stack_Size +                           FIQ_Stack_Size + IRQ_Stack_Size
)
   25 00000000         



ARM Macro Assembler    Page 2 


   26 00000000                 AREA             STACK, NOINIT, READWRITE, ALIGN
=3
   27 00000000         
   28 00000000         Stack_Mem
                               SPACE            USR_Stack_Size
   29 00000400         __initial_sp
                               SPACE            ISR_Stack_Size
   30 00000580         
   31 00000580         Stack_Top
   32 00000580         
   33 00000580 00000100 
                       Heap_Size
                               EQU              0x00000100
   34 00000580         
   35 00000580                 AREA             HEAP, NOINIT, READWRITE, ALIGN=
3
   36 00000000         
   37 00000000         Heap_Mem
                               SPACE            Heap_Size
   38 00000100         
   39 00000100                 PRESERVE8
   40 00000100         
   41 00000100                 AREA             RESET, CODE, READONLY
   42 00000000                 ARM
   43 00000000         
   44 00000000         
   45 00000000         ; Exception Vectors
   46 00000000         ;  Mapped to Address 0.
   47 00000000         ;  Absolute addressing mode must be used.
   48 00000000         ;  Dummy Handlers are implemented as infinite loops whic
                       h can be modified.
   49 00000000         
   50 00000000 E59FF018 
                       Vectors LDR              PC, Reset_Addr ; reset         
                                                            
   51 00000004 E59FF018        LDR              PC, Undef_Addr ; undefined inst
                                                            ruction
   52 00000008 E59FF018        LDR              PC, SWI_Addr ; software interru
                                                            pt
   53 0000000C E59FF018        LDR              PC, PAbt_Addr ; prefetch abort
   54 00000010 E59FF018        LDR              PC, DAbt_Addr ; data abort
   55 00000014 E1A00000        NOP                          ; reserved vector 
   56 00000018 E59FF018        LDR              PC, IRQ_Addr ; IRQ
   57 0000001C E59FF018        LDR              PC, FIQ_Addr ; FIQ
   58 00000020         
   59 00000020 00000000 
                       Reset_Addr
                               DCD              Reset_Handler
   60 00000024 00000000 
                       Undef_Addr
                               DCD              Undef_Handler
   61 00000028 00000000 
                       SWI_Addr
                               DCD              SWI_Handler
   62 0000002C 00000000 
                       PAbt_Addr
                               DCD              PAbt_Handler
   63 00000030 00000000 
                       DAbt_Addr



ARM Macro Assembler    Page 3 


                               DCD              DAbt_Handler
   64 00000034 00000000        DCD              0           ; Reserved Address 
                                                            
   65 00000038 00000000 
                       IRQ_Addr
                               DCD              IRQ_Handler
   66 0000003C 00000000 
                       FIQ_Addr
                               DCD              FIQ_Handler
   67 00000040         
   68 00000040         ;Undef_Handler   B       Undef_Handler
   69 00000040 EAFFFFFE 
                       PAbt_Handler
                               B                PAbt_Handler
   70 00000044 EAFFFFFE 
                       DAbt_Handler
                               B                DAbt_Handler
   71 00000048 EAFFFFFE 
                       IRQ_Handler
                               B                IRQ_Handler
   72 0000004C EAFFFFFE 
                       FIQ_Handler
                               B                FIQ_Handler
   73 00000050 EAFFFFFE 
                       SWI_Handler
                               B                SWI_Handler
   74 00000054         ;SWI management 
   75 00000054         Undef_Handler
   76 00000054 E92D4FFF        STMFD            SP!, {R0-R11, LR}
   77 00000058 E51E0004        LDR              R0, [LR, #-4]
   78 0000005C E3C014FF        BIC              R1, R0, #0xff000000
   79 00000060         ; test the identification code of the interrupt
   80 00000060         ;CMP  R1, #0x010
   81 00000060         ;BNE  end_swi
   82 00000060         
   83 00000060         ; your action here   
   84 00000060         
   85 00000060         ; This portion of code enables to divide R6 by R11 and t
                       he result will be on R12 
   86 00000060         
   87 00000060         L1
   88 00000060         
   89 00000060 E056600B        SUBS             R6, R6, R11 ; Subtracts R11 fro
                                                            m R6 and store resu
                                                            lt back in R6 setti
                                                            ng flags 
   90 00000064 E28CC001        ADD              R12, R12, #1 ; Adds 1 to counte
                                                            r (R12), NOT settin
                                                            g flags. Finally, R
                                                            12 will contain the
                                                             Quotient (result)
   91 00000068 E156000B        CMP              R6, R11
   92 0000006C 2AFFFFFB        BHS              L1          ;branch to start of
                                                             loop on condition 
                                                            when R6 is still gr
                                                            eater than or equal
                                                             to R11.
   93 00000070         
   94 00000070 E8FD8FFF 



ARM Macro Assembler    Page 4 


                       end_swi LDMFD            SP!, {R0-R11, PC}^
   95 00000074         
   96 00000074         
   97 00000074         ; Reset Handler
   98 00000074         Reset_Handler
   99 00000074         
  100 00000074         ; Setup Stack for each mode
  101 00000074         
  102 00000074 E59F0050        LDR              R0, =Stack_Top
  103 00000078         
  104 00000078         ;  Enter Undefined Instruction Mode and set its Stack Po
                       inter
  105 00000078 E321F0DB        MSR              CPSR_c, #Mode_UND:OR:I_Bit:OR:F
_Bit
  106 0000007C E1A0D000        MOV              SP, R0
  107 00000080 E2400080        SUB              R0, R0, #UND_Stack_Size
  108 00000084         
  109 00000084         ;  Enter Abort Mode and set its Stack Pointer
  110 00000084 E321F0D7        MSR              CPSR_c, #Mode_ABT:OR:I_Bit:OR:F
_Bit
  111 00000088 E1A0D000        MOV              SP, R0
  112 0000008C E2400000        SUB              R0, R0, #ABT_Stack_Size
  113 00000090         
  114 00000090         ;  Enter FIQ Mode and set its Stack Pointer
  115 00000090 E321F0D1        MSR              CPSR_c, #Mode_FIQ:OR:I_Bit:OR:F
_Bit
  116 00000094 E1A0D000        MOV              SP, R0
  117 00000098 E2400000        SUB              R0, R0, #FIQ_Stack_Size
  118 0000009C         
  119 0000009C         ;  Enter IRQ Mode and set its Stack Pointer
  120 0000009C E321F0D2        MSR              CPSR_c, #Mode_IRQ:OR:I_Bit:OR:F
_Bit
  121 000000A0 E1A0D000        MOV              SP, R0
  122 000000A4 E2400080        SUB              R0, R0, #IRQ_Stack_Size
  123 000000A8         
  124 000000A8         ;  Enter Supervisor Mode and set its Stack Pointer
  125 000000A8 E321F0D3        MSR              CPSR_c, #Mode_SVC:OR:I_Bit:OR:F
_Bit
  126 000000AC E1A0D000        MOV              SP, R0
  127 000000B0 E2400080        SUB              R0, R0, #SVC_Stack_Size
  128 000000B4         
  129 000000B4         ;  Enter User Mode and set its Stack Pointer
  130 000000B4 E321F010        MSR              CPSR_c, #Mode_USR
  131 000000B8 E1A0D000        MOV              SP, R0
  132 000000BC E24DAB01        SUB              SL, SP, #USR_Stack_Size
  133 000000C0         
  134 000000C0 E3A0601A        MOV              R6, #26     ;charge R6 will be 
                                                            the dividend
  135 000000C4 E3A0B005        MOV              R11, #5
  136 000000C8 77F005F6 
                       DivR6b5 DCD              0x77F005F6  ;R6 is divided by R
                                                            11(5), the result i
                                                            s stored in R12 and
                                                             the residue in R11
                                                            
  137 000000CC         
  138 000000CC         ;SWI #0x10
  139 000000CC         ;B Undef_Handler
  140 000000CC         



ARM Macro Assembler    Page 5 


  141 000000CC                 END
              00000000 
Command Line: --debug --xref --apcs=interwork --depend=.\q2.d -o.\q2.o -IC:\Kei
l\ARM\RV31\INC -IC:\Keil\ARM\CMSIS\Include -IC:\Keil\ARM\Inc\Philips --predefin
e="__EVAL SETA 1" --list=.\q2.lst Q2.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

STACK 00000000

Symbol: STACK
   Definitions
      At line 26 in file Q2.s
   Uses
      None
Comment: STACK unused
Stack_Mem 00000000

Symbol: Stack_Mem
   Definitions
      At line 28 in file Q2.s
   Uses
      None
Comment: Stack_Mem unused
Stack_Top 00000580

Symbol: Stack_Top
   Definitions
      At line 31 in file Q2.s
   Uses
      At line 102 in file Q2.s
Comment: Stack_Top used once
__initial_sp 00000400

Symbol: __initial_sp
   Definitions
      At line 29 in file Q2.s
   Uses
      None
Comment: __initial_sp unused
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

HEAP 00000000

Symbol: HEAP
   Definitions
      At line 35 in file Q2.s
   Uses
      None
Comment: HEAP unused
Heap_Mem 00000000

Symbol: Heap_Mem
   Definitions
      At line 37 in file Q2.s
   Uses
      None
Comment: Heap_Mem unused
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

DAbt_Addr 00000030

Symbol: DAbt_Addr
   Definitions
      At line 63 in file Q2.s
   Uses
      At line 54 in file Q2.s
Comment: DAbt_Addr used once
DAbt_Handler 00000044

Symbol: DAbt_Handler
   Definitions
      At line 70 in file Q2.s
   Uses
      At line 63 in file Q2.s
      At line 70 in file Q2.s

DivR6b5 000000C8

Symbol: DivR6b5
   Definitions
      At line 136 in file Q2.s
   Uses
      None
Comment: DivR6b5 unused
FIQ_Addr 0000003C

Symbol: FIQ_Addr
   Definitions
      At line 66 in file Q2.s
   Uses
      At line 57 in file Q2.s
Comment: FIQ_Addr used once
FIQ_Handler 0000004C

Symbol: FIQ_Handler
   Definitions
      At line 72 in file Q2.s
   Uses
      At line 66 in file Q2.s
      At line 72 in file Q2.s

IRQ_Addr 00000038

Symbol: IRQ_Addr
   Definitions
      At line 65 in file Q2.s
   Uses
      At line 56 in file Q2.s
Comment: IRQ_Addr used once
IRQ_Handler 00000048

Symbol: IRQ_Handler
   Definitions
      At line 71 in file Q2.s
   Uses
      At line 65 in file Q2.s
      At line 71 in file Q2.s




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

L1 00000060

Symbol: L1
   Definitions
      At line 87 in file Q2.s
   Uses
      At line 92 in file Q2.s
Comment: L1 used once
PAbt_Addr 0000002C

Symbol: PAbt_Addr
   Definitions
      At line 62 in file Q2.s
   Uses
      At line 53 in file Q2.s
Comment: PAbt_Addr used once
PAbt_Handler 00000040

Symbol: PAbt_Handler
   Definitions
      At line 69 in file Q2.s
   Uses
      At line 62 in file Q2.s
      At line 69 in file Q2.s

RESET 00000000

Symbol: RESET
   Definitions
      At line 41 in file Q2.s
   Uses
      None
Comment: RESET unused
Reset_Addr 00000020

Symbol: Reset_Addr
   Definitions
      At line 59 in file Q2.s
   Uses
      At line 50 in file Q2.s
Comment: Reset_Addr used once
Reset_Handler 00000074

Symbol: Reset_Handler
   Definitions
      At line 98 in file Q2.s
   Uses
      At line 59 in file Q2.s
Comment: Reset_Handler used once
SWI_Addr 00000028

Symbol: SWI_Addr
   Definitions
      At line 61 in file Q2.s
   Uses
      At line 52 in file Q2.s
Comment: SWI_Addr used once
SWI_Handler 00000050




ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

Symbol: SWI_Handler
   Definitions
      At line 73 in file Q2.s
   Uses
      At line 61 in file Q2.s
      At line 73 in file Q2.s

Undef_Addr 00000024

Symbol: Undef_Addr
   Definitions
      At line 60 in file Q2.s
   Uses
      At line 51 in file Q2.s
Comment: Undef_Addr used once
Undef_Handler 00000054

Symbol: Undef_Handler
   Definitions
      At line 75 in file Q2.s
   Uses
      At line 60 in file Q2.s
Comment: Undef_Handler used once
Vectors 00000000

Symbol: Vectors
   Definitions
      At line 50 in file Q2.s
   Uses
      None
Comment: Vectors unused
end_swi 00000070

Symbol: end_swi
   Definitions
      At line 94 in file Q2.s
   Uses
      None
Comment: end_swi unused
19 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ABT_Stack_Size 00000000

Symbol: ABT_Stack_Size
   Definitions
      At line 18 in file Q2.s
   Uses
      At line 24 in file Q2.s
      At line 112 in file Q2.s

FIQ_Stack_Size 00000000

Symbol: FIQ_Stack_Size
   Definitions
      At line 19 in file Q2.s
   Uses
      At line 24 in file Q2.s
      At line 117 in file Q2.s

F_Bit 00000040

Symbol: F_Bit
   Definitions
      At line 14 in file Q2.s
   Uses
      At line 105 in file Q2.s
      At line 110 in file Q2.s
      At line 115 in file Q2.s
      At line 120 in file Q2.s
      At line 125 in file Q2.s

Heap_Size 00000100

Symbol: Heap_Size
   Definitions
      At line 33 in file Q2.s
   Uses
      At line 37 in file Q2.s
Comment: Heap_Size used once
IRQ_Stack_Size 00000080

Symbol: IRQ_Stack_Size
   Definitions
      At line 20 in file Q2.s
   Uses
      At line 24 in file Q2.s
      At line 122 in file Q2.s

ISR_Stack_Size 00000180

Symbol: ISR_Stack_Size
   Definitions
      At line 24 in file Q2.s
   Uses
      At line 29 in file Q2.s
Comment: ISR_Stack_Size used once
I_Bit 00000080

Symbol: I_Bit
   Definitions



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

      At line 13 in file Q2.s
   Uses
      At line 105 in file Q2.s
      At line 110 in file Q2.s
      At line 115 in file Q2.s
      At line 120 in file Q2.s
      At line 125 in file Q2.s

Mode_ABT 00000017

Symbol: Mode_ABT
   Definitions
      At line 9 in file Q2.s
   Uses
      At line 110 in file Q2.s
Comment: Mode_ABT used once
Mode_FIQ 00000011

Symbol: Mode_FIQ
   Definitions
      At line 6 in file Q2.s
   Uses
      At line 115 in file Q2.s
Comment: Mode_FIQ used once
Mode_IRQ 00000012

Symbol: Mode_IRQ
   Definitions
      At line 7 in file Q2.s
   Uses
      At line 120 in file Q2.s
Comment: Mode_IRQ used once
Mode_SVC 00000013

Symbol: Mode_SVC
   Definitions
      At line 8 in file Q2.s
   Uses
      At line 125 in file Q2.s
Comment: Mode_SVC used once
Mode_SYS 0000001F

Symbol: Mode_SYS
   Definitions
      At line 11 in file Q2.s
   Uses
      None
Comment: Mode_SYS unused
Mode_UND 0000001B

Symbol: Mode_UND
   Definitions
      At line 10 in file Q2.s
   Uses
      At line 105 in file Q2.s
Comment: Mode_UND used once
Mode_USR 00000010

Symbol: Mode_USR



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 5 in file Q2.s
   Uses
      At line 130 in file Q2.s
Comment: Mode_USR used once
SVC_Stack_Size 00000080

Symbol: SVC_Stack_Size
   Definitions
      At line 17 in file Q2.s
   Uses
      At line 24 in file Q2.s
      At line 127 in file Q2.s

UND_Stack_Size 00000080

Symbol: UND_Stack_Size
   Definitions
      At line 16 in file Q2.s
   Uses
      At line 24 in file Q2.s
      At line 107 in file Q2.s

USR_Stack_Size 00000400

Symbol: USR_Stack_Size
   Definitions
      At line 21 in file Q2.s
   Uses
      At line 28 in file Q2.s
      At line 132 in file Q2.s

17 symbols
375 symbols in table
