INFO-FLOW: Workspace /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis opened at Mon Apr 10 18:37:20 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu5p-flva2104-1-e 
Execute       create_platform xcvu5p-flva2104-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu5p-flva2104-1-e'
Command       create_platform done; 0.54 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.64 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.73 sec.
Execute   set_part xcvu5p-flva2104-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu5p-flva2104-1-e 
Execute     create_platform xcvu5p-flva2104-1-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu5p-flva2104-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 310.348 MB.
INFO: [HLS 200-10] Analyzing design file 'src/seq_align_multiple.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/seq_align_multiple.cpp as C++
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang src/seq_align_multiple.cpp -foptimization-record-file=/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_2048.000000_DSP_3474.000000_FF_1201154.000000_LUT_600577.000000_SLICE_98520.000000_SLR_2.000000_URAM_470.000000 -device-name-info=xcvu5p-flva2104-1-e > /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.cpp.clang.out.log 2> /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.cpp.clang.err.log 
Command       ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top seq_align_multiple -name=seq_align_multiple 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_2048.000000_DSP_3474.000000_FF_1201154.000000_LUT_600577.000000_SLICE_98520.000000_SLR_2.000000_URAM_470.000000 -device-name-info=xcvu5p-flva2104-1-e > /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/clang.out.log 2> /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.68 sec.
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/.systemc_flag -fix-errors /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/all.directive.json -fix-errors /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.99 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.64 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.39 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.48 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.63 sec.
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_2048.000000_DSP_3474.000000_FF_1201154.000000_LUT_600577.000000_SLICE_98520.000000_SLR_2.000000_URAM_470.000000 -device-name-info=xcvu5p-flva2104-1-e > /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp.clang.out.log 2> /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.75 sec.
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.59 seconds. CPU system time: 0.45 seconds. Elapsed time: 6.08 seconds; current allocated memory: 310.742 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.0.bc -args  "/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.g.bc -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.0.bc > /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.1.lower.bc -args /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.1.lower.bc > /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.2.m1.bc -args /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.2.m1.bc > /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.09 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.09 sec.
Execute       run_link_or_opt -opt -out /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=seq_align_multiple -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=seq_align_multiple -reflow-float-conversion -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.3.fpc.bc > /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.76 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.76 sec.
Execute       run_link_or_opt -out /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.4.m2.bc -args /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.4.m2.bc > /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=seq_align_multiple 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=seq_align_multiple -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.5.gdce.bc > /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=seq_align_multiple -mllvm -hls-db-dir -mllvm /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_2048.000000_DSP_3474.000000_FF_1201154.000000_LUT_600577.000000_SLICE_98520.000000_SLR_2.000000_URAM_470.000000 -device-name-info=xcvu5p-flva2104-1-e > /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 65.99 sec.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/seq_align_multiple.cpp:147:25)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<2>, ap_uint<2>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/seq_align_multiple.cpp:141:25)
INFO: [HLS 214-131] Inlining function 'seq_align(ap_uint<2>*, ap_uint<2>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [16], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'seq_align_multiple(ap_uint<2> (*) [64], ap_uint<2> (*) [64], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][16], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2][16], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2][16], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (src/seq_align_multiple.cpp:270:2)
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (src/seq_align_multiple.cpp:117:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (src/seq_align_multiple.cpp:133:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_1' (src/seq_align_multiple.cpp:268:23) in function 'seq_align_multiple' completely with a factor of 8 (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (src/seq_align_multiple.cpp:117:13) in function 'seq_align_multiple' completely with a factor of 16 (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (src/seq_align_multiple.cpp:133:13) in function 'seq_align_multiple' completely with a factor of 16 (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-248] Applying array_partition to 'dp_matrix.i': Cyclic partitioning with factor 16 on dimension 1. (src/seq_align_multiple.cpp:72:12)
INFO: [HLS 214-248] Applying array_partition to 'local_query.i': Complete partitioning on dimension 1. (src/seq_align_multiple.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'local_reference.i': Cyclic partitioning with factor 16 on dimension 1. (src/seq_align_multiple.cpp:90:16)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Complete partitioning on dimension 1. (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Complete partitioning on dimension 1. (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-248] Applying array_partition to 'last_pe_score': Complete partitioning on dimension 1. (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-248] Applying array_partition to 'last_pe_scoreIx': Complete partitioning on dimension 1. (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'last_pe_scoreIx_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'last_pe_scoreIx_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'last_pe_scoreIx_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'last_pe_scoreIx_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'last_pe_scoreIx_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'last_pe_scoreIx_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'last_pe_scoreIx_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'last_pe_scoreIx_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'last_pe_score_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'last_pe_score_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'last_pe_score_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'last_pe_score_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'last_pe_score_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'last_pe_score_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'last_pe_score_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'last_pe_score_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_7_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_6_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_5_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_4_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_3_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_2_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_1_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Iy_mem_0_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_7_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_6_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_5_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_4_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_3_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_2_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_1_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'Ix_mem_0_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_2_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_2_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_2_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_2_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_2_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_2_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_2_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_2_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_2_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_2_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_2_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_2_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_2_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_2_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_2_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_2_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_7_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_2_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_2_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_2_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_2_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_2_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_2_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_2_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_2_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_2_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_2_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_2_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_2_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_2_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_2_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_2_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_2_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_6_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_2_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_2_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_2_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_2_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_2_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_2_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_2_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_2_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_2_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_2_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_2_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_2_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_2_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_2_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_2_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_2_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_5_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_2_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_2_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_2_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_2_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_2_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_2_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_2_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_2_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_2_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_2_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_2_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_2_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_2_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_2_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_2_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_2_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_4_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_2_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_2_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_2_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_2_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_2_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_2_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_2_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_2_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_2_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_2_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_2_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_2_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_2_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_2_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_2_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_2_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_3_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_2_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_2_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_2_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_1_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_2_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_1_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0_15' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0_14' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0_13' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0_12' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0_11' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0_10' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0_9' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0_8' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0_7' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0_6' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0_5' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0_4' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0_3' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0_2' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0_1' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dp_mem_0_0_0' with compact=bit mode in 10-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'reference_string_comp_7' with compact=bit mode in 2-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'reference_string_comp_6' with compact=bit mode in 2-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'reference_string_comp_5' with compact=bit mode in 2-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'reference_string_comp_4' with compact=bit mode in 2-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'reference_string_comp_3' with compact=bit mode in 2-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'reference_string_comp_2' with compact=bit mode in 2-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'reference_string_comp_1' with compact=bit mode in 2-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'reference_string_comp_0' with compact=bit mode in 2-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'query_string_comp_7' with compact=bit mode in 2-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'query_string_comp_6' with compact=bit mode in 2-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'query_string_comp_5' with compact=bit mode in 2-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'query_string_comp_4' with compact=bit mode in 2-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'query_string_comp_3' with compact=bit mode in 2-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'query_string_comp_2' with compact=bit mode in 2-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'query_string_comp_1' with compact=bit mode in 2-bits (src/seq_align_multiple.cpp:255:0)
INFO: [HLS 214-241] Aggregating bram variable 'query_string_comp_0' with compact=bit mode in 2-bits (src/seq_align_multiple.cpp:255:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 75.42 seconds. CPU system time: 0.79 seconds. Elapsed time: 76.22 seconds; current allocated memory: 324.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 325.195 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top seq_align_multiple -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.0.bc -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 26.33 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 26.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 26.34 seconds; current allocated memory: 374.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.1.bc -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 3.86 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.2.prechk.bc -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.97 seconds; current allocated memory: 382.316 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.g.1.bc to /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.o.1.bc -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (src/seq_align_multiple.cpp:76) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_3' (src/seq_align_multiple.cpp:93) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pe2' (src/seq_align_multiple.cpp:164) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (src/seq_align_multiple.cpp:76) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_3' (src/seq_align_multiple.cpp:93) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pe2' (src/seq_align_multiple.cpp:164) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (src/seq_align_multiple.cpp:76) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_3' (src/seq_align_multiple.cpp:93) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pe2' (src/seq_align_multiple.cpp:164) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (src/seq_align_multiple.cpp:76) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_3' (src/seq_align_multiple.cpp:93) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pe2' (src/seq_align_multiple.cpp:164) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (src/seq_align_multiple.cpp:76) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_3' (src/seq_align_multiple.cpp:93) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pe2' (src/seq_align_multiple.cpp:164) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (src/seq_align_multiple.cpp:76) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_3' (src/seq_align_multiple.cpp:93) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pe2' (src/seq_align_multiple.cpp:164) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (src/seq_align_multiple.cpp:76) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_3' (src/seq_align_multiple.cpp:93) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pe2' (src/seq_align_multiple.cpp:164) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_76_2' (src/seq_align_multiple.cpp:76) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_3' (src/seq_align_multiple.cpp:93) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pe2' (src/seq_align_multiple.cpp:164) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_286_2' (src/seq_align_multiple.cpp:286) in function 'seq_align_multiple' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'local_reference.V' (src/seq_align_multiple.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'local_reference.V.1' (src/seq_align_multiple.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'local_reference.V.2' (src/seq_align_multiple.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'local_reference.V.3' (src/seq_align_multiple.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'local_reference.V.4' (src/seq_align_multiple.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'local_reference.V.5' (src/seq_align_multiple.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'local_reference.V.6' (src/seq_align_multiple.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'local_reference.V.7' (src/seq_align_multiple.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'local_reference.V.8' (src/seq_align_multiple.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'local_reference.V.9' (src/seq_align_multiple.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'local_reference.V.10' (src/seq_align_multiple.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'local_reference.V.11' (src/seq_align_multiple.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'local_reference.V.12' (src/seq_align_multiple.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'local_reference.V.13' (src/seq_align_multiple.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'local_reference.V.14' (src/seq_align_multiple.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'local_reference.V.15' (src/seq_align_multiple.cpp:90) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'local_reference.V' (src/seq_align_multiple.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_reference.V.1' (src/seq_align_multiple.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_reference.V.2' (src/seq_align_multiple.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_reference.V.3' (src/seq_align_multiple.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_reference.V.4' (src/seq_align_multiple.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_reference.V.5' (src/seq_align_multiple.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_reference.V.6' (src/seq_align_multiple.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_reference.V.7' (src/seq_align_multiple.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_reference.V.8' (src/seq_align_multiple.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_reference.V.9' (src/seq_align_multiple.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_reference.V.10' (src/seq_align_multiple.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_reference.V.11' (src/seq_align_multiple.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_reference.V.12' (src/seq_align_multiple.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_reference.V.13' (src/seq_align_multiple.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_reference.V.14' (src/seq_align_multiple.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_reference.V.15' (src/seq_align_multiple.cpp:90) in dimension 1 completely.
Command         transform done; 49.97 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.o.1.tmp.bc -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 5.36 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 55.24 seconds. CPU system time: 0.08 seconds. Elapsed time: 55.34 seconds; current allocated memory: 505.020 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.o.2.bc -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (src/seq_align_multiple.cpp:76:35) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel' (src/seq_align_multiple.cpp:70:9) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'pe1' (src/seq_align_multiple.cpp:171:18) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (src/seq_align_multiple.cpp:76:35) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel' (src/seq_align_multiple.cpp:70:9) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'pe1' (src/seq_align_multiple.cpp:171:18) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (src/seq_align_multiple.cpp:76:35) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel' (src/seq_align_multiple.cpp:70:9) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'pe1' (src/seq_align_multiple.cpp:171:18) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (src/seq_align_multiple.cpp:76:35) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel' (src/seq_align_multiple.cpp:70:9) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'pe1' (src/seq_align_multiple.cpp:171:18) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (src/seq_align_multiple.cpp:76:35) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel' (src/seq_align_multiple.cpp:70:9) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'pe1' (src/seq_align_multiple.cpp:171:18) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (src/seq_align_multiple.cpp:76:35) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel' (src/seq_align_multiple.cpp:70:9) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'pe1' (src/seq_align_multiple.cpp:171:18) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (src/seq_align_multiple.cpp:76:35) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel' (src/seq_align_multiple.cpp:70:9) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'pe1' (src/seq_align_multiple.cpp:171:18) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_1' (src/seq_align_multiple.cpp:76:35) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'kernel' (src/seq_align_multiple.cpp:70:9) in function 'seq_align_multiple'.
INFO: [XFORM 203-541] Flattening a loop nest 'pe1' (src/seq_align_multiple.cpp:171:18) in function 'seq_align_multiple'.
INFO: [HLS 200-472] Inferring partial write operation for 'dp_matrix.V' (src/seq_align_multiple.cpp:77:31)
INFO: [HLS 200-472] Inferring partial write operation for 'dp_matrix.V' (src/seq_align_multiple.cpp:57:12)
Command         transform done; 37.98 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 37.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 37.98 seconds; current allocated memory: 899.895 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 123.65 sec.
Command     elaborate done; 205.96 sec.
Execute     ap_eval exec zip -j /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.15 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
Execute       ap_set_top_model seq_align_multiple 
Execute       get_model_list seq_align_multiple -filter all-wo-channel -topdown 
Execute       preproc_iomode -model seq_align_multiple 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_VITIS_LOOP_286_2 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_pe1_pe228 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_kernel_kernel127 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_VITIS_LOOP_93_326 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_pe1_pe224 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_kernel_kernel123 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_VITIS_LOOP_93_322 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_pe1_pe220 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_kernel_kernel119 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_VITIS_LOOP_93_318 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_pe1_pe216 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_kernel_kernel115 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_VITIS_LOOP_93_314 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_pe1_pe212 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_kernel_kernel111 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_VITIS_LOOP_93_310 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_pe1_pe28 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_kernel_kernel17 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_VITIS_LOOP_93_36 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_pe1_pe24 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_kernel_kernel13 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_VITIS_LOOP_93_32 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_pe1_pe2 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_kernel_kernel1 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_VITIS_LOOP_93_3 
Execute       preproc_iomode -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 
Execute       get_model_list seq_align_multiple -filter all-wo-channel 
INFO-FLOW: Model list for configure: seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 seq_align_multiple_Pipeline_VITIS_LOOP_93_3 seq_align_multiple_Pipeline_kernel_kernel1 seq_align_multiple_Pipeline_pe1_pe2 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 seq_align_multiple_Pipeline_VITIS_LOOP_93_32 seq_align_multiple_Pipeline_kernel_kernel13 seq_align_multiple_Pipeline_pe1_pe24 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 seq_align_multiple_Pipeline_VITIS_LOOP_93_36 seq_align_multiple_Pipeline_kernel_kernel17 seq_align_multiple_Pipeline_pe1_pe28 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 seq_align_multiple_Pipeline_VITIS_LOOP_93_310 seq_align_multiple_Pipeline_kernel_kernel111 seq_align_multiple_Pipeline_pe1_pe212 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 seq_align_multiple_Pipeline_VITIS_LOOP_93_314 seq_align_multiple_Pipeline_kernel_kernel115 seq_align_multiple_Pipeline_pe1_pe216 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 seq_align_multiple_Pipeline_VITIS_LOOP_93_318 seq_align_multiple_Pipeline_kernel_kernel119 seq_align_multiple_Pipeline_pe1_pe220 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 seq_align_multiple_Pipeline_VITIS_LOOP_93_322 seq_align_multiple_Pipeline_kernel_kernel123 seq_align_multiple_Pipeline_pe1_pe224 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 seq_align_multiple_Pipeline_VITIS_LOOP_93_326 seq_align_multiple_Pipeline_kernel_kernel127 seq_align_multiple_Pipeline_pe1_pe228 seq_align_multiple_Pipeline_VITIS_LOOP_286_2 seq_align_multiple
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_VITIS_LOOP_93_3 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_3 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_VITIS_LOOP_93_3 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_kernel_kernel1 ...
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel1 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_kernel_kernel1 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_pe1_pe2 ...
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe2 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_pe1_pe2 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_VITIS_LOOP_93_32 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_32 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_VITIS_LOOP_93_32 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_kernel_kernel13 ...
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel13 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_kernel_kernel13 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_pe1_pe24 ...
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe24 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_pe1_pe24 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_VITIS_LOOP_93_36 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_36 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_VITIS_LOOP_93_36 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_kernel_kernel17 ...
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel17 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_kernel_kernel17 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_pe1_pe28 ...
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe28 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_pe1_pe28 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_VITIS_LOOP_93_310 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_310 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_VITIS_LOOP_93_310 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_kernel_kernel111 ...
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel111 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_kernel_kernel111 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_pe1_pe212 ...
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe212 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_pe1_pe212 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_VITIS_LOOP_93_314 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_314 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_VITIS_LOOP_93_314 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_kernel_kernel115 ...
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel115 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_kernel_kernel115 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_pe1_pe216 ...
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe216 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_pe1_pe216 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_VITIS_LOOP_93_318 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_318 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_VITIS_LOOP_93_318 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_kernel_kernel119 ...
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel119 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_kernel_kernel119 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_pe1_pe220 ...
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe220 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_pe1_pe220 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_VITIS_LOOP_93_322 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_322 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_VITIS_LOOP_93_322 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_kernel_kernel123 ...
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel123 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_kernel_kernel123 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_pe1_pe224 ...
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe224 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_pe1_pe224 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_VITIS_LOOP_93_326 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_326 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_VITIS_LOOP_93_326 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_kernel_kernel127 ...
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel127 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_kernel_kernel127 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_pe1_pe228 ...
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe228 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_pe1_pe228 
INFO-FLOW: Configuring Module : seq_align_multiple_Pipeline_VITIS_LOOP_286_2 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_286_2 
Execute       apply_spec_resource_limit seq_align_multiple_Pipeline_VITIS_LOOP_286_2 
INFO-FLOW: Configuring Module : seq_align_multiple ...
Execute       set_default_model seq_align_multiple 
Execute       apply_spec_resource_limit seq_align_multiple 
INFO-FLOW: Model list for preprocess: seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 seq_align_multiple_Pipeline_VITIS_LOOP_93_3 seq_align_multiple_Pipeline_kernel_kernel1 seq_align_multiple_Pipeline_pe1_pe2 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 seq_align_multiple_Pipeline_VITIS_LOOP_93_32 seq_align_multiple_Pipeline_kernel_kernel13 seq_align_multiple_Pipeline_pe1_pe24 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 seq_align_multiple_Pipeline_VITIS_LOOP_93_36 seq_align_multiple_Pipeline_kernel_kernel17 seq_align_multiple_Pipeline_pe1_pe28 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 seq_align_multiple_Pipeline_VITIS_LOOP_93_310 seq_align_multiple_Pipeline_kernel_kernel111 seq_align_multiple_Pipeline_pe1_pe212 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 seq_align_multiple_Pipeline_VITIS_LOOP_93_314 seq_align_multiple_Pipeline_kernel_kernel115 seq_align_multiple_Pipeline_pe1_pe216 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 seq_align_multiple_Pipeline_VITIS_LOOP_93_318 seq_align_multiple_Pipeline_kernel_kernel119 seq_align_multiple_Pipeline_pe1_pe220 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 seq_align_multiple_Pipeline_VITIS_LOOP_93_322 seq_align_multiple_Pipeline_kernel_kernel123 seq_align_multiple_Pipeline_pe1_pe224 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 seq_align_multiple_Pipeline_VITIS_LOOP_93_326 seq_align_multiple_Pipeline_kernel_kernel127 seq_align_multiple_Pipeline_pe1_pe228 seq_align_multiple_Pipeline_VITIS_LOOP_286_2 seq_align_multiple
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_VITIS_LOOP_93_3 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_3 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_VITIS_LOOP_93_3 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_93_3 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_kernel_kernel1 ...
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel1 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_kernel_kernel1 
Command       cdfg_preprocess done; 0.12 sec.
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_kernel_kernel1 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_pe1_pe2 ...
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe2 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_pe1_pe2 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_pe1_pe2 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_VITIS_LOOP_93_32 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_32 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_VITIS_LOOP_93_32 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_93_32 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_kernel_kernel13 ...
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel13 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_kernel_kernel13 
Command       cdfg_preprocess done; 0.12 sec.
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_kernel_kernel13 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_pe1_pe24 ...
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe24 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_pe1_pe24 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_pe1_pe24 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_VITIS_LOOP_93_36 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_36 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_VITIS_LOOP_93_36 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_93_36 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_kernel_kernel17 ...
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel17 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_kernel_kernel17 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_kernel_kernel17 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_pe1_pe28 ...
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe28 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_pe1_pe28 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_pe1_pe28 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_VITIS_LOOP_93_310 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_310 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_VITIS_LOOP_93_310 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_93_310 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_kernel_kernel111 ...
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel111 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_kernel_kernel111 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_kernel_kernel111 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_pe1_pe212 ...
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe212 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_pe1_pe212 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_pe1_pe212 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_VITIS_LOOP_93_314 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_314 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_VITIS_LOOP_93_314 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_93_314 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_kernel_kernel115 ...
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel115 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_kernel_kernel115 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_kernel_kernel115 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_pe1_pe216 ...
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe216 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_pe1_pe216 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_pe1_pe216 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_VITIS_LOOP_93_318 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_318 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_VITIS_LOOP_93_318 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_93_318 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_kernel_kernel119 ...
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel119 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_kernel_kernel119 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_kernel_kernel119 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_pe1_pe220 ...
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe220 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_pe1_pe220 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_pe1_pe220 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_VITIS_LOOP_93_322 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_322 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_VITIS_LOOP_93_322 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_93_322 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_kernel_kernel123 ...
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel123 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_kernel_kernel123 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_kernel_kernel123 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_pe1_pe224 ...
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe224 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_pe1_pe224 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_pe1_pe224 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_VITIS_LOOP_93_326 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_326 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_VITIS_LOOP_93_326 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_93_326 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_kernel_kernel127 ...
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel127 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_kernel_kernel127 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_kernel_kernel127 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_pe1_pe228 ...
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe228 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_pe1_pe228 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_pe1_pe228 
INFO-FLOW: Preprocessing Module: seq_align_multiple_Pipeline_VITIS_LOOP_286_2 ...
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_286_2 
Execute       cdfg_preprocess -model seq_align_multiple_Pipeline_VITIS_LOOP_286_2 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_286_2 
INFO-FLOW: Preprocessing Module: seq_align_multiple ...
Execute       set_default_model seq_align_multiple 
Execute       cdfg_preprocess -model seq_align_multiple 
Command       cdfg_preprocess done; 8.1 sec.
Execute       rtl_gen_preprocess seq_align_multiple 
INFO-FLOW: Model list for synthesis: seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 seq_align_multiple_Pipeline_VITIS_LOOP_93_3 seq_align_multiple_Pipeline_kernel_kernel1 seq_align_multiple_Pipeline_pe1_pe2 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 seq_align_multiple_Pipeline_VITIS_LOOP_93_32 seq_align_multiple_Pipeline_kernel_kernel13 seq_align_multiple_Pipeline_pe1_pe24 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 seq_align_multiple_Pipeline_VITIS_LOOP_93_36 seq_align_multiple_Pipeline_kernel_kernel17 seq_align_multiple_Pipeline_pe1_pe28 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 seq_align_multiple_Pipeline_VITIS_LOOP_93_310 seq_align_multiple_Pipeline_kernel_kernel111 seq_align_multiple_Pipeline_pe1_pe212 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 seq_align_multiple_Pipeline_VITIS_LOOP_93_314 seq_align_multiple_Pipeline_kernel_kernel115 seq_align_multiple_Pipeline_pe1_pe216 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 seq_align_multiple_Pipeline_VITIS_LOOP_93_318 seq_align_multiple_Pipeline_kernel_kernel119 seq_align_multiple_Pipeline_pe1_pe220 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 seq_align_multiple_Pipeline_VITIS_LOOP_93_322 seq_align_multiple_Pipeline_kernel_kernel123 seq_align_multiple_Pipeline_pe1_pe224 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 seq_align_multiple_Pipeline_VITIS_LOOP_93_326 seq_align_multiple_Pipeline_kernel_kernel127 seq_align_multiple_Pipeline_pe1_pe228 seq_align_multiple_Pipeline_VITIS_LOOP_286_2 seq_align_multiple
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 
Execute       schedule -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.47 seconds; current allocated memory: 913.801 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2.
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 
Execute       bind -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 913.809 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_3 
Execute       schedule -model seq_align_multiple_Pipeline_VITIS_LOOP_93_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 916.250 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_3.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_VITIS_LOOP_93_3.
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_3 
Execute       bind -model seq_align_multiple_Pipeline_VITIS_LOOP_93_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 916.328 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_3.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_VITIS_LOOP_93_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_kernel_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel1 
Execute       schedule -model seq_align_multiple_Pipeline_kernel_kernel1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kernel_kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'kernel_kernel1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 943.309 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.27 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel1.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_kernel_kernel1.
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel1 
Execute       bind -model seq_align_multiple_Pipeline_kernel_kernel1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.46 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 943.309 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.07 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel1.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_kernel_kernel1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_pe1_pe2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe2 
Execute       schedule -model seq_align_multiple_Pipeline_pe1_pe2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pe1_pe2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pe1_pe2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 943.309 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe2.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_pe1_pe2.
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe2 
Execute       bind -model seq_align_multiple_Pipeline_pe1_pe2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 943.309 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe2.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_pe1_pe2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 
Execute       schedule -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 943.309 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21.
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 
Execute       bind -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 943.309 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_32 
Execute       schedule -model seq_align_multiple_Pipeline_VITIS_LOOP_93_32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 943.309 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_32.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_32.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_VITIS_LOOP_93_32.
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_32 
Execute       bind -model seq_align_multiple_Pipeline_VITIS_LOOP_93_32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 943.309 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_32.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_32.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_VITIS_LOOP_93_32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_kernel_kernel13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel13 
Execute       schedule -model seq_align_multiple_Pipeline_kernel_kernel13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kernel_kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'kernel_kernel1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.47 seconds; current allocated memory: 955.121 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel13.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_kernel_kernel13.
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel13 
Execute       bind -model seq_align_multiple_Pipeline_kernel_kernel13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 955.121 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.91 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel13.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_kernel_kernel13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_pe1_pe24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe24 
Execute       schedule -model seq_align_multiple_Pipeline_pe1_pe24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pe1_pe2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pe1_pe2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 955.121 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe24.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe24.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_pe1_pe24.
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe24 
Execute       bind -model seq_align_multiple_Pipeline_pe1_pe24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 955.121 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe24.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe24.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_pe1_pe24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 
Execute       schedule -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 955.121 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25.
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 
Execute       bind -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 955.121 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_36 
Execute       schedule -model seq_align_multiple_Pipeline_VITIS_LOOP_93_36 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 955.121 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_36.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_36.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_VITIS_LOOP_93_36.
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_36 
Execute       bind -model seq_align_multiple_Pipeline_VITIS_LOOP_93_36 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 955.121 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_36.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_36.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_VITIS_LOOP_93_36.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_kernel_kernel17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel17 
Execute       schedule -model seq_align_multiple_Pipeline_kernel_kernel17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kernel_kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'kernel_kernel1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 984.457 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.23 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel17.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_kernel_kernel17.
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel17 
Execute       bind -model seq_align_multiple_Pipeline_kernel_kernel17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 984.457 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.87 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel17.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_kernel_kernel17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_pe1_pe28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe28 
Execute       schedule -model seq_align_multiple_Pipeline_pe1_pe28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pe1_pe2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pe1_pe2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 984.457 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe28.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe28.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_pe1_pe28.
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe28 
Execute       bind -model seq_align_multiple_Pipeline_pe1_pe28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 984.457 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe28.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe28.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_pe1_pe28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 
Execute       schedule -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 984.457 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29.
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 
Execute       bind -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 984.457 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_310 
Execute       schedule -model seq_align_multiple_Pipeline_VITIS_LOOP_93_310 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 984.457 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_310.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_310.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_VITIS_LOOP_93_310.
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_310 
Execute       bind -model seq_align_multiple_Pipeline_VITIS_LOOP_93_310 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 984.457 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_310.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_310.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_VITIS_LOOP_93_310.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_kernel_kernel111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel111 
Execute       schedule -model seq_align_multiple_Pipeline_kernel_kernel111 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kernel_kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'kernel_kernel1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1002.355 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel111.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.22 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel111.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_kernel_kernel111.
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel111 
Execute       bind -model seq_align_multiple_Pipeline_kernel_kernel111 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1002.355 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel111.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.87 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel111.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_kernel_kernel111.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_pe1_pe212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe212 
Execute       schedule -model seq_align_multiple_Pipeline_pe1_pe212 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pe1_pe2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pe1_pe2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1002.355 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe212.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe212.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_pe1_pe212.
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe212 
Execute       bind -model seq_align_multiple_Pipeline_pe1_pe212 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1002.355 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe212.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe212.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_pe1_pe212.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 
Execute       schedule -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1002.355 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213.
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 
Execute       bind -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1002.355 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_314 
Execute       schedule -model seq_align_multiple_Pipeline_VITIS_LOOP_93_314 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1002.355 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_314.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_314.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_VITIS_LOOP_93_314.
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_314 
Execute       bind -model seq_align_multiple_Pipeline_VITIS_LOOP_93_314 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1002.355 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_314.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_314.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_VITIS_LOOP_93_314.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_kernel_kernel115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel115 
Execute       schedule -model seq_align_multiple_Pipeline_kernel_kernel115 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kernel_kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'kernel_kernel1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.73 seconds; current allocated memory: 1018.824 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel115.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel115.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_kernel_kernel115.
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel115 
Execute       bind -model seq_align_multiple_Pipeline_kernel_kernel115 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.46 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1018.824 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel115.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.03 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel115.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_kernel_kernel115.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_pe1_pe216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe216 
Execute       schedule -model seq_align_multiple_Pipeline_pe1_pe216 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pe1_pe2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pe1_pe2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1018.824 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe216.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe216.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_pe1_pe216.
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe216 
Execute       bind -model seq_align_multiple_Pipeline_pe1_pe216 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1018.824 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe216.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe216.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_pe1_pe216.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 
Execute       schedule -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1018.824 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217.
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 
Execute       bind -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1018.824 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_318 
Execute       schedule -model seq_align_multiple_Pipeline_VITIS_LOOP_93_318 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1018.824 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_318.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_318.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_VITIS_LOOP_93_318.
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_318 
Execute       bind -model seq_align_multiple_Pipeline_VITIS_LOOP_93_318 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1018.824 MB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_318.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_318.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_VITIS_LOOP_93_318.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_kernel_kernel119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel119 
Execute       schedule -model seq_align_multiple_Pipeline_kernel_kernel119 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kernel_kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'kernel_kernel1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.67 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.013 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel119.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel119.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_kernel_kernel119.
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel119 
Execute       bind -model seq_align_multiple_Pipeline_kernel_kernel119 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.43 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.013 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel119.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel119.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_kernel_kernel119.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_pe1_pe220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe220 
Execute       schedule -model seq_align_multiple_Pipeline_pe1_pe220 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pe1_pe2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pe1_pe2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.013 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe220.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe220.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_pe1_pe220.
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe220 
Execute       bind -model seq_align_multiple_Pipeline_pe1_pe220 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.013 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe220.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe220.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_pe1_pe220.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 
Execute       schedule -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.013 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221.
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 
Execute       bind -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.013 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_322 
Execute       schedule -model seq_align_multiple_Pipeline_VITIS_LOOP_93_322 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.013 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_322.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_322.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_VITIS_LOOP_93_322.
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_322 
Execute       bind -model seq_align_multiple_Pipeline_VITIS_LOOP_93_322 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.013 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_322.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_322.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_VITIS_LOOP_93_322.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_kernel_kernel123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel123 
Execute       schedule -model seq_align_multiple_Pipeline_kernel_kernel123 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kernel_kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'kernel_kernel1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0 seconds. Elapsed time: 1.56 seconds; current allocated memory: 1.031 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel123.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel123.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_kernel_kernel123.
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel123 
Execute       bind -model seq_align_multiple_Pipeline_kernel_kernel123 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.43 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.031 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel123.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.02 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel123.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_kernel_kernel123.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_pe1_pe224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe224 
Execute       schedule -model seq_align_multiple_Pipeline_pe1_pe224 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pe1_pe2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pe1_pe2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.031 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe224.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe224.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_pe1_pe224.
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe224 
Execute       bind -model seq_align_multiple_Pipeline_pe1_pe224 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.031 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe224.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe224.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_pe1_pe224.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 
Execute       schedule -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_75_1_VITIS_LOOP_76_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.031 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225.
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 
Execute       bind -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.031 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_326 
Execute       schedule -model seq_align_multiple_Pipeline_VITIS_LOOP_93_326 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.031 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_326.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_326.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_VITIS_LOOP_93_326.
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_93_326 
Execute       bind -model seq_align_multiple_Pipeline_VITIS_LOOP_93_326 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.031 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_326.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_326.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_VITIS_LOOP_93_326.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_kernel_kernel127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel127 
Execute       schedule -model seq_align_multiple_Pipeline_kernel_kernel127 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kernel_kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'kernel_kernel1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.57 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.65 seconds; current allocated memory: 1.048 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel127.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel127.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_kernel_kernel127.
Execute       set_default_model seq_align_multiple_Pipeline_kernel_kernel127 
Execute       bind -model seq_align_multiple_Pipeline_kernel_kernel127 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.048 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel127.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.01 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel127.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_kernel_kernel127.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_pe1_pe228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe228 
Execute       schedule -model seq_align_multiple_Pipeline_pe1_pe228 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pe1_pe2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'pe1_pe2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.048 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe228.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe228.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_pe1_pe228.
Execute       set_default_model seq_align_multiple_Pipeline_pe1_pe228 
Execute       bind -model seq_align_multiple_Pipeline_pe1_pe228 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.048 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe228.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe228.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_pe1_pe228.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple_Pipeline_VITIS_LOOP_286_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_286_2 
Execute       schedule -model seq_align_multiple_Pipeline_VITIS_LOOP_286_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_286_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_286_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.048 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_286_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_286_2.sched.adb -f 
INFO-FLOW: Finish scheduling seq_align_multiple_Pipeline_VITIS_LOOP_286_2.
Execute       set_default_model seq_align_multiple_Pipeline_VITIS_LOOP_286_2 
Execute       bind -model seq_align_multiple_Pipeline_VITIS_LOOP_286_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.048 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_286_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_286_2.bind.adb -f 
INFO-FLOW: Finish binding seq_align_multiple_Pipeline_VITIS_LOOP_286_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seq_align_multiple 
Execute       schedule -model seq_align_multiple 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.21 seconds. CPU system time: 0 seconds. Elapsed time: 2.2 seconds; current allocated memory: 1.070 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.27 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.sched.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling seq_align_multiple.
Execute       set_default_model seq_align_multiple 
Execute       bind -model seq_align_multiple 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.72 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.16 seconds; current allocated memory: 1.070 GB.
Execute       syn_report -verbosereport -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 7.31 sec.
Execute       db_write -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.bind.adb -f 
Command       db_write done; 0.24 sec.
INFO-FLOW: Finish binding seq_align_multiple.
Execute       get_model_list seq_align_multiple -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_93_3 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_kernel_kernel1 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_pe1_pe2 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_93_32 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_kernel_kernel13 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_pe1_pe24 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_93_36 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_kernel_kernel17 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_pe1_pe28 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_93_310 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_kernel_kernel111 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_pe1_pe212 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_93_314 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_kernel_kernel115 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_pe1_pe216 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_93_318 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_kernel_kernel119 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_pe1_pe220 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_93_322 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_kernel_kernel123 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_pe1_pe224 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_93_326 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_kernel_kernel127 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_pe1_pe228 
Execute       rtl_gen_preprocess seq_align_multiple_Pipeline_VITIS_LOOP_286_2 
Execute       rtl_gen_preprocess seq_align_multiple 
INFO-FLOW: Model list for RTL generation: seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 seq_align_multiple_Pipeline_VITIS_LOOP_93_3 seq_align_multiple_Pipeline_kernel_kernel1 seq_align_multiple_Pipeline_pe1_pe2 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 seq_align_multiple_Pipeline_VITIS_LOOP_93_32 seq_align_multiple_Pipeline_kernel_kernel13 seq_align_multiple_Pipeline_pe1_pe24 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 seq_align_multiple_Pipeline_VITIS_LOOP_93_36 seq_align_multiple_Pipeline_kernel_kernel17 seq_align_multiple_Pipeline_pe1_pe28 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 seq_align_multiple_Pipeline_VITIS_LOOP_93_310 seq_align_multiple_Pipeline_kernel_kernel111 seq_align_multiple_Pipeline_pe1_pe212 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 seq_align_multiple_Pipeline_VITIS_LOOP_93_314 seq_align_multiple_Pipeline_kernel_kernel115 seq_align_multiple_Pipeline_pe1_pe216 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 seq_align_multiple_Pipeline_VITIS_LOOP_93_318 seq_align_multiple_Pipeline_kernel_kernel119 seq_align_multiple_Pipeline_pe1_pe220 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 seq_align_multiple_Pipeline_VITIS_LOOP_93_322 seq_align_multiple_Pipeline_kernel_kernel123 seq_align_multiple_Pipeline_pe1_pe224 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 seq_align_multiple_Pipeline_VITIS_LOOP_93_326 seq_align_multiple_Pipeline_kernel_kernel127 seq_align_multiple_Pipeline_pe1_pe228 seq_align_multiple_Pipeline_VITIS_LOOP_286_2 seq_align_multiple
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.63 seconds; current allocated memory: 1.070 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2.adb 
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_VITIS_LOOP_93_3 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_3' pipeline 'VITIS_LOOP_93_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_VITIS_LOOP_93_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.073 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_93_3 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_3 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_93_3 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_3 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_VITIS_LOOP_93_3 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_93_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_VITIS_LOOP_93_3 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_93_3_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_VITIS_LOOP_93_3 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_93_3 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_3.adb 
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_93_3 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_VITIS_LOOP_93_3 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_kernel_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_kernel_kernel1 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_kernel_kernel1' pipeline 'kernel_kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_2_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_kernel_kernel1'.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.094 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_kernel_kernel1 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_kernel_kernel1 
Execute       gen_rtl seq_align_multiple_Pipeline_kernel_kernel1 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_kernel_kernel1 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_kernel_kernel1 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_kernel_kernel1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.74 sec.
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_kernel_kernel1 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_kernel_kernel1_csynth.xml 
Command       syn_report done; 0.36 sec.
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_kernel_kernel1 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.59 sec.
Execute       db_write -model seq_align_multiple_Pipeline_kernel_kernel1 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel1.adb 
Command       db_write done; 0.45 sec.
Execute       db_write -model seq_align_multiple_Pipeline_kernel_kernel1 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info seq_align_multiple_Pipeline_kernel_kernel1 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_pe1_pe2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_pe1_pe2 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_pe1_pe2' pipeline 'pe1_pe2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_pe1_pe2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.72 seconds; current allocated memory: 1.124 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_pe1_pe2 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_pe1_pe2 
Execute       gen_rtl seq_align_multiple_Pipeline_pe1_pe2 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_pe1_pe2 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_pe1_pe2 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_pe1_pe2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_pe1_pe2 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_pe1_pe2_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_pe1_pe2 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_pe1_pe2 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe2.adb 
Execute       db_write -model seq_align_multiple_Pipeline_pe1_pe2 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_pe1_pe2 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.124 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21.adb 
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_VITIS_LOOP_93_32 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_32.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_32' pipeline 'VITIS_LOOP_93_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_VITIS_LOOP_93_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.127 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_93_32 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_32 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_93_32 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_32 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_VITIS_LOOP_93_32 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_93_32_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_VITIS_LOOP_93_32 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_93_32_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_VITIS_LOOP_93_32 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_32.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_93_32 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_32.adb 
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_93_32 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_VITIS_LOOP_93_32 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_kernel_kernel13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_kernel_kernel13 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_kernel_kernel13' pipeline 'kernel_kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_2_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_kernel_kernel13'.
Command       create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.150 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_kernel_kernel13 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_kernel_kernel13 
Execute       gen_rtl seq_align_multiple_Pipeline_kernel_kernel13 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_kernel_kernel13 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_kernel_kernel13 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_kernel_kernel13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.64 sec.
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_kernel_kernel13 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_kernel_kernel13_csynth.xml 
Command       syn_report done; 0.32 sec.
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_kernel_kernel13 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.36 sec.
Execute       db_write -model seq_align_multiple_Pipeline_kernel_kernel13 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel13.adb 
Command       db_write done; 0.42 sec.
Execute       db_write -model seq_align_multiple_Pipeline_kernel_kernel13 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.19 sec.
Execute       gen_tb_info seq_align_multiple_Pipeline_kernel_kernel13 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_pe1_pe24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_pe1_pe24 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_pe1_pe24' pipeline 'pe1_pe2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_pe1_pe24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.29 seconds; current allocated memory: 1.182 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_pe1_pe24 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_pe1_pe24 
Execute       gen_rtl seq_align_multiple_Pipeline_pe1_pe24 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_pe1_pe24 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_pe1_pe24 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_pe1_pe24_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_pe1_pe24 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_pe1_pe24_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_pe1_pe24 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe24.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_pe1_pe24 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe24.adb 
Execute       db_write -model seq_align_multiple_Pipeline_pe1_pe24 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_pe1_pe24 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.182 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25.adb 
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_VITIS_LOOP_93_36 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_36.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_36' pipeline 'VITIS_LOOP_93_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_VITIS_LOOP_93_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.185 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_93_36 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_36 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_93_36 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_36 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_VITIS_LOOP_93_36 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_93_36_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_VITIS_LOOP_93_36 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_93_36_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_VITIS_LOOP_93_36 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_36.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_93_36 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_36.adb 
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_93_36 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_VITIS_LOOP_93_36 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_36 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_kernel_kernel17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_kernel_kernel17 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_kernel_kernel17' pipeline 'kernel_kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_2_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_kernel_kernel17'.
Command       create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.208 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_kernel_kernel17 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_kernel_kernel17 
Execute       gen_rtl seq_align_multiple_Pipeline_kernel_kernel17 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_kernel_kernel17 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_kernel_kernel17 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_kernel_kernel17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.64 sec.
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_kernel_kernel17 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_kernel_kernel17_csynth.xml 
Command       syn_report done; 0.32 sec.
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_kernel_kernel17 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.36 sec.
Execute       db_write -model seq_align_multiple_Pipeline_kernel_kernel17 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel17.adb 
Command       db_write done; 0.41 sec.
Execute       db_write -model seq_align_multiple_Pipeline_kernel_kernel17 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.21 sec.
Execute       gen_tb_info seq_align_multiple_Pipeline_kernel_kernel17 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_pe1_pe28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_pe1_pe28 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_pe1_pe28' pipeline 'pe1_pe2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_pe1_pe28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.3 seconds; current allocated memory: 1.240 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_pe1_pe28 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_pe1_pe28 
Execute       gen_rtl seq_align_multiple_Pipeline_pe1_pe28 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_pe1_pe28 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_pe1_pe28 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_pe1_pe28_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_pe1_pe28 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_pe1_pe28_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_pe1_pe28 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe28.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_pe1_pe28 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe28.adb 
Execute       db_write -model seq_align_multiple_Pipeline_pe1_pe28 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_pe1_pe28 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.245 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29.adb 
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_VITIS_LOOP_93_310 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_310.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_310' pipeline 'VITIS_LOOP_93_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_VITIS_LOOP_93_310'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.245 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_93_310 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_310 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_93_310 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_310 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_VITIS_LOOP_93_310 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_93_310_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_VITIS_LOOP_93_310 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_93_310_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_VITIS_LOOP_93_310 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_310.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_93_310 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_310.adb 
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_93_310 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_VITIS_LOOP_93_310 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_310 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_kernel_kernel111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_kernel_kernel111 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel111.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_kernel_kernel111' pipeline 'kernel_kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_2_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_kernel_kernel111'.
Command       create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.266 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_kernel_kernel111 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_kernel_kernel111 
Execute       gen_rtl seq_align_multiple_Pipeline_kernel_kernel111 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_kernel_kernel111 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_kernel_kernel111 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_kernel_kernel111_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.64 sec.
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_kernel_kernel111 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_kernel_kernel111_csynth.xml 
Command       syn_report done; 0.32 sec.
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_kernel_kernel111 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel111.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.35 sec.
Execute       db_write -model seq_align_multiple_Pipeline_kernel_kernel111 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel111.adb 
Command       db_write done; 0.42 sec.
Execute       db_write -model seq_align_multiple_Pipeline_kernel_kernel111 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.2 sec.
Execute       gen_tb_info seq_align_multiple_Pipeline_kernel_kernel111 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel111 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_pe1_pe212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_pe1_pe212 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe212.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_pe1_pe212' pipeline 'pe1_pe2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_pe1_pe212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.3 seconds; current allocated memory: 1.298 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_pe1_pe212 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_pe1_pe212 
Execute       gen_rtl seq_align_multiple_Pipeline_pe1_pe212 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_pe1_pe212 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_pe1_pe212 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_pe1_pe212_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_pe1_pe212 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_pe1_pe212_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_pe1_pe212 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe212.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_pe1_pe212 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe212.adb 
Execute       db_write -model seq_align_multiple_Pipeline_pe1_pe212 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_pe1_pe212 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe212 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.307 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213.adb 
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_VITIS_LOOP_93_314 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_314.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_314' pipeline 'VITIS_LOOP_93_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_VITIS_LOOP_93_314'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.307 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_93_314 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_314 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_93_314 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_314 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_VITIS_LOOP_93_314 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_93_314_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_VITIS_LOOP_93_314 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_93_314_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_VITIS_LOOP_93_314 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_314.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_93_314 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_314.adb 
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_93_314 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_VITIS_LOOP_93_314 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_314 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_kernel_kernel115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_kernel_kernel115 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel115.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_kernel_kernel115' pipeline 'kernel_kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_2_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_kernel_kernel115'.
Command       create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.324 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_kernel_kernel115 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_kernel_kernel115 
Execute       gen_rtl seq_align_multiple_Pipeline_kernel_kernel115 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_kernel_kernel115 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_kernel_kernel115 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_kernel_kernel115_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.62 sec.
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_kernel_kernel115 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_kernel_kernel115_csynth.xml 
Command       syn_report done; 0.3 sec.
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_kernel_kernel115 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel115.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.29 sec.
Execute       db_write -model seq_align_multiple_Pipeline_kernel_kernel115 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel115.adb 
Command       db_write done; 0.39 sec.
Execute       db_write -model seq_align_multiple_Pipeline_kernel_kernel115 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info seq_align_multiple_Pipeline_kernel_kernel115 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel115 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_pe1_pe216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_pe1_pe216 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe216.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_pe1_pe216' pipeline 'pe1_pe2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_pe1_pe216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.2 seconds; current allocated memory: 1.356 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_pe1_pe216 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_pe1_pe216 
Execute       gen_rtl seq_align_multiple_Pipeline_pe1_pe216 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_pe1_pe216 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_pe1_pe216 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_pe1_pe216_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_pe1_pe216 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_pe1_pe216_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_pe1_pe216 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe216.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_pe1_pe216 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe216.adb 
Execute       db_write -model seq_align_multiple_Pipeline_pe1_pe216 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_pe1_pe216 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe216 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.369 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217.adb 
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_318' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_VITIS_LOOP_93_318 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_318.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_318' pipeline 'VITIS_LOOP_93_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_VITIS_LOOP_93_318'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.371 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_93_318 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_318 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_93_318 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_318 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_VITIS_LOOP_93_318 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_93_318_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_VITIS_LOOP_93_318 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_93_318_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_VITIS_LOOP_93_318 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_318.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_93_318 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_318.adb 
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_93_318 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_VITIS_LOOP_93_318 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_318 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_kernel_kernel119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_kernel_kernel119 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel119.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_kernel_kernel119' pipeline 'kernel_kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_2_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_kernel_kernel119'.
Command       create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.383 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_kernel_kernel119 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_kernel_kernel119 
Execute       gen_rtl seq_align_multiple_Pipeline_kernel_kernel119 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_kernel_kernel119 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_kernel_kernel119 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_kernel_kernel119_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.64 sec.
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_kernel_kernel119 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_kernel_kernel119_csynth.xml 
Command       syn_report done; 0.32 sec.
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_kernel_kernel119 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel119.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.34 sec.
Execute       db_write -model seq_align_multiple_Pipeline_kernel_kernel119 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel119.adb 
Command       db_write done; 0.4 sec.
Execute       db_write -model seq_align_multiple_Pipeline_kernel_kernel119 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.23 sec.
Execute       gen_tb_info seq_align_multiple_Pipeline_kernel_kernel119 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel119 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_pe1_pe220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_pe1_pe220 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe220.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_pe1_pe220' pipeline 'pe1_pe2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_pe1_pe220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.31 seconds; current allocated memory: 1.414 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_pe1_pe220 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_pe1_pe220 
Execute       gen_rtl seq_align_multiple_Pipeline_pe1_pe220 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_pe1_pe220 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_pe1_pe220 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_pe1_pe220_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_pe1_pe220 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_pe1_pe220_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_pe1_pe220 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe220.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_pe1_pe220 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe220.adb 
Execute       db_write -model seq_align_multiple_Pipeline_pe1_pe220 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_pe1_pe220 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe220 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.432 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221.adb 
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_VITIS_LOOP_93_322 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_322.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_322' pipeline 'VITIS_LOOP_93_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_VITIS_LOOP_93_322'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.434 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_93_322 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_322 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_93_322 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_322 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_VITIS_LOOP_93_322 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_93_322_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_VITIS_LOOP_93_322 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_93_322_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_VITIS_LOOP_93_322 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_322.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_93_322 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_322.adb 
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_93_322 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_VITIS_LOOP_93_322 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_322 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_kernel_kernel123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_kernel_kernel123 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel123.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_kernel_kernel123' pipeline 'kernel_kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_2_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_kernel_kernel123'.
Command       create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.441 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_kernel_kernel123 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_kernel_kernel123 
Execute       gen_rtl seq_align_multiple_Pipeline_kernel_kernel123 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_kernel_kernel123 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_kernel_kernel123 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_kernel_kernel123_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.64 sec.
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_kernel_kernel123 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_kernel_kernel123_csynth.xml 
Command       syn_report done; 0.31 sec.
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_kernel_kernel123 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel123.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.36 sec.
Execute       db_write -model seq_align_multiple_Pipeline_kernel_kernel123 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel123.adb 
Command       db_write done; 0.41 sec.
Execute       db_write -model seq_align_multiple_Pipeline_kernel_kernel123 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.23 sec.
Execute       gen_tb_info seq_align_multiple_Pipeline_kernel_kernel123 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel123 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_pe1_pe224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_pe1_pe224 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe224.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_pe1_pe224' pipeline 'pe1_pe2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_pe1_pe224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.33 seconds; current allocated memory: 1.473 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_pe1_pe224 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_pe1_pe224 
Execute       gen_rtl seq_align_multiple_Pipeline_pe1_pe224 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_pe1_pe224 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_pe1_pe224 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_pe1_pe224_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_pe1_pe224 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_pe1_pe224_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_pe1_pe224 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe224.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_pe1_pe224 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe224.adb 
Execute       db_write -model seq_align_multiple_Pipeline_pe1_pe224 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_pe1_pe224 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe224 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.494 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225.adb 
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_326' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_VITIS_LOOP_93_326 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_326.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_VITIS_LOOP_93_326' pipeline 'VITIS_LOOP_93_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_VITIS_LOOP_93_326'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.495 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_93_326 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_326 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_93_326 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_93_326 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_VITIS_LOOP_93_326 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_93_326_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_VITIS_LOOP_93_326 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_93_326_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_VITIS_LOOP_93_326 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_326.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_93_326 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_326.adb 
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_93_326 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_VITIS_LOOP_93_326 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_326 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_kernel_kernel127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_kernel_kernel127 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel127.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_kernel_kernel127' pipeline 'kernel_kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_2_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_kernel_kernel127'.
Command       create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.499 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_kernel_kernel127 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_kernel_kernel127 
Execute       gen_rtl seq_align_multiple_Pipeline_kernel_kernel127 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_kernel_kernel127 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_kernel_kernel127 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_kernel_kernel127_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.65 sec.
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_kernel_kernel127 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_kernel_kernel127_csynth.xml 
Command       syn_report done; 0.32 sec.
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_kernel_kernel127 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel127.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.33 sec.
Execute       db_write -model seq_align_multiple_Pipeline_kernel_kernel127 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel127.adb 
Command       db_write done; 0.4 sec.
Execute       db_write -model seq_align_multiple_Pipeline_kernel_kernel127 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.25 sec.
Execute       gen_tb_info seq_align_multiple_Pipeline_kernel_kernel127 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel127 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_pe1_pe228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_pe1_pe228 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe228.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_pe1_pe228' pipeline 'pe1_pe2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_pe1_pe228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.33 seconds; current allocated memory: 1.530 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_pe1_pe228 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_pe1_pe228 
Execute       gen_rtl seq_align_multiple_Pipeline_pe1_pe228 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_pe1_pe228 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_pe1_pe228 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_pe1_pe228_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_pe1_pe228 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_pe1_pe228_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_pe1_pe228 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe228.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_pe1_pe228 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe228.adb 
Execute       db_write -model seq_align_multiple_Pipeline_pe1_pe228 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_pe1_pe228 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe228 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple_Pipeline_VITIS_LOOP_286_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple_Pipeline_VITIS_LOOP_286_2 -top_prefix seq_align_multiple_ -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_286_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_multiple_Pipeline_VITIS_LOOP_286_2' pipeline 'VITIS_LOOP_286_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple_Pipeline_VITIS_LOOP_286_2'.
INFO: [RTMG 210-279] Implementing memory 'seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_286_2_dummies_inner_V_RAM_AUTO_1R1W' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.555 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_286_2 -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_286_2 
Execute       gen_rtl seq_align_multiple_Pipeline_VITIS_LOOP_286_2 -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_286_2 
Execute       syn_report -csynth -model seq_align_multiple_Pipeline_VITIS_LOOP_286_2 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_286_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple_Pipeline_VITIS_LOOP_286_2 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_Pipeline_VITIS_LOOP_286_2_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple_Pipeline_VITIS_LOOP_286_2 -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_286_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_286_2 -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_286_2.adb 
Execute       db_write -model seq_align_multiple_Pipeline_VITIS_LOOP_286_2 -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple_Pipeline_VITIS_LOOP_286_2 -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_286_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model seq_align_multiple -top_prefix  -sub_prefix seq_align_multiple_ -mg_file /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_0_2_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_1_2_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_2_2_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_2_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_2_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_2_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_2_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_2_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_2_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_2_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_2_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_2_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_2_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_2_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_3_2_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_2_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_2_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_2_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_2_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_2_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_2_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_2_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_2_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_2_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_2_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_2_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_4_2_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_2_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_2_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_2_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_2_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_2_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_2_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_2_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_2_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_2_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_2_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_2_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_5_2_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_2_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_2_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_2_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_2_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_2_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_2_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_2_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_2_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_2_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_2_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_2_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_6_2_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_2_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_2_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_2_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_2_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_2_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_2_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_2_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_2_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_2_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_2_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_2_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dp_mem_7_2_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_0_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_1_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_2_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_3_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_4_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_5_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_6_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Ix_mem_7_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_0_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_1_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_2_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_3_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_4_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_5_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_6_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_0_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_0_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_0_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_0_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_0_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_0_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_0_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_0_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_0_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_0_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_0_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_0_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_1_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_1_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_1_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_1_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_1_13' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_1_14' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/Iy_mem_7_1_15' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_score_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_score_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_score_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_score_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_score_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_score_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_score_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_score_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_scoreIx_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_scoreIx_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_scoreIx_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_scoreIx_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_scoreIx_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_scoreIx_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_scoreIx_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/last_pe_scoreIx_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mux_164_9_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_dp_matrix_V_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 15.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.69 seconds. CPU system time: 0.66 seconds. Elapsed time: 15.36 seconds; current allocated memory: 1.581 GB.
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       gen_rtl seq_align_multiple -istop -style xilinx -f -lang vhdl -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/vhdl/seq_align_multiple 
Command       gen_rtl done; 0.15 sec.
Execute       gen_rtl seq_align_multiple -istop -style xilinx -f -lang vlog -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/verilog/seq_align_multiple 
Execute       syn_report -csynth -model seq_align_multiple -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model seq_align_multiple -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/seq_align_multiple_csynth.xml 
Execute       syn_report -verbosereport -model seq_align_multiple -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 6.77 sec.
Execute       db_write -model seq_align_multiple -f -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.adb 
Command       db_write done; 0.33 sec.
Execute       db_write -model seq_align_multiple -bindview -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seq_align_multiple -p /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple 
Execute       export_constraint_db -f -tool general -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.constraint.tcl 
Execute       syn_report -designview -model seq_align_multiple -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.design.xml 
Command       syn_report done; 6.5 sec.
Execute       syn_report -csynthDesign -model seq_align_multiple -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model seq_align_multiple -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model seq_align_multiple -o /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.protoinst 
Execute       sc_get_clocks seq_align_multiple 
Execute       sc_get_portdomain seq_align_multiple 
INFO-FLOW: Model list for RTL component generation: seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 seq_align_multiple_Pipeline_VITIS_LOOP_93_3 seq_align_multiple_Pipeline_kernel_kernel1 seq_align_multiple_Pipeline_pe1_pe2 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 seq_align_multiple_Pipeline_VITIS_LOOP_93_32 seq_align_multiple_Pipeline_kernel_kernel13 seq_align_multiple_Pipeline_pe1_pe24 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 seq_align_multiple_Pipeline_VITIS_LOOP_93_36 seq_align_multiple_Pipeline_kernel_kernel17 seq_align_multiple_Pipeline_pe1_pe28 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 seq_align_multiple_Pipeline_VITIS_LOOP_93_310 seq_align_multiple_Pipeline_kernel_kernel111 seq_align_multiple_Pipeline_pe1_pe212 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 seq_align_multiple_Pipeline_VITIS_LOOP_93_314 seq_align_multiple_Pipeline_kernel_kernel115 seq_align_multiple_Pipeline_pe1_pe216 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 seq_align_multiple_Pipeline_VITIS_LOOP_93_318 seq_align_multiple_Pipeline_kernel_kernel119 seq_align_multiple_Pipeline_pe1_pe220 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 seq_align_multiple_Pipeline_VITIS_LOOP_93_322 seq_align_multiple_Pipeline_kernel_kernel123 seq_align_multiple_Pipeline_pe1_pe224 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 seq_align_multiple_Pipeline_VITIS_LOOP_93_326 seq_align_multiple_Pipeline_kernel_kernel127 seq_align_multiple_Pipeline_pe1_pe228 seq_align_multiple_Pipeline_VITIS_LOOP_286_2 seq_align_multiple
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_VITIS_LOOP_93_3] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_3.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_kernel_kernel1] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel1.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_mux_42_2_1_1.
INFO-FLOW: Append model seq_align_multiple_mux_42_2_1_1
INFO-FLOW: Found component seq_align_multiple_mux_164_2_1_1.
INFO-FLOW: Append model seq_align_multiple_mux_164_2_1_1
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_pe1_pe2] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe2.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_mux_164_9_1_1.
INFO-FLOW: Append model seq_align_multiple_mux_164_9_1_1
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_VITIS_LOOP_93_32] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_32.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_kernel_kernel13] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel13.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_pe1_pe24] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe24.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_VITIS_LOOP_93_36] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_36.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_kernel_kernel17] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel17.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_pe1_pe28] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe28.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_VITIS_LOOP_93_310] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_310.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_kernel_kernel111] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel111.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_pe1_pe212] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe212.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_VITIS_LOOP_93_314] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_314.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_kernel_kernel115] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel115.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_pe1_pe216] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe216.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_VITIS_LOOP_93_318] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_318.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_kernel_kernel119] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel119.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_pe1_pe220] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe220.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_VITIS_LOOP_93_322] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_322.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_kernel_kernel123] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel123.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_pe1_pe224] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe224.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_VITIS_LOOP_93_326] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_326.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_kernel_kernel127] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel127.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_pe1_pe228] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe228.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple_Pipeline_VITIS_LOOP_286_2] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_286_2.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_286_2_dummies_inner_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_286_2_dummies_inner_V_RAM_AUTO_1R1W
INFO-FLOW: Found component seq_align_multiple_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seq_align_multiple] ... 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.compgen.tcl 
INFO-FLOW: Found component seq_align_multiple_dp_matrix_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model seq_align_multiple_dp_matrix_V_RAM_AUTO_1R1W
INFO-FLOW: Append model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2
INFO-FLOW: Append model seq_align_multiple_Pipeline_VITIS_LOOP_93_3
INFO-FLOW: Append model seq_align_multiple_Pipeline_kernel_kernel1
INFO-FLOW: Append model seq_align_multiple_Pipeline_pe1_pe2
INFO-FLOW: Append model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21
INFO-FLOW: Append model seq_align_multiple_Pipeline_VITIS_LOOP_93_32
INFO-FLOW: Append model seq_align_multiple_Pipeline_kernel_kernel13
INFO-FLOW: Append model seq_align_multiple_Pipeline_pe1_pe24
INFO-FLOW: Append model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25
INFO-FLOW: Append model seq_align_multiple_Pipeline_VITIS_LOOP_93_36
INFO-FLOW: Append model seq_align_multiple_Pipeline_kernel_kernel17
INFO-FLOW: Append model seq_align_multiple_Pipeline_pe1_pe28
INFO-FLOW: Append model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29
INFO-FLOW: Append model seq_align_multiple_Pipeline_VITIS_LOOP_93_310
INFO-FLOW: Append model seq_align_multiple_Pipeline_kernel_kernel111
INFO-FLOW: Append model seq_align_multiple_Pipeline_pe1_pe212
INFO-FLOW: Append model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213
INFO-FLOW: Append model seq_align_multiple_Pipeline_VITIS_LOOP_93_314
INFO-FLOW: Append model seq_align_multiple_Pipeline_kernel_kernel115
INFO-FLOW: Append model seq_align_multiple_Pipeline_pe1_pe216
INFO-FLOW: Append model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217
INFO-FLOW: Append model seq_align_multiple_Pipeline_VITIS_LOOP_93_318
INFO-FLOW: Append model seq_align_multiple_Pipeline_kernel_kernel119
INFO-FLOW: Append model seq_align_multiple_Pipeline_pe1_pe220
INFO-FLOW: Append model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221
INFO-FLOW: Append model seq_align_multiple_Pipeline_VITIS_LOOP_93_322
INFO-FLOW: Append model seq_align_multiple_Pipeline_kernel_kernel123
INFO-FLOW: Append model seq_align_multiple_Pipeline_pe1_pe224
INFO-FLOW: Append model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225
INFO-FLOW: Append model seq_align_multiple_Pipeline_VITIS_LOOP_93_326
INFO-FLOW: Append model seq_align_multiple_Pipeline_kernel_kernel127
INFO-FLOW: Append model seq_align_multiple_Pipeline_pe1_pe228
INFO-FLOW: Append model seq_align_multiple_Pipeline_VITIS_LOOP_286_2
INFO-FLOW: Append model seq_align_multiple
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_mux_42_2_1_1 seq_align_multiple_mux_164_2_1_1 seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_mux_164_9_1_1 seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_286_2_dummies_inner_V_RAM_AUTO_1R1W seq_align_multiple_flow_control_loop_pipe_sequential_init seq_align_multiple_dp_matrix_V_RAM_AUTO_1R1W seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 seq_align_multiple_Pipeline_VITIS_LOOP_93_3 seq_align_multiple_Pipeline_kernel_kernel1 seq_align_multiple_Pipeline_pe1_pe2 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 seq_align_multiple_Pipeline_VITIS_LOOP_93_32 seq_align_multiple_Pipeline_kernel_kernel13 seq_align_multiple_Pipeline_pe1_pe24 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 seq_align_multiple_Pipeline_VITIS_LOOP_93_36 seq_align_multiple_Pipeline_kernel_kernel17 seq_align_multiple_Pipeline_pe1_pe28 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 seq_align_multiple_Pipeline_VITIS_LOOP_93_310 seq_align_multiple_Pipeline_kernel_kernel111 seq_align_multiple_Pipeline_pe1_pe212 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 seq_align_multiple_Pipeline_VITIS_LOOP_93_314 seq_align_multiple_Pipeline_kernel_kernel115 seq_align_multiple_Pipeline_pe1_pe216 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 seq_align_multiple_Pipeline_VITIS_LOOP_93_318 seq_align_multiple_Pipeline_kernel_kernel119 seq_align_multiple_Pipeline_pe1_pe220 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 seq_align_multiple_Pipeline_VITIS_LOOP_93_322 seq_align_multiple_Pipeline_kernel_kernel123 seq_align_multiple_Pipeline_pe1_pe224 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 seq_align_multiple_Pipeline_VITIS_LOOP_93_326 seq_align_multiple_Pipeline_kernel_kernel127 seq_align_multiple_Pipeline_pe1_pe228 seq_align_multiple_Pipeline_VITIS_LOOP_286_2 seq_align_multiple
INFO-FLOW: Generating /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_mux_42_2_1_1
INFO-FLOW: To file: write model seq_align_multiple_mux_164_2_1_1
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_mux_164_9_1_1
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_286_2_dummies_inner_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model seq_align_multiple_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model seq_align_multiple_dp_matrix_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_VITIS_LOOP_93_3
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_kernel_kernel1
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_pe1_pe2
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_VITIS_LOOP_93_32
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_kernel_kernel13
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_pe1_pe24
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_VITIS_LOOP_93_36
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_kernel_kernel17
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_pe1_pe28
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_VITIS_LOOP_93_310
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_kernel_kernel111
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_pe1_pe212
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_VITIS_LOOP_93_314
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_kernel_kernel115
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_pe1_pe216
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_VITIS_LOOP_93_318
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_kernel_kernel119
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_pe1_pe220
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_VITIS_LOOP_93_322
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_kernel_kernel123
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_pe1_pe224
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_VITIS_LOOP_93_326
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_kernel_kernel127
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_pe1_pe228
INFO-FLOW: To file: write model seq_align_multiple_Pipeline_VITIS_LOOP_286_2
INFO-FLOW: To file: write model seq_align_multiple
INFO-FLOW: Generating /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/vhdl' dstVlogDir='/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/vlog' tclDir='/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db' modelList='seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_mux_42_2_1_1
seq_align_multiple_mux_164_2_1_1
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_mux_164_9_1_1
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_286_2_dummies_inner_V_RAM_AUTO_1R1W
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_dp_matrix_V_RAM_AUTO_1R1W
seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2
seq_align_multiple_Pipeline_VITIS_LOOP_93_3
seq_align_multiple_Pipeline_kernel_kernel1
seq_align_multiple_Pipeline_pe1_pe2
seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21
seq_align_multiple_Pipeline_VITIS_LOOP_93_32
seq_align_multiple_Pipeline_kernel_kernel13
seq_align_multiple_Pipeline_pe1_pe24
seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25
seq_align_multiple_Pipeline_VITIS_LOOP_93_36
seq_align_multiple_Pipeline_kernel_kernel17
seq_align_multiple_Pipeline_pe1_pe28
seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29
seq_align_multiple_Pipeline_VITIS_LOOP_93_310
seq_align_multiple_Pipeline_kernel_kernel111
seq_align_multiple_Pipeline_pe1_pe212
seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213
seq_align_multiple_Pipeline_VITIS_LOOP_93_314
seq_align_multiple_Pipeline_kernel_kernel115
seq_align_multiple_Pipeline_pe1_pe216
seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217
seq_align_multiple_Pipeline_VITIS_LOOP_93_318
seq_align_multiple_Pipeline_kernel_kernel119
seq_align_multiple_Pipeline_pe1_pe220
seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221
seq_align_multiple_Pipeline_VITIS_LOOP_93_322
seq_align_multiple_Pipeline_kernel_kernel123
seq_align_multiple_Pipeline_pe1_pe224
seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225
seq_align_multiple_Pipeline_VITIS_LOOP_93_326
seq_align_multiple_Pipeline_kernel_kernel127
seq_align_multiple_Pipeline_pe1_pe228
seq_align_multiple_Pipeline_VITIS_LOOP_286_2
seq_align_multiple
' expOnly='0'
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data names -quiet 
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data info -quiet 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/global.setting.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/global.setting.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_3.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel1.compgen.tcl 
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data info -quiet 
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data info -quiet 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe2.compgen.tcl 
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data names -quiet 
Execute         ap_part_info -name xcvu5p-flva2104-1-e -data info -quiet 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_32.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel13.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe24.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_36.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel17.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe28.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_310.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel111.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe212.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_314.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel115.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe216.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_318.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel119.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe220.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_322.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel123.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe224.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_326.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel127.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe228.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_286_2.compgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 14.8 seconds. CPU system time: 0.15 seconds. Elapsed time: 14.97 seconds; current allocated memory: 1.653 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='seq_align_multiple_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_mux_42_2_1_1
seq_align_multiple_mux_164_2_1_1
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_mux_164_9_1_1
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_seq_align_multiple_Pipeline_VITIS_LOOP_286_2_dummies_inner_V_RAM_AUTO_1R1W
seq_align_multiple_flow_control_loop_pipe_sequential_init
seq_align_multiple_dp_matrix_V_RAM_AUTO_1R1W
seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2
seq_align_multiple_Pipeline_VITIS_LOOP_93_3
seq_align_multiple_Pipeline_kernel_kernel1
seq_align_multiple_Pipeline_pe1_pe2
seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21
seq_align_multiple_Pipeline_VITIS_LOOP_93_32
seq_align_multiple_Pipeline_kernel_kernel13
seq_align_multiple_Pipeline_pe1_pe24
seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25
seq_align_multiple_Pipeline_VITIS_LOOP_93_36
seq_align_multiple_Pipeline_kernel_kernel17
seq_align_multiple_Pipeline_pe1_pe28
seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29
seq_align_multiple_Pipeline_VITIS_LOOP_93_310
seq_align_multiple_Pipeline_kernel_kernel111
seq_align_multiple_Pipeline_pe1_pe212
seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213
seq_align_multiple_Pipeline_VITIS_LOOP_93_314
seq_align_multiple_Pipeline_kernel_kernel115
seq_align_multiple_Pipeline_pe1_pe216
seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217
seq_align_multiple_Pipeline_VITIS_LOOP_93_318
seq_align_multiple_Pipeline_kernel_kernel119
seq_align_multiple_Pipeline_pe1_pe220
seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221
seq_align_multiple_Pipeline_VITIS_LOOP_93_322
seq_align_multiple_Pipeline_kernel_kernel123
seq_align_multiple_Pipeline_pe1_pe224
seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225
seq_align_multiple_Pipeline_VITIS_LOOP_93_326
seq_align_multiple_Pipeline_kernel_kernel127
seq_align_multiple_Pipeline_pe1_pe228
seq_align_multiple_Pipeline_VITIS_LOOP_286_2
seq_align_multiple
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/global.setting.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/global.setting.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/top-io-be.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.rtl_wrap.cfg.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.compgen.dataonly.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_3.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel1.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe2.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_32.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel13.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe24.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_36.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel17.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe28.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_310.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel111.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe212.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_314.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel115.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe216.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_318.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel119.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe220.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_322.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel123.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe224.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_93_326.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_kernel_kernel127.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_pe1_pe228.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple_Pipeline_VITIS_LOOP_286_2.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.tbgen.tcl 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data names -quiet 
Execute       ap_part_info -name xcvu5p-flva2104-1-e -data info -quiet 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/seq_align_multiple.constraint.tcl 
Execute       sc_get_clocks seq_align_multiple 
Execute       source /home/ioeddk/Desktop/DP-HLS/local_seq_align_multiple_sa/local_seq_align_multiple_sa_vitis/local_seq_align_multiple_sa_vitis/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST seq_align_multiple MODULE2INSTS {seq_align_multiple seq_align_multiple seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_16435 seq_align_multiple_Pipeline_VITIS_LOOP_93_3 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_3_fu_16471 seq_align_multiple_Pipeline_kernel_kernel1 grp_seq_align_multiple_Pipeline_kernel_kernel1_fu_16541 seq_align_multiple_Pipeline_pe1_pe2 grp_seq_align_multiple_Pipeline_pe1_pe2_fu_16872 seq_align_multiple_Pipeline_VITIS_LOOP_93_32 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_32_fu_16894 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21_fu_17028 seq_align_multiple_Pipeline_kernel_kernel13 grp_seq_align_multiple_Pipeline_kernel_kernel13_fu_17048 seq_align_multiple_Pipeline_pe1_pe24 grp_seq_align_multiple_Pipeline_pe1_pe24_fu_17395 seq_align_multiple_Pipeline_VITIS_LOOP_93_36 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_36_fu_17417 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25_fu_17551 seq_align_multiple_Pipeline_kernel_kernel17 grp_seq_align_multiple_Pipeline_kernel_kernel17_fu_17571 seq_align_multiple_Pipeline_pe1_pe28 grp_seq_align_multiple_Pipeline_pe1_pe28_fu_17918 seq_align_multiple_Pipeline_VITIS_LOOP_93_310 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_310_fu_17940 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29_fu_18074 seq_align_multiple_Pipeline_kernel_kernel111 grp_seq_align_multiple_Pipeline_kernel_kernel111_fu_18094 seq_align_multiple_Pipeline_pe1_pe212 grp_seq_align_multiple_Pipeline_pe1_pe212_fu_18441 seq_align_multiple_Pipeline_VITIS_LOOP_93_314 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_314_fu_18463 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213_fu_18597 seq_align_multiple_Pipeline_kernel_kernel115 grp_seq_align_multiple_Pipeline_kernel_kernel115_fu_18617 seq_align_multiple_Pipeline_pe1_pe216 grp_seq_align_multiple_Pipeline_pe1_pe216_fu_18964 seq_align_multiple_Pipeline_VITIS_LOOP_93_318 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_318_fu_18986 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217_fu_19120 seq_align_multiple_Pipeline_kernel_kernel119 grp_seq_align_multiple_Pipeline_kernel_kernel119_fu_19140 seq_align_multiple_Pipeline_pe1_pe220 grp_seq_align_multiple_Pipeline_pe1_pe220_fu_19487 seq_align_multiple_Pipeline_VITIS_LOOP_93_322 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_322_fu_19509 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221_fu_19643 seq_align_multiple_Pipeline_kernel_kernel123 grp_seq_align_multiple_Pipeline_kernel_kernel123_fu_19663 seq_align_multiple_Pipeline_pe1_pe224 grp_seq_align_multiple_Pipeline_pe1_pe224_fu_20010 seq_align_multiple_Pipeline_VITIS_LOOP_93_326 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_326_fu_20032 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225_fu_20166 seq_align_multiple_Pipeline_kernel_kernel127 grp_seq_align_multiple_Pipeline_kernel_kernel127_fu_20186 seq_align_multiple_Pipeline_pe1_pe228 grp_seq_align_multiple_Pipeline_pe1_pe228_fu_20517 seq_align_multiple_Pipeline_VITIS_LOOP_286_2 grp_seq_align_multiple_Pipeline_VITIS_LOOP_286_2_fu_20539} INST2MODULE {seq_align_multiple seq_align_multiple grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_16435 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_3_fu_16471 seq_align_multiple_Pipeline_VITIS_LOOP_93_3 grp_seq_align_multiple_Pipeline_kernel_kernel1_fu_16541 seq_align_multiple_Pipeline_kernel_kernel1 grp_seq_align_multiple_Pipeline_pe1_pe2_fu_16872 seq_align_multiple_Pipeline_pe1_pe2 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_32_fu_16894 seq_align_multiple_Pipeline_VITIS_LOOP_93_32 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21_fu_17028 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 grp_seq_align_multiple_Pipeline_kernel_kernel13_fu_17048 seq_align_multiple_Pipeline_kernel_kernel13 grp_seq_align_multiple_Pipeline_pe1_pe24_fu_17395 seq_align_multiple_Pipeline_pe1_pe24 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_36_fu_17417 seq_align_multiple_Pipeline_VITIS_LOOP_93_36 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25_fu_17551 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 grp_seq_align_multiple_Pipeline_kernel_kernel17_fu_17571 seq_align_multiple_Pipeline_kernel_kernel17 grp_seq_align_multiple_Pipeline_pe1_pe28_fu_17918 seq_align_multiple_Pipeline_pe1_pe28 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_310_fu_17940 seq_align_multiple_Pipeline_VITIS_LOOP_93_310 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29_fu_18074 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 grp_seq_align_multiple_Pipeline_kernel_kernel111_fu_18094 seq_align_multiple_Pipeline_kernel_kernel111 grp_seq_align_multiple_Pipeline_pe1_pe212_fu_18441 seq_align_multiple_Pipeline_pe1_pe212 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_314_fu_18463 seq_align_multiple_Pipeline_VITIS_LOOP_93_314 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213_fu_18597 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 grp_seq_align_multiple_Pipeline_kernel_kernel115_fu_18617 seq_align_multiple_Pipeline_kernel_kernel115 grp_seq_align_multiple_Pipeline_pe1_pe216_fu_18964 seq_align_multiple_Pipeline_pe1_pe216 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_318_fu_18986 seq_align_multiple_Pipeline_VITIS_LOOP_93_318 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217_fu_19120 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 grp_seq_align_multiple_Pipeline_kernel_kernel119_fu_19140 seq_align_multiple_Pipeline_kernel_kernel119 grp_seq_align_multiple_Pipeline_pe1_pe220_fu_19487 seq_align_multiple_Pipeline_pe1_pe220 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_322_fu_19509 seq_align_multiple_Pipeline_VITIS_LOOP_93_322 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221_fu_19643 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 grp_seq_align_multiple_Pipeline_kernel_kernel123_fu_19663 seq_align_multiple_Pipeline_kernel_kernel123 grp_seq_align_multiple_Pipeline_pe1_pe224_fu_20010 seq_align_multiple_Pipeline_pe1_pe224 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_326_fu_20032 seq_align_multiple_Pipeline_VITIS_LOOP_93_326 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225_fu_20166 seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 grp_seq_align_multiple_Pipeline_kernel_kernel127_fu_20186 seq_align_multiple_Pipeline_kernel_kernel127 grp_seq_align_multiple_Pipeline_pe1_pe228_fu_20517 seq_align_multiple_Pipeline_pe1_pe228 grp_seq_align_multiple_Pipeline_VITIS_LOOP_286_2_fu_20539 seq_align_multiple_Pipeline_VITIS_LOOP_286_2} INSTDATA {seq_align_multiple {DEPTH 1 CHILDREN {grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_16435 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_3_fu_16471 grp_seq_align_multiple_Pipeline_kernel_kernel1_fu_16541 grp_seq_align_multiple_Pipeline_pe1_pe2_fu_16872 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_32_fu_16894 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21_fu_17028 grp_seq_align_multiple_Pipeline_kernel_kernel13_fu_17048 grp_seq_align_multiple_Pipeline_pe1_pe24_fu_17395 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_36_fu_17417 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25_fu_17551 grp_seq_align_multiple_Pipeline_kernel_kernel17_fu_17571 grp_seq_align_multiple_Pipeline_pe1_pe28_fu_17918 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_310_fu_17940 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29_fu_18074 grp_seq_align_multiple_Pipeline_kernel_kernel111_fu_18094 grp_seq_align_multiple_Pipeline_pe1_pe212_fu_18441 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_314_fu_18463 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213_fu_18597 grp_seq_align_multiple_Pipeline_kernel_kernel115_fu_18617 grp_seq_align_multiple_Pipeline_pe1_pe216_fu_18964 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_318_fu_18986 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217_fu_19120 grp_seq_align_multiple_Pipeline_kernel_kernel119_fu_19140 grp_seq_align_multiple_Pipeline_pe1_pe220_fu_19487 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_322_fu_19509 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221_fu_19643 grp_seq_align_multiple_Pipeline_kernel_kernel123_fu_19663 grp_seq_align_multiple_Pipeline_pe1_pe224_fu_20010 grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_326_fu_20032 grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225_fu_20166 grp_seq_align_multiple_Pipeline_kernel_kernel127_fu_20186 grp_seq_align_multiple_Pipeline_pe1_pe228_fu_20517 grp_seq_align_multiple_Pipeline_VITIS_LOOP_286_2_fu_20539}} grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_16435 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_3_fu_16471 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_kernel_kernel1_fu_16541 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_pe1_pe2_fu_16872 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_32_fu_16894 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21_fu_17028 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_kernel_kernel13_fu_17048 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_pe1_pe24_fu_17395 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_36_fu_17417 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25_fu_17551 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_kernel_kernel17_fu_17571 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_pe1_pe28_fu_17918 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_310_fu_17940 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29_fu_18074 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_kernel_kernel111_fu_18094 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_pe1_pe212_fu_18441 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_314_fu_18463 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213_fu_18597 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_kernel_kernel115_fu_18617 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_pe1_pe216_fu_18964 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_318_fu_18986 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217_fu_19120 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_kernel_kernel119_fu_19140 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_pe1_pe220_fu_19487 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_322_fu_19509 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221_fu_19643 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_kernel_kernel123_fu_19663 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_pe1_pe224_fu_20010 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_VITIS_LOOP_93_326_fu_20032 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225_fu_20166 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_kernel_kernel127_fu_20186 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_pe1_pe228_fu_20517 {DEPTH 2 CHILDREN {}} grp_seq_align_multiple_Pipeline_VITIS_LOOP_286_2_fu_20539 {DEPTH 2 CHILDREN {}}} MODULEDATA {seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_6_fu_368_p2 SOURCE src/seq_align_multiple.cpp:75 VARIABLE add_ln75_6 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_380_p2 SOURCE src/seq_align_multiple.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_434_p2 SOURCE src/seq_align_multiple.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_460_p2 SOURCE src/seq_align_multiple.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_VITIS_LOOP_93_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_941_p2 SOURCE src/seq_align_multiple.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_93_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_kernel_kernel1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_5_fu_3755_p2 SOURCE src/seq_align_multiple.cpp:102 VARIABLE add_ln102_5 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_3767_p2 SOURCE src/seq_align_multiple.cpp:102 VARIABLE add_ln102 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_3878_p2 SOURCE src/seq_align_multiple.cpp:143 VARIABLE add_ln143 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_3827_p2 SOURCE src/seq_align_multiple.cpp:111 VARIABLE add_ln111 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_5085_p2 SOURCE src/seq_align_multiple.cpp:105 VARIABLE empty LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a1_fu_5295_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_fu_5301_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_fu_5307_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_fu_5313_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_fu_5362_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_3976_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_3982_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_120_fu_5446_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_120 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a1_155_fu_5670_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a1_155 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_106_fu_5676_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_106 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_106_fu_5682_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3_106 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_106_fu_5688_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_106 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_106_fu_5737_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_106 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_1_fu_4004_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_1_fu_4010_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_121_fu_5806_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_121 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a1_156_fu_6030_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a1_156 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_107_fu_6036_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_107 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_107_fu_6042_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3_107 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_107_fu_6048_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_107 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_107_fu_6097_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_107 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_2_fu_4032_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_2_fu_4038_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_122_fu_6166_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_122 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a1_157_fu_6390_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a1_157 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_108_fu_6396_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_108 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_108_fu_6402_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3_108 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_108_fu_6408_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_108 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_108_fu_6457_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_108 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_3_fu_4060_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_3_fu_4066_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_123_fu_6526_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_123 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a1_158_fu_6750_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a1_158 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_109_fu_6756_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_109 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_109_fu_6762_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3_109 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_109_fu_6768_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_109 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_109_fu_6817_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_109 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_4_fu_4088_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_4_fu_4094_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_124_fu_6886_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_124 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a1_159_fu_7110_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a1_159 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_110_fu_7116_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_110 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_110_fu_7122_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3_110 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_110_fu_7128_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_110 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_110_fu_7177_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_110 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_5_fu_4116_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_5 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_5_fu_4122_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_5 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_125_fu_7246_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_125 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a1_160_fu_7470_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a1_160 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_111_fu_7476_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_111 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_111_fu_7482_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3_111 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_111_fu_7488_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_111 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_111_fu_7537_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_111 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_6_fu_4144_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_6 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_6_fu_4150_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_6 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_126_fu_7606_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_126 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a1_161_fu_7830_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a1_161 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_112_fu_7836_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_112 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_112_fu_7842_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3_112 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_112_fu_7848_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_112 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_112_fu_7897_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_112 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_7_fu_4172_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_7 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_7_fu_4178_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_7 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_127_fu_7966_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_127 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a1_162_fu_8190_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a1_162 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_113_fu_8196_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_113 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_113_fu_8202_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3_113 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_113_fu_8208_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_113 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_113_fu_8257_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_113 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_8_fu_4200_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_8 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_8_fu_4206_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_8 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_128_fu_8326_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_128 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a1_163_fu_8550_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a1_163 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_114_fu_8556_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_114 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_114_fu_8562_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3_114 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_114_fu_8568_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_114 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_114_fu_8617_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_114 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_9_fu_4228_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_9 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_9_fu_4234_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_9 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_129_fu_8686_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_129 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a1_164_fu_8910_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a1_164 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_115_fu_8916_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_115 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_115_fu_8922_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3_115 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_115_fu_8928_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_115 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_115_fu_8977_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_115 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_11_fu_4256_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_11 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_10_fu_4262_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_10 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_130_fu_9046_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_130 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a1_165_fu_9270_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a1_165 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_116_fu_9276_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_116 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_116_fu_9282_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3_116 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_116_fu_9288_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_116 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_116_fu_9337_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_116 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_13_fu_4284_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_13 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_12_fu_4290_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_12 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_132_fu_9406_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_132 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a1_166_fu_9630_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a1_166 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_117_fu_9636_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_117 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_117_fu_9642_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3_117 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_117_fu_9648_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_117 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_117_fu_9697_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_117 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_15_fu_4312_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_15 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_14_fu_4318_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_14 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_134_fu_9766_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_134 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a1_167_fu_9990_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a1_167 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_118_fu_9996_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_118 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_118_fu_10002_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3_118 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_118_fu_10008_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_118 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_118_fu_10057_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_118 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_17_fu_4340_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_17 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_16_fu_4346_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_16 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_136_fu_10126_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_136 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a1_168_fu_10350_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a1_168 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_119_fu_10356_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_119 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_119_fu_10362_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3_119 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_119_fu_10368_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_119 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_119_fu_10417_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_119 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_19_fu_4368_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_19 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_18_fu_4377_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_18 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_138_fu_10486_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_138 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a1_169_fu_10705_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a1_169 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_120_fu_10711_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_120 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_120_fu_10717_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3_120 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_120_fu_10723_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_120 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_120_fu_10773_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_120 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_3842_p2 SOURCE src/seq_align_multiple.cpp:105 VARIABLE add_ln105 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_pe1_pe2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_5_fu_354_p2 SOURCE src/seq_align_multiple.cpp:168 VARIABLE add_ln168_5 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_366_p2 SOURCE src/seq_align_multiple.cpp:168 VARIABLE add_ln168 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1649_fu_424_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649 VARIABLE add_ln1649 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_454_p2 SOURCE src/seq_align_multiple.cpp:171 VARIABLE add_ln171 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_368_p2 SOURCE src/seq_align_multiple.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_380_p2 SOURCE src/seq_align_multiple.cpp:75 VARIABLE add_ln75_1 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_434_p2 SOURCE src/seq_align_multiple.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_460_p2 SOURCE src/seq_align_multiple.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_VITIS_LOOP_93_32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_1775_p2 SOURCE src/seq_align_multiple.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_93_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_kernel_kernel13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_4860_p2 SOURCE src/seq_align_multiple.cpp:102 VARIABLE add_ln102 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_1_fu_4872_p2 SOURCE src/seq_align_multiple.cpp:102 VARIABLE add_ln102_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_4983_p2 SOURCE src/seq_align_multiple.cpp:143 VARIABLE add_ln143 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_4932_p2 SOURCE src/seq_align_multiple.cpp:111 VARIABLE add_ln111 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_9179_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_9186_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_2_fu_9193_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_3_fu_9200_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_4_fu_9207_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_5_fu_9214_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_5 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_6_fu_9221_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_6 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_7_fu_9228_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_7 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_8_fu_9235_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_8 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_9_fu_9242_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_9 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_10_fu_9249_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_10 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_11_fu_9256_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_11 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_12_fu_9263_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_12 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_13_fu_9270_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_13 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_14_fu_9277_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_14 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_15_fu_9284_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_15 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_127_fu_9308_p2 SOURCE src/seq_align_multiple.cpp:105 VARIABLE empty_127 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_fu_9317_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_fu_9323_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_fu_9329_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_fu_9378_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_10_fu_5301_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_10 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_11_fu_5307_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_11 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_5313_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_16_fu_9454_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_16 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_16_fu_9460_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_16 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_16_fu_9509_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_16 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_12_fu_5545_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_12 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_13_fu_5551_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_13 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_31_fu_5557_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_31 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_17_fu_9575_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_17 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_17_fu_9581_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_17 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_17_fu_9630_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_17 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_14_fu_5789_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_14 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_5795_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_33_fu_5801_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_33 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_18_fu_9696_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_18 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_18_fu_9702_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_18 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_18_fu_9751_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_18 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_16_fu_6033_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_16 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_15_fu_6039_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_15 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_35_fu_6045_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_35 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_19_fu_9817_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_19 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_19_fu_9823_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_19 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_19_fu_9872_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_19 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_18_fu_6277_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_18 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_16_fu_6283_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_16 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_37_fu_6289_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_37 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_20_fu_9938_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_20 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_20_fu_9944_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_20 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_20_fu_9993_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_20 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_20_fu_6521_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_20 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_17_fu_6527_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_17 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_38_fu_6533_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_38 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_21_fu_10059_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_21 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_21_fu_10065_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_21 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_21_fu_10114_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_21 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_21_fu_6765_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_21 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_18_fu_6771_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_18 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_39_fu_6777_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_39 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_22_fu_10180_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_22 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_22_fu_10186_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_22 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_22_fu_10235_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_22 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_22_fu_7009_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_22 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_19_fu_7015_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_19 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_40_fu_7021_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_40 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_23_fu_10301_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_23 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_23_fu_10307_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_23 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_23_fu_10356_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_23 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_24_fu_7253_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_24 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_20_fu_7259_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_20 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_41_fu_7265_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_41 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_24_fu_10422_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_24 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_24_fu_10428_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_24 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_24_fu_10477_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_24 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_26_fu_7497_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_26 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_21_fu_7503_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_21 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_42_fu_7509_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_42 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_25_fu_10543_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_25 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_25_fu_10549_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_25 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_25_fu_10598_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_25 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_28_fu_7741_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_28 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_22_fu_7747_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_22 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_43_fu_7753_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_43 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_26_fu_10664_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_26 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_26_fu_10670_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_26 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_26_fu_10719_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_26 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_30_fu_7985_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_30 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_23_fu_7991_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_23 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_44_fu_7997_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_44 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_27_fu_10785_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_27 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_27_fu_10791_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_27 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_27_fu_10840_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_27 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_32_fu_8229_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_32 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_24_fu_8235_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_24 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_45_fu_8241_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_45 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_28_fu_10906_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_28 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_28_fu_10912_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_28 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_28_fu_10961_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_28 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_34_fu_8473_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_34 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_25_fu_8479_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_25 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_46_fu_8485_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_46 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_29_fu_11027_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_29 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_29_fu_11033_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_29 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_29_fu_11082_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_29 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_36_fu_8717_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_36 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_26_fu_8726_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_26 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_47_fu_8732_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_47 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_30_fu_11148_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_30 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_30_fu_11154_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_30 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_30_fu_11204_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_30 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_4947_p2 SOURCE src/seq_align_multiple.cpp:105 VARIABLE add_ln105 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_pe1_pe24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_354_p2 SOURCE src/seq_align_multiple.cpp:168 VARIABLE add_ln168 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_1_fu_366_p2 SOURCE src/seq_align_multiple.cpp:168 VARIABLE add_ln168_1 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1649_fu_424_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649 VARIABLE add_ln1649 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_454_p2 SOURCE src/seq_align_multiple.cpp:171 VARIABLE add_ln171 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_368_p2 SOURCE src/seq_align_multiple.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_2_fu_380_p2 SOURCE src/seq_align_multiple.cpp:75 VARIABLE add_ln75_2 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_434_p2 SOURCE src/seq_align_multiple.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_460_p2 SOURCE src/seq_align_multiple.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_VITIS_LOOP_93_36 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_1775_p2 SOURCE src/seq_align_multiple.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_93_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_kernel_kernel17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_4860_p2 SOURCE src/seq_align_multiple.cpp:102 VARIABLE add_ln102 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_1_fu_4872_p2 SOURCE src/seq_align_multiple.cpp:102 VARIABLE add_ln102_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_4983_p2 SOURCE src/seq_align_multiple.cpp:143 VARIABLE add_ln143 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_4932_p2 SOURCE src/seq_align_multiple.cpp:111 VARIABLE add_ln111 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_9179_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_9186_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_2_fu_9193_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_3_fu_9200_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_4_fu_9207_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_5_fu_9214_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_5 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_6_fu_9221_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_6 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_7_fu_9228_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_7 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_8_fu_9235_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_8 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_9_fu_9242_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_9 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_10_fu_9249_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_10 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_11_fu_9256_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_11 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_12_fu_9263_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_12 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_13_fu_9270_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_13 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_14_fu_9277_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_14 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_15_fu_9284_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_15 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_63_fu_9308_p2 SOURCE src/seq_align_multiple.cpp:105 VARIABLE empty_63 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_fu_9317_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_fu_9323_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_fu_9329_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_fu_9378_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_5301_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_5307_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_1_fu_5313_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_1_fu_9454_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_1_fu_9460_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_1_fu_9509_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_2_fu_5545_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_1_fu_5551_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_1 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_3_fu_5557_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_2_fu_9575_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_2_fu_9581_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_2_fu_9630_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_4_fu_5789_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_2_fu_5795_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_5_fu_5801_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_5 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_3_fu_9696_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_3_fu_9702_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_3_fu_9751_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_6_fu_6033_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_6 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_3_fu_6039_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_7_fu_6045_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_7 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_4_fu_9817_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_4_fu_9823_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_4_fu_9872_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_8_fu_6277_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_8 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_4_fu_6283_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_9_fu_6289_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_9 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_5_fu_9938_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_5 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_5_fu_9944_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_5 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_5_fu_9993_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_5 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_10_fu_6521_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_10 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_5_fu_6527_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_5 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_11_fu_6533_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_11 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_6_fu_10059_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_6 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_6_fu_10065_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_6 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_6_fu_10114_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_6 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_12_fu_6765_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_12 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_6_fu_6771_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_6 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_13_fu_6777_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_13 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_7_fu_10180_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_7 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_7_fu_10186_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_7 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_7_fu_10235_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_7 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_14_fu_7009_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_14 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_7_fu_7015_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_7 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_15_fu_7021_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_15 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_8_fu_10301_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_8 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_8_fu_10307_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_8 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_8_fu_10356_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_8 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_16_fu_7253_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_16 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_8_fu_7259_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_8 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_17_fu_7265_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_17 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_9_fu_10422_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_9 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_9_fu_10428_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_9 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_9_fu_10477_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_9 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_18_fu_7497_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_18 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_9_fu_7503_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_9 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_19_fu_7509_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_19 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_10_fu_10543_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_10 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_10_fu_10549_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_10 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_10_fu_10598_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_10 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_20_fu_7741_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_20 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_10_fu_7747_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_10 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_21_fu_7753_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_21 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_11_fu_10664_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_11 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_11_fu_10670_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_11 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_11_fu_10719_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_11 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_22_fu_7985_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_22 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_11_fu_7991_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_11 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_23_fu_7997_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_23 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_12_fu_10785_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_12 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_12_fu_10791_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_12 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_12_fu_10840_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_12 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_24_fu_8229_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_24 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_12_fu_8235_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_12 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_25_fu_8241_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_25 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_13_fu_10906_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_13 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_13_fu_10912_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_13 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_13_fu_10961_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_13 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_26_fu_8473_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_26 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_13_fu_8479_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_13 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_27_fu_8485_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_27 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_14_fu_11027_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_14 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_14_fu_11033_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_14 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_14_fu_11082_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_14 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_28_fu_8717_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_28 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_14_fu_8726_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_14 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_29_fu_8732_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_29 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_15_fu_11148_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_15 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_15_fu_11154_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_15 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_15_fu_11204_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_15 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_4947_p2 SOURCE src/seq_align_multiple.cpp:105 VARIABLE add_ln105 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_pe1_pe28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_354_p2 SOURCE src/seq_align_multiple.cpp:168 VARIABLE add_ln168 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_1_fu_366_p2 SOURCE src/seq_align_multiple.cpp:168 VARIABLE add_ln168_1 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1649_fu_424_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649 VARIABLE add_ln1649 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_454_p2 SOURCE src/seq_align_multiple.cpp:171 VARIABLE add_ln171 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_368_p2 SOURCE src/seq_align_multiple.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_380_p2 SOURCE src/seq_align_multiple.cpp:75 VARIABLE add_ln75_1 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_434_p2 SOURCE src/seq_align_multiple.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_460_p2 SOURCE src/seq_align_multiple.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_VITIS_LOOP_93_310 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_1775_p2 SOURCE src/seq_align_multiple.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_93_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_kernel_kernel111 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_4860_p2 SOURCE src/seq_align_multiple.cpp:102 VARIABLE add_ln102 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_3_fu_4872_p2 SOURCE src/seq_align_multiple.cpp:102 VARIABLE add_ln102_3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_4983_p2 SOURCE src/seq_align_multiple.cpp:143 VARIABLE add_ln143 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_4932_p2 SOURCE src/seq_align_multiple.cpp:111 VARIABLE add_ln111 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_32_fu_9179_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_32 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_33_fu_9186_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_33 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_34_fu_9193_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_34 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_35_fu_9200_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_35 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_36_fu_9207_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_36 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_37_fu_9214_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_37 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_38_fu_9221_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_38 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_39_fu_9228_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_39 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_40_fu_9235_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_40 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_41_fu_9242_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_41 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_42_fu_9249_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_42 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_43_fu_9256_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_43 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_44_fu_9263_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_44 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_45_fu_9270_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_45 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_46_fu_9277_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_46 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_47_fu_9284_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_47 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_447_fu_9308_p2 SOURCE src/seq_align_multiple.cpp:105 VARIABLE empty_447 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_fu_9317_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_fu_9323_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_fu_9329_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_fu_9378_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_38_fu_5301_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_38 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_39_fu_5307_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_39 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_5313_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_91_fu_9454_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_91 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_91_fu_9460_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_91 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_91_fu_9509_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_91 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_40_fu_5545_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_40 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_41_fu_5551_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_41 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_134_fu_5557_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_134 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_92_fu_9575_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_92 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_92_fu_9581_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_92 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_92_fu_9630_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_92 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_42_fu_5789_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_42 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_43_fu_5795_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_43 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_135_fu_5801_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_135 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_93_fu_9696_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_93 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_93_fu_9702_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_93 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_93_fu_9751_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_93 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_44_fu_6033_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_44 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_45_fu_6039_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_45 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_136_fu_6045_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_136 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_94_fu_9817_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_94 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_94_fu_9823_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_94 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_94_fu_9872_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_94 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_46_fu_6277_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_46 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_47_fu_6283_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_47 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_137_fu_6289_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_137 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_95_fu_9938_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_95 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_95_fu_9944_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_95 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_95_fu_9993_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_95 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_48_fu_6521_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_48 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_49_fu_6527_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_49 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_138_fu_6533_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_138 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_96_fu_10059_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_96 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_96_fu_10065_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_96 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_96_fu_10114_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_96 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_50_fu_6765_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_50 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_51_fu_6771_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_51 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_139_fu_6777_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_139 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_97_fu_10180_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_97 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_97_fu_10186_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_97 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_97_fu_10235_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_97 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_52_fu_7009_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_52 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_52_fu_7015_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_52 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_140_fu_7021_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_140 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_98_fu_10301_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_98 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_98_fu_10307_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_98 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_98_fu_10356_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_98 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_54_fu_7253_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_54 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_53_fu_7259_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_53 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_141_fu_7265_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_141 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_99_fu_10422_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_99 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_99_fu_10428_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_99 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_99_fu_10477_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_99 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_56_fu_7497_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_56 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_55_fu_7503_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_55 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_142_fu_7509_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_142 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_100_fu_10543_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_100 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_100_fu_10549_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_100 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_100_fu_10598_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_100 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_58_fu_7741_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_58 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_57_fu_7747_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_57 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_143_fu_7753_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_143 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_101_fu_10664_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_101 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_101_fu_10670_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_101 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_101_fu_10719_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_101 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_60_fu_7985_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_60 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_59_fu_7991_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_59 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_144_fu_7997_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_144 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_102_fu_10785_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_102 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_102_fu_10791_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_102 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_102_fu_10840_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_102 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_62_fu_8229_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_62 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_61_fu_8235_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_61 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_145_fu_8241_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_145 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_103_fu_10906_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_103 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_103_fu_10912_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_103 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_103_fu_10961_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_103 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_64_fu_8473_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_64 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_63_fu_8479_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_63 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_146_fu_8485_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_146 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_104_fu_11027_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_104 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_104_fu_11033_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_104 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_104_fu_11082_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_104 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_66_fu_8717_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_66 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_65_fu_8726_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_65 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_147_fu_8732_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_147 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_105_fu_11148_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_105 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_105_fu_11154_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_105 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_105_fu_11204_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_105 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_4947_p2 SOURCE src/seq_align_multiple.cpp:105 VARIABLE add_ln105 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_pe1_pe212 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_354_p2 SOURCE src/seq_align_multiple.cpp:168 VARIABLE add_ln168 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_3_fu_366_p2 SOURCE src/seq_align_multiple.cpp:168 VARIABLE add_ln168_3 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1649_fu_424_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649 VARIABLE add_ln1649 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_454_p2 SOURCE src/seq_align_multiple.cpp:171 VARIABLE add_ln171 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_368_p2 SOURCE src/seq_align_multiple.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_4_fu_380_p2 SOURCE src/seq_align_multiple.cpp:75 VARIABLE add_ln75_4 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_434_p2 SOURCE src/seq_align_multiple.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_460_p2 SOURCE src/seq_align_multiple.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_VITIS_LOOP_93_314 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_1775_p2 SOURCE src/seq_align_multiple.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_93_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_kernel_kernel115 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_4860_p2 SOURCE src/seq_align_multiple.cpp:102 VARIABLE add_ln102 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_4_fu_4872_p2 SOURCE src/seq_align_multiple.cpp:102 VARIABLE add_ln102_4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_4983_p2 SOURCE src/seq_align_multiple.cpp:143 VARIABLE add_ln143 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_4932_p2 SOURCE src/seq_align_multiple.cpp:111 VARIABLE add_ln111 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_48_fu_9179_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_48 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_49_fu_9186_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_49 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_50_fu_9193_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_50 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_51_fu_9200_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_51 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_52_fu_9207_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_52 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_53_fu_9214_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_53 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_54_fu_9221_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_54 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_55_fu_9228_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_55 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_56_fu_9235_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_56 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_57_fu_9242_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_57 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_58_fu_9249_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_58 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_59_fu_9256_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_59 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_60_fu_9263_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_60 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_9270_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_61_fu_9277_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_61 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_62_fu_9284_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_62 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_383_fu_9308_p2 SOURCE src/seq_align_multiple.cpp:105 VARIABLE empty_383 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_fu_9317_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_fu_9323_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_fu_9329_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_fu_9378_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_53_fu_5301_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_53 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_54_fu_5307_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_54 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_5313_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_76_fu_9454_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_76 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_76_fu_9460_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_76 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_76_fu_9509_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_76 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_55_fu_5545_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_55 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_56_fu_5551_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_56 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_120_fu_5557_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_120 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_77_fu_9575_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_77 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_77_fu_9581_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_77 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_77_fu_9630_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_77 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_57_fu_5789_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_57 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_58_fu_5795_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_58 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_121_fu_5801_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_121 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_78_fu_9696_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_78 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_78_fu_9702_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_78 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_78_fu_9751_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_78 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_59_fu_6033_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_59 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_60_fu_6039_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_60 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_122_fu_6045_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_122 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_79_fu_9817_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_79 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_79_fu_9823_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_79 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_79_fu_9872_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_79 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_61_fu_6277_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_61 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_62_fu_6283_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_62 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_123_fu_6289_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_123 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_80_fu_9938_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_80 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_80_fu_9944_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_80 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_80_fu_9993_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_80 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_63_fu_6521_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_63 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_64_fu_6527_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_64 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_124_fu_6533_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_124 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_81_fu_10059_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_81 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_81_fu_10065_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_81 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_81_fu_10114_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_81 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_65_fu_6765_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_65 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_66_fu_6771_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_66 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_125_fu_6777_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_125 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_82_fu_10180_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_82 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_82_fu_10186_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_82 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_82_fu_10235_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_82 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_67_fu_7009_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_67 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_67_fu_7015_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_67 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_126_fu_7021_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_126 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_83_fu_10301_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_83 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_83_fu_10307_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_83 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_83_fu_10356_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_83 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_69_fu_7253_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_69 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_68_fu_7259_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_68 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_127_fu_7265_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_127 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_84_fu_10422_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_84 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_84_fu_10428_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_84 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_84_fu_10477_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_84 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_71_fu_7497_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_71 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_7503_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_128_fu_7509_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_128 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_85_fu_10543_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_85 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_85_fu_10549_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_85 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_85_fu_10598_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_85 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_73_fu_7741_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_73 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_69_fu_7747_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_69 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_129_fu_7753_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_129 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_86_fu_10664_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_86 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_86_fu_10670_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_86 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_86_fu_10719_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_86 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_75_fu_7985_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_75 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_70_fu_7991_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_70 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_130_fu_7997_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_130 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_87_fu_10785_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_87 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_87_fu_10791_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_87 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_87_fu_10840_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_87 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_77_fu_8229_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_77 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_71_fu_8235_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_71 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_131_fu_8241_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_131 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_88_fu_10906_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_88 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_88_fu_10912_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_88 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_88_fu_10961_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_88 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_79_fu_8473_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_79 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_72_fu_8479_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_72 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_132_fu_8485_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_132 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_89_fu_11027_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_89 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_89_fu_11033_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_89 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_89_fu_11082_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_89 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_81_fu_8717_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_81 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_73_fu_8726_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_73 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_133_fu_8732_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_133 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_90_fu_11148_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_90 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_90_fu_11154_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_90 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_90_fu_11204_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_90 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_4947_p2 SOURCE src/seq_align_multiple.cpp:105 VARIABLE add_ln105 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_pe1_pe216 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_354_p2 SOURCE src/seq_align_multiple.cpp:168 VARIABLE add_ln168 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_4_fu_366_p2 SOURCE src/seq_align_multiple.cpp:168 VARIABLE add_ln168_4 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1649_fu_424_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649 VARIABLE add_ln1649 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_454_p2 SOURCE src/seq_align_multiple.cpp:171 VARIABLE add_ln171 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_217 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_368_p2 SOURCE src/seq_align_multiple.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_5_fu_380_p2 SOURCE src/seq_align_multiple.cpp:75 VARIABLE add_ln75_5 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_434_p2 SOURCE src/seq_align_multiple.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_460_p2 SOURCE src/seq_align_multiple.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_VITIS_LOOP_93_318 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_1775_p2 SOURCE src/seq_align_multiple.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_93_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_kernel_kernel119 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_4860_p2 SOURCE src/seq_align_multiple.cpp:102 VARIABLE add_ln102 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_4_fu_4872_p2 SOURCE src/seq_align_multiple.cpp:102 VARIABLE add_ln102_4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_4983_p2 SOURCE src/seq_align_multiple.cpp:143 VARIABLE add_ln143 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_4932_p2 SOURCE src/seq_align_multiple.cpp:111 VARIABLE add_ln111 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_9179_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_46_fu_9186_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_46 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_47_fu_9193_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_47 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_48_fu_9200_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_48 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_49_fu_9207_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_49 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_50_fu_9214_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_50 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_51_fu_9221_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_51 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_52_fu_9228_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_52 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_53_fu_9235_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_53 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_54_fu_9242_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_54 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_55_fu_9249_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_55 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_56_fu_9256_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_56 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_57_fu_9263_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_57 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_58_fu_9270_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_58 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_59_fu_9277_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_59 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_60_fu_9284_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_60 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_319_fu_9308_p2 SOURCE src/seq_align_multiple.cpp:105 VARIABLE empty_319 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_fu_9317_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_fu_9323_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_fu_9329_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_fu_9378_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_68_fu_5301_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_68 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_5307_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_5313_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_61_fu_9454_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_61 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_61_fu_9460_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_61 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_61_fu_9509_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_61 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_70_fu_5545_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_70 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_55_fu_5551_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_55 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_106_fu_5557_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_106 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_62_fu_9575_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_62 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_62_fu_9581_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_62 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_62_fu_9630_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_62 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_72_fu_5789_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_72 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_56_fu_5795_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_56 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_107_fu_5801_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_107 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_63_fu_9696_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_63 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_63_fu_9702_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_63 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_63_fu_9751_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_63 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_74_fu_6033_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_74 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_57_fu_6039_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_57 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_108_fu_6045_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_108 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_64_fu_9817_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_64 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_64_fu_9823_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_64 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_64_fu_9872_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_64 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_76_fu_6277_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_76 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_58_fu_6283_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_58 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_109_fu_6289_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_109 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_65_fu_9938_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_65 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_65_fu_9944_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_65 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_65_fu_9993_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_65 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_78_fu_6521_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_78 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_59_fu_6527_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_59 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_110_fu_6533_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_110 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_66_fu_10059_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_66 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_66_fu_10065_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_66 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_66_fu_10114_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_66 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_80_fu_6765_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_80 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_60_fu_6771_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_60 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_111_fu_6777_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_111 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_67_fu_10180_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_67 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_67_fu_10186_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_67 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_67_fu_10235_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_67 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_82_fu_7009_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_82 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_61_fu_7015_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_61 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_112_fu_7021_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_112 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_68_fu_10301_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_68 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_68_fu_10307_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_68 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_68_fu_10356_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_68 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_84_fu_7253_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_84 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_62_fu_7259_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_62 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_113_fu_7265_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_113 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_69_fu_10422_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_69 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_69_fu_10428_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_69 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_69_fu_10477_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_69 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_86_fu_7497_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_86 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_63_fu_7503_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_63 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_114_fu_7509_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_114 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_70_fu_10543_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_70 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_70_fu_10549_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_70 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_70_fu_10598_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_70 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_88_fu_7741_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_88 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_64_fu_7747_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_64 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_115_fu_7753_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_115 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_71_fu_10664_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_71 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_71_fu_10670_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_71 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_71_fu_10719_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_71 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_90_fu_7985_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_90 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_65_fu_7991_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_65 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_116_fu_7997_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_116 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_72_fu_10785_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_72 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_72_fu_10791_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_72 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_72_fu_10840_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_72 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_92_fu_8229_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_92 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_66_fu_8235_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_66 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_117_fu_8241_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_117 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_73_fu_10906_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_73 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_73_fu_10912_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_73 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_73_fu_10961_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_73 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_94_fu_8473_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_94 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_67_fu_8479_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_67 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_118_fu_8485_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_118 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_74_fu_11027_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_74 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_74_fu_11033_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_74 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_74_fu_11082_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_74 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_96_fu_8717_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_96 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_68_fu_8726_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_68 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_119_fu_8732_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_119 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_75_fu_11148_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_75 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_75_fu_11154_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_75 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_75_fu_11204_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_75 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_4947_p2 SOURCE src/seq_align_multiple.cpp:105 VARIABLE add_ln105 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_pe1_pe220 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_354_p2 SOURCE src/seq_align_multiple.cpp:168 VARIABLE add_ln168 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_4_fu_366_p2 SOURCE src/seq_align_multiple.cpp:168 VARIABLE add_ln168_4 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1649_fu_424_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649 VARIABLE add_ln1649 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_454_p2 SOURCE src/seq_align_multiple.cpp:171 VARIABLE add_ln171 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_221 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_368_p2 SOURCE src/seq_align_multiple.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_4_fu_380_p2 SOURCE src/seq_align_multiple.cpp:75 VARIABLE add_ln75_4 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_434_p2 SOURCE src/seq_align_multiple.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_460_p2 SOURCE src/seq_align_multiple.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_VITIS_LOOP_93_322 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_1775_p2 SOURCE src/seq_align_multiple.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_93_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_kernel_kernel123 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_4860_p2 SOURCE src/seq_align_multiple.cpp:102 VARIABLE add_ln102 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_3_fu_4872_p2 SOURCE src/seq_align_multiple.cpp:102 VARIABLE add_ln102_3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_4983_p2 SOURCE src/seq_align_multiple.cpp:143 VARIABLE add_ln143 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_4932_p2 SOURCE src/seq_align_multiple.cpp:111 VARIABLE add_ln111 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_9179_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_31_fu_9186_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_31 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_32_fu_9193_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_32 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_33_fu_9200_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_33 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_34_fu_9207_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_34 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_35_fu_9214_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_35 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_36_fu_9221_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_36 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_37_fu_9228_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_37 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_38_fu_9235_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_38 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_39_fu_9242_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_39 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_40_fu_9249_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_40 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_41_fu_9256_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_41 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_42_fu_9263_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_42 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_43_fu_9270_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_43 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_44_fu_9277_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_44 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_45_fu_9284_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_45 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_255_fu_9308_p2 SOURCE src/seq_align_multiple.cpp:105 VARIABLE empty_255 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_fu_9317_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_fu_9323_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_fu_9329_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_fu_9378_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_5301_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_5307_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_77_fu_5313_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_77 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_46_fu_9454_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_46 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_46_fu_9460_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_46 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_46_fu_9509_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_46 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_78_fu_5545_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_78 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_41_fu_5551_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_41 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_79_fu_5557_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_79 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_47_fu_9575_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_47 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_47_fu_9581_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_47 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_47_fu_9630_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_47 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_80_fu_5789_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_80 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_42_fu_5795_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_42 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_81_fu_5801_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_81 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_48_fu_9696_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_48 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_48_fu_9702_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_48 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_48_fu_9751_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_48 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_82_fu_6033_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_82 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_43_fu_6039_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_43 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_83_fu_6045_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_83 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_49_fu_9817_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_49 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_49_fu_9823_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_49 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_49_fu_9872_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_49 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_84_fu_6277_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_84 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_44_fu_6283_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_44 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_85_fu_6289_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_85 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_50_fu_9938_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_50 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_50_fu_9944_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_50 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_50_fu_9993_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_50 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_86_fu_6521_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_86 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_45_fu_6527_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_45 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_87_fu_6533_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_87 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_51_fu_10059_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_51 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_51_fu_10065_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_51 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_51_fu_10114_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_51 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_88_fu_6765_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_88 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_46_fu_6771_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_46 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_89_fu_6777_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_89 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_52_fu_10180_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_52 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_52_fu_10186_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_52 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_52_fu_10235_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_52 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_90_fu_7009_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_90 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_47_fu_7015_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_47 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_91_fu_7021_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_91 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_53_fu_10301_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_53 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_53_fu_10307_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_53 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_53_fu_10356_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_53 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_92_fu_7253_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_92 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_48_fu_7259_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_48 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_93_fu_7265_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_93 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_54_fu_10422_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_54 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_54_fu_10428_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_54 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_54_fu_10477_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_54 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_94_fu_7497_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_94 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_49_fu_7503_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_49 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_95_fu_7509_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_95 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_55_fu_10543_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_55 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_55_fu_10549_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_55 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_55_fu_10598_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_55 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_96_fu_7741_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_96 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_50_fu_7747_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_50 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_97_fu_7753_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_97 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_56_fu_10664_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_56 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_56_fu_10670_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_56 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_56_fu_10719_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_56 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_98_fu_7985_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_98 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_51_fu_7991_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_51 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_99_fu_7997_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_99 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_57_fu_10785_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_57 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_57_fu_10791_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_57 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_57_fu_10840_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_57 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_100_fu_8229_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_100 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_52_fu_8235_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_52 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_101_fu_8241_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_101 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_58_fu_10906_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_58 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_58_fu_10912_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_58 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_58_fu_10961_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_58 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_102_fu_8473_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_102 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_53_fu_8479_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_53 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_103_fu_8485_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_103 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_59_fu_11027_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_59 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_59_fu_11033_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_59 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_59_fu_11082_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_59 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_104_fu_8717_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_104 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_54_fu_8726_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_54 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_105_fu_8732_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_105 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_60_fu_11148_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_60 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_60_fu_11154_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_60 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_60_fu_11204_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_60 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_4947_p2 SOURCE src/seq_align_multiple.cpp:105 VARIABLE add_ln105 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_pe1_pe224 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_354_p2 SOURCE src/seq_align_multiple.cpp:168 VARIABLE add_ln168 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_3_fu_366_p2 SOURCE src/seq_align_multiple.cpp:168 VARIABLE add_ln168_3 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1649_fu_424_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649 VARIABLE add_ln1649 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_454_p2 SOURCE src/seq_align_multiple.cpp:171 VARIABLE add_ln171 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_225 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_368_p2 SOURCE src/seq_align_multiple.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_3_fu_380_p2 SOURCE src/seq_align_multiple.cpp:75 VARIABLE add_ln75_3 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_434_p2 SOURCE src/seq_align_multiple.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_460_p2 SOURCE src/seq_align_multiple.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_75_1_VITIS_LOOP_76_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_VITIS_LOOP_93_326 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_1775_p2 SOURCE src/seq_align_multiple.cpp:93 VARIABLE add_ln93 LOOP VITIS_LOOP_93_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_kernel_kernel127 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_4714_p2 SOURCE src/seq_align_multiple.cpp:102 VARIABLE add_ln102 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_2_fu_4726_p2 SOURCE src/seq_align_multiple.cpp:102 VARIABLE add_ln102_2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_4837_p2 SOURCE src/seq_align_multiple.cpp:143 VARIABLE add_ln143 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_4786_p2 SOURCE src/seq_align_multiple.cpp:111 VARIABLE add_ln111 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_9033_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_16_fu_9040_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_16 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_17_fu_9047_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_17 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_18_fu_9054_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_18 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_19_fu_9061_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_19 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_20_fu_9068_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_20 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_21_fu_9075_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_21 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_22_fu_9082_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_22 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_23_fu_9089_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_23 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_24_fu_9096_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_24 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_25_fu_9103_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_25 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_26_fu_9110_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_26 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_27_fu_9117_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_27 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_28_fu_9124_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_28 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_29_fu_9131_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_29 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_30_fu_9138_p2 SOURCE src/seq_align_multiple.cpp:125 VARIABLE add_ln125_30 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_191_fu_9162_p2 SOURCE src/seq_align_multiple.cpp:105 VARIABLE empty_191 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_fu_9171_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a3_fu_9177_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a3 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_fu_9183_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_fu_9232_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_5155_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_5161_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_48_fu_5167_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_48 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_31_fu_9308_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_31 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_31_fu_9314_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_31 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_31_fu_9363_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_31 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_49_fu_5399_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_49 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_27_fu_5405_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_27 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_50_fu_5411_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_50 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_32_fu_9429_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_32 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_32_fu_9435_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_32 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_32_fu_9484_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_32 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_51_fu_5643_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_51 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_28_fu_5649_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_28 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_52_fu_5655_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_52 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_33_fu_9550_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_33 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_33_fu_9556_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_33 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_33_fu_9605_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_33 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_53_fu_5887_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_53 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_29_fu_5893_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_29 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_54_fu_5899_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_54 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_34_fu_9671_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_34 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_34_fu_9677_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_34 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_34_fu_9726_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_34 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_55_fu_6131_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_55 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_30_fu_6137_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_30 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_56_fu_6143_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_56 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_35_fu_9792_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_35 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_35_fu_9798_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_35 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_35_fu_9847_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_35 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_57_fu_6375_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_57 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_31_fu_6381_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_31 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_58_fu_6387_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_58 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_36_fu_9913_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_36 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_36_fu_9919_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_36 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_36_fu_9968_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_36 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_59_fu_6619_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_59 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_32_fu_6625_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_32 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_60_fu_6631_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_60 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_37_fu_10034_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_37 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_37_fu_10040_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_37 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_37_fu_10089_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_37 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_61_fu_6863_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_61 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_33_fu_6869_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_33 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_62_fu_6875_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_62 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_38_fu_10155_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_38 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_38_fu_10161_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_38 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_38_fu_10210_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_38 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_63_fu_7107_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_63 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_34_fu_7113_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_34 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_64_fu_7119_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_64 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_39_fu_10276_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_39 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_39_fu_10282_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_39 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_39_fu_10331_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_39 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_65_fu_7351_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_65 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_35_fu_7357_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_35 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_66_fu_7363_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_66 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_40_fu_10397_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_40 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_40_fu_10403_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_40 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_40_fu_10452_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_40 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_67_fu_7595_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_67 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_36_fu_7601_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_36 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_68_fu_7607_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_68 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_41_fu_10518_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_41 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_41_fu_10524_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_41 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_41_fu_10573_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_41 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_69_fu_7839_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_69 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_37_fu_7845_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_37 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_70_fu_7851_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_70 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_42_fu_10639_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_42 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_42_fu_10645_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_42 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_42_fu_10694_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_42 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_71_fu_8083_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_71 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_38_fu_8089_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_38 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_72_fu_8095_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_72 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_43_fu_10760_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_43 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_43_fu_10766_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_43 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_43_fu_10815_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_43 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_73_fu_8327_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_73 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_39_fu_8333_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_39 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_74_fu_8339_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_74 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_44_fu_10881_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_44 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_44_fu_10887_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_44 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_44_fu_10936_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_44 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_75_fu_8571_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_75 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_40_fu_8580_p2 SOURCE src/seq_align_multiple.cpp:149 VARIABLE add_ln149_40 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_76_fu_8586_p2 SOURCE src/seq_align_multiple.cpp:137 VARIABLE add_ln137_76 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a2_45_fu_11002_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a2_45 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME a4_45_fu_11008_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE a4_45 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_45_fu_11058_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE match_45 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_4801_p2 SOURCE src/seq_align_multiple.cpp:105 VARIABLE add_ln105 LOOP kernel_kernel1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_pe1_pe228 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_354_p2 SOURCE src/seq_align_multiple.cpp:168 VARIABLE add_ln168 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_2_fu_366_p2 SOURCE src/seq_align_multiple.cpp:168 VARIABLE add_ln168_2 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1649_fu_424_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649 VARIABLE add_ln1649 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_454_p2 SOURCE src/seq_align_multiple.cpp:171 VARIABLE add_ln171 LOOP pe1_pe2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple_Pipeline_VITIS_LOOP_286_2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dummies_inner_V_U SOURCE src/seq_align_multiple.cpp:265 VARIABLE dummies_inner_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln286_fu_85_p2 SOURCE src/seq_align_multiple.cpp:286 VARIABLE add_ln286 LOOP VITIS_LOOP_286_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} seq_align_multiple {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dp_matrix_V_U SOURCE src/seq_align_multiple.cpp:72 VARIABLE dp_matrix_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dp_matrix_V_1_U SOURCE src/seq_align_multiple.cpp:72 VARIABLE dp_matrix_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dp_matrix_V_2_U SOURCE src/seq_align_multiple.cpp:72 VARIABLE dp_matrix_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dp_matrix_V_3_U SOURCE src/seq_align_multiple.cpp:72 VARIABLE dp_matrix_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dp_matrix_V_4_U SOURCE src/seq_align_multiple.cpp:72 VARIABLE dp_matrix_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dp_matrix_V_5_U SOURCE src/seq_align_multiple.cpp:72 VARIABLE dp_matrix_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dp_matrix_V_6_U SOURCE src/seq_align_multiple.cpp:72 VARIABLE dp_matrix_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dp_matrix_V_7_U SOURCE src/seq_align_multiple.cpp:72 VARIABLE dp_matrix_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dp_matrix_V_8_U SOURCE src/seq_align_multiple.cpp:72 VARIABLE dp_matrix_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dp_matrix_V_9_U SOURCE src/seq_align_multiple.cpp:72 VARIABLE dp_matrix_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dp_matrix_V_10_U SOURCE src/seq_align_multiple.cpp:72 VARIABLE dp_matrix_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dp_matrix_V_11_U SOURCE src/seq_align_multiple.cpp:72 VARIABLE dp_matrix_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dp_matrix_V_12_U SOURCE src/seq_align_multiple.cpp:72 VARIABLE dp_matrix_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dp_matrix_V_13_U SOURCE src/seq_align_multiple.cpp:72 VARIABLE dp_matrix_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dp_matrix_V_14_U SOURCE src/seq_align_multiple.cpp:72 VARIABLE dp_matrix_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dp_matrix_V_15_U SOURCE src/seq_align_multiple.cpp:72 VARIABLE dp_matrix_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_21260_p2 SOURCE src/seq_align_multiple.cpp:183 VARIABLE add_ln183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_1_fu_22047_p2 SOURCE src/seq_align_multiple.cpp:183 VARIABLE add_ln183_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_2_fu_22834_p2 SOURCE src/seq_align_multiple.cpp:183 VARIABLE add_ln183_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_3_fu_23621_p2 SOURCE src/seq_align_multiple.cpp:183 VARIABLE add_ln183_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_4_fu_24408_p2 SOURCE src/seq_align_multiple.cpp:183 VARIABLE add_ln183_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_5_fu_25195_p2 SOURCE src/seq_align_multiple.cpp:183 VARIABLE add_ln183_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_6_fu_25982_p2 SOURCE src/seq_align_multiple.cpp:183 VARIABLE add_ln183_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_7_fu_26721_p2 SOURCE src/seq_align_multiple.cpp:183 VARIABLE add_ln183_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 16 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 160.74 seconds. CPU system time: 0.1 seconds. Elapsed time: 160.94 seconds; current allocated memory: 1.754 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple.
INFO: [VLOG 209-307] Generating Verilog RTL for seq_align_multiple.
Execute       syn_report -model seq_align_multiple -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.17 MHz
Command     autosyn done; 286.31 sec.
Command   csynth_design done; 492.43 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 488.62 seconds. CPU system time: 3.52 seconds. Elapsed time: 492.43 seconds; current allocated memory: 1.451 GB.
Command ap_source done; 503.32 sec.
Execute cleanup_all 
Command cleanup_all done; 0.58 sec.
