\hypertarget{struct_d_t_s___type_def}{}\doxysection{DTS\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_t_s___type_def}\index{DTS\_TypeDef@{DTS\_TypeDef}}


DTS.  




{\ttfamily \#include $<$stm32h723xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_t_s___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_t_s___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_t_s___type_def_ac68c61ebc5b3ecdaae771a16cc18ccf4}{T0\+VALR1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_t_s___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_t_s___type_def_aad9b0e9d2a25e4a0ecc1e5319050280a}{RAMPVALR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_t_s___type_def_aa54ffd4845a16301556bd26412702451}{ITR1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_t_s___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_t_s___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_t_s___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_t_s___type_def_a8daecdc501e36ea1b242e6c27a2e8519}{ITENR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_t_s___type_def_a9d9faa68ee56839f229bc58add1e18c7}{ICIFR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_t_s___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DTS. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_t_s___type_def_a7a12ab903dcfa91c96beb2e36562eed6}\label{struct_d_t_s___type_def_a7a12ab903dcfa91c96beb2e36562eed6}} 
\index{DTS\_TypeDef@{DTS\_TypeDef}!CFGR1@{CFGR1}}
\index{CFGR1@{CFGR1}!DTS\_TypeDef@{DTS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR1}{CFGR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR1}

DTS configuration register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_d_t_s___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_d_t_s___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{DTS\_TypeDef@{DTS\_TypeDef}!DR@{DR}}
\index{DR@{DR}!DTS\_TypeDef@{DTS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

DTS data register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_d_t_s___type_def_a9d9faa68ee56839f229bc58add1e18c7}\label{struct_d_t_s___type_def_a9d9faa68ee56839f229bc58add1e18c7}} 
\index{DTS\_TypeDef@{DTS\_TypeDef}!ICIFR@{ICIFR}}
\index{ICIFR@{ICIFR}!DTS\_TypeDef@{DTS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICIFR}{ICIFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICIFR}

DTS Clear Interrupt flag register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_d_t_s___type_def_a8daecdc501e36ea1b242e6c27a2e8519}\label{struct_d_t_s___type_def_a8daecdc501e36ea1b242e6c27a2e8519}} 
\index{DTS\_TypeDef@{DTS\_TypeDef}!ITENR@{ITENR}}
\index{ITENR@{ITENR}!DTS\_TypeDef@{DTS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ITENR}{ITENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITENR}

DTS Interrupt enable register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_d_t_s___type_def_aa54ffd4845a16301556bd26412702451}\label{struct_d_t_s___type_def_aa54ffd4845a16301556bd26412702451}} 
\index{DTS\_TypeDef@{DTS\_TypeDef}!ITR1@{ITR1}}
\index{ITR1@{ITR1}!DTS\_TypeDef@{DTS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ITR1}{ITR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITR1}

DTS Interrupt threshold register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_d_t_s___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}\label{struct_d_t_s___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}} 
\index{DTS\_TypeDef@{DTS\_TypeDef}!OR@{OR}}
\index{OR@{OR}!DTS\_TypeDef@{DTS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OR}{OR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OR}

DTS option register 1, Address offset\+: 0x2C \mbox{\Hypertarget{struct_d_t_s___type_def_aad9b0e9d2a25e4a0ecc1e5319050280a}\label{struct_d_t_s___type_def_aad9b0e9d2a25e4a0ecc1e5319050280a}} 
\index{DTS\_TypeDef@{DTS\_TypeDef}!RAMPVALR@{RAMPVALR}}
\index{RAMPVALR@{RAMPVALR}!DTS\_TypeDef@{DTS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RAMPVALR}{RAMPVALR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RAMPVALR}

DTS Ramp value register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_d_t_s___type_def_af86c61a5d38a4fc9cef942a12744486b}\label{struct_d_t_s___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{DTS\_TypeDef@{DTS\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!DTS\_TypeDef@{DTS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, Address offset\+: 0x04 \mbox{\Hypertarget{struct_d_t_s___type_def_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_d_t_s___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{DTS\_TypeDef@{DTS\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!DTS\_TypeDef@{DTS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved, Address offset\+: 0x0C \mbox{\Hypertarget{struct_d_t_s___type_def_a4c9b972a304c0e08ca27cbe57627c496}\label{struct_d_t_s___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{DTS\_TypeDef@{DTS\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!DTS\_TypeDef@{DTS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved, Address offset\+: 0x18 \mbox{\Hypertarget{struct_d_t_s___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_d_t_s___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{DTS\_TypeDef@{DTS\_TypeDef}!SR@{SR}}
\index{SR@{SR}!DTS\_TypeDef@{DTS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

DTS status register Address offset\+: 0x20 \mbox{\Hypertarget{struct_d_t_s___type_def_ac68c61ebc5b3ecdaae771a16cc18ccf4}\label{struct_d_t_s___type_def_ac68c61ebc5b3ecdaae771a16cc18ccf4}} 
\index{DTS\_TypeDef@{DTS\_TypeDef}!T0VALR1@{T0VALR1}}
\index{T0VALR1@{T0VALR1}!DTS\_TypeDef@{DTS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{T0VALR1}{T0VALR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T0\+VALR1}

DTS T0 Value register, Address offset\+: 0x08 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+User\+\_\+4/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/ethernet\+\_\+\+UDB/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h723xx_8h}{stm32h723xx.\+h}}\end{DoxyCompactItemize}
