// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pool_1D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_V_V_TDATA,
        in_V_V_TVALID,
        in_V_V_TREADY,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        ch_div_K,
        height_in,
        width_in,
        Kx
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state41 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] in_V_V_TDATA;
input   in_V_V_TVALID;
output   in_V_V_TREADY;
output  [127:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] ch_div_K;
input  [31:0] height_in;
input  [31:0] width_in;
input  [31:0] Kx;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg out_V_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [127:0] in_V_V_0_data_out;
wire    in_V_V_0_vld_in;
wire    in_V_V_0_vld_out;
wire    in_V_V_0_ack_in;
reg    in_V_V_0_ack_out;
reg   [127:0] in_V_V_0_payload_A;
reg   [127:0] in_V_V_0_payload_B;
reg    in_V_V_0_sel_rd;
reg    in_V_V_0_sel_wr;
wire    in_V_V_0_sel;
wire    in_V_V_0_load_A;
wire    in_V_V_0_load_B;
reg   [1:0] in_V_V_0_state;
wire    in_V_V_0_state_cmp_full;
reg    in_V_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_flatten2_reg_1893;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter38;
reg   [0:0] tmp_15_reg_1965;
reg   [0:0] tmp_15_reg_1965_pp0_iter37_reg;
reg   [95:0] indvar_flatten2_reg_163;
reg   [63:0] indvar_flatten_reg_174;
reg   [30:0] j_reg_185;
reg    ap_block_state1;
wire   [0:0] sel_tmp_fu_196_p2;
wire   [0:0] sel_tmp2_fu_202_p2;
wire   [0:0] sel_tmp4_fu_208_p2;
wire   [0:0] sel_tmp6_fu_214_p2;
wire   [63:0] bound_fu_228_p2;
wire   [95:0] bound4_fu_242_p2;
wire   [0:0] tmp_13_mid_fu_248_p2;
wire   [0:0] exitcond_flatten2_fu_263_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
wire    ap_block_state17_pp0_stage0_iter15;
wire    ap_block_state18_pp0_stage0_iter16;
wire    ap_block_state19_pp0_stage0_iter17;
wire    ap_block_state20_pp0_stage0_iter18;
wire    ap_block_state21_pp0_stage0_iter19;
wire    ap_block_state22_pp0_stage0_iter20;
wire    ap_block_state23_pp0_stage0_iter21;
wire    ap_block_state24_pp0_stage0_iter22;
wire    ap_block_state25_pp0_stage0_iter23;
wire    ap_block_state26_pp0_stage0_iter24;
wire    ap_block_state27_pp0_stage0_iter25;
wire    ap_block_state28_pp0_stage0_iter26;
wire    ap_block_state29_pp0_stage0_iter27;
wire    ap_block_state30_pp0_stage0_iter28;
wire    ap_block_state31_pp0_stage0_iter29;
wire    ap_block_state32_pp0_stage0_iter30;
wire    ap_block_state33_pp0_stage0_iter31;
wire    ap_block_state34_pp0_stage0_iter32;
wire    ap_block_state35_pp0_stage0_iter33;
wire    ap_block_state36_pp0_stage0_iter34;
wire    ap_block_state37_pp0_stage0_iter35;
wire    ap_block_state38_pp0_stage0_iter36;
wire    ap_block_state39_pp0_stage0_iter37;
reg    ap_block_state40_pp0_stage0_iter38;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter1_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter2_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter3_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter4_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter5_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter6_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter7_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter8_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter9_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter10_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter11_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter12_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter13_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter14_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter15_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter16_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter17_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter18_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter19_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter20_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter21_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter22_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter23_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter24_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter25_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter26_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter27_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter28_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter29_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter30_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter31_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter32_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter33_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter34_reg;
reg   [0:0] exitcond_flatten2_reg_1893_pp0_iter35_reg;
wire   [95:0] indvar_flatten_next2_fu_268_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [30:0] j_1_fu_300_p3;
reg   [30:0] j_1_reg_1902;
wire   [63:0] indvar_flatten_next_fu_323_p3;
reg   [127:0] p_Val2_4_load_reg_1917;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter2_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter3_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter4_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter5_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter6_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter7_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter8_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter9_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter10_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter11_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter12_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter13_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter14_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter15_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter16_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter17_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter18_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter19_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter20_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter21_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter22_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter23_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter24_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter25_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter26_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter27_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter28_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter29_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter30_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter31_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter32_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter33_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter34_reg;
reg   [127:0] p_Val2_4_load_reg_1917_pp0_iter35_reg;
reg   [127:0] p_Val2_5_load_reg_1929;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter2_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter3_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter4_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter5_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter6_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter7_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter8_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter9_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter10_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter11_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter12_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter13_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter14_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter15_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter16_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter17_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter18_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter19_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter20_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter21_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter22_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter23_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter24_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter25_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter26_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter27_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter28_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter29_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter30_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter31_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter32_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter33_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter34_reg;
reg   [127:0] p_Val2_5_load_reg_1929_pp0_iter35_reg;
reg   [127:0] p_Val2_load_1_reg_1941;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter2_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter3_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter4_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter5_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter6_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter7_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter8_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter9_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter10_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter11_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter12_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter13_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter14_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter15_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter16_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter17_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter18_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter19_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter20_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter21_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter22_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter23_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter24_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter25_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter26_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter27_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter28_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter29_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter30_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter31_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter32_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter33_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter34_reg;
reg   [127:0] p_Val2_load_1_reg_1941_pp0_iter35_reg;
reg   [127:0] p_Val2_6_reg_1953;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter2_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter3_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter4_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter5_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter6_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter7_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter8_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter9_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter10_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter11_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter12_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter13_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter14_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter15_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter16_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter17_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter18_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter19_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter20_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter21_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter22_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter23_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter24_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter25_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter26_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter27_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter28_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter29_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter30_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter31_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter32_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter33_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter34_reg;
reg   [127:0] p_Val2_6_reg_1953_pp0_iter35_reg;
wire   [0:0] tmp_15_fu_358_p2;
wire   [15:0] tmp_fu_364_p1;
reg   [15:0] tmp_reg_1969;
wire   [15:0] tmp_29_fu_367_p1;
reg   [15:0] tmp_29_reg_1977;
wire   [0:0] tmp_s_fu_376_p2;
reg   [0:0] tmp_s_reg_1982;
wire   [15:0] tmp_23_fu_388_p3;
reg   [15:0] tmp_23_reg_1987;
wire   [0:0] tmp_24_fu_396_p2;
reg   [0:0] tmp_24_reg_1992;
wire   [15:0] tp_d1_V_2_fu_422_p3;
reg   [15:0] tp_d1_V_2_reg_1997;
wire   [0:0] tmp_28_fu_430_p2;
reg   [0:0] tmp_28_reg_2002;
wire   [15:0] p_Result_1_fu_436_p4;
reg   [15:0] p_Result_1_reg_2007;
wire   [15:0] p_Result_8_1_fu_445_p4;
reg   [15:0] p_Result_8_1_reg_2015;
wire   [0:0] tmp_25_1_fu_472_p2;
reg   [0:0] tmp_25_1_reg_2020;
wire   [15:0] tmp_28_1_fu_484_p3;
reg   [15:0] tmp_28_1_reg_2025;
wire   [0:0] tmp_29_1_fu_492_p2;
reg   [0:0] tmp_29_1_reg_2030;
wire   [15:0] tp_d1_V_2_1_fu_518_p3;
reg   [15:0] tp_d1_V_2_1_reg_2035;
wire   [0:0] tmp_33_1_fu_526_p2;
reg   [0:0] tmp_33_1_reg_2040;
wire   [15:0] p_Result_2_fu_532_p4;
reg   [15:0] p_Result_2_reg_2045;
wire   [15:0] p_Result_8_2_fu_541_p4;
reg   [15:0] p_Result_8_2_reg_2053;
wire   [0:0] tmp_25_2_fu_568_p2;
reg   [0:0] tmp_25_2_reg_2058;
wire   [15:0] tmp_28_2_fu_580_p3;
reg   [15:0] tmp_28_2_reg_2063;
wire   [0:0] tmp_29_2_fu_588_p2;
reg   [0:0] tmp_29_2_reg_2068;
wire   [15:0] tp_d1_V_2_2_fu_614_p3;
reg   [15:0] tp_d1_V_2_2_reg_2073;
wire   [0:0] tmp_33_2_fu_622_p2;
reg   [0:0] tmp_33_2_reg_2078;
reg   [15:0] p_Result_3_reg_2083;
wire   [15:0] p_Result_8_3_fu_637_p4;
reg   [15:0] p_Result_8_3_reg_2094;
wire   [15:0] p_Result_9_3_fu_646_p4;
reg   [15:0] p_Result_9_3_reg_2102;
wire   [15:0] tp_d1_V_2_3_fu_684_p3;
reg   [15:0] tp_d1_V_2_3_reg_2108;
reg   [15:0] p_Result_4_reg_2114;
reg   [15:0] p_Result_8_4_reg_2125;
reg   [15:0] p_Result_9_4_reg_2135;
reg   [15:0] p_Result_10_4_reg_2143;
reg   [15:0] p_Result_5_reg_2149;
reg   [15:0] p_Result_8_5_reg_2160;
reg   [15:0] p_Result_9_5_reg_2170;
reg   [15:0] p_Result_10_5_reg_2178;
reg   [15:0] p_Result_6_reg_2184;
reg   [15:0] p_Result_8_6_reg_2195;
reg   [15:0] p_Result_9_6_reg_2205;
reg   [15:0] p_Result_10_6_reg_2213;
reg   [15:0] p_Result_7_reg_2219;
reg   [15:0] p_Result_8_7_reg_2230;
reg   [15:0] p_Result_9_7_reg_2240;
reg   [15:0] p_Result_10_7_reg_2248;
wire   [127:0] tmp_V_4_fu_1783_p3;
reg   [127:0] tmp_V_4_reg_2254;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter1_state3;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg   [30:0] ap_phi_mux_j_phi_fu_189_p4;
reg    ap_block_pp0_stage0_01001;
reg   [127:0] p_Val2_s_fu_110;
reg   [127:0] p_Val2_4_fu_114;
reg   [127:0] p_Val2_5_fu_118;
reg   [127:0] tmp_V_fu_122;
wire   [31:0] bound_fu_228_p0;
wire   [31:0] bound_fu_228_p1;
wire   [63:0] bound4_fu_242_p0;
wire   [31:0] bound4_fu_242_p1;
wire   [31:0] j_cast_fu_254_p1;
wire   [0:0] exitcond_flatten_fu_274_p2;
wire   [0:0] tmp_13_fu_258_p2;
wire   [30:0] j_op_fu_286_p2;
wire   [0:0] tmp_13_mid1_fu_279_p3;
wire   [30:0] j_mid216_op_fu_292_p3;
wire   [32:0] grp_fu_312_p0;
wire   [63:0] indvar_flatten_op_fu_317_p2;
wire   [31:0] grp_fu_312_p2;
wire   [15:0] tmp_30_fu_370_p1;
wire   [0:0] tmp_22_fu_382_p2;
wire   [15:0] tmp_31_fu_373_p1;
wire   [0:0] tmp_25_fu_402_p2;
wire   [15:0] tmp_26_fu_408_p3;
wire   [0:0] tmp_27_fu_416_p2;
wire   [15:0] p_Result_9_1_fu_454_p4;
wire   [0:0] tmp_27_1_fu_478_p2;
wire   [15:0] p_Result_10_1_fu_463_p4;
wire   [0:0] tmp_30_1_fu_498_p2;
wire   [15:0] tmp_31_1_fu_504_p3;
wire   [0:0] tmp_32_1_fu_512_p2;
wire   [15:0] p_Result_9_2_fu_550_p4;
wire   [0:0] tmp_27_2_fu_574_p2;
wire   [15:0] p_Result_10_2_fu_559_p4;
wire   [0:0] tmp_30_2_fu_594_p2;
wire   [15:0] tmp_31_2_fu_600_p3;
wire   [0:0] tmp_32_2_fu_608_p2;
wire   [15:0] p_Result_10_3_fu_655_p4;
wire   [0:0] tmp_30_3_fu_664_p2;
wire   [15:0] tmp_31_3_fu_670_p3;
wire   [0:0] tmp_32_3_fu_678_p2;
wire   [15:0] tmp_21_fu_850_p3;
wire   [15:0] tp_d0_V_2_fu_867_p3;
wire   [15:0] p_in353_ld_fu_884_p3;
wire   [127:0] p_Result_s_fu_889_p5;
wire   [127:0] p_Result_13_fu_872_p5;
wire   [127:0] sel_tmp1_fu_901_p3;
wire   [127:0] p_Result_12_fu_855_p5;
wire   [127:0] sel_tmp3_fu_908_p3;
wire   [127:0] p_Result_11_fu_839_p5;
wire   [127:0] sel_tmp5_fu_915_p3;
wire   [127:0] p_0215_4_fu_922_p3;
wire   [15:0] tmp_26_1_fu_940_p3;
wire   [15:0] tp_d0_V_2_1_fu_957_p3;
wire   [15:0] p_in353_ld_1_fu_974_p3;
wire   [127:0] p_Result_14_1_fu_979_p5;
wire   [127:0] p_Result_13_1_fu_962_p5;
wire   [127:0] sel_tmp9_fu_991_p3;
wire   [127:0] p_Result_12_1_fu_945_p5;
wire   [127:0] sel_tmp11_fu_998_p3;
wire   [127:0] p_Result_11_1_fu_929_p5;
wire   [127:0] sel_tmp13_fu_1005_p3;
wire   [127:0] p_0215_4_1_fu_1012_p3;
wire   [15:0] tmp_26_2_fu_1030_p3;
wire   [15:0] tp_d0_V_2_2_fu_1047_p3;
wire   [15:0] p_in353_ld_2_fu_1064_p3;
wire   [127:0] p_Result_14_2_fu_1069_p5;
wire   [127:0] p_Result_13_2_fu_1052_p5;
wire   [127:0] sel_tmp17_fu_1081_p3;
wire   [127:0] p_Result_12_2_fu_1035_p5;
wire   [127:0] sel_tmp19_fu_1088_p3;
wire   [127:0] p_Result_11_2_fu_1019_p5;
wire   [127:0] sel_tmp21_fu_1095_p3;
wire   [127:0] p_0215_4_2_fu_1102_p3;
wire   [0:0] tmp_25_3_fu_1120_p2;
wire   [15:0] tmp_26_3_fu_1124_p3;
wire   [0:0] tmp_27_3_fu_1142_p2;
wire   [15:0] tmp_28_3_fu_1146_p3;
wire   [0:0] tmp_29_3_fu_1152_p2;
wire   [15:0] tp_d0_V_2_3_fu_1157_p3;
wire   [0:0] tmp_33_3_fu_1176_p2;
wire   [15:0] p_in353_ld_3_fu_1180_p3;
wire   [127:0] p_Result_14_3_fu_1186_p5;
wire   [127:0] p_Result_13_3_fu_1164_p5;
wire   [127:0] sel_tmp25_fu_1198_p3;
wire   [127:0] p_Result_12_3_fu_1130_p5;
wire   [127:0] sel_tmp27_fu_1205_p3;
wire   [127:0] p_Result_11_3_fu_1109_p5;
wire   [127:0] sel_tmp28_fu_1212_p3;
wire   [127:0] p_0215_4_3_fu_1219_p3;
wire   [0:0] tmp_25_4_fu_1237_p2;
wire   [15:0] tmp_26_4_fu_1241_p3;
wire   [0:0] tmp_27_4_fu_1259_p2;
wire   [15:0] tmp_28_4_fu_1263_p3;
wire   [0:0] tmp_29_4_fu_1269_p2;
wire   [15:0] tp_d0_V_2_4_fu_1274_p3;
wire   [0:0] tmp_30_4_fu_1293_p2;
wire   [15:0] tmp_31_4_fu_1297_p3;
wire   [0:0] tmp_32_4_fu_1303_p2;
wire   [15:0] tp_d1_V_2_4_fu_1308_p3;
wire   [0:0] tmp_33_4_fu_1315_p2;
wire   [15:0] p_in353_ld_4_fu_1320_p3;
wire   [127:0] p_Result_14_4_fu_1327_p5;
wire   [127:0] p_Result_13_4_fu_1281_p5;
wire   [127:0] sel_tmp29_fu_1339_p3;
wire   [127:0] p_Result_12_4_fu_1247_p5;
wire   [127:0] sel_tmp30_fu_1346_p3;
wire   [127:0] p_Result_11_4_fu_1226_p5;
wire   [127:0] sel_tmp31_fu_1353_p3;
wire   [127:0] p_0215_4_4_fu_1360_p3;
wire   [0:0] tmp_25_5_fu_1378_p2;
wire   [15:0] tmp_26_5_fu_1382_p3;
wire   [0:0] tmp_27_5_fu_1400_p2;
wire   [15:0] tmp_28_5_fu_1404_p3;
wire   [0:0] tmp_29_5_fu_1410_p2;
wire   [15:0] tp_d0_V_2_5_fu_1415_p3;
wire   [0:0] tmp_30_5_fu_1434_p2;
wire   [15:0] tmp_31_5_fu_1438_p3;
wire   [0:0] tmp_32_5_fu_1444_p2;
wire   [15:0] tp_d1_V_2_5_fu_1449_p3;
wire   [0:0] tmp_33_5_fu_1456_p2;
wire   [15:0] p_in353_ld_5_fu_1461_p3;
wire   [127:0] p_Result_14_5_fu_1468_p5;
wire   [127:0] p_Result_13_5_fu_1422_p5;
wire   [127:0] sel_tmp32_fu_1480_p3;
wire   [127:0] p_Result_12_5_fu_1388_p5;
wire   [127:0] sel_tmp33_fu_1487_p3;
wire   [127:0] p_Result_11_5_fu_1367_p5;
wire   [127:0] sel_tmp34_fu_1494_p3;
wire   [127:0] p_0215_4_5_fu_1501_p3;
wire   [0:0] tmp_25_6_fu_1519_p2;
wire   [15:0] tmp_26_6_fu_1523_p3;
wire   [0:0] tmp_27_6_fu_1541_p2;
wire   [15:0] tmp_28_6_fu_1545_p3;
wire   [0:0] tmp_29_6_fu_1551_p2;
wire   [15:0] tp_d0_V_2_6_fu_1556_p3;
wire   [0:0] tmp_30_6_fu_1575_p2;
wire   [15:0] tmp_31_6_fu_1579_p3;
wire   [0:0] tmp_32_6_fu_1585_p2;
wire   [15:0] tp_d1_V_2_6_fu_1590_p3;
wire   [0:0] tmp_33_6_fu_1597_p2;
wire   [15:0] p_in353_ld_6_fu_1602_p3;
wire   [127:0] p_Result_14_6_fu_1609_p5;
wire   [127:0] p_Result_13_6_fu_1563_p5;
wire   [127:0] sel_tmp35_fu_1621_p3;
wire   [127:0] p_Result_12_6_fu_1529_p5;
wire   [127:0] sel_tmp36_fu_1628_p3;
wire   [127:0] p_Result_11_6_fu_1508_p5;
wire   [127:0] sel_tmp37_fu_1635_p3;
wire   [127:0] p_0215_4_6_fu_1642_p3;
wire   [0:0] tmp_25_7_fu_1660_p2;
wire   [15:0] tmp_26_7_fu_1664_p3;
wire   [0:0] tmp_27_7_fu_1682_p2;
wire   [15:0] tmp_28_7_fu_1686_p3;
wire   [0:0] tmp_29_7_fu_1692_p2;
wire   [15:0] tp_d0_V_2_7_fu_1697_p3;
wire   [0:0] tmp_30_7_fu_1716_p2;
wire   [15:0] tmp_31_7_fu_1720_p3;
wire   [0:0] tmp_32_7_fu_1726_p2;
wire   [15:0] tp_d1_V_2_7_fu_1731_p3;
wire   [0:0] tmp_33_7_fu_1738_p2;
wire   [15:0] p_in353_ld_7_fu_1743_p3;
wire   [127:0] p_Result_14_7_fu_1750_p5;
wire   [127:0] p_Result_13_7_fu_1704_p5;
wire   [127:0] sel_tmp38_fu_1762_p3;
wire   [127:0] p_Result_12_7_fu_1670_p5;
wire   [127:0] sel_tmp39_fu_1769_p3;
wire   [127:0] p_Result_11_7_fu_1649_p5;
wire   [127:0] sel_tmp40_fu_1776_p3;
reg    grp_fu_312_ce;
wire    ap_CS_fsm_state41;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [95:0] bound4_fu_242_p00;
wire   [95:0] bound4_fu_242_p10;
wire   [63:0] bound_fu_228_p00;
wire   [63:0] bound_fu_228_p10;
wire   [31:0] grp_fu_312_p00;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 in_V_V_0_sel_rd = 1'b0;
#0 in_V_V_0_sel_wr = 1'b0;
#0 in_V_V_0_state = 2'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
end

pool_srem_33ns_32bkb #(
    .ID( 1 ),
    .NUM_STAGE( 37 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
pool_srem_33ns_32bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_312_p0),
    .din1(Kx),
    .ce(grp_fu_312_ce),
    .dout(grp_fu_312_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state41)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten2_fu_263_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state3)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter38 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        in_V_V_0_sel_rd <= 1'b0;
    end else begin
        if (((in_V_V_0_ack_out == 1'b1) & (in_V_V_0_vld_out == 1'b1))) begin
            in_V_V_0_sel_rd <= ~in_V_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        in_V_V_0_sel_wr <= 1'b0;
    end else begin
        if (((in_V_V_0_ack_in == 1'b1) & (in_V_V_0_vld_in == 1'b1))) begin
            in_V_V_0_sel_wr <= ~in_V_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        in_V_V_0_state <= 2'd0;
    end else begin
        if ((((in_V_V_0_state == 2'd2) & (in_V_V_0_vld_in == 1'b0)) | ((in_V_V_0_state == 2'd3) & (in_V_V_0_vld_in == 1'b0) & (in_V_V_0_ack_out == 1'b1)))) begin
            in_V_V_0_state <= 2'd2;
        end else if ((((in_V_V_0_state == 2'd1) & (in_V_V_0_ack_out == 1'b0)) | ((in_V_V_0_state == 2'd3) & (in_V_V_0_ack_out == 1'b0) & (in_V_V_0_vld_in == 1'b1)))) begin
            in_V_V_0_state <= 2'd1;
        end else if (((~((in_V_V_0_vld_in == 1'b0) & (in_V_V_0_ack_out == 1'b1)) & ~((in_V_V_0_ack_out == 1'b0) & (in_V_V_0_vld_in == 1'b1)) & (in_V_V_0_state == 2'd3)) | ((in_V_V_0_state == 2'd1) & (in_V_V_0_ack_out == 1'b1)) | ((in_V_V_0_state == 2'd2) & (in_V_V_0_vld_in == 1'b1)))) begin
            in_V_V_0_state <= 2'd3;
        end else begin
            in_V_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten2_fu_263_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten2_reg_163 <= indvar_flatten_next2_fu_268_p2;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten2_reg_163 <= 96'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten2_fu_263_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_174 <= indvar_flatten_next_fu_323_p3;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_174 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten2_reg_1893 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_185 <= j_1_reg_1902;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        j_reg_185 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten2_reg_1893 <= exitcond_flatten2_fu_263_p2;
        exitcond_flatten2_reg_1893_pp0_iter1_reg <= exitcond_flatten2_reg_1893;
        p_Val2_4_load_reg_1917 <= p_Val2_4_fu_114;
        p_Val2_5_load_reg_1929 <= p_Val2_5_fu_118;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond_flatten2_reg_1893_pp0_iter10_reg <= exitcond_flatten2_reg_1893_pp0_iter9_reg;
        exitcond_flatten2_reg_1893_pp0_iter11_reg <= exitcond_flatten2_reg_1893_pp0_iter10_reg;
        exitcond_flatten2_reg_1893_pp0_iter12_reg <= exitcond_flatten2_reg_1893_pp0_iter11_reg;
        exitcond_flatten2_reg_1893_pp0_iter13_reg <= exitcond_flatten2_reg_1893_pp0_iter12_reg;
        exitcond_flatten2_reg_1893_pp0_iter14_reg <= exitcond_flatten2_reg_1893_pp0_iter13_reg;
        exitcond_flatten2_reg_1893_pp0_iter15_reg <= exitcond_flatten2_reg_1893_pp0_iter14_reg;
        exitcond_flatten2_reg_1893_pp0_iter16_reg <= exitcond_flatten2_reg_1893_pp0_iter15_reg;
        exitcond_flatten2_reg_1893_pp0_iter17_reg <= exitcond_flatten2_reg_1893_pp0_iter16_reg;
        exitcond_flatten2_reg_1893_pp0_iter18_reg <= exitcond_flatten2_reg_1893_pp0_iter17_reg;
        exitcond_flatten2_reg_1893_pp0_iter19_reg <= exitcond_flatten2_reg_1893_pp0_iter18_reg;
        exitcond_flatten2_reg_1893_pp0_iter20_reg <= exitcond_flatten2_reg_1893_pp0_iter19_reg;
        exitcond_flatten2_reg_1893_pp0_iter21_reg <= exitcond_flatten2_reg_1893_pp0_iter20_reg;
        exitcond_flatten2_reg_1893_pp0_iter22_reg <= exitcond_flatten2_reg_1893_pp0_iter21_reg;
        exitcond_flatten2_reg_1893_pp0_iter23_reg <= exitcond_flatten2_reg_1893_pp0_iter22_reg;
        exitcond_flatten2_reg_1893_pp0_iter24_reg <= exitcond_flatten2_reg_1893_pp0_iter23_reg;
        exitcond_flatten2_reg_1893_pp0_iter25_reg <= exitcond_flatten2_reg_1893_pp0_iter24_reg;
        exitcond_flatten2_reg_1893_pp0_iter26_reg <= exitcond_flatten2_reg_1893_pp0_iter25_reg;
        exitcond_flatten2_reg_1893_pp0_iter27_reg <= exitcond_flatten2_reg_1893_pp0_iter26_reg;
        exitcond_flatten2_reg_1893_pp0_iter28_reg <= exitcond_flatten2_reg_1893_pp0_iter27_reg;
        exitcond_flatten2_reg_1893_pp0_iter29_reg <= exitcond_flatten2_reg_1893_pp0_iter28_reg;
        exitcond_flatten2_reg_1893_pp0_iter2_reg <= exitcond_flatten2_reg_1893_pp0_iter1_reg;
        exitcond_flatten2_reg_1893_pp0_iter30_reg <= exitcond_flatten2_reg_1893_pp0_iter29_reg;
        exitcond_flatten2_reg_1893_pp0_iter31_reg <= exitcond_flatten2_reg_1893_pp0_iter30_reg;
        exitcond_flatten2_reg_1893_pp0_iter32_reg <= exitcond_flatten2_reg_1893_pp0_iter31_reg;
        exitcond_flatten2_reg_1893_pp0_iter33_reg <= exitcond_flatten2_reg_1893_pp0_iter32_reg;
        exitcond_flatten2_reg_1893_pp0_iter34_reg <= exitcond_flatten2_reg_1893_pp0_iter33_reg;
        exitcond_flatten2_reg_1893_pp0_iter35_reg <= exitcond_flatten2_reg_1893_pp0_iter34_reg;
        exitcond_flatten2_reg_1893_pp0_iter3_reg <= exitcond_flatten2_reg_1893_pp0_iter2_reg;
        exitcond_flatten2_reg_1893_pp0_iter4_reg <= exitcond_flatten2_reg_1893_pp0_iter3_reg;
        exitcond_flatten2_reg_1893_pp0_iter5_reg <= exitcond_flatten2_reg_1893_pp0_iter4_reg;
        exitcond_flatten2_reg_1893_pp0_iter6_reg <= exitcond_flatten2_reg_1893_pp0_iter5_reg;
        exitcond_flatten2_reg_1893_pp0_iter7_reg <= exitcond_flatten2_reg_1893_pp0_iter6_reg;
        exitcond_flatten2_reg_1893_pp0_iter8_reg <= exitcond_flatten2_reg_1893_pp0_iter7_reg;
        exitcond_flatten2_reg_1893_pp0_iter9_reg <= exitcond_flatten2_reg_1893_pp0_iter8_reg;
        p_Val2_4_load_reg_1917_pp0_iter10_reg <= p_Val2_4_load_reg_1917_pp0_iter9_reg;
        p_Val2_4_load_reg_1917_pp0_iter11_reg <= p_Val2_4_load_reg_1917_pp0_iter10_reg;
        p_Val2_4_load_reg_1917_pp0_iter12_reg <= p_Val2_4_load_reg_1917_pp0_iter11_reg;
        p_Val2_4_load_reg_1917_pp0_iter13_reg <= p_Val2_4_load_reg_1917_pp0_iter12_reg;
        p_Val2_4_load_reg_1917_pp0_iter14_reg <= p_Val2_4_load_reg_1917_pp0_iter13_reg;
        p_Val2_4_load_reg_1917_pp0_iter15_reg <= p_Val2_4_load_reg_1917_pp0_iter14_reg;
        p_Val2_4_load_reg_1917_pp0_iter16_reg <= p_Val2_4_load_reg_1917_pp0_iter15_reg;
        p_Val2_4_load_reg_1917_pp0_iter17_reg <= p_Val2_4_load_reg_1917_pp0_iter16_reg;
        p_Val2_4_load_reg_1917_pp0_iter18_reg <= p_Val2_4_load_reg_1917_pp0_iter17_reg;
        p_Val2_4_load_reg_1917_pp0_iter19_reg <= p_Val2_4_load_reg_1917_pp0_iter18_reg;
        p_Val2_4_load_reg_1917_pp0_iter20_reg <= p_Val2_4_load_reg_1917_pp0_iter19_reg;
        p_Val2_4_load_reg_1917_pp0_iter21_reg <= p_Val2_4_load_reg_1917_pp0_iter20_reg;
        p_Val2_4_load_reg_1917_pp0_iter22_reg <= p_Val2_4_load_reg_1917_pp0_iter21_reg;
        p_Val2_4_load_reg_1917_pp0_iter23_reg <= p_Val2_4_load_reg_1917_pp0_iter22_reg;
        p_Val2_4_load_reg_1917_pp0_iter24_reg <= p_Val2_4_load_reg_1917_pp0_iter23_reg;
        p_Val2_4_load_reg_1917_pp0_iter25_reg <= p_Val2_4_load_reg_1917_pp0_iter24_reg;
        p_Val2_4_load_reg_1917_pp0_iter26_reg <= p_Val2_4_load_reg_1917_pp0_iter25_reg;
        p_Val2_4_load_reg_1917_pp0_iter27_reg <= p_Val2_4_load_reg_1917_pp0_iter26_reg;
        p_Val2_4_load_reg_1917_pp0_iter28_reg <= p_Val2_4_load_reg_1917_pp0_iter27_reg;
        p_Val2_4_load_reg_1917_pp0_iter29_reg <= p_Val2_4_load_reg_1917_pp0_iter28_reg;
        p_Val2_4_load_reg_1917_pp0_iter2_reg <= p_Val2_4_load_reg_1917;
        p_Val2_4_load_reg_1917_pp0_iter30_reg <= p_Val2_4_load_reg_1917_pp0_iter29_reg;
        p_Val2_4_load_reg_1917_pp0_iter31_reg <= p_Val2_4_load_reg_1917_pp0_iter30_reg;
        p_Val2_4_load_reg_1917_pp0_iter32_reg <= p_Val2_4_load_reg_1917_pp0_iter31_reg;
        p_Val2_4_load_reg_1917_pp0_iter33_reg <= p_Val2_4_load_reg_1917_pp0_iter32_reg;
        p_Val2_4_load_reg_1917_pp0_iter34_reg <= p_Val2_4_load_reg_1917_pp0_iter33_reg;
        p_Val2_4_load_reg_1917_pp0_iter35_reg <= p_Val2_4_load_reg_1917_pp0_iter34_reg;
        p_Val2_4_load_reg_1917_pp0_iter3_reg <= p_Val2_4_load_reg_1917_pp0_iter2_reg;
        p_Val2_4_load_reg_1917_pp0_iter4_reg <= p_Val2_4_load_reg_1917_pp0_iter3_reg;
        p_Val2_4_load_reg_1917_pp0_iter5_reg <= p_Val2_4_load_reg_1917_pp0_iter4_reg;
        p_Val2_4_load_reg_1917_pp0_iter6_reg <= p_Val2_4_load_reg_1917_pp0_iter5_reg;
        p_Val2_4_load_reg_1917_pp0_iter7_reg <= p_Val2_4_load_reg_1917_pp0_iter6_reg;
        p_Val2_4_load_reg_1917_pp0_iter8_reg <= p_Val2_4_load_reg_1917_pp0_iter7_reg;
        p_Val2_4_load_reg_1917_pp0_iter9_reg <= p_Val2_4_load_reg_1917_pp0_iter8_reg;
        p_Val2_5_load_reg_1929_pp0_iter10_reg <= p_Val2_5_load_reg_1929_pp0_iter9_reg;
        p_Val2_5_load_reg_1929_pp0_iter11_reg <= p_Val2_5_load_reg_1929_pp0_iter10_reg;
        p_Val2_5_load_reg_1929_pp0_iter12_reg <= p_Val2_5_load_reg_1929_pp0_iter11_reg;
        p_Val2_5_load_reg_1929_pp0_iter13_reg <= p_Val2_5_load_reg_1929_pp0_iter12_reg;
        p_Val2_5_load_reg_1929_pp0_iter14_reg <= p_Val2_5_load_reg_1929_pp0_iter13_reg;
        p_Val2_5_load_reg_1929_pp0_iter15_reg <= p_Val2_5_load_reg_1929_pp0_iter14_reg;
        p_Val2_5_load_reg_1929_pp0_iter16_reg <= p_Val2_5_load_reg_1929_pp0_iter15_reg;
        p_Val2_5_load_reg_1929_pp0_iter17_reg <= p_Val2_5_load_reg_1929_pp0_iter16_reg;
        p_Val2_5_load_reg_1929_pp0_iter18_reg <= p_Val2_5_load_reg_1929_pp0_iter17_reg;
        p_Val2_5_load_reg_1929_pp0_iter19_reg <= p_Val2_5_load_reg_1929_pp0_iter18_reg;
        p_Val2_5_load_reg_1929_pp0_iter20_reg <= p_Val2_5_load_reg_1929_pp0_iter19_reg;
        p_Val2_5_load_reg_1929_pp0_iter21_reg <= p_Val2_5_load_reg_1929_pp0_iter20_reg;
        p_Val2_5_load_reg_1929_pp0_iter22_reg <= p_Val2_5_load_reg_1929_pp0_iter21_reg;
        p_Val2_5_load_reg_1929_pp0_iter23_reg <= p_Val2_5_load_reg_1929_pp0_iter22_reg;
        p_Val2_5_load_reg_1929_pp0_iter24_reg <= p_Val2_5_load_reg_1929_pp0_iter23_reg;
        p_Val2_5_load_reg_1929_pp0_iter25_reg <= p_Val2_5_load_reg_1929_pp0_iter24_reg;
        p_Val2_5_load_reg_1929_pp0_iter26_reg <= p_Val2_5_load_reg_1929_pp0_iter25_reg;
        p_Val2_5_load_reg_1929_pp0_iter27_reg <= p_Val2_5_load_reg_1929_pp0_iter26_reg;
        p_Val2_5_load_reg_1929_pp0_iter28_reg <= p_Val2_5_load_reg_1929_pp0_iter27_reg;
        p_Val2_5_load_reg_1929_pp0_iter29_reg <= p_Val2_5_load_reg_1929_pp0_iter28_reg;
        p_Val2_5_load_reg_1929_pp0_iter2_reg <= p_Val2_5_load_reg_1929;
        p_Val2_5_load_reg_1929_pp0_iter30_reg <= p_Val2_5_load_reg_1929_pp0_iter29_reg;
        p_Val2_5_load_reg_1929_pp0_iter31_reg <= p_Val2_5_load_reg_1929_pp0_iter30_reg;
        p_Val2_5_load_reg_1929_pp0_iter32_reg <= p_Val2_5_load_reg_1929_pp0_iter31_reg;
        p_Val2_5_load_reg_1929_pp0_iter33_reg <= p_Val2_5_load_reg_1929_pp0_iter32_reg;
        p_Val2_5_load_reg_1929_pp0_iter34_reg <= p_Val2_5_load_reg_1929_pp0_iter33_reg;
        p_Val2_5_load_reg_1929_pp0_iter35_reg <= p_Val2_5_load_reg_1929_pp0_iter34_reg;
        p_Val2_5_load_reg_1929_pp0_iter3_reg <= p_Val2_5_load_reg_1929_pp0_iter2_reg;
        p_Val2_5_load_reg_1929_pp0_iter4_reg <= p_Val2_5_load_reg_1929_pp0_iter3_reg;
        p_Val2_5_load_reg_1929_pp0_iter5_reg <= p_Val2_5_load_reg_1929_pp0_iter4_reg;
        p_Val2_5_load_reg_1929_pp0_iter6_reg <= p_Val2_5_load_reg_1929_pp0_iter5_reg;
        p_Val2_5_load_reg_1929_pp0_iter7_reg <= p_Val2_5_load_reg_1929_pp0_iter6_reg;
        p_Val2_5_load_reg_1929_pp0_iter8_reg <= p_Val2_5_load_reg_1929_pp0_iter7_reg;
        p_Val2_5_load_reg_1929_pp0_iter9_reg <= p_Val2_5_load_reg_1929_pp0_iter8_reg;
        p_Val2_6_reg_1953_pp0_iter10_reg <= p_Val2_6_reg_1953_pp0_iter9_reg;
        p_Val2_6_reg_1953_pp0_iter11_reg <= p_Val2_6_reg_1953_pp0_iter10_reg;
        p_Val2_6_reg_1953_pp0_iter12_reg <= p_Val2_6_reg_1953_pp0_iter11_reg;
        p_Val2_6_reg_1953_pp0_iter13_reg <= p_Val2_6_reg_1953_pp0_iter12_reg;
        p_Val2_6_reg_1953_pp0_iter14_reg <= p_Val2_6_reg_1953_pp0_iter13_reg;
        p_Val2_6_reg_1953_pp0_iter15_reg <= p_Val2_6_reg_1953_pp0_iter14_reg;
        p_Val2_6_reg_1953_pp0_iter16_reg <= p_Val2_6_reg_1953_pp0_iter15_reg;
        p_Val2_6_reg_1953_pp0_iter17_reg <= p_Val2_6_reg_1953_pp0_iter16_reg;
        p_Val2_6_reg_1953_pp0_iter18_reg <= p_Val2_6_reg_1953_pp0_iter17_reg;
        p_Val2_6_reg_1953_pp0_iter19_reg <= p_Val2_6_reg_1953_pp0_iter18_reg;
        p_Val2_6_reg_1953_pp0_iter20_reg <= p_Val2_6_reg_1953_pp0_iter19_reg;
        p_Val2_6_reg_1953_pp0_iter21_reg <= p_Val2_6_reg_1953_pp0_iter20_reg;
        p_Val2_6_reg_1953_pp0_iter22_reg <= p_Val2_6_reg_1953_pp0_iter21_reg;
        p_Val2_6_reg_1953_pp0_iter23_reg <= p_Val2_6_reg_1953_pp0_iter22_reg;
        p_Val2_6_reg_1953_pp0_iter24_reg <= p_Val2_6_reg_1953_pp0_iter23_reg;
        p_Val2_6_reg_1953_pp0_iter25_reg <= p_Val2_6_reg_1953_pp0_iter24_reg;
        p_Val2_6_reg_1953_pp0_iter26_reg <= p_Val2_6_reg_1953_pp0_iter25_reg;
        p_Val2_6_reg_1953_pp0_iter27_reg <= p_Val2_6_reg_1953_pp0_iter26_reg;
        p_Val2_6_reg_1953_pp0_iter28_reg <= p_Val2_6_reg_1953_pp0_iter27_reg;
        p_Val2_6_reg_1953_pp0_iter29_reg <= p_Val2_6_reg_1953_pp0_iter28_reg;
        p_Val2_6_reg_1953_pp0_iter2_reg <= p_Val2_6_reg_1953;
        p_Val2_6_reg_1953_pp0_iter30_reg <= p_Val2_6_reg_1953_pp0_iter29_reg;
        p_Val2_6_reg_1953_pp0_iter31_reg <= p_Val2_6_reg_1953_pp0_iter30_reg;
        p_Val2_6_reg_1953_pp0_iter32_reg <= p_Val2_6_reg_1953_pp0_iter31_reg;
        p_Val2_6_reg_1953_pp0_iter33_reg <= p_Val2_6_reg_1953_pp0_iter32_reg;
        p_Val2_6_reg_1953_pp0_iter34_reg <= p_Val2_6_reg_1953_pp0_iter33_reg;
        p_Val2_6_reg_1953_pp0_iter35_reg <= p_Val2_6_reg_1953_pp0_iter34_reg;
        p_Val2_6_reg_1953_pp0_iter3_reg <= p_Val2_6_reg_1953_pp0_iter2_reg;
        p_Val2_6_reg_1953_pp0_iter4_reg <= p_Val2_6_reg_1953_pp0_iter3_reg;
        p_Val2_6_reg_1953_pp0_iter5_reg <= p_Val2_6_reg_1953_pp0_iter4_reg;
        p_Val2_6_reg_1953_pp0_iter6_reg <= p_Val2_6_reg_1953_pp0_iter5_reg;
        p_Val2_6_reg_1953_pp0_iter7_reg <= p_Val2_6_reg_1953_pp0_iter6_reg;
        p_Val2_6_reg_1953_pp0_iter8_reg <= p_Val2_6_reg_1953_pp0_iter7_reg;
        p_Val2_6_reg_1953_pp0_iter9_reg <= p_Val2_6_reg_1953_pp0_iter8_reg;
        p_Val2_load_1_reg_1941_pp0_iter10_reg <= p_Val2_load_1_reg_1941_pp0_iter9_reg;
        p_Val2_load_1_reg_1941_pp0_iter11_reg <= p_Val2_load_1_reg_1941_pp0_iter10_reg;
        p_Val2_load_1_reg_1941_pp0_iter12_reg <= p_Val2_load_1_reg_1941_pp0_iter11_reg;
        p_Val2_load_1_reg_1941_pp0_iter13_reg <= p_Val2_load_1_reg_1941_pp0_iter12_reg;
        p_Val2_load_1_reg_1941_pp0_iter14_reg <= p_Val2_load_1_reg_1941_pp0_iter13_reg;
        p_Val2_load_1_reg_1941_pp0_iter15_reg <= p_Val2_load_1_reg_1941_pp0_iter14_reg;
        p_Val2_load_1_reg_1941_pp0_iter16_reg <= p_Val2_load_1_reg_1941_pp0_iter15_reg;
        p_Val2_load_1_reg_1941_pp0_iter17_reg <= p_Val2_load_1_reg_1941_pp0_iter16_reg;
        p_Val2_load_1_reg_1941_pp0_iter18_reg <= p_Val2_load_1_reg_1941_pp0_iter17_reg;
        p_Val2_load_1_reg_1941_pp0_iter19_reg <= p_Val2_load_1_reg_1941_pp0_iter18_reg;
        p_Val2_load_1_reg_1941_pp0_iter20_reg <= p_Val2_load_1_reg_1941_pp0_iter19_reg;
        p_Val2_load_1_reg_1941_pp0_iter21_reg <= p_Val2_load_1_reg_1941_pp0_iter20_reg;
        p_Val2_load_1_reg_1941_pp0_iter22_reg <= p_Val2_load_1_reg_1941_pp0_iter21_reg;
        p_Val2_load_1_reg_1941_pp0_iter23_reg <= p_Val2_load_1_reg_1941_pp0_iter22_reg;
        p_Val2_load_1_reg_1941_pp0_iter24_reg <= p_Val2_load_1_reg_1941_pp0_iter23_reg;
        p_Val2_load_1_reg_1941_pp0_iter25_reg <= p_Val2_load_1_reg_1941_pp0_iter24_reg;
        p_Val2_load_1_reg_1941_pp0_iter26_reg <= p_Val2_load_1_reg_1941_pp0_iter25_reg;
        p_Val2_load_1_reg_1941_pp0_iter27_reg <= p_Val2_load_1_reg_1941_pp0_iter26_reg;
        p_Val2_load_1_reg_1941_pp0_iter28_reg <= p_Val2_load_1_reg_1941_pp0_iter27_reg;
        p_Val2_load_1_reg_1941_pp0_iter29_reg <= p_Val2_load_1_reg_1941_pp0_iter28_reg;
        p_Val2_load_1_reg_1941_pp0_iter2_reg <= p_Val2_load_1_reg_1941;
        p_Val2_load_1_reg_1941_pp0_iter30_reg <= p_Val2_load_1_reg_1941_pp0_iter29_reg;
        p_Val2_load_1_reg_1941_pp0_iter31_reg <= p_Val2_load_1_reg_1941_pp0_iter30_reg;
        p_Val2_load_1_reg_1941_pp0_iter32_reg <= p_Val2_load_1_reg_1941_pp0_iter31_reg;
        p_Val2_load_1_reg_1941_pp0_iter33_reg <= p_Val2_load_1_reg_1941_pp0_iter32_reg;
        p_Val2_load_1_reg_1941_pp0_iter34_reg <= p_Val2_load_1_reg_1941_pp0_iter33_reg;
        p_Val2_load_1_reg_1941_pp0_iter35_reg <= p_Val2_load_1_reg_1941_pp0_iter34_reg;
        p_Val2_load_1_reg_1941_pp0_iter3_reg <= p_Val2_load_1_reg_1941_pp0_iter2_reg;
        p_Val2_load_1_reg_1941_pp0_iter4_reg <= p_Val2_load_1_reg_1941_pp0_iter3_reg;
        p_Val2_load_1_reg_1941_pp0_iter5_reg <= p_Val2_load_1_reg_1941_pp0_iter4_reg;
        p_Val2_load_1_reg_1941_pp0_iter6_reg <= p_Val2_load_1_reg_1941_pp0_iter5_reg;
        p_Val2_load_1_reg_1941_pp0_iter7_reg <= p_Val2_load_1_reg_1941_pp0_iter6_reg;
        p_Val2_load_1_reg_1941_pp0_iter8_reg <= p_Val2_load_1_reg_1941_pp0_iter7_reg;
        p_Val2_load_1_reg_1941_pp0_iter9_reg <= p_Val2_load_1_reg_1941_pp0_iter8_reg;
        tmp_15_reg_1965_pp0_iter37_reg <= tmp_15_reg_1965;
    end
end

always @ (posedge ap_clk) begin
    if ((in_V_V_0_load_A == 1'b1)) begin
        in_V_V_0_payload_A <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((in_V_V_0_load_B == 1'b1)) begin
        in_V_V_0_payload_B <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten2_fu_263_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_1_reg_1902 <= j_1_fu_300_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_fu_358_p2 == 1'd1) & (sel_tmp_fu_196_p2 == 1'd1) & (sel_tmp6_fu_214_p2 == 1'd0) & (sel_tmp4_fu_208_p2 == 1'd0) & (sel_tmp2_fu_202_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_10_4_reg_2143 <= {{p_Val2_5_load_reg_1929_pp0_iter35_reg[79:64]}};
        p_Result_10_5_reg_2178 <= {{p_Val2_5_load_reg_1929_pp0_iter35_reg[95:80]}};
        p_Result_10_6_reg_2213 <= {{p_Val2_5_load_reg_1929_pp0_iter35_reg[111:96]}};
        p_Result_10_7_reg_2248 <= {{p_Val2_5_load_reg_1929_pp0_iter35_reg[127:112]}};
        tmp_28_reg_2002 <= tmp_28_fu_430_p2;
        tmp_33_1_reg_2040 <= tmp_33_1_fu_526_p2;
        tmp_33_2_reg_2078 <= tmp_33_2_fu_622_p2;
        tp_d1_V_2_1_reg_2035 <= tp_d1_V_2_1_fu_518_p3;
        tp_d1_V_2_2_reg_2073 <= tp_d1_V_2_2_fu_614_p3;
        tp_d1_V_2_3_reg_2108 <= tp_d1_V_2_3_fu_684_p3;
        tp_d1_V_2_reg_1997 <= tp_d1_V_2_fu_422_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_fu_358_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_1_reg_2007 <= {{p_Val2_6_reg_1953_pp0_iter35_reg[31:16]}};
        p_Result_2_reg_2045 <= {{p_Val2_6_reg_1953_pp0_iter35_reg[47:32]}};
        p_Result_3_reg_2083 <= {{p_Val2_6_reg_1953_pp0_iter35_reg[63:48]}};
        p_Result_4_reg_2114 <= {{p_Val2_6_reg_1953_pp0_iter35_reg[79:64]}};
        p_Result_5_reg_2149 <= {{p_Val2_6_reg_1953_pp0_iter35_reg[95:80]}};
        p_Result_6_reg_2184 <= {{p_Val2_6_reg_1953_pp0_iter35_reg[111:96]}};
        p_Result_7_reg_2219 <= {{p_Val2_6_reg_1953_pp0_iter35_reg[127:112]}};
        tmp_reg_1969 <= tmp_fu_364_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_fu_358_p2 == 1'd1) & (sel_tmp6_fu_214_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_8_1_reg_2015 <= {{p_Val2_load_1_reg_1941_pp0_iter35_reg[31:16]}};
        p_Result_8_2_reg_2053 <= {{p_Val2_load_1_reg_1941_pp0_iter35_reg[47:32]}};
        p_Result_8_3_reg_2094 <= {{p_Val2_load_1_reg_1941_pp0_iter35_reg[63:48]}};
        p_Result_8_4_reg_2125 <= {{p_Val2_load_1_reg_1941_pp0_iter35_reg[79:64]}};
        p_Result_8_5_reg_2160 <= {{p_Val2_load_1_reg_1941_pp0_iter35_reg[95:80]}};
        p_Result_8_6_reg_2195 <= {{p_Val2_load_1_reg_1941_pp0_iter35_reg[111:96]}};
        p_Result_8_7_reg_2230 <= {{p_Val2_load_1_reg_1941_pp0_iter35_reg[127:112]}};
        tmp_29_reg_1977 <= tmp_29_fu_367_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_fu_358_p2 == 1'd1) & (sel_tmp6_fu_214_p2 == 1'd0) & (sel_tmp4_fu_208_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_9_3_reg_2102 <= {{p_Val2_4_load_reg_1917_pp0_iter35_reg[63:48]}};
        p_Result_9_4_reg_2135 <= {{p_Val2_4_load_reg_1917_pp0_iter35_reg[79:64]}};
        p_Result_9_5_reg_2170 <= {{p_Val2_4_load_reg_1917_pp0_iter35_reg[95:80]}};
        p_Result_9_6_reg_2205 <= {{p_Val2_4_load_reg_1917_pp0_iter35_reg[111:96]}};
        p_Result_9_7_reg_2240 <= {{p_Val2_4_load_reg_1917_pp0_iter35_reg[127:112]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_4_fu_114 <= p_Val2_s_fu_110;
        p_Val2_5_fu_118 <= p_Val2_4_fu_114;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten2_reg_1893 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_6_reg_1953 <= in_V_V_0_data_out;
        p_Val2_load_1_reg_1941 <= p_Val2_s_fu_110;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten2_reg_1893 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_s_fu_110 <= in_V_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten2_reg_1893_pp0_iter35_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_15_reg_1965 <= tmp_15_fu_358_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_fu_358_p2 == 1'd1) & (sel_tmp2_fu_202_p2 == 1'd1) & (sel_tmp6_fu_214_p2 == 1'd0) & (sel_tmp4_fu_208_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_23_reg_1987 <= tmp_23_fu_388_p3;
        tmp_24_reg_1992 <= tmp_24_fu_396_p2;
        tmp_28_1_reg_2025 <= tmp_28_1_fu_484_p3;
        tmp_28_2_reg_2063 <= tmp_28_2_fu_580_p3;
        tmp_29_1_reg_2030 <= tmp_29_1_fu_492_p2;
        tmp_29_2_reg_2068 <= tmp_29_2_fu_588_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_fu_358_p2 == 1'd1) & (sel_tmp4_fu_208_p2 == 1'd1) & (sel_tmp6_fu_214_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_25_1_reg_2020 <= tmp_25_1_fu_472_p2;
        tmp_25_2_reg_2058 <= tmp_25_2_fu_568_p2;
        tmp_s_reg_1982 <= tmp_s_fu_376_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_reg_1965 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_4_reg_2254 <= tmp_V_4_fu_1783_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_reg_1965 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        tmp_V_fu_122 <= tmp_V_4_fu_1783_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_condition_pp0_exit_iter1_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten2_reg_1893 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_j_phi_fu_189_p4 = j_1_reg_1902;
    end else begin
        ap_phi_mux_j_phi_fu_189_p4 = j_reg_185;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_312_ce = 1'b1;
    end else begin
        grp_fu_312_ce = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten2_reg_1893 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_0_ack_out = 1'b1;
    end else begin
        in_V_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((in_V_V_0_sel == 1'b1)) begin
        in_V_V_0_data_out = in_V_V_0_payload_B;
    end else begin
        in_V_V_0_data_out = in_V_V_0_payload_A;
    end
end

always @ (*) begin
    if (((exitcond_flatten2_reg_1893 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        in_V_V_TDATA_blk_n = in_V_V_0_state[1'd0];
    end else begin
        in_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_15_reg_1965_pp0_iter37_reg == 1'd1) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_15_reg_1965_pp0_iter37_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & ~((ap_enable_reg_pp0_iter37 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter38 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter37 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter38 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((tmp_15_reg_1965_pp0_iter37_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b1)) | ((exitcond_flatten2_reg_1893 == 1'd0) & (in_V_V_0_vld_out == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((tmp_15_reg_1965_pp0_iter37_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b1)) | ((exitcond_flatten2_reg_1893 == 1'd0) & (in_V_V_0_vld_out == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((tmp_15_reg_1965_pp0_iter37_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b1)) | ((exitcond_flatten2_reg_1893 == 1'd0) & (in_V_V_0_vld_out == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((exitcond_flatten2_reg_1893 == 1'd0) & (in_V_V_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_block_state40_pp0_stage0_iter38 = ((tmp_15_reg_1965_pp0_iter37_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bound4_fu_242_p0 = bound4_fu_242_p00;

assign bound4_fu_242_p00 = bound_fu_228_p2;

assign bound4_fu_242_p1 = bound4_fu_242_p10;

assign bound4_fu_242_p10 = ch_div_K;

assign bound4_fu_242_p2 = (bound4_fu_242_p0 * bound4_fu_242_p1);

assign bound_fu_228_p0 = bound_fu_228_p00;

assign bound_fu_228_p00 = width_in;

assign bound_fu_228_p1 = bound_fu_228_p10;

assign bound_fu_228_p10 = height_in;

assign bound_fu_228_p2 = (bound_fu_228_p0 * bound_fu_228_p1);

assign exitcond_flatten2_fu_263_p2 = ((indvar_flatten2_reg_163 == bound4_fu_242_p2) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_274_p2 = ((indvar_flatten_reg_174 == bound_fu_228_p2) ? 1'b1 : 1'b0);

assign grp_fu_312_p0 = grp_fu_312_p00;

assign grp_fu_312_p00 = j_1_fu_300_p3;

assign in_V_V_0_ack_in = in_V_V_0_state[1'd1];

assign in_V_V_0_load_A = (in_V_V_0_state_cmp_full & ~in_V_V_0_sel_wr);

assign in_V_V_0_load_B = (in_V_V_0_state_cmp_full & in_V_V_0_sel_wr);

assign in_V_V_0_sel = in_V_V_0_sel_rd;

assign in_V_V_0_state_cmp_full = ((in_V_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign in_V_V_0_vld_in = in_V_V_TVALID;

assign in_V_V_0_vld_out = in_V_V_0_state[1'd0];

assign in_V_V_TREADY = in_V_V_0_state[1'd1];

assign indvar_flatten_next2_fu_268_p2 = (indvar_flatten2_reg_163 + 96'd1);

assign indvar_flatten_next_fu_323_p3 = ((exitcond_flatten_fu_274_p2[0:0] === 1'b1) ? 64'd1 : indvar_flatten_op_fu_317_p2);

assign indvar_flatten_op_fu_317_p2 = (indvar_flatten_reg_174 + 64'd1);

assign j_1_fu_300_p3 = ((tmp_13_mid1_fu_279_p3[0:0] === 1'b1) ? j_mid216_op_fu_292_p3 : 31'd1);

assign j_cast_fu_254_p1 = ap_phi_mux_j_phi_fu_189_p4;

assign j_mid216_op_fu_292_p3 = ((exitcond_flatten_fu_274_p2[0:0] === 1'b1) ? 31'd1 : j_op_fu_286_p2);

assign j_op_fu_286_p2 = (ap_phi_mux_j_phi_fu_189_p4 + 31'd1);

assign out_V_V_din = tmp_V_4_reg_2254;

assign p_0215_4_1_fu_1012_p3 = ((sel_tmp6_fu_214_p2[0:0] === 1'b1) ? p_Result_11_1_fu_929_p5 : sel_tmp13_fu_1005_p3);

assign p_0215_4_2_fu_1102_p3 = ((sel_tmp6_fu_214_p2[0:0] === 1'b1) ? p_Result_11_2_fu_1019_p5 : sel_tmp21_fu_1095_p3);

assign p_0215_4_3_fu_1219_p3 = ((sel_tmp6_fu_214_p2[0:0] === 1'b1) ? p_Result_11_3_fu_1109_p5 : sel_tmp28_fu_1212_p3);

assign p_0215_4_4_fu_1360_p3 = ((sel_tmp6_fu_214_p2[0:0] === 1'b1) ? p_Result_11_4_fu_1226_p5 : sel_tmp31_fu_1353_p3);

assign p_0215_4_5_fu_1501_p3 = ((sel_tmp6_fu_214_p2[0:0] === 1'b1) ? p_Result_11_5_fu_1367_p5 : sel_tmp34_fu_1494_p3);

assign p_0215_4_6_fu_1642_p3 = ((sel_tmp6_fu_214_p2[0:0] === 1'b1) ? p_Result_11_6_fu_1508_p5 : sel_tmp37_fu_1635_p3);

assign p_0215_4_fu_922_p3 = ((sel_tmp6_fu_214_p2[0:0] === 1'b1) ? p_Result_11_fu_839_p5 : sel_tmp5_fu_915_p3);

assign p_Result_10_1_fu_463_p4 = {{p_Val2_5_load_reg_1929_pp0_iter35_reg[31:16]}};

assign p_Result_10_2_fu_559_p4 = {{p_Val2_5_load_reg_1929_pp0_iter35_reg[47:32]}};

assign p_Result_10_3_fu_655_p4 = {{p_Val2_5_load_reg_1929_pp0_iter35_reg[63:48]}};

assign p_Result_11_1_fu_929_p5 = {{p_0215_4_fu_922_p3[127:32]}, {p_Result_1_reg_2007}, {p_0215_4_fu_922_p3[15:0]}};

assign p_Result_11_2_fu_1019_p5 = {{p_0215_4_1_fu_1012_p3[127:48]}, {p_Result_2_reg_2045}, {p_0215_4_1_fu_1012_p3[31:0]}};

assign p_Result_11_3_fu_1109_p5 = {{p_0215_4_2_fu_1102_p3[127:64]}, {p_Result_3_reg_2083}, {p_0215_4_2_fu_1102_p3[47:0]}};

assign p_Result_11_4_fu_1226_p5 = {{p_0215_4_3_fu_1219_p3[127:80]}, {p_Result_4_reg_2114}, {p_0215_4_3_fu_1219_p3[63:0]}};

assign p_Result_11_5_fu_1367_p5 = {{p_0215_4_4_fu_1360_p3[127:96]}, {p_Result_5_reg_2149}, {p_0215_4_4_fu_1360_p3[79:0]}};

assign p_Result_11_6_fu_1508_p5 = {{p_0215_4_5_fu_1501_p3[127:112]}, {p_Result_6_reg_2184}, {p_0215_4_5_fu_1501_p3[95:0]}};

assign p_Result_11_7_fu_1649_p5 = {{p_Result_7_reg_2219}, {p_0215_4_6_fu_1642_p3[111:0]}};

assign p_Result_11_fu_839_p5 = {{tmp_V_fu_122[127:16]}, {tmp_reg_1969}};

assign p_Result_12_1_fu_945_p5 = {{p_0215_4_fu_922_p3[127:32]}, {tmp_26_1_fu_940_p3}, {p_0215_4_fu_922_p3[15:0]}};

assign p_Result_12_2_fu_1035_p5 = {{p_0215_4_1_fu_1012_p3[127:48]}, {tmp_26_2_fu_1030_p3}, {p_0215_4_1_fu_1012_p3[31:0]}};

assign p_Result_12_3_fu_1130_p5 = {{p_0215_4_2_fu_1102_p3[127:64]}, {tmp_26_3_fu_1124_p3}, {p_0215_4_2_fu_1102_p3[47:0]}};

assign p_Result_12_4_fu_1247_p5 = {{p_0215_4_3_fu_1219_p3[127:80]}, {tmp_26_4_fu_1241_p3}, {p_0215_4_3_fu_1219_p3[63:0]}};

assign p_Result_12_5_fu_1388_p5 = {{p_0215_4_4_fu_1360_p3[127:96]}, {tmp_26_5_fu_1382_p3}, {p_0215_4_4_fu_1360_p3[79:0]}};

assign p_Result_12_6_fu_1529_p5 = {{p_0215_4_5_fu_1501_p3[127:112]}, {tmp_26_6_fu_1523_p3}, {p_0215_4_5_fu_1501_p3[95:0]}};

assign p_Result_12_7_fu_1670_p5 = {{tmp_26_7_fu_1664_p3}, {p_0215_4_6_fu_1642_p3[111:0]}};

assign p_Result_12_fu_855_p5 = {{tmp_V_fu_122[127:16]}, {tmp_21_fu_850_p3}};

assign p_Result_13_1_fu_962_p5 = {{p_0215_4_fu_922_p3[127:32]}, {tp_d0_V_2_1_fu_957_p3}, {p_0215_4_fu_922_p3[15:0]}};

assign p_Result_13_2_fu_1052_p5 = {{p_0215_4_1_fu_1012_p3[127:48]}, {tp_d0_V_2_2_fu_1047_p3}, {p_0215_4_1_fu_1012_p3[31:0]}};

assign p_Result_13_3_fu_1164_p5 = {{p_0215_4_2_fu_1102_p3[127:64]}, {tp_d0_V_2_3_fu_1157_p3}, {p_0215_4_2_fu_1102_p3[47:0]}};

assign p_Result_13_4_fu_1281_p5 = {{p_0215_4_3_fu_1219_p3[127:80]}, {tp_d0_V_2_4_fu_1274_p3}, {p_0215_4_3_fu_1219_p3[63:0]}};

assign p_Result_13_5_fu_1422_p5 = {{p_0215_4_4_fu_1360_p3[127:96]}, {tp_d0_V_2_5_fu_1415_p3}, {p_0215_4_4_fu_1360_p3[79:0]}};

assign p_Result_13_6_fu_1563_p5 = {{p_0215_4_5_fu_1501_p3[127:112]}, {tp_d0_V_2_6_fu_1556_p3}, {p_0215_4_5_fu_1501_p3[95:0]}};

assign p_Result_13_7_fu_1704_p5 = {{tp_d0_V_2_7_fu_1697_p3}, {p_0215_4_6_fu_1642_p3[111:0]}};

assign p_Result_13_fu_872_p5 = {{tmp_V_fu_122[127:16]}, {tp_d0_V_2_fu_867_p3}};

assign p_Result_14_1_fu_979_p5 = {{p_0215_4_fu_922_p3[127:32]}, {p_in353_ld_1_fu_974_p3}, {p_0215_4_fu_922_p3[15:0]}};

assign p_Result_14_2_fu_1069_p5 = {{p_0215_4_1_fu_1012_p3[127:48]}, {p_in353_ld_2_fu_1064_p3}, {p_0215_4_1_fu_1012_p3[31:0]}};

assign p_Result_14_3_fu_1186_p5 = {{p_0215_4_2_fu_1102_p3[127:64]}, {p_in353_ld_3_fu_1180_p3}, {p_0215_4_2_fu_1102_p3[47:0]}};

assign p_Result_14_4_fu_1327_p5 = {{p_0215_4_3_fu_1219_p3[127:80]}, {p_in353_ld_4_fu_1320_p3}, {p_0215_4_3_fu_1219_p3[63:0]}};

assign p_Result_14_5_fu_1468_p5 = {{p_0215_4_4_fu_1360_p3[127:96]}, {p_in353_ld_5_fu_1461_p3}, {p_0215_4_4_fu_1360_p3[79:0]}};

assign p_Result_14_6_fu_1609_p5 = {{p_0215_4_5_fu_1501_p3[127:112]}, {p_in353_ld_6_fu_1602_p3}, {p_0215_4_5_fu_1501_p3[95:0]}};

assign p_Result_14_7_fu_1750_p5 = {{p_in353_ld_7_fu_1743_p3}, {p_0215_4_6_fu_1642_p3[111:0]}};

assign p_Result_1_fu_436_p4 = {{p_Val2_6_reg_1953_pp0_iter35_reg[31:16]}};

assign p_Result_2_fu_532_p4 = {{p_Val2_6_reg_1953_pp0_iter35_reg[47:32]}};

assign p_Result_8_1_fu_445_p4 = {{p_Val2_load_1_reg_1941_pp0_iter35_reg[31:16]}};

assign p_Result_8_2_fu_541_p4 = {{p_Val2_load_1_reg_1941_pp0_iter35_reg[47:32]}};

assign p_Result_8_3_fu_637_p4 = {{p_Val2_load_1_reg_1941_pp0_iter35_reg[63:48]}};

assign p_Result_9_1_fu_454_p4 = {{p_Val2_4_load_reg_1917_pp0_iter35_reg[31:16]}};

assign p_Result_9_2_fu_550_p4 = {{p_Val2_4_load_reg_1917_pp0_iter35_reg[47:32]}};

assign p_Result_9_3_fu_646_p4 = {{p_Val2_4_load_reg_1917_pp0_iter35_reg[63:48]}};

assign p_Result_s_fu_889_p5 = {{tmp_V_fu_122[127:16]}, {p_in353_ld_fu_884_p3}};

assign p_in353_ld_1_fu_974_p3 = ((tmp_33_1_reg_2040[0:0] === 1'b1) ? p_Result_1_reg_2007 : tp_d1_V_2_1_reg_2035);

assign p_in353_ld_2_fu_1064_p3 = ((tmp_33_2_reg_2078[0:0] === 1'b1) ? p_Result_2_reg_2045 : tp_d1_V_2_2_reg_2073);

assign p_in353_ld_3_fu_1180_p3 = ((tmp_33_3_fu_1176_p2[0:0] === 1'b1) ? p_Result_3_reg_2083 : tp_d1_V_2_3_reg_2108);

assign p_in353_ld_4_fu_1320_p3 = ((tmp_33_4_fu_1315_p2[0:0] === 1'b1) ? p_Result_4_reg_2114 : tp_d1_V_2_4_fu_1308_p3);

assign p_in353_ld_5_fu_1461_p3 = ((tmp_33_5_fu_1456_p2[0:0] === 1'b1) ? p_Result_5_reg_2149 : tp_d1_V_2_5_fu_1449_p3);

assign p_in353_ld_6_fu_1602_p3 = ((tmp_33_6_fu_1597_p2[0:0] === 1'b1) ? p_Result_6_reg_2184 : tp_d1_V_2_6_fu_1590_p3);

assign p_in353_ld_7_fu_1743_p3 = ((tmp_33_7_fu_1738_p2[0:0] === 1'b1) ? p_Result_7_reg_2219 : tp_d1_V_2_7_fu_1731_p3);

assign p_in353_ld_fu_884_p3 = ((tmp_28_reg_2002[0:0] === 1'b1) ? tmp_reg_1969 : tp_d1_V_2_reg_1997);

assign sel_tmp11_fu_998_p3 = ((sel_tmp2_fu_202_p2[0:0] === 1'b1) ? p_Result_13_1_fu_962_p5 : sel_tmp9_fu_991_p3);

assign sel_tmp13_fu_1005_p3 = ((sel_tmp4_fu_208_p2[0:0] === 1'b1) ? p_Result_12_1_fu_945_p5 : sel_tmp11_fu_998_p3);

assign sel_tmp17_fu_1081_p3 = ((sel_tmp_fu_196_p2[0:0] === 1'b1) ? p_Result_14_2_fu_1069_p5 : p_0215_4_1_fu_1012_p3);

assign sel_tmp19_fu_1088_p3 = ((sel_tmp2_fu_202_p2[0:0] === 1'b1) ? p_Result_13_2_fu_1052_p5 : sel_tmp17_fu_1081_p3);

assign sel_tmp1_fu_901_p3 = ((sel_tmp_fu_196_p2[0:0] === 1'b1) ? p_Result_s_fu_889_p5 : tmp_V_fu_122);

assign sel_tmp21_fu_1095_p3 = ((sel_tmp4_fu_208_p2[0:0] === 1'b1) ? p_Result_12_2_fu_1035_p5 : sel_tmp19_fu_1088_p3);

assign sel_tmp25_fu_1198_p3 = ((sel_tmp_fu_196_p2[0:0] === 1'b1) ? p_Result_14_3_fu_1186_p5 : p_0215_4_2_fu_1102_p3);

assign sel_tmp27_fu_1205_p3 = ((sel_tmp2_fu_202_p2[0:0] === 1'b1) ? p_Result_13_3_fu_1164_p5 : sel_tmp25_fu_1198_p3);

assign sel_tmp28_fu_1212_p3 = ((sel_tmp4_fu_208_p2[0:0] === 1'b1) ? p_Result_12_3_fu_1130_p5 : sel_tmp27_fu_1205_p3);

assign sel_tmp29_fu_1339_p3 = ((sel_tmp_fu_196_p2[0:0] === 1'b1) ? p_Result_14_4_fu_1327_p5 : p_0215_4_3_fu_1219_p3);

assign sel_tmp2_fu_202_p2 = ((Kx == 32'd3) ? 1'b1 : 1'b0);

assign sel_tmp30_fu_1346_p3 = ((sel_tmp2_fu_202_p2[0:0] === 1'b1) ? p_Result_13_4_fu_1281_p5 : sel_tmp29_fu_1339_p3);

assign sel_tmp31_fu_1353_p3 = ((sel_tmp4_fu_208_p2[0:0] === 1'b1) ? p_Result_12_4_fu_1247_p5 : sel_tmp30_fu_1346_p3);

assign sel_tmp32_fu_1480_p3 = ((sel_tmp_fu_196_p2[0:0] === 1'b1) ? p_Result_14_5_fu_1468_p5 : p_0215_4_4_fu_1360_p3);

assign sel_tmp33_fu_1487_p3 = ((sel_tmp2_fu_202_p2[0:0] === 1'b1) ? p_Result_13_5_fu_1422_p5 : sel_tmp32_fu_1480_p3);

assign sel_tmp34_fu_1494_p3 = ((sel_tmp4_fu_208_p2[0:0] === 1'b1) ? p_Result_12_5_fu_1388_p5 : sel_tmp33_fu_1487_p3);

assign sel_tmp35_fu_1621_p3 = ((sel_tmp_fu_196_p2[0:0] === 1'b1) ? p_Result_14_6_fu_1609_p5 : p_0215_4_5_fu_1501_p3);

assign sel_tmp36_fu_1628_p3 = ((sel_tmp2_fu_202_p2[0:0] === 1'b1) ? p_Result_13_6_fu_1563_p5 : sel_tmp35_fu_1621_p3);

assign sel_tmp37_fu_1635_p3 = ((sel_tmp4_fu_208_p2[0:0] === 1'b1) ? p_Result_12_6_fu_1529_p5 : sel_tmp36_fu_1628_p3);

assign sel_tmp38_fu_1762_p3 = ((sel_tmp_fu_196_p2[0:0] === 1'b1) ? p_Result_14_7_fu_1750_p5 : p_0215_4_6_fu_1642_p3);

assign sel_tmp39_fu_1769_p3 = ((sel_tmp2_fu_202_p2[0:0] === 1'b1) ? p_Result_13_7_fu_1704_p5 : sel_tmp38_fu_1762_p3);

assign sel_tmp3_fu_908_p3 = ((sel_tmp2_fu_202_p2[0:0] === 1'b1) ? p_Result_13_fu_872_p5 : sel_tmp1_fu_901_p3);

assign sel_tmp40_fu_1776_p3 = ((sel_tmp4_fu_208_p2[0:0] === 1'b1) ? p_Result_12_7_fu_1670_p5 : sel_tmp39_fu_1769_p3);

assign sel_tmp4_fu_208_p2 = ((Kx == 32'd2) ? 1'b1 : 1'b0);

assign sel_tmp5_fu_915_p3 = ((sel_tmp4_fu_208_p2[0:0] === 1'b1) ? p_Result_12_fu_855_p5 : sel_tmp3_fu_908_p3);

assign sel_tmp6_fu_214_p2 = ((Kx == 32'd1) ? 1'b1 : 1'b0);

assign sel_tmp9_fu_991_p3 = ((sel_tmp_fu_196_p2[0:0] === 1'b1) ? p_Result_14_1_fu_979_p5 : p_0215_4_fu_922_p3);

assign sel_tmp_fu_196_p2 = ((Kx == 32'd4) ? 1'b1 : 1'b0);

assign tmp_13_fu_258_p2 = (($signed(j_cast_fu_254_p1) < $signed(width_in)) ? 1'b1 : 1'b0);

assign tmp_13_mid1_fu_279_p3 = ((exitcond_flatten_fu_274_p2[0:0] === 1'b1) ? tmp_13_mid_fu_248_p2 : tmp_13_fu_258_p2);

assign tmp_13_mid_fu_248_p2 = (($signed(width_in) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_15_fu_358_p2 = ((grp_fu_312_p2 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_21_fu_850_p3 = ((tmp_s_reg_1982[0:0] === 1'b1) ? tmp_reg_1969 : tmp_29_reg_1977);

assign tmp_22_fu_382_p2 = (($signed(tmp_29_fu_367_p1) > $signed(tmp_30_fu_370_p1)) ? 1'b1 : 1'b0);

assign tmp_23_fu_388_p3 = ((tmp_22_fu_382_p2[0:0] === 1'b1) ? tmp_29_fu_367_p1 : tmp_30_fu_370_p1);

assign tmp_24_fu_396_p2 = (($signed(tmp_fu_364_p1) > $signed(tmp_23_fu_388_p3)) ? 1'b1 : 1'b0);

assign tmp_25_1_fu_472_p2 = (($signed(p_Result_1_fu_436_p4) > $signed(p_Result_8_1_fu_445_p4)) ? 1'b1 : 1'b0);

assign tmp_25_2_fu_568_p2 = (($signed(p_Result_2_fu_532_p4) > $signed(p_Result_8_2_fu_541_p4)) ? 1'b1 : 1'b0);

assign tmp_25_3_fu_1120_p2 = (($signed(p_Result_3_reg_2083) > $signed(p_Result_8_3_reg_2094)) ? 1'b1 : 1'b0);

assign tmp_25_4_fu_1237_p2 = (($signed(p_Result_4_reg_2114) > $signed(p_Result_8_4_reg_2125)) ? 1'b1 : 1'b0);

assign tmp_25_5_fu_1378_p2 = (($signed(p_Result_5_reg_2149) > $signed(p_Result_8_5_reg_2160)) ? 1'b1 : 1'b0);

assign tmp_25_6_fu_1519_p2 = (($signed(p_Result_6_reg_2184) > $signed(p_Result_8_6_reg_2195)) ? 1'b1 : 1'b0);

assign tmp_25_7_fu_1660_p2 = (($signed(p_Result_7_reg_2219) > $signed(p_Result_8_7_reg_2230)) ? 1'b1 : 1'b0);

assign tmp_25_fu_402_p2 = (($signed(tmp_30_fu_370_p1) > $signed(tmp_31_fu_373_p1)) ? 1'b1 : 1'b0);

assign tmp_26_1_fu_940_p3 = ((tmp_25_1_reg_2020[0:0] === 1'b1) ? p_Result_1_reg_2007 : p_Result_8_1_reg_2015);

assign tmp_26_2_fu_1030_p3 = ((tmp_25_2_reg_2058[0:0] === 1'b1) ? p_Result_2_reg_2045 : p_Result_8_2_reg_2053);

assign tmp_26_3_fu_1124_p3 = ((tmp_25_3_fu_1120_p2[0:0] === 1'b1) ? p_Result_3_reg_2083 : p_Result_8_3_reg_2094);

assign tmp_26_4_fu_1241_p3 = ((tmp_25_4_fu_1237_p2[0:0] === 1'b1) ? p_Result_4_reg_2114 : p_Result_8_4_reg_2125);

assign tmp_26_5_fu_1382_p3 = ((tmp_25_5_fu_1378_p2[0:0] === 1'b1) ? p_Result_5_reg_2149 : p_Result_8_5_reg_2160);

assign tmp_26_6_fu_1523_p3 = ((tmp_25_6_fu_1519_p2[0:0] === 1'b1) ? p_Result_6_reg_2184 : p_Result_8_6_reg_2195);

assign tmp_26_7_fu_1664_p3 = ((tmp_25_7_fu_1660_p2[0:0] === 1'b1) ? p_Result_7_reg_2219 : p_Result_8_7_reg_2230);

assign tmp_26_fu_408_p3 = ((tmp_25_fu_402_p2[0:0] === 1'b1) ? tmp_30_fu_370_p1 : tmp_31_fu_373_p1);

assign tmp_27_1_fu_478_p2 = (($signed(p_Result_8_1_fu_445_p4) > $signed(p_Result_9_1_fu_454_p4)) ? 1'b1 : 1'b0);

assign tmp_27_2_fu_574_p2 = (($signed(p_Result_8_2_fu_541_p4) > $signed(p_Result_9_2_fu_550_p4)) ? 1'b1 : 1'b0);

assign tmp_27_3_fu_1142_p2 = (($signed(p_Result_8_3_reg_2094) > $signed(p_Result_9_3_reg_2102)) ? 1'b1 : 1'b0);

assign tmp_27_4_fu_1259_p2 = (($signed(p_Result_8_4_reg_2125) > $signed(p_Result_9_4_reg_2135)) ? 1'b1 : 1'b0);

assign tmp_27_5_fu_1400_p2 = (($signed(p_Result_8_5_reg_2160) > $signed(p_Result_9_5_reg_2170)) ? 1'b1 : 1'b0);

assign tmp_27_6_fu_1541_p2 = (($signed(p_Result_8_6_reg_2195) > $signed(p_Result_9_6_reg_2205)) ? 1'b1 : 1'b0);

assign tmp_27_7_fu_1682_p2 = (($signed(p_Result_8_7_reg_2230) > $signed(p_Result_9_7_reg_2240)) ? 1'b1 : 1'b0);

assign tmp_27_fu_416_p2 = (($signed(tmp_29_fu_367_p1) > $signed(tmp_26_fu_408_p3)) ? 1'b1 : 1'b0);

assign tmp_28_1_fu_484_p3 = ((tmp_27_1_fu_478_p2[0:0] === 1'b1) ? p_Result_8_1_fu_445_p4 : p_Result_9_1_fu_454_p4);

assign tmp_28_2_fu_580_p3 = ((tmp_27_2_fu_574_p2[0:0] === 1'b1) ? p_Result_8_2_fu_541_p4 : p_Result_9_2_fu_550_p4);

assign tmp_28_3_fu_1146_p3 = ((tmp_27_3_fu_1142_p2[0:0] === 1'b1) ? p_Result_8_3_reg_2094 : p_Result_9_3_reg_2102);

assign tmp_28_4_fu_1263_p3 = ((tmp_27_4_fu_1259_p2[0:0] === 1'b1) ? p_Result_8_4_reg_2125 : p_Result_9_4_reg_2135);

assign tmp_28_5_fu_1404_p3 = ((tmp_27_5_fu_1400_p2[0:0] === 1'b1) ? p_Result_8_5_reg_2160 : p_Result_9_5_reg_2170);

assign tmp_28_6_fu_1545_p3 = ((tmp_27_6_fu_1541_p2[0:0] === 1'b1) ? p_Result_8_6_reg_2195 : p_Result_9_6_reg_2205);

assign tmp_28_7_fu_1686_p3 = ((tmp_27_7_fu_1682_p2[0:0] === 1'b1) ? p_Result_8_7_reg_2230 : p_Result_9_7_reg_2240);

assign tmp_28_fu_430_p2 = (($signed(tmp_fu_364_p1) > $signed(tp_d1_V_2_fu_422_p3)) ? 1'b1 : 1'b0);

assign tmp_29_1_fu_492_p2 = (($signed(p_Result_1_fu_436_p4) > $signed(tmp_28_1_fu_484_p3)) ? 1'b1 : 1'b0);

assign tmp_29_2_fu_588_p2 = (($signed(p_Result_2_fu_532_p4) > $signed(tmp_28_2_fu_580_p3)) ? 1'b1 : 1'b0);

assign tmp_29_3_fu_1152_p2 = (($signed(p_Result_3_reg_2083) > $signed(tmp_28_3_fu_1146_p3)) ? 1'b1 : 1'b0);

assign tmp_29_4_fu_1269_p2 = (($signed(p_Result_4_reg_2114) > $signed(tmp_28_4_fu_1263_p3)) ? 1'b1 : 1'b0);

assign tmp_29_5_fu_1410_p2 = (($signed(p_Result_5_reg_2149) > $signed(tmp_28_5_fu_1404_p3)) ? 1'b1 : 1'b0);

assign tmp_29_6_fu_1551_p2 = (($signed(p_Result_6_reg_2184) > $signed(tmp_28_6_fu_1545_p3)) ? 1'b1 : 1'b0);

assign tmp_29_7_fu_1692_p2 = (($signed(p_Result_7_reg_2219) > $signed(tmp_28_7_fu_1686_p3)) ? 1'b1 : 1'b0);

assign tmp_29_fu_367_p1 = p_Val2_load_1_reg_1941_pp0_iter35_reg[15:0];

assign tmp_30_1_fu_498_p2 = (($signed(p_Result_9_1_fu_454_p4) > $signed(p_Result_10_1_fu_463_p4)) ? 1'b1 : 1'b0);

assign tmp_30_2_fu_594_p2 = (($signed(p_Result_9_2_fu_550_p4) > $signed(p_Result_10_2_fu_559_p4)) ? 1'b1 : 1'b0);

assign tmp_30_3_fu_664_p2 = (($signed(p_Result_9_3_fu_646_p4) > $signed(p_Result_10_3_fu_655_p4)) ? 1'b1 : 1'b0);

assign tmp_30_4_fu_1293_p2 = (($signed(p_Result_9_4_reg_2135) > $signed(p_Result_10_4_reg_2143)) ? 1'b1 : 1'b0);

assign tmp_30_5_fu_1434_p2 = (($signed(p_Result_9_5_reg_2170) > $signed(p_Result_10_5_reg_2178)) ? 1'b1 : 1'b0);

assign tmp_30_6_fu_1575_p2 = (($signed(p_Result_9_6_reg_2205) > $signed(p_Result_10_6_reg_2213)) ? 1'b1 : 1'b0);

assign tmp_30_7_fu_1716_p2 = (($signed(p_Result_9_7_reg_2240) > $signed(p_Result_10_7_reg_2248)) ? 1'b1 : 1'b0);

assign tmp_30_fu_370_p1 = p_Val2_4_load_reg_1917_pp0_iter35_reg[15:0];

assign tmp_31_1_fu_504_p3 = ((tmp_30_1_fu_498_p2[0:0] === 1'b1) ? p_Result_9_1_fu_454_p4 : p_Result_10_1_fu_463_p4);

assign tmp_31_2_fu_600_p3 = ((tmp_30_2_fu_594_p2[0:0] === 1'b1) ? p_Result_9_2_fu_550_p4 : p_Result_10_2_fu_559_p4);

assign tmp_31_3_fu_670_p3 = ((tmp_30_3_fu_664_p2[0:0] === 1'b1) ? p_Result_9_3_fu_646_p4 : p_Result_10_3_fu_655_p4);

assign tmp_31_4_fu_1297_p3 = ((tmp_30_4_fu_1293_p2[0:0] === 1'b1) ? p_Result_9_4_reg_2135 : p_Result_10_4_reg_2143);

assign tmp_31_5_fu_1438_p3 = ((tmp_30_5_fu_1434_p2[0:0] === 1'b1) ? p_Result_9_5_reg_2170 : p_Result_10_5_reg_2178);

assign tmp_31_6_fu_1579_p3 = ((tmp_30_6_fu_1575_p2[0:0] === 1'b1) ? p_Result_9_6_reg_2205 : p_Result_10_6_reg_2213);

assign tmp_31_7_fu_1720_p3 = ((tmp_30_7_fu_1716_p2[0:0] === 1'b1) ? p_Result_9_7_reg_2240 : p_Result_10_7_reg_2248);

assign tmp_31_fu_373_p1 = p_Val2_5_load_reg_1929_pp0_iter35_reg[15:0];

assign tmp_32_1_fu_512_p2 = (($signed(p_Result_8_1_fu_445_p4) > $signed(tmp_31_1_fu_504_p3)) ? 1'b1 : 1'b0);

assign tmp_32_2_fu_608_p2 = (($signed(p_Result_8_2_fu_541_p4) > $signed(tmp_31_2_fu_600_p3)) ? 1'b1 : 1'b0);

assign tmp_32_3_fu_678_p2 = (($signed(p_Result_8_3_fu_637_p4) > $signed(tmp_31_3_fu_670_p3)) ? 1'b1 : 1'b0);

assign tmp_32_4_fu_1303_p2 = (($signed(p_Result_8_4_reg_2125) > $signed(tmp_31_4_fu_1297_p3)) ? 1'b1 : 1'b0);

assign tmp_32_5_fu_1444_p2 = (($signed(p_Result_8_5_reg_2160) > $signed(tmp_31_5_fu_1438_p3)) ? 1'b1 : 1'b0);

assign tmp_32_6_fu_1585_p2 = (($signed(p_Result_8_6_reg_2195) > $signed(tmp_31_6_fu_1579_p3)) ? 1'b1 : 1'b0);

assign tmp_32_7_fu_1726_p2 = (($signed(p_Result_8_7_reg_2230) > $signed(tmp_31_7_fu_1720_p3)) ? 1'b1 : 1'b0);

assign tmp_33_1_fu_526_p2 = (($signed(p_Result_1_fu_436_p4) > $signed(tp_d1_V_2_1_fu_518_p3)) ? 1'b1 : 1'b0);

assign tmp_33_2_fu_622_p2 = (($signed(p_Result_2_fu_532_p4) > $signed(tp_d1_V_2_2_fu_614_p3)) ? 1'b1 : 1'b0);

assign tmp_33_3_fu_1176_p2 = (($signed(p_Result_3_reg_2083) > $signed(tp_d1_V_2_3_reg_2108)) ? 1'b1 : 1'b0);

assign tmp_33_4_fu_1315_p2 = (($signed(p_Result_4_reg_2114) > $signed(tp_d1_V_2_4_fu_1308_p3)) ? 1'b1 : 1'b0);

assign tmp_33_5_fu_1456_p2 = (($signed(p_Result_5_reg_2149) > $signed(tp_d1_V_2_5_fu_1449_p3)) ? 1'b1 : 1'b0);

assign tmp_33_6_fu_1597_p2 = (($signed(p_Result_6_reg_2184) > $signed(tp_d1_V_2_6_fu_1590_p3)) ? 1'b1 : 1'b0);

assign tmp_33_7_fu_1738_p2 = (($signed(p_Result_7_reg_2219) > $signed(tp_d1_V_2_7_fu_1731_p3)) ? 1'b1 : 1'b0);

assign tmp_V_4_fu_1783_p3 = ((sel_tmp6_fu_214_p2[0:0] === 1'b1) ? p_Result_11_7_fu_1649_p5 : sel_tmp40_fu_1776_p3);

assign tmp_fu_364_p1 = p_Val2_6_reg_1953_pp0_iter35_reg[15:0];

assign tmp_s_fu_376_p2 = (($signed(tmp_fu_364_p1) > $signed(tmp_29_fu_367_p1)) ? 1'b1 : 1'b0);

assign tp_d0_V_2_1_fu_957_p3 = ((tmp_29_1_reg_2030[0:0] === 1'b1) ? p_Result_1_reg_2007 : tmp_28_1_reg_2025);

assign tp_d0_V_2_2_fu_1047_p3 = ((tmp_29_2_reg_2068[0:0] === 1'b1) ? p_Result_2_reg_2045 : tmp_28_2_reg_2063);

assign tp_d0_V_2_3_fu_1157_p3 = ((tmp_29_3_fu_1152_p2[0:0] === 1'b1) ? p_Result_3_reg_2083 : tmp_28_3_fu_1146_p3);

assign tp_d0_V_2_4_fu_1274_p3 = ((tmp_29_4_fu_1269_p2[0:0] === 1'b1) ? p_Result_4_reg_2114 : tmp_28_4_fu_1263_p3);

assign tp_d0_V_2_5_fu_1415_p3 = ((tmp_29_5_fu_1410_p2[0:0] === 1'b1) ? p_Result_5_reg_2149 : tmp_28_5_fu_1404_p3);

assign tp_d0_V_2_6_fu_1556_p3 = ((tmp_29_6_fu_1551_p2[0:0] === 1'b1) ? p_Result_6_reg_2184 : tmp_28_6_fu_1545_p3);

assign tp_d0_V_2_7_fu_1697_p3 = ((tmp_29_7_fu_1692_p2[0:0] === 1'b1) ? p_Result_7_reg_2219 : tmp_28_7_fu_1686_p3);

assign tp_d0_V_2_fu_867_p3 = ((tmp_24_reg_1992[0:0] === 1'b1) ? tmp_reg_1969 : tmp_23_reg_1987);

assign tp_d1_V_2_1_fu_518_p3 = ((tmp_32_1_fu_512_p2[0:0] === 1'b1) ? p_Result_8_1_fu_445_p4 : tmp_31_1_fu_504_p3);

assign tp_d1_V_2_2_fu_614_p3 = ((tmp_32_2_fu_608_p2[0:0] === 1'b1) ? p_Result_8_2_fu_541_p4 : tmp_31_2_fu_600_p3);

assign tp_d1_V_2_3_fu_684_p3 = ((tmp_32_3_fu_678_p2[0:0] === 1'b1) ? p_Result_8_3_fu_637_p4 : tmp_31_3_fu_670_p3);

assign tp_d1_V_2_4_fu_1308_p3 = ((tmp_32_4_fu_1303_p2[0:0] === 1'b1) ? p_Result_8_4_reg_2125 : tmp_31_4_fu_1297_p3);

assign tp_d1_V_2_5_fu_1449_p3 = ((tmp_32_5_fu_1444_p2[0:0] === 1'b1) ? p_Result_8_5_reg_2160 : tmp_31_5_fu_1438_p3);

assign tp_d1_V_2_6_fu_1590_p3 = ((tmp_32_6_fu_1585_p2[0:0] === 1'b1) ? p_Result_8_6_reg_2195 : tmp_31_6_fu_1579_p3);

assign tp_d1_V_2_7_fu_1731_p3 = ((tmp_32_7_fu_1726_p2[0:0] === 1'b1) ? p_Result_8_7_reg_2230 : tmp_31_7_fu_1720_p3);

assign tp_d1_V_2_fu_422_p3 = ((tmp_27_fu_416_p2[0:0] === 1'b1) ? tmp_29_fu_367_p1 : tmp_26_fu_408_p3);

endmodule //pool_1D
