{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521020998498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521020998499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 14 17:49:58 2018 " "Processing started: Wed Mar 14 17:49:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521020998499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521020998499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521020998500 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1521020999018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521020999146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521020999146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_0_base.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave_0_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_0_base " "Found entity 1: spi_slave_0_base" {  } { { "spi_slave_0_base.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/spi_slave_0_base.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521020999158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521020999158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave " "Found entity 1: i2c_slave" {  } { { "i2c_slave.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/i2c_slave.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521020999166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521020999166 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "i2c_slave_op i2c_slave_op.v(14) " "Verilog Module Declaration warning at i2c_slave_op.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"i2c_slave_op\"" {  } { { "i2c_slave_op.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/i2c_slave_op.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521020999173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave_op.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_op " "Found entity 1: i2c_slave_op" {  } { { "i2c_slave_op.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/i2c_slave_op.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521020999174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521020999174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_cpha0.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave_cpha0.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_cpha0 " "Found entity 1: spi_slave_cpha0" {  } { { "spi_slave_cpha0.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/spi_slave_cpha0.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521020999178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521020999178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521020999182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521020999182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "uart_rx.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521020999185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521020999185 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tx.v(85) " "Verilog HDL warning at uart_tx.v(85): extended using \"x\" or \"z\"" {  } { { "uart_tx.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/uart_tx.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1521020999190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "uart_tx.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521020999191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521020999191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_receive_status top.v(138) " "Verilog HDL Implicit Net warning at top.v(138): created implicit net for \"spi_receive_status\"" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/top.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521020999191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ss_miso top.v(140) " "Verilog HDL Implicit Net warning at top.v(140): created implicit net for \"ss_miso\"" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/top.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521020999191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "capture_rst top.v(200) " "Verilog HDL Implicit Net warning at top.v(200): created implicit net for \"capture_rst\"" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/top.v" 200 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521020999191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_start top.v(202) " "Verilog HDL Implicit Net warning at top.v(202): created implicit net for \"tx_start\"" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/top.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521020999192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_data top.v(203) " "Verilog HDL Implicit Net warning at top.v(203): created implicit net for \"tx_data\"" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/top.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521020999192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs232_tx top.v(206) " "Verilog HDL Implicit Net warning at top.v(206): created implicit net for \"rs232_tx\"" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/top.v" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521020999192 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ss_cs_n top.v(139) " "Verilog HDL error at top.v(139): object \"ss_cs_n\" is not declared" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/top.v" 139 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1521020999192 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ss_mosi top.v(141) " "Verilog HDL error at top.v(141): object \"ss_mosi\" is not declared" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/top.v" 141 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1521020999192 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ss_sck top.v(142) " "Verilog HDL error at top.v(142): object \"ss_sck\" is not declared" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/top.v" 142 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1521020999193 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/top.map.smsg " "Generated suppressed messages file C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc845_def_1/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1521020999261 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521020999286 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 14 17:49:59 2018 " "Processing ended: Wed Mar 14 17:49:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521020999286 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521020999286 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521020999286 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521020999286 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 8 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521021000070 ""}
