

================================================================
== Vitis HLS Report for 'uppol1'
================================================================
* Date:           Wed Jul  9 03:19:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.961 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.96>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%plt1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %plt1" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:20]   --->   Operation 3 'read' 'plt1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%plt_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %plt" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:20]   --->   Operation 4 'read' 'plt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%al1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %al1" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:20]   --->   Operation 5 'read' 'al1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln597 = sext i16 %al1_read" [data/benchmarks/adpcm/adpcm.c:597]   --->   Operation 6 'sext' 'sext_ln597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %al1_read, i8 0" [data/benchmarks/adpcm/adpcm.c:597]   --->   Operation 7 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln597_1 = sext i24 %shl_ln" [data/benchmarks/adpcm/adpcm.c:597]   --->   Operation 8 'sext' 'sext_ln597_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.83ns)   --->   "%sub_ln597 = sub i25 %sext_ln597_1, i25 %sext_ln597" [data/benchmarks/adpcm/adpcm.c:597]   --->   Operation 9 'sub' 'sub_ln597' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%trunc_ln = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln597, i32 8, i32 24" [data/benchmarks/adpcm/adpcm.c:597]   --->   Operation 10 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%sext_ln599_2 = sext i17 %trunc_ln" [data/benchmarks/adpcm/adpcm.c:599]   --->   Operation 11 'sext' 'sext_ln599_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln599 = sext i32 %plt_read" [data/benchmarks/adpcm/adpcm.c:599]   --->   Operation 12 'sext' 'sext_ln599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln599_1 = sext i32 %plt1_read" [data/benchmarks/adpcm/adpcm.c:599]   --->   Operation 13 'sext' 'sext_ln599_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.17ns)   --->   "%mul_ln599 = mul i64 %sext_ln599_1, i64 %sext_ln599" [data/benchmarks/adpcm/adpcm.c:599]   --->   Operation 14 'mul' 'mul_ln599' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln599, i32 63" [data/benchmarks/adpcm/adpcm.c:599]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%select_ln599 = select i1 %tmp, i18 261952, i18 192" [data/benchmarks/adpcm/adpcm.c:599]   --->   Operation 16 'select' 'select_ln599' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.79ns) (out node of the LUT)   --->   "%apl1 = add i18 %select_ln599, i18 %sext_ln599_2" [data/benchmarks/adpcm/adpcm.c:599]   --->   Operation 17 'add' 'apl1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.90>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%apl2_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %apl2" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:20]   --->   Operation 18 'read' 'apl2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i15 %apl2_read" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:20]   --->   Operation 19 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:20]   --->   Operation 20 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.77ns)   --->   "%wd3 = sub i16 15360, i16 %sext_ln20" [data/benchmarks/adpcm/adpcm.c:606]   --->   Operation 21 'sub' 'wd3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln595 = sext i16 %wd3" [data/benchmarks/adpcm/adpcm.c:595]   --->   Operation 22 'sext' 'sext_ln595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.79ns)   --->   "%icmp_ln607 = icmp_sgt  i18 %apl1, i18 %sext_ln595" [data/benchmarks/adpcm/adpcm.c:607]   --->   Operation 23 'icmp' 'icmp_ln607' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.29ns)   --->   "%apl1_1 = select i1 %icmp_ln607, i18 %sext_ln595, i18 %apl1" [data/benchmarks/adpcm/adpcm.c:607]   --->   Operation 24 'select' 'apl1_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln595 = trunc i18 %apl1_1" [data/benchmarks/adpcm/adpcm.c:595]   --->   Operation 25 'trunc' 'trunc_ln595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.78ns)   --->   "%apl1_2 = sub i16 0, i16 %wd3" [data/benchmarks/adpcm/adpcm.c:609]   --->   Operation 26 'sub' 'apl1_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln609 = sext i16 %apl1_2" [data/benchmarks/adpcm/adpcm.c:609]   --->   Operation 27 'sext' 'sext_ln609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln609 = icmp_slt  i18 %apl1_1, i18 %sext_ln609" [data/benchmarks/adpcm/adpcm.c:609]   --->   Operation 28 'icmp' 'icmp_ln609' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.24ns)   --->   "%apl1_3 = select i1 %icmp_ln609, i16 %apl1_2, i16 %trunc_ln595" [data/benchmarks/adpcm/adpcm.c:609]   --->   Operation 29 'select' 'apl1_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln612 = ret i16 %apl1_3" [data/benchmarks/adpcm/adpcm.c:612]   --->   Operation 30 'ret' 'ret_ln612' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.961ns
The critical path consists of the following:
	wire read operation ('plt1_read', /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:20) on port 'plt1' (/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:20) [5]  (0.000 ns)
	'mul' operation 64 bit ('mul_ln599', data/benchmarks/adpcm/adpcm.c:599) [19]  (3.170 ns)
	'select' operation 18 bit ('select_ln599', data/benchmarks/adpcm/adpcm.c:599) [21]  (0.000 ns)
	'add' operation 18 bit ('apl1', data/benchmarks/adpcm/adpcm.c:599) [22]  (0.791 ns)

 <State 2>: 2.905ns
The critical path consists of the following:
	wire read operation ('apl2_read', /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:20) on port 'apl2' (/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:20) [7]  (0.000 ns)
	'sub' operation 16 bit ('wd3', data/benchmarks/adpcm/adpcm.c:606) [23]  (0.775 ns)
	'icmp' operation 1 bit ('icmp_ln607', data/benchmarks/adpcm/adpcm.c:607) [25]  (0.797 ns)
	'select' operation 18 bit ('apl1', data/benchmarks/adpcm/adpcm.c:607) [26]  (0.293 ns)
	'icmp' operation 1 bit ('icmp_ln609', data/benchmarks/adpcm/adpcm.c:609) [30]  (0.797 ns)
	'select' operation 16 bit ('apl1', data/benchmarks/adpcm/adpcm.c:609) [31]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
