// Seed: 1616899547
module module_0 (
    inout id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input integer id_5,
    input logic id_6,
    output id_7,
    input logic id_8,
    output id_9
);
  assign id_0 = 1;
endmodule
`timescale 1ps / 1ps
module module_1 (
    input id_0
);
  logic id_10;
endmodule
`define pp_10 0
`define pp_11 0
