

================================================================
== Vitis HLS Report for 'neuron_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Fri Nov  8 14:24:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        neuron
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.073 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       79|       79|  0.790 us|  0.790 us|   79|   79|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |       77|       77|        18|         15|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     83|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   6|    286|    280|    -|
|Memory           |        0|   -|     32|      7|    -|
|Multiplexer      |        -|   -|      -|    267|    -|
|Register         |        -|   -|    471|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   6|    789|    637|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   6|      1|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U5    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  140|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   6|  286|  280|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |                           Module                           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |neuron_tanh_in_U  |neuron_Pipeline_VITIS_LOOP_15_1_neuron_tanh_in_ROM_AUTO_1R  |        0|  32|   7|    0|    13|   32|     1|          416|
    +------------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                                                            |        0|  32|   7|    0|    13|   32|     1|          416|
    +------------------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_183_p2     |         +|   0|  0|  11|           3|           1|
    |and_ln17_fu_242_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_177_p2    |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln17_1_fu_230_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln17_fu_224_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln17_fu_236_p2      |        or|   0|  0|   2|           1|           1|
    |d_fu_248_p3            |    select|   0|  0|  32|           1|          30|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  83|          41|          41|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  65|         16|    1|         16|
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_xold_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_y_load       |   9|          2|   32|         64|
    |grp_fu_111_opcode             |  13|          3|    2|          6|
    |grp_fu_111_p0                 |  13|          3|   32|         96|
    |grp_fu_111_p1                 |  13|          3|   32|         96|
    |grp_fu_119_p0                 |  17|          4|   32|        128|
    |grp_fu_119_p1                 |  21|          5|   32|        160|
    |grp_fu_124_p0                 |  13|          3|   32|         96|
    |grp_fu_124_p1                 |  13|          3|   32|         96|
    |i_fu_74                       |   9|          2|    3|          6|
    |pow_fu_70                     |   9|          2|   32|         64|
    |xold_fu_62                    |   9|          2|   32|         64|
    |y_fu_58                       |   9|          2|   32|         64|
    |z_fu_66                       |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 267|         62|  394|       1092|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  15|   0|   15|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |d_reg_351                    |   1|   0|   32|         31|
    |i_fu_74                      |   3|   0|    3|          0|
    |icmp_ln15_reg_328            |   1|   0|    1|          0|
    |mul6_reg_374                 |  32|   0|   32|          0|
    |neuron_tanh_in_load_reg_357  |  32|   0|   32|          0|
    |pow_fu_70                    |  32|   0|   32|          0|
    |pow_load_reg_339             |  32|   0|   32|          0|
    |reg_133                      |  32|   0|   32|          0|
    |reg_139                      |  32|   0|   32|          0|
    |reg_145                      |  32|   0|   32|          0|
    |xold_fu_62                   |  32|   0|   32|          0|
    |xold_load_1_reg_368          |  32|   0|   32|          0|
    |y_1_reg_379                  |  32|   0|   32|          0|
    |y_fu_58                      |  32|   0|   32|          0|
    |y_load_reg_362               |  32|   0|   32|          0|
    |z_fu_66                      |  32|   0|   32|          0|
    |z_load_reg_332               |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 471|   0|  502|         31|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  neuron_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  neuron_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  neuron_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  neuron_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  neuron_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  neuron_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_64_p_din0    |  out|   32|  ap_ctrl_hs|  neuron_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_64_p_din1    |  out|   32|  ap_ctrl_hs|  neuron_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_64_p_opcode  |  out|    2|  ap_ctrl_hs|  neuron_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_64_p_dout0   |   in|   32|  ap_ctrl_hs|  neuron_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_64_p_ce      |  out|    1|  ap_ctrl_hs|  neuron_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_69_p_din0    |  out|   32|  ap_ctrl_hs|  neuron_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_69_p_din1    |  out|   32|  ap_ctrl_hs|  neuron_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_69_p_opcode  |  out|    2|  ap_ctrl_hs|  neuron_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_69_p_dout0   |   in|   32|  ap_ctrl_hs|  neuron_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_69_p_ce      |  out|    1|  ap_ctrl_hs|  neuron_Pipeline_VITIS_LOOP_15_1|  return value|
|angle               |   in|   32|     ap_none|                            angle|        scalar|
|x_2_out             |  out|   32|      ap_vld|                          x_2_out|       pointer|
|x_2_out_ap_vld      |  out|    1|      ap_vld|                          x_2_out|       pointer|
|y_out               |  out|   32|      ap_vld|                            y_out|       pointer|
|y_out_ap_vld        |  out|    1|      ap_vld|                            y_out|       pointer|
+--------------------+-----+-----+------------+---------------------------------+--------------+

