module fifo_control #(parameter  DATA_WIDTH  = 8,
                                 PTR_WIDTH   = 4,
                                 DEPTH_WIDTH = 32)
          (  
             input                      resetn,
             input                      w_clk,
             input                      r_clk,
             input  [DATA_WIDTH-1:0]    write_data,
             input                      wr_enable,
             input                      rd_enable,
             output [DATA_WIDTH-1:0]    read_data,
             output                     fifo_wr_enable,
             output                     fifo_rd_enable,
             output                     full,
             output                     empty
                                             );
     reg  [PTR_WIDTH -1:0]       write_ptr;
     reg  [PTR_WIDTH -1:0]       read_ptr;
     wire [PTR_WIDTH -1:0]       w_addr, r_addr;

     assign w_addr  = write_ptr[PTR_WIDTH -1:0];
     assign r_addr  = read_ptr [PTR_WIDTH -1:0];
     
     fifo_mem FIFO_MEMORY(
                        .resetn            (resetn),
                        .w_clk             (w_clk),
                        .r_clk             (r_clk),
                        .w_addr            (w_addr),
                        .r_addr            (r_addr),
                        .fifo_wr_enable    (fifo_wr_enable),
                        .fifo_rd_enable    (fifo_rd_enable),
                        .data_in           (data_out),
                        .data_out          (data_out)
                                                         );
     fifo_write FIFO_WRITE(
                        .resetn            (resetn),
                        .w_clk             (w_clk),
                        .fifo_wr_enable    (fifo_wr_enable),
                        .full              (full),
                        .wr_ptr            (wr_ptr),
                        .wr_enable         (wr_enable),
                        .read_ptr          (read_ptr)

                                                         );
                    
     fifo_read FIFO_READ (
                        .resetn            (resetn),
                        .w_clk             (w_clk),
                        .fifo_wr_enable    (fifo_wr_enable),
                        .empty             (empty),
                        .wr_ptr            (wr_ptr),
                        .rd_enable         (rd_enable),
                        .read_ptr          (read_ptr)
                                                         );
endmodule
    
