<!--
	- I/O mapping
-->

<io_mapping>
	<io name="gfpga_pad_io_soc_in[37:37]" net="clock" dir="input"/>
	<io name="gfpga_pad_io_soc_in[36:36]" net="reset" dir="input"/>
	<io name="gfpga_pad_io_soc_in[19:19]" net="control_0_" dir="input"/>
	<io name="gfpga_pad_io_soc_in[18:18]" net="control_1_" dir="input"/>
	<io name="gfpga_pad_io_soc_in[17:17]" net="in" dir="input"/>
	<io name="gfpga_pad_io_soc_out[39:39]" net="out_0_" dir="output"/>
	<io name="gfpga_pad_io_soc_out[40:40]" net="out_1_" dir="output"/>
	<io name="gfpga_pad_io_soc_out[41:41]" net="out_2_" dir="output"/>
	<io name="gfpga_pad_io_soc_out[42:42]" net="out_3_" dir="output"/>
	<io name="gfpga_pad_io_soc_out[43:43]" net="out_4_" dir="output"/>
	<io name="gfpga_pad_io_soc_out[44:44]" net="out_5_" dir="output"/>
	<io name="gfpga_pad_io_soc_out[45:45]" net="out_6_" dir="output"/>
	<io name="gfpga_pad_io_soc_out[46:46]" net="out_7_" dir="output"/>
</io_mapping>
