xst -intstyle ise -ifn "/home/josh/ComArch/FPGA_Study/Verilog_files/debounce_test/debounce_test.xst" -ofn "/home/josh/ComArch/FPGA_Study/Verilog_files/debounce_test/debounce_test.syr" 
xst -intstyle ise -ifn "/home/josh/ComArch/FPGA_Study/Verilog_files/debounce_test/debounce_test.xst" -ofn "/home/josh/ComArch/FPGA_Study/Verilog_files/debounce_test/debounce_test.syr" 
xst -intstyle ise -ifn "/home/josh/ComArch/FPGA_Study/Verilog_files/debounce_test/debounce_test.xst" -ofn "/home/josh/ComArch/FPGA_Study/Verilog_files/debounce_test/debounce_test.syr" 
xst -intstyle ise -ifn "/home/josh/ComArch/FPGA_Study/Verilog_files/debounce_test/debounce_test.xst" -ofn "/home/josh/ComArch/FPGA_Study/Verilog_files/debounce_test/debounce_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc debounce.ucf -p xc6slx9-tqg144-2 debounce_test.ngc debounce_test.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc debounce.ucf -p xc6slx9-tqg144-2 debounce_test.ngc debounce_test.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o debounce_test_map.ncd debounce_test.ngd debounce_test.pcf 
par -w -intstyle ise -ol high -mt off debounce_test_map.ncd debounce_test.ncd debounce_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml debounce_test.twx debounce_test.ncd -o debounce_test.twr debounce_test.pcf -ucf debounce.ucf 
bitgen -intstyle ise -f debounce_test.ut debounce_test.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc debounce.ucf -p xc6slx9-tqg144-2 debounce_test.ngc debounce_test.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc debounce.ucf -p xc6slx9-tqg144-2 debounce_test.ngc debounce_test.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc debounce.ucf -p xc6slx9-tqg144-2 debounce_test.ngc debounce_test.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc debounce.ucf -p xc6slx9-tqg144-2 debounce_test.ngc debounce_test.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o debounce_test_map.ncd debounce_test.ngd debounce_test.pcf 
par -w -intstyle ise -ol high -mt off debounce_test_map.ncd debounce_test.ncd debounce_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml debounce_test.twx debounce_test.ncd -o debounce_test.twr debounce_test.pcf -ucf debounce.ucf 
bitgen -intstyle ise -f debounce_test.ut debounce_test.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc debounce.ucf -p xc6slx9-tqg144-2 debounce_test.ngc debounce_test.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o debounce_test_map.ncd debounce_test.ngd debounce_test.pcf 
par -w -intstyle ise -ol high -mt off debounce_test_map.ncd debounce_test.ncd debounce_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml debounce_test.twx debounce_test.ncd -o debounce_test.twr debounce_test.pcf -ucf debounce.ucf 
bitgen -intstyle ise -f debounce_test.ut debounce_test.ncd 
xst -intstyle ise -ifn "/home/josh/ComArch/FPGA_Study/Verilog_files/debounce_test/debounce_test.xst" -ofn "/home/josh/ComArch/FPGA_Study/Verilog_files/debounce_test/debounce_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc debounce.ucf -p xc6slx9-tqg144-2 debounce_test.ngc debounce_test.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o debounce_test_map.ncd debounce_test.ngd debounce_test.pcf 
par -w -intstyle ise -ol high -mt off debounce_test_map.ncd debounce_test.ncd debounce_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml debounce_test.twx debounce_test.ncd -o debounce_test.twr debounce_test.pcf -ucf debounce.ucf 
bitgen -intstyle ise -f debounce_test.ut debounce_test.ncd 
xst -intstyle ise -ifn "/home/josh/ComArch/FPGA_Study/Verilog_files/debounce_test/debounce_test.xst" -ofn "/home/josh/ComArch/FPGA_Study/Verilog_files/debounce_test/debounce_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc debounce.ucf -p xc6slx9-tqg144-2 debounce_test.ngc debounce_test.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o debounce_test_map.ncd debounce_test.ngd debounce_test.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc debounce.ucf -p xc6slx9-tqg144-2 debounce_test.ngc debounce_test.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o debounce_test_map.ncd debounce_test.ngd debounce_test.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc debounce.ucf -p xc6slx9-tqg144-2 debounce_test.ngc debounce_test.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o debounce_test_map.ncd debounce_test.ngd debounce_test.pcf 
xst -intstyle ise -ifn "/home/josh/ComArch/FPGA_Study/Verilog_files/debounce_test/debounce_test.xst" -ofn "/home/josh/ComArch/FPGA_Study/Verilog_files/debounce_test/debounce_test.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc debounce.ucf -p xc6slx9-tqg144-2 debounce_test.ngc debounce_test.ngd  
map -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o debounce_test_map.ncd debounce_test.ngd debounce_test.pcf 
par -w -intstyle ise -ol high -mt off debounce_test_map.ncd debounce_test.ncd debounce_test.pcf 
trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml debounce_test.twx debounce_test.ncd -o debounce_test.twr debounce_test.pcf -ucf debounce.ucf 
bitgen -intstyle ise -f debounce_test.ut debounce_test.ncd 
