# MIPS_pipeline
verilog code to simulate MIPS pipeline with 5 stages featuring hazard detection, forwarding unit and SRAM
