$comment
	File created using the following command:
		vcd file Lab4.msim.vcd -direction
$end
$date
	Wed Apr 06 16:03:21 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Bit4MultDisplay_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " RESET $end
$var reg 1 # SX $end
$var reg 1 $ SY $end
$var reg 1 % X0 $end
$var reg 1 & X1 $end
$var reg 1 ' X2 $end
$var reg 1 ( X3 $end
$var reg 1 ) Y0 $end
$var reg 1 * Y1 $end
$var reg 1 + Y2 $end
$var reg 1 , Y3 $end
$var wire 1 - D00 $end
$var wire 1 . D01 $end
$var wire 1 / D02 $end
$var wire 1 0 D03 $end
$var wire 1 1 D04 $end
$var wire 1 2 D05 $end
$var wire 1 3 D06 $end
$var wire 1 4 D10 $end
$var wire 1 5 D11 $end
$var wire 1 6 D12 $end
$var wire 1 7 D13 $end
$var wire 1 8 D14 $end
$var wire 1 9 D15 $end
$var wire 1 : D16 $end
$var wire 1 ; D20 $end
$var wire 1 < D21 $end
$var wire 1 = D22 $end
$var wire 1 > D23 $end
$var wire 1 ? D24 $end
$var wire 1 @ D25 $end
$var wire 1 A D26 $end
$var wire 1 B S0 $end
$var wire 1 C S1 $end
$var wire 1 D S2 $end
$var wire 1 E S3 $end
$var wire 1 F S4 $end
$var wire 1 G S5 $end
$var wire 1 H S6 $end

$scope module i1 $end
$var wire 1 I gnd $end
$var wire 1 J vcc $end
$var wire 1 K unknown $end
$var tri1 1 L devclrn $end
$var tri1 1 M devpor $end
$var tri1 1 N devoe $end
$var wire 1 O ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 P CLK~input_o $end
$var wire 1 Q CLK~inputCLKENA0_outclk $end
$var wire 1 R RESET~input_o $end
$var wire 1 S inst2|inst1~q $end
$var wire 1 T inst2|inst11~combout $end
$var wire 1 U inst2|inst2~q $end
$var wire 1 V inst2|inst13~0_combout $end
$var wire 1 W inst2|inst1~DUPLICATE_q $end
$var wire 1 X inst2|inst12~combout $end
$var wire 1 Y inst2|inst~q $end
$var wire 1 Z inst|inst1|inst14~combout $end
$var wire 1 [ X2~input_o $end
$var wire 1 \ inst|inst1|inst15~combout $end
$var wire 1 ] inst|inst1|inst17~combout $end
$var wire 1 ^ Y1~input_o $end
$var wire 1 _ Y3~input_o $end
$var wire 1 ` Y0~input_o $end
$var wire 1 a Y2~input_o $end
$var wire 1 b inst|inst6|6~0_combout $end
$var wire 1 c X3~input_o $end
$var wire 1 d inst|inst1|inst13~combout $end
$var wire 1 e X0~input_o $end
$var wire 1 f X1~input_o $end
$var wire 1 g inst|inst|inst21~0_combout $end
$var wire 1 h inst|inst1|inst2~q $end
$var wire 1 i inst|inst|inst26~0_combout $end
$var wire 1 j inst|inst|inst46~0_combout $end
$var wire 1 k inst|inst1|inst16~q $end
$var wire 1 l inst|inst|inst38~0_combout $end
$var wire 1 m inst|inst1|inst19~q $end
$var wire 1 n inst|inst|inst24~0_combout $end
$var wire 1 o inst|inst|inst32~0_combout $end
$var wire 1 p inst|inst1|inst3~q $end
$var wire 1 q inst|inst1|inst12~combout $end
$var wire 1 r inst|inst|inst8~0_combout $end
$var wire 1 s inst|inst1|inst4~q $end
$var wire 1 t inst|inst1|inst31~combout $end
$var wire 1 u inst|inst1|inst1~q $end
$var wire 1 v inst8|inst1|inst8~0_combout $end
$var wire 1 w inst8|inst1|inst7~0_combout $end
$var wire 1 x inst8|inst11|inst3~combout $end
$var wire 1 y inst8|inst11|inst8~combout $end
$var wire 1 z inst8|inst11|inst7~0_combout $end
$var wire 1 { inst|inst1|inst11~combout $end
$var wire 1 | inst|inst1|inst27~feeder_combout $end
$var wire 1 } inst|inst1|inst27~q $end
$var wire 1 ~ inst8|inst|inst4~0_combout $end
$var wire 1 !! inst6|D6A1~0_combout $end
$var wire 1 "! inst6|D0O1~0_combout $end
$var wire 1 #! inst8|inst13|inst8~combout $end
$var wire 1 $! inst8|inst13|inst3~combout $end
$var wire 1 %! inst8|inst13|inst7~combout $end
$var wire 1 &! inst6|D1O1~0_combout $end
$var wire 1 '! inst6|D2A1~0_combout $end
$var wire 1 (! inst6|D3O1~combout $end
$var wire 1 )! inst6|D4O1~combout $end
$var wire 1 *! inst6|D5O1~0_combout $end
$var wire 1 +! inst6|D6O1~combout $end
$var wire 1 ,! inst8|inst12|inst8~combout $end
$var wire 1 -! inst8|inst12|inst3~combout $end
$var wire 1 .! inst|inst1|inst23~combout $end
$var wire 1 /! inst|inst1|inst~feeder_combout $end
$var wire 1 0! inst|inst1|inst~q $end
$var wire 1 1! inst8|inst12|inst7~0_combout $end
$var wire 1 2! inst7|D0O1~combout $end
$var wire 1 3! inst7|D2A1~0_combout $end
$var wire 1 4! inst7|D3O1~0_combout $end
$var wire 1 5! inst7|D4O1~combout $end
$var wire 1 6! inst7|D5O1~0_combout $end
$var wire 1 7! inst7|D6O1~combout $end
$var wire 1 8! inst7|D1O1~0_combout $end
$var wire 1 9! inst9|D2A1~0_combout $end
$var wire 1 :! inst9|D2A1~1_combout $end
$var wire 1 ;! inst9|D5O1~combout $end
$var wire 1 <! SY~input_o $end
$var wire 1 =! SX~input_o $end
$var wire 1 >! inst11~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
1$
1%
1&
1'
1(
1)
1*
1+
1,
0-
0.
0/
00
01
02
13
04
05
06
07
08
09
1:
0;
0<
0=
0>
0?
0@
1A
1B
1C
1D
1E
1F
1G
0H
0I
1J
xK
1L
1M
1N
0O
0P
0Q
1R
0S
1T
0U
0V
0W
0X
0Y
0Z
1[
0\
0]
1^
1_
1`
1a
1b
1c
0d
1e
1f
1g
0h
0i
0j
0k
1l
0m
0n
1o
0p
0q
1r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
1~
1!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
17!
08!
09!
0:!
0;!
1<!
0=!
1>!
$end
#100000
1!
1P
1Q
1.!
1{
1t
1q
1d
1]
1\
1Z
1s
1h
1m
1p
1U
1z
1v
1i
0l
1j
1n
1V
0T
1;!
19!
0r
1;
1>
1?
1@
0+!
1*!
1'!
16
19
0:
#200000
0!
0P
0Q
0.!
0{
0t
0q
0d
0]
0\
0Z
#300000
1!
1P
1Q
1.!
1{
1t
1q
1d
1]
1\
1Z
1u
0s
1k
0m
1W
0U
1S
11!
0!!
0z
1y
0v
0o
1l
0~
1T
07!
15!
14!
12!
1|
1-
10
11
03
1~
0*!
0'!
17!
05!
04!
02!
0-
00
01
13
06
09
#400000
0!
0P
0Q
0.!
0{
0t
0q
0d
0]
0\
0Z
#500000
1!
1P
1Q
1.!
1{
1t
1q
1d
1]
1\
1Z
1}
0u
1m
0p
1U
01!
1,!
1%!
1!!
1z
1o
0g
0~
1X
0V
0T
1:!
09!
07!
0|
1/!
0A
03
0;
0>
0?
1=
1+!
1(!
1"!
1*!
1)!
17!
13
18
19
14
17
1:
#600000
0!
0P
0Q
0.!
0{
0t
0q
0d
0]
0\
0Z
#700000
1!
1P
1Q
1.!
1{
1t
1q
1d
1]
1\
1Z
10!
0}
0h
1p
1Y
0W
0U
0S
11!
0%!
1#!
0z
0y
1x
1v
0n
1~
0.!
0{
0t
0q
0d
0]
0\
0Z
1r
07!
15!
0/!
0*!
0)!
08
09
11
03
0+!
0(!
0"!
1*!
1'!
18!
1.
16
19
04
07
0:
#800000
0!
0P
0Q
#900000
1!
1P
1Q
#1000000
