verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/b28c/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ip/design_1_axil_mat_prod1_0_0/drivers/axil_mat_prod1_v1_0/src" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/132f/hdl/verilog/axil_mat_prod1_BUS1_s_axi.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/132f/hdl/verilog/axil_mat_prod1_flow_control_loop_pipe.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/132f/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10ns_10_4_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/132f/hdl/verilog/axil_mat_prod1_mac_muladd_10s_10s_10s_10_4_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/132f/hdl/verilog/axil_mat_prod1_mul_32s_32s_32_2_1.v" \
"../../../../project_1.gen/sources_1/bd/design_1/ipshared/132f/hdl/verilog/axil_mat_prod1.v" \
"../../../bd/design_1/ip/design_1_axil_mat_prod1_0_0/sim/design_1_axil_mat_prod1_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
