
---------- Begin Simulation Statistics ----------
host_inst_rate                                 361659                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406228                       # Number of bytes of host memory used
host_seconds                                    55.30                       # Real time elapsed on the host
host_tick_rate                              324322803                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017935                       # Number of seconds simulated
sim_ticks                                 17935380500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4257037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 29199.422691                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 24113.488975                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4233133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      697983000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                23904                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             10026                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    334647000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13878                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 65435.383874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 73663.622416                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3386542857                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51754                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25487                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1934922370                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26267                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 19822.990987                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 44212.237918                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.283497                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4105                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8587                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     81373378                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    379650487                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7108647                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 53986.701433                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 56534.297422                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7032989                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      4084525857                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010643                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 75658                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              35513                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2269569370                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965803                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.982624                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7108647                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 53986.701433                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 56534.297422                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7032989                       # number of overall hits
system.cpu.dcache.overall_miss_latency     4084525857                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010643                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                75658                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             35513                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2269569370                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28098                       # number of replacements
system.cpu.dcache.sampled_refs                  29122                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.982624                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7055780                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505710012000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25299                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11174493                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14265.738039                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11384.689403                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11099436                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1070743500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006717                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75057                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2308                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    828202000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006510                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        61750                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 152.571664                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       123500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11174493                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14265.738039                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11384.689403                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11099436                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1070743500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006717                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75057                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2308                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    828202000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006510                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809604                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.517008                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11174493                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14265.738039                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11384.689403                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11099436                       # number of overall hits
system.cpu.icache.overall_miss_latency     1070743500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006717                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75057                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2308                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    828202000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006510                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.517008                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11099436                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 74152.529825                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       929872724                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 12540                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     132772.242134                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 123882.579746                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         6377                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1177291471                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.581671                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       8867                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     691                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1012863972                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.536342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  8176                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       81375.678119                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  67521.716914                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          84415                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              180003000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.025535                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         2212                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       253                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         132140000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.022591                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    1957                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11023                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56996.244035                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41082.745986                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           628269598                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11023                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      452855109                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11023                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25299                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25299                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.307359                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101871                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        122510.557902                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   112997.530050                       # average overall mshr miss latency
system.l2.demand_hits                           90792                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1357294471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.108755                       # miss rate for demand accesses
system.l2.demand_misses                         11079                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        944                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1145003972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.099469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    10133                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.049615                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.244597                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    812.886949                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4007.474710                       # Average occupied blocks per context
system.l2.overall_accesses                     101871                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       122510.557902                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  91513.107926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          90792                       # number of overall hits
system.l2.overall_miss_latency             1357294471                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.108755                       # miss rate for overall accesses
system.l2.overall_misses                        11079                       # number of overall misses
system.l2.overall_mshr_hits                       944                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2074876696                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.222566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22673                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.394179                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          4943                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         5365                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        22913                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            14145                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         3403                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           8916                       # number of replacements
system.l2.sampled_refs                          16824                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4820.361659                       # Cycle average of tags in use
system.l2.total_refs                            89291                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8438                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29468585                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         256786                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       414457                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40185                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       477501                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         492939                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5818                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       370979                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6016111                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.689718                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.407683                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3065195     50.95%     50.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       904477     15.03%     65.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       416005      6.91%     72.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       402920      6.70%     79.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       403669      6.71%     86.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192520      3.20%     89.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       147245      2.45%     91.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       113101      1.88%     93.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       370979      6.17%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6016111                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40156                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1064272                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.640217                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.640217                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       988059                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         9587                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12687576                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3205950                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1809937                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       202909                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12164                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3944802                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3943328                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1474                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2391330                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2391061                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              269                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1553472                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1552267                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1205                       # DTB write misses
system.switch_cpus_1.fetch.Branches            492939                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1174396                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3021360                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        43327                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12857070                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        132942                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076996                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1174396                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       262604                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.008235                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6219020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.067379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.355283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4372076     70.30%     70.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          34005      0.55%     70.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          76673      1.23%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          51964      0.84%     72.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         165137      2.66%     75.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          52340      0.84%     76.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          51568      0.83%     77.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39885      0.64%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1375372     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6219020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                183155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         378460                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179010                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.669031                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4162247                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1601592                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7543868                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10450954                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.752937                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5680055                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.632407                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10455930                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42375                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         66937                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2632271                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       329124                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1756084                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11232117                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2560655                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       120675                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10685427                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1561                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          214                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       202909                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4654                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       222952                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36786                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3075                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       319218                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       286188                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3075                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3495                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.561970                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.561970                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3999938     37.02%     37.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389134      3.60%     40.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331245     12.32%     52.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18144      0.17%     53.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851200      7.88%     60.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     61.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2590511     23.97%     85.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1619767     14.99%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10806103                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       371965                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.034422                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51537     13.86%     13.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52741     14.18%     28.03% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16473      4.43%     32.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     32.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     32.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96806     26.03%     58.49% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     58.49% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     58.49% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       109479     29.43%     87.92% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        44929     12.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6219020                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.737589                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.014254                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2627601     42.25%     42.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       989807     15.92%     58.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       654677     10.53%     68.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       593082      9.54%     78.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       614470      9.88%     88.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       349354      5.62%     93.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       246406      3.96%     97.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104374      1.68%     99.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        39249      0.63%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6219020                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.687880                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11053107                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10806103                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1052910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        35611                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       711246                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1174418                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1174396                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       607383                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       443475                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2632271                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1756084                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6402175                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       495206                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58195                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3314502                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       431434                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          709                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18714261                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12353152                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9481346                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1709664                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       202909                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       496738                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1468809                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       952084                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28895                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
