0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.srcs/sim_2/imports/test specifici/test0.vhd,1557517290,vhdl,,,,project_tb0,,,,,,,,
C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.srcs/sim_2/imports/test specifici/test1.vhd,1557514576,vhdl,,,,project_tb1,,,,,,,,
C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.srcs/sim_2/imports/test specifici/test2.vhd,1557515545,vhdl,,,,project_tb2,,,,,,,,
C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.srcs/sim_2/imports/test specifici/test3.vhd,1557515061,vhdl,,,,project_tb3,,,,,,,,
C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.srcs/sim_2/imports/test specifici/test4.vhd,1557515331,vhdl,,,,project_tb4,,,,,,,,
C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.srcs/sim_2/imports/test specifici/test5.vhd,1557515331,vhdl,,,,project_tb5,,,,,,,,
C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/reti_logiche.vhd,1557513499,vhdl,,,,project_reti_logiche,,,,,,,,
