<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1727663933" />
    <testcase name="run_test" classname="test_fpga_core" file="/home/chris/per/verilog-ethernet/example/ADM_PCIE_9V3/fpga_25g/tb/fpga_core/test_fpga_core.py" lineno="96" time="3.748769998550415" sim_time_ns="1756.161" ratio_time="468.46325612909766" />
  </testsuite>
</testsuites>
