
---------- Begin Simulation Statistics ----------
final_tick                               92825137098000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  26488                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827564                       # Number of bytes of host memory used
host_op_rate                                    42922                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   377.53                       # Real time elapsed on the host
host_tick_rate                              116656139                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044042                       # Number of seconds simulated
sim_ticks                                 44041671750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       966163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1936604                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2006918                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       180087                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4337271                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1604141                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2006918                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       402777                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4345667                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             228                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        28495                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13019157                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9498783                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       180095                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        725193                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     14964140                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     86005027                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.188414                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.927458                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     80353196     93.43%     93.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2169826      2.52%     95.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1232468      1.43%     97.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       784273      0.91%     98.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       491769      0.57%     98.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        97070      0.11%     98.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        95625      0.11%     99.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        55607      0.06%     99.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       725193      0.84%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     86005027                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       8.808332                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 8.808332                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      81897439                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       32798424                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1609896                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2737562                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         180273                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1656960                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4772641                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44513                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1594023                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1598                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4345667                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2954562                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              84829782                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         20686                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               23808549                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1420                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          360546                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.049336                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3070657                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1604369                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.270296                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     88082139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.433287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.677446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         81871277     92.95%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           130337      0.15%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           585448      0.66%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           324345      0.37%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           462122      0.52%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           394313      0.45%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1141706      1.30%     96.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           160421      0.18%     96.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3012170      3.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     88082139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       193555                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2364839                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.279936                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6872777                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1594023                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        56615356                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6747793                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5336                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2270827                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     31151148                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5278754                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       223114                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24657723                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         470058                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1519778                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         180273                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2617840                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       250773                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        43741                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          252                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3180737                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1209014                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          252                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        97389                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        96166                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28219608                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23861720                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.631479                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17820083                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.270899                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23876137                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         33642531                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19900961                       # number of integer regfile writes
system.switch_cpus.ipc                       0.113529                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.113529                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        16368      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      17872325     71.83%     71.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2594      0.01%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5329782     21.42%     93.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1659769      6.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24880838                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              274431                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011030                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           70237     25.59%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          70575     25.72%     51.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        133619     48.69%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       25138901                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    138144464                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23861720                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     46097901                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           31151148                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24880838                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     14946513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        26219                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     25659167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     88082139                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.282473                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.927356                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     76893012     87.30%     87.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5141309      5.84%     93.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2460022      2.79%     95.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1617994      1.84%     97.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       878344      1.00%     98.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       475745      0.54%     99.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       333145      0.38%     99.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       186012      0.21%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        96556      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     88082139                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.282469                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2954797                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   237                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       415452                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       586511                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6747793                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2270827                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12774020                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 88083322                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        72994065                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        5536968                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2097326                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1446833                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        204608                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      84836386                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       31913600                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     40297638                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3543850                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        2467086                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         180273                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       9266616                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         19675276                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     48264800                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          10416195                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            116448524                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            64418226                       # The number of ROB writes
system.switch_cpus.timesIdled                      23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2091202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       522148                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4183447                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         522148                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92825137098000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             891216                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       137711                       # Transaction distribution
system.membus.trans_dist::CleanEvict           828452                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79225                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79225                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        891216                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2907045                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2907045                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2907045                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     70921728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     70921728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                70921728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            970441                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  970441    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              970441                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2738575500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5103611750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  44041671750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92825137098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92825137098000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92825137098000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2012507                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       280756                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2839997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79737                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79737                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            18                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2012490                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6275655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6275691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    143057344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              143058496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1029551                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8813504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3121796                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.167259                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.373207                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2599648     83.27%     83.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 522148     16.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3121796                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2234766500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3138334500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             25500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92825137098000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1121804                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1121804                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1121804                       # number of overall hits
system.l2.overall_hits::total                 1121804                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       970420                       # number of demand (read+write) misses
system.l2.demand_misses::total                 970441                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       970420                       # number of overall misses
system.l2.overall_misses::total                970441                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  78155913500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      78157428500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1515000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  78155913500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     78157428500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2092224                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2092245                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2092224                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2092245                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.463822                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.463828                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.463822                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.463828                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80538.234476                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80538.052803                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80538.234476                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80538.052803                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              137711                       # number of writebacks
system.l2.writebacks::total                    137711                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       970420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            970437                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       970420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           970437                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  68451713500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  68453058500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  68451713500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  68453058500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.463822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.463826                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.463822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.463826                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70538.234476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70538.384769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70538.234476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70538.384769                       # average overall mshr miss latency
system.l2.replacements                        1029551                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       143045                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           143045                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       143045                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       143045                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       458761                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        458761                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   512                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79225                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79225                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6669314000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6669314000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79737                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79737                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.993579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84181.937520                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84181.937520                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79225                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79225                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5877064000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5877064000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.993579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74181.937520                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74181.937520                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1515000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89117.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79117.647059                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1121292                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1121292                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       891195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          891198                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  71486599500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  71486599500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2012487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2012490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.442833                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.442834                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80214.318415                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80214.048393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       891195                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       891195                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  62574649500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  62574649500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.442833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.442832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70214.318415                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70214.318415                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92825137098000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4088.314079                       # Cycle average of tags in use
system.l2.tags.total_refs                     2782836                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1029551                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.702961                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      65.304551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.002406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.087154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.055539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4022.864430                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.982145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998124                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          852                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          797                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1869                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17767435                       # Number of tag accesses
system.l2.tags.data_accesses                 17767435                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92825137098000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     62106880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           62108224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8813504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8813504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       970420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              970441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       137711                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             137711                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        24704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1410184435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1410214952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        24704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            26157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      200117381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            200117381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      200117381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        24704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1410184435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1610332333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    137695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    970161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000177497750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8481                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8481                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2038985                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             129407                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      970437                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     137711                       # Number of write requests accepted
system.mem_ctrls.readBursts                    970437                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   137711                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    259                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             71890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             74829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             59946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             51218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             47968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             48395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             50836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             51271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             67074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             66943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            66773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            61510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            54173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            47871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            84376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8784                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10242258000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4850890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             28433095500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10557.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29307.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   821408                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116248                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                970437                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               137711                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  528146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  338661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   90967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   12402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       170185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    416.613920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   244.136495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   381.373887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        49630     29.16%     29.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        35534     20.88%     50.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14291      8.40%     58.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9797      5.76%     64.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8043      4.73%     68.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6810      4.00%     72.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5919      3.48%     76.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5041      2.96%     79.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        35120     20.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       170185                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     114.367645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     77.126397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    122.131318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7545     88.96%     88.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          864     10.19%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           71      0.84%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8481                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.232166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.217390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.724721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7584     89.42%     89.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              136      1.60%     91.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              519      6.12%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              189      2.23%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               40      0.47%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.12%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8481                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62091392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8810560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                62107968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8813504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1409.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       200.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1410.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    200.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   44041544500                       # Total gap between requests
system.mem_ctrls.avgGap                      39743.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     62090304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8810560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 24703.876051208252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1409808064.336250066757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 200050535.093504935503                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       970420                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       137711                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       644250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  28432451250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1076366116500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37897.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29299.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7816123.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            559183380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            297205425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3668710500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          362643840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3476403840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19519941270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        474096480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        28358184735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        643.894376                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1028582750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1470560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41542518250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            655951800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            348646650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3258360420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          355967460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3476403840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18924005700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        975972000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27995307870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        635.654978                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2317569250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1470560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40253531750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    44041661000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92825137098000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2954535                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2954547                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2954535                       # number of overall hits
system.cpu.icache.overall_hits::total         2954547                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2064500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2064500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2064500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2954562                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2954575                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2954562                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2954575                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73732.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1541000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90647.058824                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2954535                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2954547                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2064500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2954562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2954575                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76462.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73732.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92825137098000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008535                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000474                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008060                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5909168                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5909168                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92825137098000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92825137098000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92825137098000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92825137098000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92825137098000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92825137098000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92825137098000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3324680                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3324681                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3324680                       # number of overall hits
system.cpu.dcache.overall_hits::total         3324681                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2445966                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2445969                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2445966                       # number of overall misses
system.cpu.dcache.overall_misses::total       2445969                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 112164067789                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 112164067789                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 112164067789                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 112164067789                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5770646                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5770650                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5770646                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5770650                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.423863                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.423864                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.423863                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.423864                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 45856.756712                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45856.700469                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 45856.756712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45856.700469                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9949698                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            386656                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.732687                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       143045                       # number of writebacks
system.cpu.dcache.writebacks::total            143045                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       353742                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       353742                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       353742                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       353742                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2092224                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2092224                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2092224                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2092224                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  93727391289                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  93727391289                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  93727391289                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  93727391289                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.362563                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.362563                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.362563                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.362563                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 44797.971579                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44797.971579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 44797.971579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44797.971579                       # average overall mshr miss latency
system.cpu.dcache.replacements                2091202                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2342608                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2342609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2366225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2366228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 105281203000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 105281203000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4708833                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4708837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.502508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.502508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 44493.318683                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44493.262272                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       353738                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       353738                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2012487                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2012487                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  86924429000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  86924429000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.427386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.427385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 43192.541865                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43192.541865                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79741                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79741                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6882864789                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6882864789                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 86315.255502                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86315.255502                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79737                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79737                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6802962289                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6802962289                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 85317.509926                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85317.509926                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92825137098000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.485588                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5415727                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2091202                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.589768                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.485586                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          361                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          663                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13633526                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13633526                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               92980109885000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  37641                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827700                       # Number of bytes of host memory used
host_op_rate                                    60590                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1062.67                       # Real time elapsed on the host
host_tick_rate                              145832985                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      64387774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.154973                       # Number of seconds simulated
sim_ticks                                154972787000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3815982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7632146                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5156621                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       414997                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     11047542                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4078247                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5156621                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1078374                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        11067070                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             590                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        61924                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          36332522                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26863645                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       415029                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1876290                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     35485535                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183206                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    305085036                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.157934                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.830556                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    287279540     94.16%     94.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      7348130      2.41%     96.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3832548      1.26%     97.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2451789      0.80%     98.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1453317      0.48%     99.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       262424      0.09%     99.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       388081      0.13%     99.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       192917      0.06%     99.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1876290      0.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    305085036                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410174                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410174     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550969      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183206                       # Class of committed instruction
system.switch_cpus.commit.refs               13961143                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      10.331519                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                10.331519                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     293571785                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       87510245                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4260533                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6739418                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         415595                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4957816                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13179931                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                120216                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4918098                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4346                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            11067070                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8116759                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             301129659                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         48992                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               63238824                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3904                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          831190                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.035706                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8395960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4078837                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.204032                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    309945147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.322473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.452513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        293430715     94.67%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           321509      0.10%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1764363      0.57%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           780593      0.25%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1386666      0.45%     96.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1198659      0.39%     96.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2922878      0.94%     97.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           438277      0.14%     97.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7701487      2.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    309945147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       439425                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6632540                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.219511                       # Inst execution rate
system.switch_cpus.iew.exec_refs             19162620                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4918098                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       215385593                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17689605                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        12296                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6919405                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     83641427                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      14244522                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       484027                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68036524                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1309441                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3608396                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         415595                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6997668                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       558045                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       154864                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          782                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7279429                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3368418                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          782                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       223560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       215865                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          77996137                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66318922                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.614423                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          47922626                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.213970                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66353868                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         95473643                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        54765957                       # number of integer regfile writes
system.switch_cpus.ipc                       0.096791                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.096791                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        37418      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      49061919     71.60%     71.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         6042      0.01%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14311418     20.89%     92.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5103754      7.45%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68520551                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              744953                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010872                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          177042     23.77%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     23.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         171773     23.06%     46.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        396138     53.18%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       69228086                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    447778731                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66318922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    119100343                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           83641427                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68520551                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     35458147                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        47529                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     60965203                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    309945147                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.221073                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.806277                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    277147286     89.42%     89.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     16564888      5.34%     94.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6867781      2.22%     96.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4404827      1.42%     98.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2223565      0.72%     99.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1209449      0.39%     99.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       857564      0.28%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       439565      0.14%     99.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       230222      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    309945147                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.221073                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8117378                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   620                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1443747                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2193851                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17689605                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6919405                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        35054987                       # number of misc regfile reads
system.switch_cpus.numCycles                309945574                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       264964654                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       18023603                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5609405                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1971810                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        380985                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     227618835                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       85423962                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    107095838                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9233907                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10711252                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         415595                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      29721586                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         46177756                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    131294587                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          31744754                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            386877487                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           172205339                       # The number of ROB writes
system.switch_cpus.timesIdled                      16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5704918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2288017                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11409840                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2288017                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 154972787000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3597482                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       400672                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3415310                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218681                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218681                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3597483                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11448309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     11448309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11448309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    269877440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    269877440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               269877440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3816164                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3816164    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3816164                       # Request fanout histogram
system.membus.reqLayer2.occupancy         10189536500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        20010426000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 154972787000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 154972787000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 154972787000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 154972787000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5484858                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       815103                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8952882                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220062                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220061                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5484859                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17114757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17114759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    391638336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              391638400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4063067                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25643008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9767989                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.234236                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.423521                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7479972     76.58%     76.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2288017     23.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9767989                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6119351000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8557377000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 154972787000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1888757                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1888757                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1888757                       # number of overall hits
system.l2.overall_hits::total                 1888757                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3816164                       # number of demand (read+write) misses
system.l2.demand_misses::total                3816165                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3816164                       # number of overall misses
system.l2.overall_misses::total               3816165                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst        83500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 309754055500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     309754139000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst        83500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 309754055500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    309754139000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5704921                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5704922                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5704921                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5704922                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.668925                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.668925                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.668925                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.668925                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81168.958016                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81168.958627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81168.958016                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81168.958627                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              400672                       # number of writebacks
system.l2.writebacks::total                    400672                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      3816164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3816165                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3816164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3816165                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst        73500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 271592435500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 271592509000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst        73500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 271592435500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 271592509000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.668925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.668925                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.668925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.668925                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71168.963257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71168.963868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71168.963257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71168.963868                       # average overall mshr miss latency
system.l2.replacements                        4063067                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       414431                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           414431                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       414431                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       414431                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2040932                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2040932                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1381                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1381                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       218681                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218681                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18654213500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18654213500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       220062                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220062                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.993724                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993724                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85303.311673                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85303.311673                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       218681                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218681                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16467403500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16467403500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.993724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75303.311673                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75303.311673                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst        83500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        83500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        83500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        83500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst        73500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        73500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        73500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        73500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1887376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1887376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3597483                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3597483                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 291099842000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 291099842000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5484859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5484859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.655893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.655893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80917.642140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80917.642140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3597483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3597483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 255125032000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 255125032000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.655893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.655893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70917.647700                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70917.647700                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 154972787000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    10310756                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4067163                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.535122                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      74.190191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4021.809792                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.981887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          288                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1089                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          691                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1329                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  49702427                       # Number of tag accesses
system.l2.tags.data_accesses                 49702427                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 154972787000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    244234432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          244234496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25643008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25643008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3816163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3816164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       400672                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             400672                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst          413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1575982705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1575983118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst          413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      165467812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            165467812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      165467812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst          413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1575982705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1741450930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    400540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3815021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000333036500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24799                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24799                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7850963                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             376251                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3816164                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     400672                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3816164                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   400672                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1142                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   132                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            253185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            255018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            246355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            244075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            231152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            230020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            235094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            233450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            247546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            257669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           248162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           232416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           225654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           200116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           220549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           254561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25232                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  42207715750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19075110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            113739378250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11063.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29813.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3247335                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  330761                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3816164                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               400672                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1850985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1409603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  472102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   82332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       637468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    423.228397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   242.521472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.147786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       187232     29.37%     29.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       141501     22.20%     51.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        47382      7.43%     59.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30699      4.82%     63.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24962      3.92%     67.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20833      3.27%     71.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18097      2.84%     73.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15620      2.45%     76.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       151142     23.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       637468                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     153.846203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     86.156426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    193.870955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          12330     49.72%     49.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         4693     18.92%     68.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1664      6.71%     75.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1186      4.78%     80.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         1053      4.25%     84.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          956      3.85%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          664      2.68%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          482      1.94%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          444      1.79%     94.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          334      1.35%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          271      1.09%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          202      0.81%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          169      0.68%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          110      0.44%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          109      0.44%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           38      0.15%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           34      0.14%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           20      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           17      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            6      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           10      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            6      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24799                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.151700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.141836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.592153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23031     92.87%     92.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              381      1.54%     94.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              911      3.67%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              364      1.47%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               94      0.38%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24799                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              244161408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   73088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25634944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               244234496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25643008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1575.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       165.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1575.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    165.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  154972831000                       # Total gap between requests
system.mem_ctrls.avgGap                      36750.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    244161344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25634944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 412.975731023021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1575511086.343178510666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 165415777.158347159624                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3816163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       400672                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 113739345750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3805342046250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29804.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9497399.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2090185020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1110959685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13470845220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1050906060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12233179920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      63276022620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6224478240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        99456576765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        641.768008                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  15314875750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5174780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 134483131250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2461365060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1308231375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13768411860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1039944060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12233179920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      64095084120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5534742240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       100440958635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        648.119974                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13431985500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5174780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 136366021500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   199014448000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92980109885000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     11071293                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11071305                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     11071293                       # number of overall hits
system.cpu.icache.overall_hits::total        11071305                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2150500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2150500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2150500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2150500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     11071321                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11071334                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     11071321                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11071334                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76803.571429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74155.172414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76803.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74155.172414                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1626000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1626000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90333.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     11071293                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11071305                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2150500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2150500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     11071321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11071334                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76803.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74155.172414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1626000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1626000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92980109885000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.038567                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11071324                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          582701.263158                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002140                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.036427                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22142687                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22142687                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92980109885000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92980109885000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92980109885000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92980109885000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92980109885000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92980109885000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92980109885000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13318018                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13318019                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13318018                       # number of overall hits
system.cpu.dcache.overall_hits::total        13318019                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8996532                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8996535                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8996532                       # number of overall misses
system.cpu.dcache.overall_misses::total       8996535                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 502002790074                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 502002790074                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 502002790074                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 502002790074                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22314550                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22314554                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22314550                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22314554                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.403169                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.403169                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.403169                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.403169                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 55799.589228                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55799.570621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 55799.589228                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55799.570621                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     42567355                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1384309                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.749894                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       557476                       # number of writebacks
system.cpu.dcache.writebacks::total            557476                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1199387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1199387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1199387                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1199387                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7797145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7797145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7797145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7797145                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 433244078575                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 433244078575                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 433244078575                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 433244078575                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.349420                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.349420                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.349420                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.349420                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55564.450651                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55564.450651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 55564.450651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55564.450651                       # average overall mshr miss latency
system.cpu.dcache.replacements                7796120                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9005056                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9005057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8696721                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8696724                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 475884408500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 475884408500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17701777                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17701781                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.491291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.491291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 54719.981071                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54719.962195                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1199371                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1199371                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7497350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7497350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 407425991000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 407425991000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.423537                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.423536                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 54342.666542                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54342.666542                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4312962                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4312962                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299811                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299811                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  26118381574                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26118381574                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064996                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064996                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87116.155091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87116.155091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299795                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299795                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  25818087575                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25818087575                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064992                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86119.139996                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86119.139996                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92980109885000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             2.191511                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21115163                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7797144                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.708064                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     2.191509                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.002140                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.002140                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          388                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          634                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52426252                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52426252                       # Number of data accesses

---------- End Simulation Statistics   ----------
