<root><simulation><result_generated_time />2023-05-16 14:47:00<layer><layer_spec />{'B': 1, 'K': 32, 'C': 3, 'OY': 112, 'OX': 112, 'IY': 225, 'IX': 225, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 864, 'I': 151875, 'O': 401408}<total_data_reuse />{'W': 12544, 'I': 71.36142222222222, 'O': 27}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />12/38</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [224, 1, 1], 'O': [896, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 2), ('OY', 16)]], [[('K', 4)], []], [], []]<I />[[[('K', 4)], []], [[('OY', 7)], [('OX', 2), ('OY', 16)]], [], []]<O />[[], [[('OY', 7), ('K', 4)], [('OX', 2), ('OY', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 4), ('OX', 2)], [('FX', 3), ('FY', 3), ('C', 3), ('OX', 28)], []]<I />[[('K', 2), ('K', 4), ('OX', 2), ('FX', 3), ('FY', 3), ('C', 3)], [('OX', 28)], []]<O />[[('K', 2), ('K', 4), ('OX', 2), ('FX', 3), ('FY', 3), ('C', 3)], [('OX', 28)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [224.0, 2, 28, 1], 'I': [4.0, 17.84, 1.0, 1.0], 'O': [1.0, 27, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [64, 6912, 6912], 'I': [360, 1215000, 1215000], 'O': [128, 3211264, 3211264], 'O_partial': [128, 0, 0], 'O_final': [0, 3211264, 3211264]}<actual_mem_utilization_individual />{'W': [0.12, 0.0, 0.0], 'I': [0.7, 0.04, 0.0], 'O': [0.25, 0.1, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.13, 0.0], 'I': [0.7, 0.13, 0.0], 'O': [0.25, 0.13, 0.0]}<effective_mem_size_bit />{'W': [64, 6912, 6912], 'I': [120, 1215000, 1215000], 'O': [128, 114688, 3211264], 'O_partial': [128, 0, 0], 'O_final': [0, 114688, 3211264]}<total_unit_count />{'W': [896, 4, 1, 1], 'I': [896, 224, 1, 1], 'O': [896, 896, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [224, 224, 1, 1], 'O': [896, 896, 1, 1]}<duplicate_unit_count />{'W': [224.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[48384, 24192], [24192, 864], [864, 0]]<I />[[338688, 151875], [151875, 151875], [151875, 0]]<O />[[(10436608, 10838016), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(10436608, 10838016), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[6048, 3024], [378, 14], [3, 0]]<I />[[42336, 18984], [2373, 2373], [593, 0]]<O />[[(1304576, 1354752), (50176, 0)], [(0, 6272), (6272, 0)], [(0, 1568), (0, 0)]]<O_partial />[([1304576, 1354752], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [50176, 0]), ([0, 6272], [6272, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />1548288</mac_count></basic_info><energy><total_energy />23774928.1<mem_energy_breakdown><W />[3.1, 41.0, 4.5]<I />[21.1, 470.3, 790.1]<O />[949.1, 1243.0, 2088.3]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />77414.4<total />23769317.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7307<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.8351<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />14485<latency_cycle_without_data_loading />12096<ideal_computing_cycle />12096<data_loading><load_cycle_total />2389<load_cycle_individual />{'W': [1, 14, 0], 'I': [158, 2374, 0]}<load_cycle_combined />{'W': 14, 'I': 2374}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-12095], [-11325, -12080], [-12096, -12096]], 'I': [[-12095], [-11502, -7398], [-12096, -12096]], 'O': [[-12096], [-12040, -5824], [-5824, -10528]]}<mem_stall_cycle_shared />{'W': [[-12095], [-11325, 0], [0, 0]], 'I': [[-12095], [-11502, 0], [0, 0]], 'O': [[-12096], [-12040, -5824], [-5824, -10528]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 6912, 6912], 'I': [360, 1215000, 1215000], 'O': [128, 3211264, 3211264], 'O_partial': [128, 0, 0], 'O_final': [0, 3211264, 3211264]}<data_size_each_level_total />{'W': [256, 6912, 6912], 'I': [80640, 1215000, 1215000], 'O': [114688, 3211264, 3211264]}<loop_cycles_each_level />{'W': [16, 12096, 12096], 'I': [432, 12096, 12096], 'O': [432, 12096, 12096]}<top_ir_loop_size />{'W': [2, 28, 1], 'I': [1, 1, 1], 'O': [27, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [16.0, 0.6], [0.6, 0.6]], 'I': [[8.0, 0.8], [186.7, 100.4], [100.4, 100.4]], 'O': [[8.0, 0.3], [265.5, 265.5], [265.5, 265.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [32.0, 16.0], [16.0, 0.6]], 'I': [[8.0, 0.8], [186.7, 100.4], [100.4, 100.4]], 'O': [[8.0, 8.0], [7168.0, 265.5], [265.5, 265.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [16.0, 0.6], [0.6, 0]], 'I': [[8.0, 0.8], [186.7, 100.4], [100.4, 0]], 'O': [[8.0, 0.3], [265.5, 265.5], [265.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [468.1, 366.5], [101.0, 265.5]], 'I': [[8.0, 0.8], [468.1, 366.5], [101.0, 265.5]], 'O': [[8.0, 0.3], [468.1, 366.5], [101.0, 265.5]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 12096], [16, 16, 756], [12096, 12096, 1]], 'I': [[1, 1, 12096], [432, 432, 28], [12096, 12096, 1]], 'O': [[1, 1, 12096], [432, 432, 28], [12096, 12096, 1]]}<trans_time_real />{'W': [[0, 1, 12096], [[1, 16, 756], [0, 16, 756]], [[14, 12096, 1], [3, 12096, 1]]], 'I': [[0, 1, 12096], [[6, 432, 28], [158, 432, 28]], [[2373, 12096, 1], [593, 12096, 1]]], 'O': [[0, 1, 12096], [[2, 432, 28], [224, 432, 28]], [[6272, 12096, 1], [1568, 12096, 1]]]}<single_stall_cycle />{'W': [[-1], [-15, -16], [-12082, -12093]], 'I': [[-1], [-426, -274], [-9723, -11503]], 'O': [[-1], [-430, -208], [-5824, -10528]]}<single_stall_count />{'W': [12095, 755, 0], 'I': [12095, 27, 0], 'O': [12096, 28, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [6272, 0]}, 1: {'W': [755, 0], 'I': [4266, 0], 'O': [6272, 6272]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-12096, -12096], [-5824, -12096]], 1: [[-7075, -12096], [-5824, -5824]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.1<mem_area_percentage />99.9 %</area></results><elapsed_time_second />3</simulation></root>