{
  "questions": [
    {
      "question": "Which of the following describes the process of converting a high-level Register Transfer Level (RTL) description (e.g., written in VHDL or Verilog) into a gate-level netlist composed of standard logic cells?",
      "options": [
        "Floorplanning",
        "Synthesis",
        "Place and Route",
        "Static Timing Analysis",
        "Design Rule Checking"
      ],
      "correct": 1
    },
    {
      "question": "In synchronous digital circuits, what specific condition arises when a flip-flop's input signal changes too close to the clock edge, leading to an indeterminate output state that can take an unusually long time to settle?",
      "options": [
        "Clock Skew",
        "Metastability",
        "Glitches",
        "Race Condition",
        "Hold Time Violation"
      ],
      "correct": 1
    },
    {
      "question": "In a processor's memory hierarchy, what is the primary role of the Translation Lookaside Buffer (TLB)?",
      "options": [
        "To store frequently used program instructions for faster fetching.",
        "To cache frequently accessed entries from the page table for faster virtual-to-physical address translation.",
        "To buffer data between the CPU's registers and the L1 cache.",
        "To manage direct memory access (DMA) requests from I/O devices.",
        "To store the results of recent arithmetic and logic operations."
      ],
      "correct": 1
    },
    {
      "question": "What is the primary objective of 'power gating' as a low-power design technique in digital integrated circuits?",
      "options": [
        "To reduce dynamic power consumption by disabling clock signals to inactive blocks.",
        "To minimize static power consumption by selectively cutting off the power supply to idle circuit blocks.",
        "To decrease the operating voltage of the entire chip dynamically based on workload.",
        "To optimize the physical layout for reduced routing congestion, thereby lowering interconnect capacitance.",
        "To prevent thermal runaway by activating cooling mechanisms on the chip surface."
      ],
      "correct": 1
    },
    {
      "question": "In advanced superscalar processors, which architectural component is responsible for holding instructions after they are decoded, waiting for their operands to become available before dispatching them for execution to appropriate functional units, enabling out-of-order execution?",
      "options": [
        "Program Counter (PC)",
        "Instruction Cache",
        "Reservation Stations",
        "Reorder Buffer (ROB)",
        "Register File"
      ],
      "correct": 2
    }
  ]
}