Real time: Nov/22/2014 19:40:57

Profiler Stats
--------------
Elapsed_time_in_seconds: 525
Elapsed_time_in_minutes: 8.75
Elapsed_time_in_hours: 0.145833
Elapsed_time_in_days: 0.00607639

Virtual_time_in_seconds: 523.37
Virtual_time_in_minutes: 8.72283
Virtual_time_in_hours:   0.145381
Virtual_time_in_days:    0.145381

Ruby_current_time: 31839512
Ruby_start_time: 1
Ruby_cycles: 31839511

mbytes_resident: 3222.96
mbytes_total: 3263.92
resident_ratio: 0.987452

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 3.18395e+07 [ 3.18395e+07 3.18395e+07 3.18395e+07 3.18395e+07 3.18395e+07 3.18395e+07 3.18395e+07 3.18395e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 3989952
  L1D_cache_total_misses: 66118	(1.65711%)
  L1D_cache_total_demand_misses: 66118
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 66118
  L1D_cache_misses_per_instruction: 66118
  L1D_cache_instructions_per_misses: 1.51245e-05

  L1D_cache_request_type_LD:   3362765	(84.2808)%
  L1D_cache_request_type_ST:   627187	(15.7192)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 3989952 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3989952 ]

  L1D_cache_miss_type_LD:   23668	(35.7966)%
  L1D_cache_miss_type_ST:   42450	(64.2034)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 984857
  L1T_cache_total_misses: 736106	(74.7424%)
  L1T_cache_total_demand_misses: 736106
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 736106
  L1T_cache_misses_per_instruction: 736106
  L1T_cache_instructions_per_misses: 1.3585e-06

  L1T_cache_request_type_LD:   229259	(23.2784)%
  L1T_cache_request_type_ST:   755598	(76.7216)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 984857 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 984857 ]

  L1T_cache_miss_type_LD:   6003	(0.815508)%
  L1T_cache_miss_type_ST:   730103	(99.1845)%

L2_cache cache stats: 
  L2_cache_total_requests: 69491
  L2_cache_total_misses: 18186	(26.1703%)
  L2_cache_total_demand_misses: 18186
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 18186
  L2_cache_misses_per_instruction: 18186
  L2_cache_instructions_per_misses: 5.49874e-05

  L2_cache_request_type_LD:   23668	(34.0591)%
  L2_cache_request_type_ST:   45823	(65.9409)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 69491 average:     8 | standard deviation: 0 | 0 0 0 0 69491 ]

  L2_cache_miss_type_LD:   3115	(17.1286)%
  L2_cache_miss_type_ST:   15071	(82.8714)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 761601
  L2T_cache_total_misses: 3373	(0.442883%)
  L2T_cache_total_demand_misses: 3373
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 3373
  L2T_cache_misses_per_instruction: 3373
  L2T_cache_instructions_per_misses: 0.000296472

  L2T_cache_request_type_LD:   6003	(0.788208)%
  L2T_cache_request_type_ST:   755598	(99.2118)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 761601 average: 31.8108 | standard deviation: 2.12233 | 0 0 0 0 6003 0 755598 ]

  L2T_cache_miss_type_LD:   144	(4.2692)%
  L2T_cache_miss_type_ST:   3229	(95.7308)%


TBE Queries: 950459
Busy TBE Counts: 36037
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:1286  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 127 count: 914422 average: 6.97673 | standard deviation: 24.1208 | 821699 4786 3940 3173 3834 4060 3561 3695 3926 3561 2141 2092 2128 2130 2047 1983 1833 1823 1746 1723 1883 1955 1909 2266 2224 2285 2165 1896 1734 2920 4619 12685 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 4 max: 125 count: 4974809 average: 2.7962 | standard deviation: 5.55711 | 4354800 561287 2864 2755 2986 3673 3085 3242 3219 3213 3361 2345 2323 2379 2642 6468 4668 1380 1375 1372 1066 760 760 671 656 537 204 204 204 204 104 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 1051 count: 4974809 average: 12.1732 | standard deviation: 45.4718 | 4147058 0 15 752904 5320 128 67 327 14140 373 544 738 597 724 741 712 826 708 747 735 782 721 740 693 658 576 561 496 434 402 462 417 398 681 941 409 3650 926 451 2250 2825 519 847 858 467 2683 642 498 445 432 455 476 476 541 534 570 633 598 573 529 624 796 1095 1040 731 418 350 313 275 269 248 197 210 180 150 191 163 157 170 161 182 164 166 211 186 212 254 248 286 249 259 286 318 328 311 392 332 312 289 255 189 153 118 119 107 93 90 79 88 78 75 78 68 66 84 55 72 67 59 67 64 76 58 53 37 26 20 16 12 6 3 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 1013 count: 3592024 average: 6.06608 | standard deviation: 31.8191 | 3576179 3442 4533 3313 1430 1505 986 636 0 0 ]
miss_latency_ST: [binsize: 128 max: 1051 count: 1382785 average: 28.0375 | standard deviation: 66.7853 | 1348209 6516 14512 6504 2753 2547 1469 252 23 0 ]
miss_latency_L1Cache: [binsize: 8 max: 1013 count: 36169 average: 193.008 | standard deviation: 253.576 | 18801 0 15 0 0 5 4 73 223 103 146 193 171 230 229 209 284 256 253 245 269 261 257 236 221 223 249 154 122 106 122 115 99 367 562 75 2306 109 83 51 67 84 71 89 115 134 125 188 180 179 187 202 203 219 241 288 307 280 249 235 189 142 118 93 81 71 92 84 89 96 94 87 102 85 89 100 80 89 94 97 97 90 81 91 89 90 102 73 96 98 91 98 100 115 87 107 84 83 84 80 67 65 52 62 58 45 46 50 62 43 51 54 46 44 68 42 50 55 48 52 45 63 44 37 23 14 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 1051 count: 4938640 average: 10.8488 | standard deviation: 37.0226 | 4128257 0 0 752904 5320 123 63 254 13917 270 398 545 426 494 512 503 542 452 494 490 513 460 483 457 437 353 312 342 312 296 340 302 299 314 379 334 1344 817 368 2199 2758 435 776 769 352 2549 517 310 265 253 268 274 273 322 293 282 326 318 324 294 435 654 977 947 650 347 258 229 186 173 154 110 108 95 61 91 83 68 76 64 85 74 85 120 97 122 152 175 190 151 168 188 218 213 224 285 248 229 205 175 122 88 66 57 49 48 44 29 26 35 24 24 22 22 16 13 22 12 11 15 19 13 14 16 14 12 15 16 12 6 3 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 4 max: 125 count: 4974809 average: 2.7962 | standard deviation: 5.55711 | 4354800 561287 2864 2755 2986 3673 3085 3242 3219 3213 3361 2345 2323 2379 2642 6468 4668 1380 1375 1372 1066 760 760 671 656 537 204 204 204 204 104 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 8 count: 3923447 average: 2.42627 | standard deviation: 0.876497 | 0 477836 1826068 1107494 493405 18606 32 4 2 ]
Sequencer_1: [binsize: 4 max: 125 count: 66505 average: 41.6414 | standard deviation: 26.7604 | 5160 2753 2753 2736 2986 3673 3085 3242 3219 3213 3361 2345 2323 2379 2642 6468 4668 1380 1375 1372 1066 760 760 671 656 537 204 204 204 204 104 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 12 count: 594779 average: 2.00707 | standard deviation: 0.971485 | 0 222146 197390 128893 41795 4491 21 6 9 8 12 2 6 ]
SequencerACC_1: [binsize: 1 max: 12 count: 140967 average: 1.25903 | standard deviation: 0.471512 | 0 105115 35663 60 30 25 20 8 14 9 11 8 4 ]
SequencerACC_2: [binsize: 1 max: 13 count: 249111 average: 1.00595 | standard deviation: 0.161756 | 0 248334 617 24 27 20 25 19 4 9 14 9 7 2 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 32 max: 811 count: 351498 average: 88.011 | standard deviation: 140.543 | 241549 30789 8250 6686 6711 4911 4071 3689 3486 3278 3308 3212 4411 7019 11650 3701 629 325 506 1285 1173 476 257 109 14 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 8 max: 395 count: 150615 average: 27.5015 | standard deviation: 19.7386 | 0 7713 54344 66323 13137 3765 1645 835 527 343 187 132 103 93 72 71 74 80 127 105 69 72 58 77 50 56 58 61 52 49 43 43 45 35 40 32 23 16 16 10 7 6 7 3 4 4 2 0 0 1 ]
  virtual_network_0_delay_cycles: [binsize: 32 max: 811 count: 200883 average: 133.379 | standard deviation: 171.657 | 113169 11407 7061 6347 6325 4635 3846 3502 3334 3213 3285 3202 4410 7019 11650 3701 629 325 506 1285 1173 476 257 109 14 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 29 count: 1221 average: 20.2735 | standard deviation: 2.82538 | 0 0 0 0 0 0 0 0 0 63 2 1 0 0 0 0 0 1 0 121 3 955 40 16 10 3 3 1 1 1 ]
  virtual_network_3_delay_cycles: [binsize: 8 max: 395 count: 149394 average: 27.5606 | standard deviation: 19.8066 | 0 7647 53208 66304 13137 3765 1645 835 527 343 187 132 103 93 72 71 74 80 127 105 69 72 58 77 50 56 58 61 52 49 43 43 45 35 40 32 23 16 16 10 7 6 7 3 4 4 2 0 0 1 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 513
system_time: 10
page_reclaims: 825373
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 1040

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 90930
L2_TO_L2T_MSG = 3314
L2_DATA_GX = 191005
L2T_TO_L1T_DATA = 24012
L1_DATA_GX = 5050
L2_TO_L2T_ACK = 3324
L2T_TO_L1T_MSG = 755598
L2_DATA_S = 134430
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 3078
L1_MSG = 0
L2_COHMSG_FWD = 1204
L1_DATA_F = 75
L1_DATA_PX = 310085
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 3022392
L2_MSG = 0
L2_COHMSG_INV = 17
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 61836
L2_ATOMIC = 0
L2_TO_L2T_DATA = 16865
L1_DATA = 0
L1_COHMSG = 139053
L1_COHMSG_INVACK = 7
L1T_TO_L2T_MSG = 6003
----------------------
total_flits_messages = 4768278
----------------------

DMA = 180845
DATA_GX_OW = 169776
DATA_PX_C = 248068
DATA_PX_D = 62017
DATA_GX_C = 42444
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:3923447 full:0 size:[binsize: 1 max: 4 count: 3923447 average: 2.28537 | standard deviation: 0.850297 | 0 635706 1914947 990230 382564 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:66505 full:0 size:[binsize: 2 max: 68 count: 66505 average: 22.3456 | standard deviation: 18.3867 | 9062 5420 2933 2660 2396 2344 2314 2290 2281 2275 2267 2110 1832 1792 1789 1782 1734 1693 1684 1683 1680 1561 1145 1143 1145 1140 1140 1138 1138 1138 1085 587 121 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=1468982 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=563337 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=996076 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=36 [L2TCache]=0 [L2Cache]=23 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=280 [L2TCache]=0 [L2Cache]=223 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=33249 [L2TCache]=0 [L2Cache]=22663 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=746045 [L2TCache]=0 [L2Cache]=103 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=10 [L2Cache]=0 [L1Cache]=71 [Directory]=5 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=92 [L2Cache]=0 [L1Cache]=68677 [Directory]=4771 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=22400 [L2Cache]=0 [L1Cache]=319502 [Directory]=13388 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=96 [L2Cache]=0 [L1Cache]=242 [Directory]=22 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=30 [L2Cache]=122409 [L1Cache]=5092 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=875 [L2Cache]=306796 [L1Cache]=40 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22735 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22735 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22730 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=22730 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00535179 flits/cycle
total_flits_on_link = 11246302
-------------
Total VC Load [0] = 374874 flits
Total VC Load [1] = 349966 flits
Total VC Load [2] = 343895 flits
Total VC Load [3] = 304907 flits
Total VC Load [4] = 4470 flits
Total VC Load [5] = 4492 flits
Total VC Load [6] = 4526 flits
Total VC Load [7] = 4518 flits
Total VC Load [8] = 15907 flits
Total VC Load [9] = 15936 flits
Total VC Load [10] = 15905 flits
Total VC Load [11] = 15912 flits
Total VC Load [12] = 493374 flits
Total VC Load [13] = 484587 flits
Total VC Load [14] = 474136 flits
Total VC Load [15] = 464489 flits
Total VC Load [16] = 64693 flits
Total VC Load [17] = 64778 flits
Total VC Load [18] = 64607 flits
Total VC Load [19] = 64320 flits
Total VC Load [20] = 1514316 flits
Total VC Load [21] = 1514471 flits
Total VC Load [22] = 1513966 flits
Total VC Load [23] = 1514037 flits
Total VC Load [24] = 389766 flits
Total VC Load [25] = 389865 flits
Total VC Load [26] = 389845 flits
Total VC Load [27] = 389744 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.0117739 flits/cycle 
Average VC Load [1] = 0.0109916 flits/cycle 
Average VC Load [2] = 0.0108009 flits/cycle 
Average VC Load [3] = 0.00957637 flits/cycle 
Average VC Load [4] = 0.000140392 flits/cycle 
Average VC Load [5] = 0.000141083 flits/cycle 
Average VC Load [6] = 0.00014215 flits/cycle 
Average VC Load [7] = 0.000141899 flits/cycle 
Average VC Load [8] = 0.000499599 flits/cycle 
Average VC Load [9] = 0.00050051 flits/cycle 
Average VC Load [10] = 0.000499537 flits/cycle 
Average VC Load [11] = 0.000499756 flits/cycle 
Average VC Load [12] = 0.0154957 flits/cycle 
Average VC Load [13] = 0.0152197 flits/cycle 
Average VC Load [14] = 0.0148914 flits/cycle 
Average VC Load [15] = 0.0145884 flits/cycle 
Average VC Load [16] = 0.00203185 flits/cycle 
Average VC Load [17] = 0.00203452 flits/cycle 
Average VC Load [18] = 0.00202915 flits/cycle 
Average VC Load [19] = 0.00202013 flits/cycle 
Average VC Load [20] = 0.0475609 flits/cycle 
Average VC Load [21] = 0.0475658 flits/cycle 
Average VC Load [22] = 0.0475499 flits/cycle 
Average VC Load [23] = 0.0475521 flits/cycle 
Average VC Load [24] = 0.0122416 flits/cycle 
Average VC Load [25] = 0.0122447 flits/cycle 
Average VC Load [26] = 0.0122441 flits/cycle 
Average VC Load [27] = 0.0122409 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 11.4324
-------------
Dynamic_Link_Power = 0.0391397
Static_Link_Power = 0.733365
Total_Link_Power = 0.772505
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00188133, Crossbar: 0.00285229, VC allocator: 0.000303314, SW allocator: 0.000975544, Clock: 0.153216, Total: 0.159228
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69814
Dynamic_Router_Power = 0.159228
Static_Router_Power = 1.53891
Total_Router_Power = 1.69814
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.198368
Total_Static_Power = 2.27227
Total_Power = 2.47064
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  229259
L1_WThru  755598
L1_Atomic  0
L1_Replacement  0
Data  0
Data_Done  6003
Ack  0
Ack_Done  755598
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  6003
I  L1_WThru  730103
I  L1_Atomic  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  223256
S  L1_WThru  25495
S  L1_Atomic  0 <-- 
S  L1_Replacement  0 <-- 

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  6003

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  730467
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  25131

 --- L2TCache ---
 - Event Counts -
L1_GETS  6003
L1_Write  730103
L1_Upgrade_T  25183
L1_Upgrade_NT  312
L2_Atomic  0
L2_Expire  5
L2_Replacement  0
L2_Replacement_clean  0
Data  3
Data_all_Acks  3370
Ack  7
Ack_all  3
WB_Ack  3314
Fwd_GETX  3233
Fwd_GETS  81
Inv  0

 - Transitions -
NP  L1_GETS  144
NP  L1_Write  3229
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  5859
E  L1_Write  726874
E  L1_Upgrade_NT  312
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  3230
E  Fwd_GETS  79
E  Inv  0 <-- 

S  L1_GETS  0 <-- 
S  L1_Upgrade_T  25183
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  3
S  Fwd_GETS  2
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  3
IS  Data_all_Acks  141
IS  Ack  7
IS  Ack_all  3

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  3229
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  5
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  3314
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  23668
L1_GETX  45817
L1_UPGRADE  6
L1_PUTX  61830
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  18186
WB_Data  12
WB_Data_clean  3
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  15
Unblock_Cancel  0
Exclusive_Unblock  69471
PUTX_ACC  76
DATA_ACC  3238

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  3115
NP  L1_GETX  15071
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  4
SS  L1_GETX  6
SS  L1_UPGRADE  6
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  20453
M  L1_GETX  26318
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  96
MT  L1_GETX  4422
MT  L1_PUTX  61830
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  3115

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  15071

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  12

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  69459
MT_MB  PUTX_ACC  8
MT_MB  DATA_ACC  3225

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  11
MT_IIB  WB_Data_clean  3
MT_IIB  Unblock  1
MT_IIB  PUTX_ACC  68
MT_IIB  DATA_ACC  13

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  1
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  14

 --- L1Cache ---
 - Event Counts -
Load  3362871
Ifetch  0
Store  627187
Inv  17
L1_Replacement  61916
Fwd_GETX  1189
Fwd_GETS  15
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  26882
DataS_fromL1  15
Data_all_Acks  39215
Ack  7
Ack_all  6
WB_Ack  61830

 - Transitions -
NP  Load  23617
NP  Ifetch  0 <-- 
NP  Store  42395
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  51
I  Ifetch  0 <-- 
I  Store  49
I  Inv  0 <-- 
I  L1_Replacement  81

S  Load  9
S  Ifetch  0 <-- 
S  Store  6
S  Inv  17
S  L1_Replacement  5

E  Load  408368
E  Ifetch  0 <-- 
E  Store  26
E  Inv  0 <-- 
E  L1_Replacement  21454
E  Fwd_GETX  1137
E  Fwd_GETS  10
E  Fwd_GET_INSTR  0 <-- 

M  Load  2930720
M  Ifetch  0 <-- 
M  Store  584711
M  Inv  0 <-- 
M  L1_Replacement  40376
M  Fwd_GETX  52
M  Fwd_GETS  5
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  23649
IS  DataS_fromL1  15
IS  Data_all_Acks  4

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  3233
IM  Data_all_Acks  39211
IM  Ack  1

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  6
SM  Ack_all  6

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  106
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  61830

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  18186
Data  0

 - Transitions -
I  Fetch  18186
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:371690 full:0 size:[binsize: 1 max: 10 count: 371690 average: 1.01327 | standard deviation: 0.119761 | 0 366875 4736 67 4 1 1 2 2 1 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:140862 full:0 size:[binsize: 1 max: 10 count: 140862 average: 1.00973 | standard deviation: 0.110244 | 0 139549 1298 3 2 2 2 2 2 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:249049 full:0 size:[binsize: 1 max: 11 count: 249049 average: 1.00042 | standard deviation: 0.0468225 | 0 249009 24 5 2 1 1 1 2 2 1 1 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:371690 full:0 size:[binsize: 1 max: 2 count: 371690 average: 1.0005 | standard deviation: 0.0223098 | 0 371505 185 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:140862 full:0 size:[binsize: 1 max: 2 count: 140862 average: 1.0004 | standard deviation: 0.0199388 | 0 140806 56 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:249049 full:0 size:[binsize: 1 max: 2 count: 249049 average: 1.00001 | standard deviation: 0.00347072 | 0 249046 3 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:97 full:0 size:[binsize: 1 max: 2 count: 97 average: 1.04124 | standard deviation: 0.204124 | 0 93 4 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:27351 full:0 size:[binsize: 1 max: 3 count: 27351 average: 1.00746 | standard deviation: 0.0865761 | 0 27148 202 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:734144 full:0 size:[binsize: 1 max: 3 count: 734144 average: 1.02147 | standard deviation: 0.144965 | 0 718381 15762 1 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:9 full:0 size:[binsize: 1 max: 2 count: 9 average: 1.22222 | standard deviation: 0.5 | 0 7 2 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:97 full:0 size:[binsize: 1 max: 2 count: 97 average: 1.02062 | standard deviation: 0.144338 | 0 95 2 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:27351 full:0 size:[binsize: 1 max: 2 count: 27351 average: 1.00461 | standard deviation: 0.0678745 | 0 27225 126 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:734144 full:0 size:[binsize: 1 max: 2 count: 734144 average: 1.00013 | standard deviation: 0.0115537 | 0 734046 98 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:14 full:0 size:[binsize: 1 max: 2 count: 14 average: 1.21429 | standard deviation: 0.480384 | 0 11 3 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:82 full:0 size:[binsize: 1 max: 3 count: 82 average: 1.09756 | standard deviation: 0.351364 | 0 75 6 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:3328 full:0 size:[binsize: 1 max: 3 count: 3328 average: 1.00421 | standard deviation: 0.0735546 | 0 3316 10 2 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:25 full:0 size:[binsize: 1 max: 2 count: 25 average:  1.12 | standard deviation: 0.353553 | 0 22 3 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:15 full:0 size:[binsize: 1 max: 2 count: 15 average:   1.2 | standard deviation: 0.46291 | 0 12 3 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:3212 full:0 size:[binsize: 1 max: 29 count: 3212 average: 3.49191 | standard deviation: 5.7555 | 0 2018 626 53 22 17 25 18 22 30 30 15 19 19 24 24 23 22 27 18 25 24 25 27 18 10 15 11 3 2 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:11 full:0 size:[binsize: 1 max: 1 count: 11 average:     1 | standard deviation: 0 | 0 11 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:9 full:0 size:[binsize: 1 max: 1 count: 9 average:     1 | standard deviation: 0 | 0 9 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:66 full:0 size:[binsize: 1 max: 1 count: 66 average:     1 | standard deviation: 0 | 0 66 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:3275 full:0 size:[binsize: 1 max: 2 count: 3275 average: 1.00031 | standard deviation: 0.0174767 | 0 3274 1 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:23 full:0 size:[binsize: 1 max: 1 count: 23 average:     1 | standard deviation: 0 | 0 23 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:31 full:0 size:[binsize: 1 max: 2 count: 31 average: 1.12903 | standard deviation: 0.365148 | 0 27 4 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:3265 full:0 size:[binsize: 1 max: 2 count: 3265 average: 1.05972 | standard deviation: 0.237429 | 0 3070 195 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:13 full:0 size:[binsize: 1 max: 1 count: 13 average:     1 | standard deviation: 0 | 0 13 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:14 full:0 size:[binsize: 1 max: 1 count: 14 average:     1 | standard deviation: 0 | 0 14 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:103 full:0 size:[binsize: 1 max: 1 count: 103 average:     1 | standard deviation: 0 | 0 103 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:6544 full:0 size:[binsize: 1 max: 2 count: 6544 average: 1.02445 | standard deviation: 0.154904 | 0 6384 160 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:36 full:0 size:[binsize: 1 max: 1 count: 36 average:     1 | standard deviation: 0 | 0 36 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:5 full:0 size:[binsize: 1 max: 1 count: 5 average:     1 | standard deviation: 0 | 0 5 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:4771 full:0 size:[binsize: 1 max: 4 count: 4771 average: 1.26556 | standard deviation: 0.533373 | 0 3715 847 207 2 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:13388 full:0 size:[binsize: 1 max: 4 count: 13388 average: 1.08164 | standard deviation: 0.296893 | 0 12381 923 82 2 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:22 full:0 size:[binsize: 1 max: 2 count: 22 average: 1.04545 | standard deviation: 0.218218 | 0 21 1 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:15 full:0 size:[binsize: 1 max: 2 count: 15 average:   1.2 | standard deviation: 0.46291 | 0 12 3 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:101 full:0 size:[binsize: 1 max: 3 count: 101 average: 1.12871 | standard deviation: 0.4 | 0 90 9 2 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:4391 full:0 size:[binsize: 1 max: 3 count: 4391 average: 1.1182 | standard deviation: 0.325807 | 0 3876 511 4 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:23 full:0 size:[binsize: 1 max: 1 count: 23 average:     1 | standard deviation: 0 | 0 23 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:18 full:0 size:[binsize: 1 max: 3 count: 18 average: 1.38889 | standard deviation: 0.641689 | 0 12 5 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:22861 full:0 size:[binsize: 1 max: 19 count: 22861 average: 1.83509 | standard deviation: 1.86052 | 0 14143 5329 1539 604 347 269 129 79 58 58 55 51 57 56 37 24 18 7 1 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:110457 full:0 size:[binsize: 1 max: 36 count: 110457 average: 1.94393 | standard deviation: 1.36447 | 0 44770 40204 18545 4943 1206 361 154 100 38 8 3 3 1 4 1 1 3 4 5 2 2 2 1 3 2 1 3 2 4 3 7 9 17 29 15 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:95 full:0 size:[binsize: 1 max: 3 count: 95 average: 1.22105 | standard deviation: 0.449586 | 0 75 19 1 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:21 full:0 size:[binsize: 1 max: 1 count: 21 average:     1 | standard deviation: 0 | 0 21 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:11517 full:0 size:[binsize: 1 max: 2 count: 11517 average: 1.08804 | standard deviation: 0.283413 | 0 10503 1014 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:57884 full:0 size:[binsize: 1 max: 2 count: 57884 average: 1.10222 | standard deviation: 0.302966 | 0 51967 5917 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:65 full:0 size:[binsize: 1 max: 1 count: 65 average:     1 | standard deviation: 0 | 0 65 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:28 full:0 size:[binsize: 1 max: 2 count: 28 average: 1.03571 | standard deviation: 0.19245 | 0 27 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:22911 full:0 size:[binsize: 1 max: 2 count: 22911 average: 1.08459 | standard deviation: 0.278347 | 0 20973 1938 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:108364 full:0 size:[binsize: 1 max: 2 count: 108364 average: 1.12262 | standard deviation: 0.328012 | 0 95076 13288 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:94 full:0 size:[binsize: 1 max: 2 count: 94 average: 1.02128 | standard deviation: 0.146647 | 0 92 2 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:6 full:0 size:[binsize: 1 max: 1 count: 6 average:     1 | standard deviation: 0 | 0 6 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:4791 full:0 size:[binsize: 1 max: 2 count: 4791 average: 1.03402 | standard deviation: 0.181619 | 0 4628 163 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:16609 full:0 size:[binsize: 1 max: 2 count: 16609 average: 1.02848 | standard deviation: 0.166426 | 0 16136 473 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:33 full:0 size:[binsize: 1 max: 1 count: 33 average:     1 | standard deviation: 0 | 0 33 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:35855 full:0 size:[binsize: 1 max: 6 count: 35855 average: 1.47316 | standard deviation: 0.503848 | 0 18937 16894 10 8 3 3 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:92093 full:0 size:[binsize: 4 max: 124 count: 92093 average: 58.8632 | standard deviation: 39.7149 | 8447 3001 2949 2963 3093 3131 3174 3330 3351 3376 2369 1993 2183 2317 2402 2469 2054 1982 1988 1942 1716 1603 1786 2627 2456 2790 3410 5931 8885 1675 624 76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:1038 full:0 size:[binsize: 1 max: 3 count: 1038 average: 1.13006 | standard deviation: 0.340174 | 0 904 133 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:198 full:0 size:[binsize: 1 max: 4 count: 198 average: 1.19697 | standard deviation: 0.493614 | 0 166 26 5 1 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:18954 full:0 size:[binsize: 1 max: 2 count: 18954 average: 1.00026 | standard deviation: 0.0162422 | 0 18949 5 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:47160 full:0 size:[binsize: 1 max: 11 count: 47160 average: 1.15606 | standard deviation: 0.461821 | 0 40628 6128 262 41 29 22 17 18 7 5 3 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:1030 full:0 size:[binsize: 1 max: 2 count: 1030 average: 1.06796 | standard deviation: 0.253259 | 0 960 70 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:191 full:0 size:[binsize: 1 max: 2 count: 191 average: 1.05759 | standard deviation: 0.240613 | 0 180 11 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:35860 full:0 size:[binsize: 1 max: 2 count: 35860 average: 1.00011 | standard deviation: 0.0105616 | 0 35856 4 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:92095 full:0 size:[binsize: 1 max: 2 count: 92095 average: 1.15827 | standard deviation: 0.365012 | 0 77519 14576 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 2 count: 4547 average: 1.00044 | standard deviation: 0.0209749 | 0 4545 2 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 2 count: 4547 average: 1.00044 | standard deviation: 0.0209749 | 0 4545 2 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 2 count: 4546 average: 1.0011 | standard deviation: 0.0331679 | 0 4541 5 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 2 count: 4546 average: 1.00022 | standard deviation: 0.0148331 | 0 4545 1 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 16 count: 4547 average: 2.75346 | standard deviation: 2.99409 | 0 3019 70 112 296 308 139 236 131 41 45 37 31 28 21 17 16 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:4547 full:0 size:[binsize: 1 max: 16 count: 4547 average: 2.72575 | standard deviation: 2.9524 | 0 3019 79 121 281 311 155 232 124 46 41 33 27 24 20 18 16 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 16 count: 4546 average: 2.73889 | standard deviation: 2.96507 | 0 3013 78 112 283 324 158 224 127 42 43 33 30 25 20 18 16 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:4546 full:0 size:[binsize: 1 max: 16 count: 4546 average: 2.76903 | standard deviation: 2.99284 | 0 3012 64 110 285 317 148 240 124 56 45 38 31 24 19 17 16 ]
