Santosh G. Abraham , Scott A. Mahlke, Automatic and efficient evaluation of memory hierarchies for embedded systems, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.114-125, November 16-18, 1999, Haifa, Israel
Ascia, G., Catania, V., and Palesi, M. 2002. Tuning methodologies for parameterized systems design. In System on Chip for Realtime Systems.
Ascia, G., Catania, V., Palesi, M., and Patti, D. 2003. EPIC-Explorer: A parameterized VLIW-based platform framework for design space exploration. In First Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia). Newport Beach, California. 65--72.
G. Ascia , V. Catania , M. Palesi, A GA-based design space exploration framework for parameterized system-on-a-chip platforms, IEEE Transactions on Evolutionary Computation, v.8 n.4, p.329-346, August 2004[doi>10.1109/TEVC.2004.826389]
G. Ascia , V. Catania , M. Palesi, A multiobjective genetic approach for system-level exploration in parameterized systems-on-a-chip, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.4, p.635-645, November 2006[doi>10.1109/TCAD.2005.844118]
Rajeev Balasubramonian , David Albonesi , Alper Buyuktosunoglu , Sandhya Dwarkadas, Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.245-257, December 2000, Monterey, California, USA[doi>10.1145/360128.360153]
Benini, L., Bruni, D., Chinosi, M., Silvano, C., Zaccaria, V., and Zafalon, R. 2002. A framework for modeling and estimating the energy dissipation of VLIW-based embedded systems. Design Automation Embedded Syst. 7, 3 (Oct.), 183--203.
Cai, G. and Lim, C. H. 1999. Architectural level power/performance optimization and dynamic power estimation. In Cool Chips Tutorial Colocated with MICRO32. 90--113.
Andrea Capitanio , Nikil Dutt , Alexandru Nicolau, Partitioned register files for VLIWs: a preliminary analysis of tradeoffs, ACM SIGMICRO Newsletter, v.23 n.1-2, p.292-300, Dec. 1992[doi>10.1145/144965.145839]
Ferris, C. L., Grubbs, F. E., and Weaver, C. L. 1946. Operating characteristics for the common statistical test of significance. Ann. Math. Stat.
Dirk Fischer , Jürgen Teich , Michael Thies , Ralph Weper, Efficient architecture/compiler co-exploration for ASIPs, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France[doi>10.1145/581630.581635]
Joseph A. Fisher, Very Long Instruction Word architectures and the ELI-512, Proceedings of the 10th annual international symposium on Computer architecture, p.140-150, June 13-17, 1983, Stockholm, Sweden[doi>10.1145/800046.801649]
Fisher, J. A., Faraboschi, P., and Desoli, G. 1996. Custom-fit processors: Letting applications define architectures. Tech. Rep. HPL-96-144 (Oct.), HP Laboratories.
Fornaciari, W., Sciuto, D., Silvano, C., and Zaccaria, V. 2002. A sensitivity-based design space exploration methodology for embedded systems. Design Automation Embedded Syst. 7, 7--33.
Tony Givargis , Frank Vahid , Jörg Henkel, System-level exploration for Pareto-optimal configurations in parameterized system-on-a-chip (December 2002), IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.4, p.416-422, August 2002[doi>10.1109/TVLSI.2002.807764]
Gyllenhaal, J. 1994. A machine description language for compilation. M.S. thesis, Department of Electrical and Computer Engineering, University of Illinois, Urbana IL.
G. D.  La Hei, TriMedia CPU64 Design Space Exploration, Proceedings of the 1999 IEEE International Conference on Computer Design, p.599, October 10-13, 1999
Jörg Henkel , Haris Lekatsas, A$^{\mbox{\huge\bf 2}}$BC: adaptive address bus coding for low power deep sub-micron designs, Proceedings of the 38th annual Design Automation Conference, p.744-749, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379058]
John L. Hennessy , David A. Patterson, Computer Architecture, Fourth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263310]
Kathail, V., Schlansker, M. S., and Rau, B. R. 2000. HPL-PD architecture specification: Version 1.0. Tech. rep., Compiler and Architecture Research HP Laboratories Palo Alto HPL-93-80.
Vinod Kathail , Shail Aditya , Robert Schreiber , B. Ramakrishna Rau , Darren C. Cronquist , Mukund Sivaraman, PICO: Automatically Designing Custom Computers, Computer, v.35 n.9, p.39-47, September 2002[doi>10.1109/MC.2002.1033026]
A Framework for Energy Estimation of VLIW Architecture, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.40, September 23-26, 2001
Knowles, J., Thiele, L., and Zitzler, E. 2006. A tutorial on the performance assessment of stochastive multiobjective optimizers. Tech. Rep. 214 (Feb.). Computer Engineering and Networks Laboratory, ETH Zurich.
V. S. Lapinskii , M. F. Jacome , G. A. de Veciana, Application-specific clustered VLIW datapaths: early exploration on a parameterized design space, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.8, p.889-903, November 2006[doi>10.1109/TCAD.2002.800451]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Scott A. Mahlke , David C. Lin , William Y. Chen , Richard E. Hank , Roger A. Bringmann, Effective compiler support for predicated execution using the hyperblock, Proceedings of the 25th annual international symposium on Microarchitecture, p.45-54, December 01-04, 1992, Portland, Oregon, USA
Masselos, K., Catthoor, F., Goutis, C. E., and DeMan, H. 1999. Low power mapping of video processing applications on VLIW multimedia processors. In IEEE Alessandro Volta Memorial International Workshop on Low Power Design. Como, Italy.
Bhuvan Middha , Anup Gangwar , Anshul Kumar , M. Balakrishnan , Paolo Ienne, A Trimaran based framework for exploring the design space of VLIW ASIPs with coarse grain functional units, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581203]
Douglas C. Montgomery, Design and Analysis of Experiments, John Wiley & Sons, 2006
Paul Morgan , Richard Taylor , Japheth Hossell , George Bruce , Barry O'Rourke, Automated data cache placement for embedded VLIW ASIPs, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084849]
Maurizio Palesi , Tony Givargis, Multi-objective design space exploration using genetic algorithms, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774804]
Pokam, G. and Bodin, F. 2004. Understanding the energy-delay tradeoff of ILP-based compilation techniques on a VLIW architecture. In 11th Workshop on Compilers for Parallel Computers. Chiemsee, Germany.
Praveen Raghavan , Andy Lambrechts , Murali Jayapala , Francky Catthoor , Diederik Verkest, Distributed loop controller architecture for multi-threading in uni-threaded VLIW processors, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Schlansker, M. S., Rau, B. R., Mahlke, S., Kathail, V., Johnson, R., Anik, S., and Abraham, S. G. 1996. Achieving high levels of instruction-level parallelism with reduced hardware complexity. Tech. Rep. HPL-96-120 (Feb.). HP Laboratories.
Wen-Tsong Shiue , Chaitali Chakrabarti, Memory exploration for low power, embedded systems, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.140-145, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309902]
Viji Srinivasan , David Brooks , Michael Gschwind , Pradip Bose , Victor Zyuban , Philip N. Strenski , Philip G. Emma, Optimizing pipelines for power and performance, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Trimaran. An infrastructure for research in instruction-level parallelism. http://www.trimaran.org/.
Frank Vahid , Tony Givargis, Platform Tuning for Embedded Systems Design, Computer, v.34 n.3, p.112-114, March 2001[doi>10.1109/2.901171]
Vasanth Venkatachalam , Michael Franz, Power reduction techniques for microprocessor systems, ACM Computing Surveys (CSUR), v.37 n.3, p.195-237, September 2005[doi>10.1145/1108956.1108957]
L. While , P. Hingston , L. Barone , S. Huband, A faster algorithm for calculating hypervolume, IEEE Transactions on Evolutionary Computation, v.10 n.1, p.29-38, February 2006[doi>10.1109/TEVC.2005.851275]
WSTS 2006. World semiconductor trade statistics bluebook. http://www.wsts.org/.
