<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>dpc_v5_00_a: Dpc_v5_00_a</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">dpc_v5_00_a
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__dpc__v5__00__a.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Dpc_v5_00_a</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0529113b2996c4ea690dec775cc2af26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="memdesc:ga0529113b2996c4ea690dec775cc2af26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register Offsets.  <a href="#ga0529113b2996c4ea690dec775cc2af26">More...</a><br /></td></tr>
<tr class="separator:ga0529113b2996c4ea690dec775cc2af26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c932560fe84bca116334342ecc8c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga59c932560fe84bca116334342ecc8c04">DPC_STATUS</a>&#160;&#160;&#160;0x004</td></tr>
<tr class="memdesc:ga59c932560fe84bca116334342ecc8c04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register.  <a href="#ga59c932560fe84bca116334342ecc8c04">More...</a><br /></td></tr>
<tr class="separator:ga59c932560fe84bca116334342ecc8c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga570ecc2e3af3f6ec2b40c1983118563b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga570ecc2e3af3f6ec2b40c1983118563b">DPC_ERROR</a>&#160;&#160;&#160;0x008</td></tr>
<tr class="memdesc:ga570ecc2e3af3f6ec2b40c1983118563b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error (R/W)  <a href="#ga570ecc2e3af3f6ec2b40c1983118563b">More...</a><br /></td></tr>
<tr class="separator:ga570ecc2e3af3f6ec2b40c1983118563b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga146d8c1d9fa5085fcb942d8d0ee668c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga146d8c1d9fa5085fcb942d8d0ee668c3">DPC_IRQ_EN</a>&#160;&#160;&#160;0x00C</td></tr>
<tr class="memdesc:ga146d8c1d9fa5085fcb942d8d0ee668c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ Enable.  <a href="#ga146d8c1d9fa5085fcb942d8d0ee668c3">More...</a><br /></td></tr>
<tr class="separator:ga146d8c1d9fa5085fcb942d8d0ee668c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7c113fa1fe9b1e0c89d60a9c969a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga9f7c113fa1fe9b1e0c89d60a9c969a8b">DPC_VERSION</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="memdesc:ga9f7c113fa1fe9b1e0c89d60a9c969a8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Version.  <a href="#ga9f7c113fa1fe9b1e0c89d60a9c969a8b">More...</a><br /></td></tr>
<tr class="separator:ga9f7c113fa1fe9b1e0c89d60a9c969a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf63f48dfcfac24db735af04028654a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#gaf63f48dfcfac24db735af04028654a5e">DPC_SYSDEBUG0</a>&#160;&#160;&#160;0x014</td></tr>
<tr class="memdesc:gaf63f48dfcfac24db735af04028654a5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Debug 0.  <a href="#gaf63f48dfcfac24db735af04028654a5e">More...</a><br /></td></tr>
<tr class="separator:gaf63f48dfcfac24db735af04028654a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207c9929eafd841295df50df130be66e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga207c9929eafd841295df50df130be66e">DPC_SYSDEBUG1</a>&#160;&#160;&#160;0x018</td></tr>
<tr class="memdesc:ga207c9929eafd841295df50df130be66e"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Debug 1.  <a href="#ga207c9929eafd841295df50df130be66e">More...</a><br /></td></tr>
<tr class="separator:ga207c9929eafd841295df50df130be66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5cf10e17ec53b755396d4d18075854f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#gaa5cf10e17ec53b755396d4d18075854f">DPC_SYSDEBUG2</a>&#160;&#160;&#160;0x01C</td></tr>
<tr class="memdesc:gaa5cf10e17ec53b755396d4d18075854f"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Debug 2.  <a href="#gaa5cf10e17ec53b755396d4d18075854f">More...</a><br /></td></tr>
<tr class="separator:gaa5cf10e17ec53b755396d4d18075854f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ede692f046673e35cc1a881427bcf1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga4ede692f046673e35cc1a881427bcf1e">DPC_ACTIVE_SIZE</a>&#160;&#160;&#160;0x020</td></tr>
<tr class="memdesc:ga4ede692f046673e35cc1a881427bcf1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active Size (V x H)  <a href="#ga4ede692f046673e35cc1a881427bcf1e">More...</a><br /></td></tr>
<tr class="separator:ga4ede692f046673e35cc1a881427bcf1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87aa9b0582c90db0875623cce1d565e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga87aa9b0582c90db0875623cce1d565e9">DPC_THRESH_TEMPORAL_VAR</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="memdesc:ga87aa9b0582c90db0875623cce1d565e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allowed inter-frame variance of defective pixels.  <a href="#ga87aa9b0582c90db0875623cce1d565e9">More...</a><br /></td></tr>
<tr class="separator:ga87aa9b0582c90db0875623cce1d565e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd699f47e0f16ba3a8c074ed1c20ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga3bd699f47e0f16ba3a8c074ed1c20ff0">DPC_THRESH_SPATIAL_VAR</a>&#160;&#160;&#160;0x104</td></tr>
<tr class="memdesc:ga3bd699f47e0f16ba3a8c074ed1c20ff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allowed spatial variance beyond which a pixel is characterized as an outlier.  <a href="#ga3bd699f47e0f16ba3a8c074ed1c20ff0">More...</a><br /></td></tr>
<tr class="separator:ga3bd699f47e0f16ba3a8c074ed1c20ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc572203d88b34c7e3b968e99465926e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#gadc572203d88b34c7e3b968e99465926e">DPC_THRESH_PIXEL_AGE</a>&#160;&#160;&#160;0x108</td></tr>
<tr class="memdesc:gadc572203d88b34c7e3b968e99465926e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of frames an outlier pixel has to keep its value within the range specified.  <a href="#gadc572203d88b34c7e3b968e99465926e">More...</a><br /></td></tr>
<tr class="separator:gadc572203d88b34c7e3b968e99465926e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf547e5e55b61a85eff7371738f535110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#gaf547e5e55b61a85eff7371738f535110">DPC_NUM_CANDIDATES</a>&#160;&#160;&#160;0x10C</td></tr>
<tr class="memdesc:gaf547e5e55b61a85eff7371738f535110"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of potential defective pixel candidates stored in FIFO (in previous frame)  <a href="#gaf547e5e55b61a85eff7371738f535110">More...</a><br /></td></tr>
<tr class="separator:gaf547e5e55b61a85eff7371738f535110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ddd158f2aa92aab6e6f21e596553ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga0ddd158f2aa92aab6e6f21e596553ad1">DPC_NUM_DEFECTIVE</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="memdesc:ga0ddd158f2aa92aab6e6f21e596553ad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of pixels being actively interpolated (in previous frame)  <a href="#ga0ddd158f2aa92aab6e6f21e596553ad1">More...</a><br /></td></tr>
<tr class="separator:ga0ddd158f2aa92aab6e6f21e596553ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b27da4a7c6ed2720eb943aecc585ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga0b27da4a7c6ed2720eb943aecc585ad0">DPC_CTL_EN_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga0b27da4a7c6ed2720eb943aecc585ad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPC Control Register bit definition.  <a href="#ga0b27da4a7c6ed2720eb943aecc585ad0">More...</a><br /></td></tr>
<tr class="separator:ga0b27da4a7c6ed2720eb943aecc585ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96af67526c540cd1df3c45c61773474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#gac96af67526c540cd1df3c45c61773474">DPC_CTL_RUE_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:gac96af67526c540cd1df3c45c61773474"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPC Register Update Enable.  <a href="#gac96af67526c540cd1df3c45c61773474">More...</a><br /></td></tr>
<tr class="separator:gac96af67526c540cd1df3c45c61773474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4bcf054ec03c7434a71b4f1dd967216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#gaa4bcf054ec03c7434a71b4f1dd967216">DPC_CTL_CS_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:gaa4bcf054ec03c7434a71b4f1dd967216"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPC Register Clear Status.  <a href="#gaa4bcf054ec03c7434a71b4f1dd967216">More...</a><br /></td></tr>
<tr class="separator:gaa4bcf054ec03c7434a71b4f1dd967216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e3c4a8edea77b333c4cee0e16cc45dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga1e3c4a8edea77b333c4cee0e16cc45dc">DPC_RST_RESET</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga1e3c4a8edea77b333c4cee0e16cc45dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPC Reset Register bit definition.  <a href="#ga1e3c4a8edea77b333c4cee0e16cc45dc">More...</a><br /></td></tr>
<tr class="separator:ga1e3c4a8edea77b333c4cee0e16cc45dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad486ea2b2eceb941e65afeb7f7e5c4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#gad486ea2b2eceb941e65afeb7f7e5c4a1">DPC_RST_AUTORESET</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:gad486ea2b2eceb941e65afeb7f7e5c4a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Reset - Auto-synchronize to SOF.  <a href="#gad486ea2b2eceb941e65afeb7f7e5c4a1">More...</a><br /></td></tr>
<tr class="separator:gad486ea2b2eceb941e65afeb7f7e5c4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c95e14a3177b75af27c9b12e643b823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga2c95e14a3177b75af27c9b12e643b823">DPC_Enable</a>(BaseAddress)</td></tr>
<tr class="memdesc:ga2c95e14a3177b75af27c9b12e643b823"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro enables an DPC instance.  <a href="#ga2c95e14a3177b75af27c9b12e643b823">More...</a><br /></td></tr>
<tr class="separator:ga2c95e14a3177b75af27c9b12e643b823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a633a2711b084c7989e35e2d9ed2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga40a633a2711b084c7989e35e2d9ed2ca">DPC_Disable</a>(BaseAddress)</td></tr>
<tr class="memdesc:ga40a633a2711b084c7989e35e2d9ed2ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro disables an DPC instance.  <a href="#ga40a633a2711b084c7989e35e2d9ed2ca">More...</a><br /></td></tr>
<tr class="separator:ga40a633a2711b084c7989e35e2d9ed2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e04279afddb05256ea54b18c2aa9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#gaa8e04279afddb05256ea54b18c2aa9ba">DPC_RegUpdateEnable</a>(BaseAddress)</td></tr>
<tr class="memdesc:gaa8e04279afddb05256ea54b18c2aa9ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro tells an DPC instance to pick up all the register value changes made so far by the software.  <a href="#gaa8e04279afddb05256ea54b18c2aa9ba">More...</a><br /></td></tr>
<tr class="separator:gaa8e04279afddb05256ea54b18c2aa9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312cbae79bf66c6994e14bdc9bab8b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga312cbae79bf66c6994e14bdc9bab8b90">DPC_RegUpdateDisable</a>(BaseAddress)</td></tr>
<tr class="memdesc:ga312cbae79bf66c6994e14bdc9bab8b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro tells an DPC instance not to update it's configuration registers made so far by the software.  <a href="#ga312cbae79bf66c6994e14bdc9bab8b90">More...</a><br /></td></tr>
<tr class="separator:ga312cbae79bf66c6994e14bdc9bab8b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8600fea114674d211a97f292b0d047ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga8600fea114674d211a97f292b0d047ba">DPC_Reset</a>(BaseAddress)&#160;&#160;&#160;<a class="el" href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c">DPC_WriteReg</a>(BaseAddress, <a class="el" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>, <a class="el" href="group__dpc__v5__00__a.html#ga1e3c4a8edea77b333c4cee0e16cc45dc">DPC_RST_RESET</a>) \</td></tr>
<tr class="memdesc:ga8600fea114674d211a97f292b0d047ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro resets an DPC instance.  <a href="#ga8600fea114674d211a97f292b0d047ba">More...</a><br /></td></tr>
<tr class="separator:ga8600fea114674d211a97f292b0d047ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc5b52acda89788a0303dda290d9e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga6fc5b52acda89788a0303dda290d9e22">DPC_ClearReset</a>(BaseAddress)&#160;&#160;&#160;<a class="el" href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c">DPC_WriteReg</a>(BaseAddress, <a class="el" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>, 0) \</td></tr>
<tr class="memdesc:ga6fc5b52acda89788a0303dda290d9e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro clears the DPC's reset flag (which is set using <a class="el" href="group__dpc__v5__00__a.html#ga8600fea114674d211a97f292b0d047ba" title="This macro resets an DPC instance. ">DPC_Reset()</a>, and returns it to normal operation.  <a href="#ga6fc5b52acda89788a0303dda290d9e22">More...</a><br /></td></tr>
<tr class="separator:ga6fc5b52acda89788a0303dda290d9e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52db66bb6e88b754f14dc95e48b067e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga52db66bb6e88b754f14dc95e48b067e6">DPC_FSyncReset</a>(BaseAddress)&#160;&#160;&#160;<a class="el" href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c">DPC_WriteReg</a>(BaseAddress, <a class="el" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>, <a class="el" href="group__dpc__v5__00__a.html#gad486ea2b2eceb941e65afeb7f7e5c4a1">DPC_RST_AUTORESET</a>) \</td></tr>
<tr class="memdesc:ga52db66bb6e88b754f14dc95e48b067e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro resets a DPC instance, but differs from <a class="el" href="group__dpc__v5__00__a.html#ga8600fea114674d211a97f292b0d047ba" title="This macro resets an DPC instance. ">DPC_Reset()</a> in that it automatically synchronizes to the SOF of the core to prevent tearing.  <a href="#ga52db66bb6e88b754f14dc95e48b067e6">More...</a><br /></td></tr>
<tr class="separator:ga52db66bb6e88b754f14dc95e48b067e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f08e7626245fa4afe7531d6653327b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#gaa8f08e7626245fa4afe7531d6653327b">DPC_ReadReg</a>(BaseAddress,  RegOffset)&#160;&#160;&#160;DPC_In32((BaseAddress) + (RegOffset))</td></tr>
<tr class="memdesc:gaa8f08e7626245fa4afe7531d6653327b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the given register.  <a href="#gaa8f08e7626245fa4afe7531d6653327b">More...</a><br /></td></tr>
<tr class="separator:gaa8f08e7626245fa4afe7531d6653327b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga816aed71b97e61341a3bff03c424e27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c">DPC_WriteReg</a>(BaseAddress,  RegOffset,  Data)&#160;&#160;&#160;DPC_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>
<tr class="memdesc:ga816aed71b97e61341a3bff03c424e27c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write the given register.  <a href="#ga816aed71b97e61341a3bff03c424e27c">More...</a><br /></td></tr>
<tr class="separator:ga816aed71b97e61341a3bff03c424e27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4635883ac3e733ba5d0292fbcda0baa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dpc__v5__00__a.html#ga4635883ac3e733ba5d0292fbcda0baa7">DPC_ClearStatus</a>(BaseAddress)</td></tr>
<tr class="memdesc:ga4635883ac3e733ba5d0292fbcda0baa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro clears the status register of the DPC instance, by first asserting then deasserting the CLEAR_STATUS flag of DPC_CONTROL.  <a href="#ga4635883ac3e733ba5d0292fbcda0baa7">More...</a><br /></td></tr>
<tr class="separator:ga4635883ac3e733ba5d0292fbcda0baa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga4ede692f046673e35cc1a881427bcf1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ede692f046673e35cc1a881427bcf1e">&#9670;&nbsp;</a></span>DPC_ACTIVE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_ACTIVE_SIZE&#160;&#160;&#160;0x020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>Active Size (V x H) </p>

</div>
</div>
<a id="ga6fc5b52acda89788a0303dda290d9e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fc5b52acda89788a0303dda290d9e22">&#9670;&nbsp;</a></span>DPC_ClearReset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_ClearReset</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c">DPC_WriteReg</a>(BaseAddress, <a class="el" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>, 0) \</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>This macro clears the DPC's reset flag (which is set using <a class="el" href="group__dpc__v5__00__a.html#ga8600fea114674d211a97f292b0d047ba" title="This macro resets an DPC instance. ">DPC_Reset()</a>, and returns it to normal operation. </p>
<p>This ClearReset effects the core immediately, and may cause image tearing.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the Xilinx EDK base address of the DPC core (from xparameters.h)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__dpc__v5__00__a.html#ga6fc5b52acda89788a0303dda290d9e22" title="This macro clears the DPC&#39;s reset flag (which is set using DPC_Reset(), and returns it to normal oper...">DPC_ClearReset(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a id="ga4635883ac3e733ba5d0292fbcda0baa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4635883ac3e733ba5d0292fbcda0baa7">&#9670;&nbsp;</a></span>DPC_ClearStatus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_ClearStatus</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c">DPC_WriteReg</a>(BaseAddress, <a class="code" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>, <a class="code" href="group__dpc__v5__00__a.html#gaa8f08e7626245fa4afe7531d6653327b">DPC_ReadReg</a>(BaseAddress, <a class="code" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>) |  <a class="code" href="group__dpc__v5__00__a.html#gaa4bcf054ec03c7434a71b4f1dd967216">DPC_CTL_CS_MASK</a>); \</div><div class="line">   DPC_WriteReg(BaseAddress, <a class="code" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>, <a class="code" href="group__dpc__v5__00__a.html#gaa8f08e7626245fa4afe7531d6653327b">DPC_ReadReg</a>(BaseAddress, <a class="code" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>) &amp; ~<a class="code" href="group__dpc__v5__00__a.html#gaa4bcf054ec03c7434a71b4f1dd967216">DPC_CTL_CS_MASK</a>)</div><div class="ttc" id="group__dpc__v5__00__a_html_ga0529113b2996c4ea690dec775cc2af26"><div class="ttname"><a href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a></div><div class="ttdeci">#define DPC_CONTROL</div><div class="ttdoc">Register Offsets. </div><div class="ttdef"><b>Definition:</b> dpc.h:87</div></div>
<div class="ttc" id="group__dpc__v5__00__a_html_gaa8f08e7626245fa4afe7531d6653327b"><div class="ttname"><a href="group__dpc__v5__00__a.html#gaa8f08e7626245fa4afe7531d6653327b">DPC_ReadReg</a></div><div class="ttdeci">#define DPC_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Read the given register. </div><div class="ttdef"><b>Definition:</b> dpc.h:291</div></div>
<div class="ttc" id="group__dpc__v5__00__a_html_ga816aed71b97e61341a3bff03c424e27c"><div class="ttname"><a href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c">DPC_WriteReg</a></div><div class="ttdeci">#define DPC_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Write the given register. </div><div class="ttdef"><b>Definition:</b> dpc.h:310</div></div>
<div class="ttc" id="group__dpc__v5__00__a_html_gaa4bcf054ec03c7434a71b4f1dd967216"><div class="ttname"><a href="group__dpc__v5__00__a.html#gaa4bcf054ec03c7434a71b4f1dd967216">DPC_CTL_CS_MASK</a></div><div class="ttdeci">#define DPC_CTL_CS_MASK</div><div class="ttdoc">DPC Register Clear Status. </div><div class="ttdef"><b>Definition:</b> dpc.h:109</div></div>
</div><!-- fragment -->
<p>This macro clears the status register of the DPC instance, by first asserting then deasserting the CLEAR_STATUS flag of DPC_CONTROL. </p>
<p>This function only works when the DPC core is enabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the Xilinx EDK base address of the DPC core (from xparameters.h)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__dpc__v5__00__a.html#ga4635883ac3e733ba5d0292fbcda0baa7" title="This macro clears the status register of the DPC instance, by first asserting then deasserting the CL...">DPC_ClearStatus(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a id="ga0529113b2996c4ea690dec775cc2af26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0529113b2996c4ea690dec775cc2af26">&#9670;&nbsp;</a></span>DPC_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_CONTROL&#160;&#160;&#160;0x000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>Register Offsets. </p>
<p>Control register </p>

</div>
</div>
<a id="gaa4bcf054ec03c7434a71b4f1dd967216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4bcf054ec03c7434a71b4f1dd967216">&#9670;&nbsp;</a></span>DPC_CTL_CS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_CTL_CS_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>DPC Register Clear Status. </p>

</div>
</div>
<a id="ga0b27da4a7c6ed2720eb943aecc585ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b27da4a7c6ed2720eb943aecc585ad0">&#9670;&nbsp;</a></span>DPC_CTL_EN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_CTL_EN_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>DPC Control Register bit definition. </p>
<p>DPC Enable </p>

</div>
</div>
<a id="gac96af67526c540cd1df3c45c61773474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac96af67526c540cd1df3c45c61773474">&#9670;&nbsp;</a></span>DPC_CTL_RUE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_CTL_RUE_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>DPC Register Update Enable. </p>

</div>
</div>
<a id="ga40a633a2711b084c7989e35e2d9ed2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40a633a2711b084c7989e35e2d9ed2ca">&#9670;&nbsp;</a></span>DPC_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_Disable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c">DPC_WriteReg</a>(BaseAddress, <a class="code" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>, \</div><div class="line">            <a class="code" href="group__dpc__v5__00__a.html#gaa8f08e7626245fa4afe7531d6653327b">DPC_ReadReg</a>(BaseAddress,  <a class="code" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>) &amp; \</div><div class="line">            ~<a class="code" href="group__dpc__v5__00__a.html#ga0b27da4a7c6ed2720eb943aecc585ad0">DPC_CTL_EN_MASK</a>)</div><div class="ttc" id="group__dpc__v5__00__a_html_ga0529113b2996c4ea690dec775cc2af26"><div class="ttname"><a href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a></div><div class="ttdeci">#define DPC_CONTROL</div><div class="ttdoc">Register Offsets. </div><div class="ttdef"><b>Definition:</b> dpc.h:87</div></div>
<div class="ttc" id="group__dpc__v5__00__a_html_gaa8f08e7626245fa4afe7531d6653327b"><div class="ttname"><a href="group__dpc__v5__00__a.html#gaa8f08e7626245fa4afe7531d6653327b">DPC_ReadReg</a></div><div class="ttdeci">#define DPC_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Read the given register. </div><div class="ttdef"><b>Definition:</b> dpc.h:291</div></div>
<div class="ttc" id="group__dpc__v5__00__a_html_ga816aed71b97e61341a3bff03c424e27c"><div class="ttname"><a href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c">DPC_WriteReg</a></div><div class="ttdeci">#define DPC_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Write the given register. </div><div class="ttdef"><b>Definition:</b> dpc.h:310</div></div>
<div class="ttc" id="group__dpc__v5__00__a_html_ga0b27da4a7c6ed2720eb943aecc585ad0"><div class="ttname"><a href="group__dpc__v5__00__a.html#ga0b27da4a7c6ed2720eb943aecc585ad0">DPC_CTL_EN_MASK</a></div><div class="ttdeci">#define DPC_CTL_EN_MASK</div><div class="ttdoc">DPC Control Register bit definition. </div><div class="ttdef"><b>Definition:</b> dpc.h:107</div></div>
</div><!-- fragment -->
<p>This macro disables an DPC instance. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the Xilinx EDK base address of the DPC core (from xparameters.h)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__dpc__v5__00__a.html#ga40a633a2711b084c7989e35e2d9ed2ca" title="This macro disables an DPC instance. ">DPC_Disable(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a id="ga2c95e14a3177b75af27c9b12e643b823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c95e14a3177b75af27c9b12e643b823">&#9670;&nbsp;</a></span>DPC_Enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_Enable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c">DPC_WriteReg</a>(BaseAddress, <a class="code" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>, \</div><div class="line">            <a class="code" href="group__dpc__v5__00__a.html#gaa8f08e7626245fa4afe7531d6653327b">DPC_ReadReg</a>(BaseAddress, <a class="code" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>) | \</div><div class="line">            <a class="code" href="group__dpc__v5__00__a.html#ga0b27da4a7c6ed2720eb943aecc585ad0">DPC_CTL_EN_MASK</a>)</div><div class="ttc" id="group__dpc__v5__00__a_html_ga0529113b2996c4ea690dec775cc2af26"><div class="ttname"><a href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a></div><div class="ttdeci">#define DPC_CONTROL</div><div class="ttdoc">Register Offsets. </div><div class="ttdef"><b>Definition:</b> dpc.h:87</div></div>
<div class="ttc" id="group__dpc__v5__00__a_html_gaa8f08e7626245fa4afe7531d6653327b"><div class="ttname"><a href="group__dpc__v5__00__a.html#gaa8f08e7626245fa4afe7531d6653327b">DPC_ReadReg</a></div><div class="ttdeci">#define DPC_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Read the given register. </div><div class="ttdef"><b>Definition:</b> dpc.h:291</div></div>
<div class="ttc" id="group__dpc__v5__00__a_html_ga816aed71b97e61341a3bff03c424e27c"><div class="ttname"><a href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c">DPC_WriteReg</a></div><div class="ttdeci">#define DPC_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Write the given register. </div><div class="ttdef"><b>Definition:</b> dpc.h:310</div></div>
<div class="ttc" id="group__dpc__v5__00__a_html_ga0b27da4a7c6ed2720eb943aecc585ad0"><div class="ttname"><a href="group__dpc__v5__00__a.html#ga0b27da4a7c6ed2720eb943aecc585ad0">DPC_CTL_EN_MASK</a></div><div class="ttdeci">#define DPC_CTL_EN_MASK</div><div class="ttdoc">DPC Control Register bit definition. </div><div class="ttdef"><b>Definition:</b> dpc.h:107</div></div>
</div><!-- fragment -->
<p>This macro enables an DPC instance. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the Xilinx EDK base address of the DPC core (from xparameters.h)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__dpc__v5__00__a.html#ga2c95e14a3177b75af27c9b12e643b823" title="This macro enables an DPC instance. ">DPC_Enable(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a id="ga570ecc2e3af3f6ec2b40c1983118563b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga570ecc2e3af3f6ec2b40c1983118563b">&#9670;&nbsp;</a></span>DPC_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_ERROR&#160;&#160;&#160;0x008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>Error (R/W) </p>

</div>
</div>
<a id="ga52db66bb6e88b754f14dc95e48b067e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52db66bb6e88b754f14dc95e48b067e6">&#9670;&nbsp;</a></span>DPC_FSyncReset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_FSyncReset</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c">DPC_WriteReg</a>(BaseAddress, <a class="el" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>, <a class="el" href="group__dpc__v5__00__a.html#gad486ea2b2eceb941e65afeb7f7e5c4a1">DPC_RST_AUTORESET</a>) \</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>This macro resets a DPC instance, but differs from <a class="el" href="group__dpc__v5__00__a.html#ga8600fea114674d211a97f292b0d047ba" title="This macro resets an DPC instance. ">DPC_Reset()</a> in that it automatically synchronizes to the SOF of the core to prevent tearing. </p>
<p>On the next rising-edge of SOF following a call to DPC_AutoSyncReset(), all of the core's configuration registers and outputs will be reset, then the reset flag will be immediately released, allowing the core to immediately resume default operation.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the Xilinx EDK base address of the DPC core (from xparameters.h)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void DPC_AutoSyncReset(u32 BaseAddress); </dd></dl>

</div>
</div>
<a id="ga146d8c1d9fa5085fcb942d8d0ee668c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga146d8c1d9fa5085fcb942d8d0ee668c3">&#9670;&nbsp;</a></span>DPC_IRQ_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_IRQ_EN&#160;&#160;&#160;0x00C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>IRQ Enable. </p>

</div>
</div>
<a id="gaf547e5e55b61a85eff7371738f535110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf547e5e55b61a85eff7371738f535110">&#9670;&nbsp;</a></span>DPC_NUM_CANDIDATES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_NUM_CANDIDATES&#160;&#160;&#160;0x10C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>Total number of potential defective pixel candidates stored in FIFO (in previous frame) </p>

</div>
</div>
<a id="ga0ddd158f2aa92aab6e6f21e596553ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ddd158f2aa92aab6e6f21e596553ad1">&#9670;&nbsp;</a></span>DPC_NUM_DEFECTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_NUM_DEFECTIVE&#160;&#160;&#160;0x110</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>Total number of pixels being actively interpolated (in previous frame) </p>

</div>
</div>
<a id="gaa8f08e7626245fa4afe7531d6653327b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8f08e7626245fa4afe7531d6653327b">&#9670;&nbsp;</a></span>DPC_ReadReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_ReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;DPC_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>Read the given register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the Xilinx EDK base address of the DPC core (from xparameters.h) </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset of the register (defined at top of this file)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the register</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="group__dpc__v5__00__a.html#gaa8f08e7626245fa4afe7531d6653327b" title="Read the given register. ">DPC_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div>
<a id="ga312cbae79bf66c6994e14bdc9bab8b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312cbae79bf66c6994e14bdc9bab8b90">&#9670;&nbsp;</a></span>DPC_RegUpdateDisable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_RegUpdateDisable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c">DPC_WriteReg</a>(BaseAddress, <a class="code" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>, \</div><div class="line">                <a class="code" href="group__dpc__v5__00__a.html#gaa8f08e7626245fa4afe7531d6653327b">DPC_ReadReg</a>(BaseAddress, <a class="code" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>) &amp; \</div><div class="line">                ~<a class="code" href="group__dpc__v5__00__a.html#gac96af67526c540cd1df3c45c61773474">DPC_CTL_RUE_MASK</a>)</div><div class="ttc" id="group__dpc__v5__00__a_html_gac96af67526c540cd1df3c45c61773474"><div class="ttname"><a href="group__dpc__v5__00__a.html#gac96af67526c540cd1df3c45c61773474">DPC_CTL_RUE_MASK</a></div><div class="ttdeci">#define DPC_CTL_RUE_MASK</div><div class="ttdoc">DPC Register Update Enable. </div><div class="ttdef"><b>Definition:</b> dpc.h:108</div></div>
<div class="ttc" id="group__dpc__v5__00__a_html_ga0529113b2996c4ea690dec775cc2af26"><div class="ttname"><a href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a></div><div class="ttdeci">#define DPC_CONTROL</div><div class="ttdoc">Register Offsets. </div><div class="ttdef"><b>Definition:</b> dpc.h:87</div></div>
<div class="ttc" id="group__dpc__v5__00__a_html_gaa8f08e7626245fa4afe7531d6653327b"><div class="ttname"><a href="group__dpc__v5__00__a.html#gaa8f08e7626245fa4afe7531d6653327b">DPC_ReadReg</a></div><div class="ttdeci">#define DPC_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Read the given register. </div><div class="ttdef"><b>Definition:</b> dpc.h:291</div></div>
<div class="ttc" id="group__dpc__v5__00__a_html_ga816aed71b97e61341a3bff03c424e27c"><div class="ttname"><a href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c">DPC_WriteReg</a></div><div class="ttdeci">#define DPC_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Write the given register. </div><div class="ttdef"><b>Definition:</b> dpc.h:310</div></div>
</div><!-- fragment -->
<p>This macro tells an DPC instance not to update it's configuration registers made so far by the software. </p>
<p>When disabled, changes to other configuration registers are stored, but do not effect the core's behavior.</p>
<p>This function only works when the DPC core is enabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the Xilinx EDK base address of the DPC core (from xparameters.h)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__dpc__v5__00__a.html#ga312cbae79bf66c6994e14bdc9bab8b90" title="This macro tells an DPC instance not to update it&#39;s configuration registers made so far by the softwa...">DPC_RegUpdateDisable(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a id="gaa8e04279afddb05256ea54b18c2aa9ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8e04279afddb05256ea54b18c2aa9ba">&#9670;&nbsp;</a></span>DPC_RegUpdateEnable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_RegUpdateEnable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c">DPC_WriteReg</a>(BaseAddress, <a class="code" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>, \</div><div class="line">                <a class="code" href="group__dpc__v5__00__a.html#gaa8f08e7626245fa4afe7531d6653327b">DPC_ReadReg</a>(BaseAddress, <a class="code" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>) | \</div><div class="line">                <a class="code" href="group__dpc__v5__00__a.html#gac96af67526c540cd1df3c45c61773474">DPC_CTL_RUE_MASK</a>)</div><div class="ttc" id="group__dpc__v5__00__a_html_gac96af67526c540cd1df3c45c61773474"><div class="ttname"><a href="group__dpc__v5__00__a.html#gac96af67526c540cd1df3c45c61773474">DPC_CTL_RUE_MASK</a></div><div class="ttdeci">#define DPC_CTL_RUE_MASK</div><div class="ttdoc">DPC Register Update Enable. </div><div class="ttdef"><b>Definition:</b> dpc.h:108</div></div>
<div class="ttc" id="group__dpc__v5__00__a_html_ga0529113b2996c4ea690dec775cc2af26"><div class="ttname"><a href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a></div><div class="ttdeci">#define DPC_CONTROL</div><div class="ttdoc">Register Offsets. </div><div class="ttdef"><b>Definition:</b> dpc.h:87</div></div>
<div class="ttc" id="group__dpc__v5__00__a_html_gaa8f08e7626245fa4afe7531d6653327b"><div class="ttname"><a href="group__dpc__v5__00__a.html#gaa8f08e7626245fa4afe7531d6653327b">DPC_ReadReg</a></div><div class="ttdeci">#define DPC_ReadReg(BaseAddress, RegOffset)</div><div class="ttdoc">Read the given register. </div><div class="ttdef"><b>Definition:</b> dpc.h:291</div></div>
<div class="ttc" id="group__dpc__v5__00__a_html_ga816aed71b97e61341a3bff03c424e27c"><div class="ttname"><a href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c">DPC_WriteReg</a></div><div class="ttdeci">#define DPC_WriteReg(BaseAddress, RegOffset, Data)</div><div class="ttdoc">Write the given register. </div><div class="ttdef"><b>Definition:</b> dpc.h:310</div></div>
</div><!-- fragment -->
<p>This macro tells an DPC instance to pick up all the register value changes made so far by the software. </p>
<p>The registers will be automatically updated on the next rising-edge of the VBlank_in signal on the core. It is up to the user to manually disable the register update after a sufficient amount if time.</p>
<p>This function only works when the DPC core is enabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the Xilinx EDK base address of the DPC core (from xparameters.h)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__dpc__v5__00__a.html#gaa8e04279afddb05256ea54b18c2aa9ba" title="This macro tells an DPC instance to pick up all the register value changes made so far by the softwar...">DPC_RegUpdateEnable(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a id="ga8600fea114674d211a97f292b0d047ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8600fea114674d211a97f292b0d047ba">&#9670;&nbsp;</a></span>DPC_Reset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_Reset</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c">DPC_WriteReg</a>(BaseAddress, <a class="el" href="group__dpc__v5__00__a.html#ga0529113b2996c4ea690dec775cc2af26">DPC_CONTROL</a>, <a class="el" href="group__dpc__v5__00__a.html#ga1e3c4a8edea77b333c4cee0e16cc45dc">DPC_RST_RESET</a>) \</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>This macro resets an DPC instance. </p>
<p>This reset effects the core immediately, and may cause image tearing.</p>
<p>This reset resets the DPC's configuration registers, and holds the core's outputs in their reset state until <a class="el" href="group__dpc__v5__00__a.html#ga6fc5b52acda89788a0303dda290d9e22" title="This macro clears the DPC&#39;s reset flag (which is set using DPC_Reset(), and returns it to normal oper...">DPC_ClearReset()</a> is called.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the Xilinx EDK base address of the DPC core (from xparameters.h)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__dpc__v5__00__a.html#ga8600fea114674d211a97f292b0d047ba" title="This macro resets an DPC instance. ">DPC_Reset(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a id="gad486ea2b2eceb941e65afeb7f7e5c4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad486ea2b2eceb941e65afeb7f7e5c4a1">&#9670;&nbsp;</a></span>DPC_RST_AUTORESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_RST_AUTORESET&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>Software Reset - Auto-synchronize to SOF. </p>

</div>
</div>
<a id="ga1e3c4a8edea77b333c4cee0e16cc45dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e3c4a8edea77b333c4cee0e16cc45dc">&#9670;&nbsp;</a></span>DPC_RST_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_RST_RESET&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>DPC Reset Register bit definition. </p>
<p>Software Reset - Instantaneous </p>

</div>
</div>
<a id="ga59c932560fe84bca116334342ecc8c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59c932560fe84bca116334342ecc8c04">&#9670;&nbsp;</a></span>DPC_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_STATUS&#160;&#160;&#160;0x004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>Status register. </p>

</div>
</div>
<a id="gaf63f48dfcfac24db735af04028654a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf63f48dfcfac24db735af04028654a5e">&#9670;&nbsp;</a></span>DPC_SYSDEBUG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_SYSDEBUG0&#160;&#160;&#160;0x014</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>System Debug 0. </p>

</div>
</div>
<a id="ga207c9929eafd841295df50df130be66e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga207c9929eafd841295df50df130be66e">&#9670;&nbsp;</a></span>DPC_SYSDEBUG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_SYSDEBUG1&#160;&#160;&#160;0x018</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>System Debug 1. </p>

</div>
</div>
<a id="gaa5cf10e17ec53b755396d4d18075854f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5cf10e17ec53b755396d4d18075854f">&#9670;&nbsp;</a></span>DPC_SYSDEBUG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_SYSDEBUG2&#160;&#160;&#160;0x01C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>System Debug 2. </p>

</div>
</div>
<a id="gadc572203d88b34c7e3b968e99465926e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc572203d88b34c7e3b968e99465926e">&#9670;&nbsp;</a></span>DPC_THRESH_PIXEL_AGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_THRESH_PIXEL_AGE&#160;&#160;&#160;0x108</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>Number of frames an outlier pixel has to keep its value within the range specified. </p>

</div>
</div>
<a id="ga3bd699f47e0f16ba3a8c074ed1c20ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bd699f47e0f16ba3a8c074ed1c20ff0">&#9670;&nbsp;</a></span>DPC_THRESH_SPATIAL_VAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_THRESH_SPATIAL_VAR&#160;&#160;&#160;0x104</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>Allowed spatial variance beyond which a pixel is characterized as an outlier. </p>

</div>
</div>
<a id="ga87aa9b0582c90db0875623cce1d565e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87aa9b0582c90db0875623cce1d565e9">&#9670;&nbsp;</a></span>DPC_THRESH_TEMPORAL_VAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_THRESH_TEMPORAL_VAR&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>Allowed inter-frame variance of defective pixels. </p>

</div>
</div>
<a id="ga9f7c113fa1fe9b1e0c89d60a9c969a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f7c113fa1fe9b1e0c89d60a9c969a8b">&#9670;&nbsp;</a></span>DPC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_VERSION&#160;&#160;&#160;0x010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>Version. </p>

</div>
</div>
<a id="ga816aed71b97e61341a3bff03c424e27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga816aed71b97e61341a3bff03c424e27c">&#9670;&nbsp;</a></span>DPC_WriteReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_WriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;DPC_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><code>#include &lt;<a class="el" href="dpc_8h.html">dpc.h</a>&gt;</code></p>

<p>Write the given register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the Xilinx EDK base address of the DPC core (from xparameters.h) </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset of the register (defined at top of this file) </td></tr>
    <tr><td class="paramname">Data</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="group__dpc__v5__00__a.html#ga816aed71b97e61341a3bff03c424e27c" title="Write the given register. ">DPC_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
