

================================================================
== Vivado HLS Report for 'Mat2Array'
================================================================
* Date:           Mon Mar 25 16:43:14 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        fpga_test
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2083321|  2083321|  2083321|  2083321|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_pixel     |  2083320|  2083320|      1929|          -|          -|  1080|    no    |
        | + loop_pixel.1  |     1921|     1921|         3|          1|          1|  1920|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	7  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str84, i32 0, i32 0, [1 x i8]* @p_str85, [1 x i8]* @p_str86, [1 x i8]* @p_str87, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str88, [1 x i8]* @p_str89)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %fb, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 2073600, [9 x i8]* @p_str2, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%fb_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fb_offset)"   --->   Operation 14 'read' 'fb_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_cast = sext i32 %fb_offset_read to i33" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 15 'sext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.80>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %._crit_edge ], [ %row_V, %4 ]"   --->   Operation 17 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.88ns)   --->   "%exitcond1 = icmp eq i11 %t_V, -968" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 18 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 0)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.63ns)   --->   "%row_V = add i11 %t_V, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 20 'add' 'row_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %5, label %1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %t_V, i11 0)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 22 'bitconcatenate' 'p_shl' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl2 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %t_V, i7 0)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 23 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i18 %p_shl2 to i22" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 24 'zext' 'p_shl2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.25ns)   --->   "%ret_V = sub i22 %p_shl, %p_shl2_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 25 'sub' 'ret_V' <Predicate = (!exitcond1)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i22 %ret_V to i33" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 26 'sext' 'tmp_6_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.55ns)   --->   "%sum1 = add i33 %tmp_6_cast, %sext_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 27 'add' 'sum1' <Predicate = (!exitcond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sum1_cast = sext i33 %sum1 to i64" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 28 'sext' 'sum1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%fb_addr = getelementptr i8* %fb, i64 %sum1_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 29 'getelementptr' 'fb_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 30 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str13) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 31 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str13)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 32 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (8.75ns)   --->   "%fb_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %fb_addr, i32 1920)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 33 'writereq' 'fb_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 34 [1/1] (1.76ns)   --->   "br label %2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%t_V_1 = phi i11 [ 0, %1 ], [ %col_V, %3 ]"   --->   Operation 35 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %t_V_1, -128" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 36 'icmp' 'exitcond' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 0)"   --->   Operation 37 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.63ns)   --->   "%col_V = add i11 %t_V_1, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 38 'add' 'col_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 40 'specregionbegin' 'tmp_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 41 'specprotocol' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (3.63ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 42 'read' 'tmp_3' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_4)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 43 'specregionend' 'empty_43' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 44 'specregionbegin' 'tmp_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:243]   --->   Operation 45 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %fb_addr, i8 %tmp_3, i1 true)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 46 'write' <Predicate = (!exitcond)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_2)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:254]   --->   Operation 47 'specregionend' 'empty_44' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "br label %2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 48 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 8.75>
ST_7 : Operation 49 [5/5] (8.75ns)   --->   "%fb_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fb_addr)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 49 'writeresp' 'fb_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 8.75>
ST_8 : Operation 50 [4/5] (8.75ns)   --->   "%fb_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fb_addr)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 50 'writeresp' 'fb_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 8.75>
ST_9 : Operation 51 [3/5] (8.75ns)   --->   "%fb_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fb_addr)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 51 'writeresp' 'fb_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 8.75>
ST_10 : Operation 52 [2/5] (8.75ns)   --->   "%fb_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fb_addr)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 52 'writeresp' 'fb_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 8.75>
ST_11 : Operation 53 [1/5] (8.75ns)   --->   "%fb_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fb_addr)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 53 'writeresp' 'fb_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str13, i32 %tmp)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:255]   --->   Operation 54 'specregionend' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row.V') with incoming values : ('row.V', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:240) [10]  (1.77 ns)

 <State 2>: 4.81ns
The critical path consists of the following:
	'phi' operation ('row.V') with incoming values : ('row.V', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:240) [10]  (0 ns)
	'sub' operation ('ret.V', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253) [21]  (2.26 ns)
	'add' operation ('sum1', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253) [23]  (2.55 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'fb' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253) [26]  (8.75 ns)

 <State 4>: 1.88ns
The critical path consists of the following:
	'phi' operation ('col.V') with incoming values : ('col.V', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:241) [29]  (0 ns)
	'icmp' operation ('exitcond', D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:241) [30]  (1.88 ns)

 <State 5>: 3.63ns
The critical path consists of the following:
	fifo read on port 'img_data_stream_V' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:245) [39]  (3.63 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus write on port 'fb' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253) [41]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus access on port 'fb' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253) [45]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus access on port 'fb' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253) [45]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus access on port 'fb' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253) [45]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus access on port 'fb' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253) [45]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus access on port 'fb' (D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:253) [45]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
