# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_simulate.do}
# vsim -lib xil_defaultlib tb_opt 
# Start time: 00:28:54 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 00:33:19 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 00:33:19 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 00:33:19 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 00:33:19 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 00:33:19 on Jul 20,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:33:19 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 00:33:19 on Jul 20,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found no design-units have changed.
# Optimized design name is tb_opt
# End time: 00:33:20 on Jul 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:33:20 on Jul 20,2023, Elapsed time: 0:04:26
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 00:33:20 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 00:45:35 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Compiling module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Compiling module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Compiling module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 00:45:35 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 00:45:35 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 00:45:35 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 00:45:35 on Jul 20,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 00:45:35 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 00:45:35 on Jul 20,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 19 design-units (out of 22) may be reused.
# Optimizing 3 design-units (inlining 0/22 module instances):
# -- Optimizing module serv_decode(fast)
# -- Optimizing module serv_top(fast)
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(215): (vopt-2685) [TFMPC] - Too few port connections for 'decode'.  Expected 52, found 51.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(215): (vopt-2718) [TFMPC] - Missing connection for port 'o_ext_funct3'.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(461): (vopt-2685) [TFMPC] - Too few port connections for 'csr'.  Expected 37, found 36.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(461): (vopt-2718) [TFMPC] - Missing connection for port 'i_dbg_halt'.
# -- Optimizing module serv_rf_if(fast)
# Optimized design name is tb_opt
# End time: 00:45:35 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 00:45:36 on Jul 20,2023, Elapsed time: 0:12:16
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 00:45:36 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:01:22 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Compiling module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Compiling module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 01:01:22 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:01:22 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 01:01:23 on Jul 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:01:23 on Jul 20,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:01:23 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:01:23 on Jul 20,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 20 design-units (out of 22) may be reused.
# Optimizing 2 design-units (inlining 0/22 module instances):
# -- Optimizing module serv_rf_if(fast)
# -- Optimizing module servant_ram(fast)
# Optimized design name is tb_opt
# End time: 01:01:23 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:01:24 on Jul 20,2023, Elapsed time: 0:15:48
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 01:01:24 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:09:05 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Compiling module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 01:09:05 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:09:05 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 01:09:06 on Jul 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:09:06 on Jul 20,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:09:06 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:09:06 on Jul 20,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 21 design-units (out of 22) may be reused.
# Optimizing 1 design-unit (inlining 0/22 module instances):
# -- Optimizing module serv_rf_if(fast)
# Optimized design name is tb_opt
# End time: 01:09:06 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:09:07 on Jul 20,2023, Elapsed time: 0:07:43
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 01:09:07 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:14:33 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Compiling module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 01:14:34 on Jul 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:14:34 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 01:14:34 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:14:34 on Jul 20,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:14:34 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:14:34 on Jul 20,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 21 design-units (out of 22) may be reused.
# Optimizing 1 design-unit (inlining 0/22 module instances):
# -- Optimizing module serv_rf_if(fast)
# Optimized design name is tb_opt
# End time: 01:14:34 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:14:35 on Jul 20,2023, Elapsed time: 0:05:28
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 01:14:35 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:17:46 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Compiling module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 01:17:46 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:17:46 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 01:17:46 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:17:46 on Jul 20,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:17:46 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:17:46 on Jul 20,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 21 design-units (out of 22) may be reused.
# Optimizing 1 design-unit (inlining 0/22 module instances):
# -- Optimizing module servant_ram(fast)
# Optimized design name is tb_opt
# End time: 01:17:46 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:17:47 on Jul 20,2023, Elapsed time: 0:03:12
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 01:17:47 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:40:43 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Compiling module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Compiling module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 01:40:43 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:40:43 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 01:40:43 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:40:43 on Jul 20,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:40:43 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:40:43 on Jul 20,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 20 design-units (out of 22) may be reused.
# Optimizing 2 design-units (inlining 0/22 module instances):
# -- Optimizing module serv_top(fast)
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(215): (vopt-2685) [TFMPC] - Too few port connections for 'decode'.  Expected 52, found 51.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(215): (vopt-2718) [TFMPC] - Missing connection for port 'o_ext_funct3'.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(463): (vopt-2685) [TFMPC] - Too few port connections for 'csr'.  Expected 37, found 36.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(463): (vopt-2718) [TFMPC] - Missing connection for port 'i_dbg_halt'.
# -- Optimizing module serv_ctrl(fast)
# Optimized design name is tb_opt
# End time: 01:40:44 on Jul 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# End time: 01:40:44 on Jul 20,2023, Elapsed time: 0:22:57
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 01:40:44 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:47:37 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Compiling module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 01:47:37 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:47:37 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 01:47:37 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:47:37 on Jul 20,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:47:37 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:47:37 on Jul 20,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 20 design-units (out of 22) may be reused.
# Optimizing 2 design-units (inlining 0/22 module instances):
# -- Optimizing module serv_top(fast)
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(215): (vopt-2685) [TFMPC] - Too few port connections for 'decode'.  Expected 52, found 51.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(215): (vopt-2718) [TFMPC] - Missing connection for port 'o_ext_funct3'.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(348): (vopt-2685) [TFMPC] - Too few port connections for 'ctrl'.  Expected 22, found 21.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(348): (vopt-2718) [TFMPC] - Missing connection for port 'o_ibus_nxtadr'.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(463): (vopt-2685) [TFMPC] - Too few port connections for 'csr'.  Expected 37, found 36.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(463): (vopt-2718) [TFMPC] - Missing connection for port 'i_dbg_halt'.
# -- Optimizing module serv_ctrl(fast)
# Optimized design name is tb_opt
# End time: 01:47:37 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# End time: 01:47:38 on Jul 20,2023, Elapsed time: 0:06:54
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 01:47:38 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:49:13 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Compiling module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 01:49:13 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:49:13 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 01:49:13 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:49:13 on Jul 20,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:49:13 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:49:13 on Jul 20,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 21 design-units (out of 22) may be reused.
# Optimizing 1 design-unit (inlining 0/22 module instances):
# -- Optimizing module serv_ctrl(fast)
# Optimized design name is tb_opt
# End time: 01:49:14 on Jul 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 01:49:17 on Jul 20,2023, Elapsed time: 0:01:39
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 01:49:17 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:58:39 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Compiling module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Compiling module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Compiling module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 01:58:39 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:58:39 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 01:58:39 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:58:39 on Jul 20,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 01:58:39 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 01:58:39 on Jul 20,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 19 design-units (out of 22) may be reused.
# Optimizing 3 design-units (inlining 0/22 module instances):
# -- Optimizing module serv_top(fast)
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(216): (vopt-2685) [TFMPC] - Too few port connections for 'decode'.  Expected 52, found 51.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(216): (vopt-2718) [TFMPC] - Missing connection for port 'o_ext_funct3'.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(466): (vopt-2685) [TFMPC] - Too few port connections for 'csr'.  Expected 37, found 36.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(466): (vopt-2718) [TFMPC] - Missing connection for port 'i_dbg_halt'.
# -- Optimizing module serv_rf_if(fast)
# -- Optimizing module serv_ctrl(fast)
# Optimized design name is tb_opt
# End time: 01:58:39 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# End time: 01:58:40 on Jul 20,2023, Elapsed time: 0:09:23
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 01:58:40 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:11:39 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Compiling module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Compiling module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 02:11:39 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:11:39 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 02:11:39 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:11:39 on Jul 20,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:11:39 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:11:39 on Jul 20,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 20 design-units (out of 22) may be reused.
# Optimizing 2 design-units (inlining 0/22 module instances):
# -- Optimizing module serv_ctrl(fast)
# -- Optimizing module serv_rf_ram(fast)
# Optimized design name is tb_opt
# End time: 02:11:40 on Jul 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 02:11:41 on Jul 20,2023, Elapsed time: 0:13:01
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 02:11:41 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:13:30 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Compiling module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 02:13:30 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:13:30 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 02:13:30 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:13:30 on Jul 20,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:13:30 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:13:30 on Jul 20,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 21 design-units (out of 22) may be reused.
# Optimizing 1 design-unit (inlining 0/22 module instances):
# -- Optimizing module serv_rf_ram(fast)
# Optimized design name is tb_opt
# End time: 02:13:31 on Jul 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 02:13:34 on Jul 20,2023, Elapsed time: 0:01:53
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 02:13:34 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:19:57 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Compiling module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 02:19:57 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:19:57 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 02:19:57 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:19:57 on Jul 20,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:19:57 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:19:57 on Jul 20,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 21 design-units (out of 22) may be reused.
# Optimizing 1 design-unit (inlining 0/22 module instances):
# -- Optimizing module serv_rf_ram(fast)
# Optimized design name is tb_opt
# End time: 02:19:57 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:19:58 on Jul 20,2023, Elapsed time: 0:06:24
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 02:19:58 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:31:04 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Compiling module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Compiling module serv_state
# -- Compiling module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 02:31:04 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:31:04 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 02:31:04 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:31:04 on Jul 20,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:31:04 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:31:04 on Jul 20,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 19 design-units (out of 22) may be reused.
# Optimizing 3 design-units (inlining 0/22 module instances):
# -- Optimizing module serv_top(fast)
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(218): (vopt-2685) [TFMPC] - Too few port connections for 'decode'.  Expected 52, found 51.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(218): (vopt-2718) [TFMPC] - Missing connection for port 'o_ext_funct3'.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(469): (vopt-2685) [TFMPC] - Too few port connections for 'csr'.  Expected 37, found 36.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(469): (vopt-2718) [TFMPC] - Missing connection for port 'i_dbg_halt'.
# -- Optimizing module serv_state(fast)
# -- Optimizing module serv_rf_if(fast)
# Optimized design name is tb_opt
# End time: 02:31:05 on Jul 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# End time: 02:31:05 on Jul 20,2023, Elapsed time: 0:11:07
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 02:31:05 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:33:22 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Compiling module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Compiling module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 02:33:22 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:33:22 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 02:33:22 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:33:22 on Jul 20,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:33:22 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:33:22 on Jul 20,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 20 design-units (out of 22) may be reused.
# Optimizing 2 design-units (inlining 0/22 module instances):
# -- Optimizing module serv_state(fast)
# -- Optimizing module serv_rf_ram(fast)
# Optimized design name is tb_opt
# End time: 02:33:23 on Jul 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 02:33:23 on Jul 20,2023, Elapsed time: 0:02:18
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 02:33:23 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:37:44 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Skipping module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Compiling module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 02:37:44 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:37:44 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 02:37:44 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:37:44 on Jul 20,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:37:44 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:37:44 on Jul 20,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 21 design-units (out of 22) may be reused.
# Optimizing 1 design-unit (inlining 0/22 module instances):
# -- Optimizing module servant_ram(fast)
# Optimized design name is tb_opt
# End time: 02:37:44 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:37:45 on Jul 20,2023, Elapsed time: 0:04:22
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 02:37:45 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
do mysim.do
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:40:50 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../../src/serv_1.2.1/rtl/serv_alu.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg.v ../../../../../src/serv_1.2.1/rtl/serv_bufreg2.v ../../../../../src/serv_1.2.1/rtl/serv_csr.v ../../../../../src/serv_1.2.1/rtl/serv_ctrl.v ../../../../../src/serv_1.2.1/rtl/serv_decode.v ../../../../../src/serv_1.2.1/rtl/serv_immdec.v ../../../../../src/serv_1.2.1/rtl/serv_mem_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v ../../../../../src/serv_1.2.1/rtl/serv_rf_ram_if.v ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v ../../../../../src/serv_1.2.1/rtl/serv_state.v ../../../../../src/serv_1.2.1/rtl/serv_top.v ../../../../../src/servant_1.2.1/servant/servant.v ../../../../../src/servant_1.2.1/servant/servant_arbiter.v ../../../../../src/servant_1.2.1/servant/servant_gpio.v ../../../../../src/servant_1.2.1/servant/servant_mux.v ../../../../../src/servant_1.2.1/servant/servant_ram.v ../../../../../src/servant_1.2.1/servant/servant_timer.v 
# -- Skipping module serv_alu
# -- Skipping module serv_bufreg
# -- Skipping module serv_bufreg2
# -- Skipping module serv_csr
# -- Compiling module serv_ctrl
# -- Skipping module serv_decode
# -- Skipping module serv_immdec
# -- Skipping module serv_mem_if
# -- Skipping module serv_rf_if
# -- Skipping module serv_rf_ram
# -- Skipping module serv_rf_ram_if
# -- Skipping module serv_rf_top
# -- Skipping module serv_state
# -- Skipping module serv_top
# -- Skipping module servant
# -- Skipping module servant_arbiter
# -- Skipping module servant_gpio
# -- Skipping module servant_mux
# -- Skipping module servant_ram
# -- Skipping module servant_timer
# 
# Top level modules:
# 	servant
# End time: 02:40:50 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:40:50 on Jul 20,2023
# vlog -reportprogress 300 -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../" "+incdir+../../../../servant_1.2.1.srcs/sources_1/new" ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv 
# -- Skipping module tb
# 
# Top level modules:
# 	tb
# End time: 02:40:50 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:40:50 on Jul 20,2023
# vlog -reportprogress 300 -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:40:50 on Jul 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 02:40:50 on Jul 20,2023
# vopt -reportprogress 300 "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 
# 
# Top level modules:
# 	tb
# 	glbl
# 
# Analyzing design...
# -- Loading module tb
# -- Loading module glbl
# -- Loading module servant
# -- Loading module servant_arbiter
# -- Loading module servant_mux
# -- Loading module servant_ram
# -- Loading module servant_gpio
# -- Loading module serv_rf_top
# -- Loading module serv_top
# -- Loading module serv_state
# -- Loading module serv_decode
# -- Loading module serv_immdec
# -- Loading module serv_bufreg
# -- Loading module serv_bufreg2
# -- Loading module serv_ctrl
# -- Loading module serv_alu
# -- Loading module serv_rf_if
# -- Loading module serv_mem_if
# -- Loading module serv_csr
# -- Loading module serv_rf_ram_if
# -- Loading module serv_rf_ram
# -- Loading module servant_timer
# Incremental compilation check found 20 design-units (out of 22) may be reused.
# Optimizing 2 design-units (inlining 0/22 module instances):
# -- Optimizing module serv_top(fast)
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(218): (vopt-2685) [TFMPC] - Too few port connections for 'decode'.  Expected 52, found 51.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(218): (vopt-2718) [TFMPC] - Missing connection for port 'o_ext_funct3'.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(469): (vopt-2685) [TFMPC] - Too few port connections for 'csr'.  Expected 37, found 36.
# ** Warning: ../../../../../src/serv_1.2.1/rtl/serv_top.v(469): (vopt-2718) [TFMPC] - Missing connection for port 'i_dbg_halt'.
# -- Optimizing module serv_ctrl(fast)
# Optimized design name is tb_opt
# End time: 02:40:51 on Jul 20,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# End time: 02:40:51 on Jul 20,2023, Elapsed time: 0:03:06
# Errors: 0, Warnings: 2
# vsim -lib xil_defaultlib tb_opt 
# Start time: 02:40:51 on Jul 20,2023
# Loading sv_std.std
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# 1
# 1
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb(fast)
# Loading work.servant(fast)
# Loading work.servant_timer(fast)
# Loading work.servant_arbiter(fast)
# Loading work.servant_mux(fast)
# Loading work.servant_ram(fast)
# Loading work.servant_gpio(fast)
# Loading work.serv_rf_top(fast)
# Loading work.serv_top(fast)
# Loading work.serv_state(fast)
# Loading work.serv_decode(fast)
# Loading work.serv_immdec(fast)
# Loading work.serv_bufreg(fast)
# Loading work.serv_bufreg2(fast)
# Loading work.serv_ctrl(fast)
# Loading work.serv_alu(fast)
# Loading work.serv_rf_if(fast)
# Loading work.serv_mem_if(fast)
# Loading work.serv_csr(fast)
# Loading work.serv_rf_ram_if(fast)
# Loading work.serv_rf_ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_waddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (8) for port 'i_raddr'. The port definition is at: ../../../../../src/serv_1.2.1/rtl/serv_rf_ram.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb/udt/cpu/rf_ram File: ../../../../../src/serv_1.2.1/rtl/serv_rf_top.v Line: 122
# No design specified
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv(39)
#    Time: 100004 ns  Iteration: 0  Instance: /tb
# Break at ../../../../servant_1.2.1.srcs/sim_1/new/tb.sv line 39
# End time: 02:42:21 on Jul 20,2023, Elapsed time: 0:01:30
# Errors: 0, Warnings: 2
