// Seed: 3563837112
module module_0 (
    input wor void id_0
);
  wire id_2;
  assign module_1.id_2 = 0;
  tri1 id_3 = 1, id_4;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wor id_3,
    output tri0 id_4,
    input uwire id_5,
    output tri1 id_6,
    input supply0 id_7,
    input wand id_8,
    output tri id_9,
    input tri0 id_10
);
  always id_9 = 1;
  assign id_4 = 1'b0;
  module_0 modCall_1 (id_0);
  wire id_12;
endmodule
