$date
	Fri Dec  1 11:31:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 8 ! out_data [7:0] $end
$var reg 1 " clk $end
$var reg 8 # in_data [7:0] $end
$var reg 1 $ reset $end
$scope module u_register $end
$var wire 1 " clk $end
$var wire 8 % in [7:0] $end
$var wire 1 $ reset $end
$var reg 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b10101010 %
1$
b10101010 #
0"
bx !
$end
#5
b10101010 !
b10101010 &
1"
#10
0"
#12
0$
#15
b0 !
b0 &
1"
#20
0"
#22
1$
#25
b10101010 !
b10101010 &
1"
#30
0"
#35
1"
#37
b11000101 #
b11000101 %
#40
0"
#45
b11000101 !
b11000101 &
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
