
*** Running vivado
    with args -log lenetSynthMatlab_fixpt.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lenetSynthMatlab_fixpt.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lenetSynthMatlab_fixpt.tcl -notrace
Command: open_checkpoint /home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_fixpt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1186.266 ; gain = 0.000 ; free physical = 1999 ; free virtual = 4307
INFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1942.234 ; gain = 755.969 ; free physical = 1257 ; free virtual = 3567
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1984.250 ; gain = 42.016 ; free physical = 1250 ; free virtual = 3561

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1358d8657

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1252 ; free virtual = 3562

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1358d8657

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1273 ; free virtual = 3583
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 144cac4dc

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1273 ; free virtual = 3583
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c1c8aff7

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1273 ; free virtual = 3583
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c1c8aff7

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1273 ; free virtual = 3583
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 7560c457

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1273 ; free virtual = 3583
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 7560c457

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1273 ; free virtual = 3583
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1273 ; free virtual = 3583
Ending Logic Optimization Task | Checksum: 7560c457

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1273 ; free virtual = 3583

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7560c457

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1272 ; free virtual = 3583

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7560c457

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1272 ; free virtual = 3583
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_fixpt_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lenetSynthMatlab_fixpt_drc_opted.rpt -pb lenetSynthMatlab_fixpt_drc_opted.pb -rpx lenetSynthMatlab_fixpt_drc_opted.rpx
Command: report_drc -file lenetSynthMatlab_fixpt_drc_opted.rpt -pb lenetSynthMatlab_fixpt_drc_opted.pb -rpx lenetSynthMatlab_fixpt_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tyrian/xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_fixpt_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2036.871 ; gain = 0.000 ; free physical = 1231 ; free virtual = 3544
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0be941d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2036.871 ; gain = 0.000 ; free physical = 1231 ; free virtual = 3544
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2036.871 ; gain = 0.000 ; free physical = 1231 ; free virtual = 3544

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d8d6377b

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2036.871 ; gain = 0.000 ; free physical = 1227 ; free virtual = 3540

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a0390a9c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2047.516 ; gain = 10.645 ; free physical = 1219 ; free virtual = 3533

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a0390a9c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2047.516 ; gain = 10.645 ; free physical = 1219 ; free virtual = 3533
Phase 1 Placer Initialization | Checksum: 1a0390a9c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2047.516 ; gain = 10.645 ; free physical = 1219 ; free virtual = 3533

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 182ffa941

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1216 ; free virtual = 3530

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2079.531 ; gain = 0.000 ; free physical = 1202 ; free virtual = 3519

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 18ecc37d8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1204 ; free virtual = 3520
Phase 2 Global Placement | Checksum: 1e7f117e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1203 ; free virtual = 3520

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e7f117e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1203 ; free virtual = 3520

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c5c5e03f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1202 ; free virtual = 3519

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20f26e67e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1202 ; free virtual = 3519

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 127cc1b5a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1202 ; free virtual = 3519

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 278637b07

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1198 ; free virtual = 3515

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e7a609b1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1198 ; free virtual = 3515

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e7a609b1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1198 ; free virtual = 3515
Phase 3 Detail Placement | Checksum: 1e7a609b1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1198 ; free virtual = 3515

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 165930408

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 165930408

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1197 ; free virtual = 3514
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.607. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: dcc7b625

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1197 ; free virtual = 3514
Phase 4.1 Post Commit Optimization | Checksum: dcc7b625

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1197 ; free virtual = 3514

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dcc7b625

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1199 ; free virtual = 3516

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: dcc7b625

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1199 ; free virtual = 3516

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19a9f20ef

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1199 ; free virtual = 3516
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19a9f20ef

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1199 ; free virtual = 3516
Ending Placer Task | Checksum: 13da5c20c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1209 ; free virtual = 3526
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1209 ; free virtual = 3526
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2079.531 ; gain = 0.000 ; free physical = 1201 ; free virtual = 3523
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_fixpt_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lenetSynthMatlab_fixpt_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2079.531 ; gain = 0.000 ; free physical = 1198 ; free virtual = 3516
INFO: [runtcl-4] Executing : report_utilization -file lenetSynthMatlab_fixpt_utilization_placed.rpt -pb lenetSynthMatlab_fixpt_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2079.531 ; gain = 0.000 ; free physical = 1206 ; free virtual = 3524
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lenetSynthMatlab_fixpt_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2079.531 ; gain = 0.000 ; free physical = 1206 ; free virtual = 3524
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2079.531 ; gain = 0.000 ; free physical = 1199 ; free virtual = 3523
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_fixpt_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 4093873c ConstDB: 0 ShapeSum: fd123ad0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 13d164b42

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2203.152 ; gain = 123.621 ; free physical = 995 ; free virtual = 3318
Post Restoration Checksum: NetGraph: 9ca9366b NumContArr: a06d14d7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13d164b42

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2203.152 ; gain = 123.621 ; free physical = 995 ; free virtual = 3319

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13d164b42

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2216.152 ; gain = 136.621 ; free physical = 979 ; free virtual = 3303

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13d164b42

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2216.152 ; gain = 136.621 ; free physical = 979 ; free virtual = 3303
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c3591518

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 974 ; free virtual = 3298
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.761  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 117b56200

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 971 ; free virtual = 3295

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 233337af4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.515  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b1af5193

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292
Phase 4 Rip-up And Reroute | Checksum: 1b1af5193

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b1af5193

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b1af5193

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292
Phase 5 Delay and Skew Optimization | Checksum: 1b1af5193

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 235d4edc5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.515  | TNS=0.000  | WHS=0.100  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 235d4edc5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292
Phase 6 Post Hold Fix | Checksum: 235d4edc5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.197197 %
  Global Horizontal Routing Utilization  = 0.299162 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1dd34829d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1dd34829d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2226.418 ; gain = 146.887 ; free physical = 968 ; free virtual = 3292

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bd7ae86f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2226.418 ; gain = 146.887 ; free physical = 968 ; free virtual = 3292

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.515  | TNS=0.000  | WHS=0.100  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1bd7ae86f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2226.418 ; gain = 146.887 ; free physical = 968 ; free virtual = 3292
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2226.418 ; gain = 146.887 ; free physical = 984 ; free virtual = 3308

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2226.418 ; gain = 146.887 ; free physical = 984 ; free virtual = 3308
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2226.418 ; gain = 0.000 ; free physical = 977 ; free virtual = 3306
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_fixpt_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lenetSynthMatlab_fixpt_drc_routed.rpt -pb lenetSynthMatlab_fixpt_drc_routed.pb -rpx lenetSynthMatlab_fixpt_drc_routed.rpx
Command: report_drc -file lenetSynthMatlab_fixpt_drc_routed.rpt -pb lenetSynthMatlab_fixpt_drc_routed.pb -rpx lenetSynthMatlab_fixpt_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_fixpt_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lenetSynthMatlab_fixpt_methodology_drc_routed.rpt -pb lenetSynthMatlab_fixpt_methodology_drc_routed.pb -rpx lenetSynthMatlab_fixpt_methodology_drc_routed.rpx
Command: report_methodology -file lenetSynthMatlab_fixpt_methodology_drc_routed.rpt -pb lenetSynthMatlab_fixpt_methodology_drc_routed.pb -rpx lenetSynthMatlab_fixpt_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_fixpt_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lenetSynthMatlab_fixpt_power_routed.rpt -pb lenetSynthMatlab_fixpt_power_summary_routed.pb -rpx lenetSynthMatlab_fixpt_power_routed.rpx
Command: report_power -file lenetSynthMatlab_fixpt_power_routed.rpt -pb lenetSynthMatlab_fixpt_power_summary_routed.pb -rpx lenetSynthMatlab_fixpt_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lenetSynthMatlab_fixpt_route_status.rpt -pb lenetSynthMatlab_fixpt_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file lenetSynthMatlab_fixpt_timing_summary_routed.rpt -pb lenetSynthMatlab_fixpt_timing_summary_routed.pb -rpx lenetSynthMatlab_fixpt_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file lenetSynthMatlab_fixpt_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file lenetSynthMatlab_fixpt_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lenetSynthMatlab_fixpt_bus_skew_routed.rpt -pb lenetSynthMatlab_fixpt_bus_skew_routed.pb -rpx lenetSynthMatlab_fixpt_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec 10 15:26:16 2018...
