# reconfigurable Computing
> Designing Protocol Processing Systems with Vivado High-Level Synthesis

## Parts
* [64-FIFO Implementantion 32 bits words](1/readme2.md)
* [Data flow-system implementation](1/readme2.md)
* [64-FIFO and Data flow-system in a integrated design](1/readme2.md)
 
## Setup
Vivado 2017.4 and Vivado HLS 2017.4 XilinxÂ® 

To run the project:
1. Install Vivado 2017.4 HL design edition (full version)
   * SoC -> Zynq 7000

