$date
	Wed Oct 29 15:00:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module asy4up_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var reg 4 $ Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
0"
b0 !
$end
#5
b1111 !
b1111 $
1#
1"
#10
0#
#15
b1110 !
b1110 $
1#
#20
0#
#25
b1101 !
b1101 $
1#
#30
0#
#35
b1100 !
b1100 $
1#
#40
0#
#45
b1011 !
b1011 $
1#
#50
0#
#55
b1010 !
b1010 $
1#
#60
0#
#65
b1001 !
b1001 $
1#
#70
0#
#75
b1000 !
b1000 $
1#
#80
0#
#85
b111 !
b111 $
1#
#90
0#
#95
b110 !
b110 $
1#
#100
0#
#105
b101 !
b101 $
1#
#110
0#
#115
b100 !
b100 $
1#
#120
0#
#125
b11 !
b11 $
1#
#130
0#
#135
b10 !
b10 $
1#
#140
0#
#145
b1 !
b1 $
1#
#150
0#
#155
b0 !
b0 $
1#
#160
0#
#165
b1111 !
b1111 $
1#
#170
0#
#175
b1110 !
b1110 $
1#
#180
0#
#185
b1101 !
b1101 $
1#
#190
0#
#195
b1100 !
b1100 $
1#
#200
0#
#205
b1011 !
b1011 $
1#
