Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Aug 16 13:19:40 2024
| Host         : LAPTOP-RVVGJBA6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Pulse_Generator_control_sets_placed.rpt
| Design       : Pulse_Generator
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |             189 |           64 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              83 |           28 |
| Yes          | No                    | Yes                    |             164 |           55 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |               Enable Signal               |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG     | BD/PG_Current_State_reg[1]                | system_reset_sw_IBUF                     |                1 |              1 |         1.00 |
|  BD/Decrease_Value |                                           | Decrease_Again0                          |                1 |              1 |         1.00 |
|  BD/Increase_Value |                                           | Increase_Again0                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG     | BD/E[0]                                   | system_reset_sw_IBUF                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     |                                           |                                          |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG     | Seg_Current_State                         | system_reset_sw_IBUF                     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG     | Program_Flick                             | system_reset_sw_IBUF                     |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG     | p_0_in                                    | Seg_Register.segment_counter[16]_i_1_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG     | BD/LED_Process.led_start_reg[0]           | system_reset_sw_IBUF                     |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG     | p_0_in                                    |                                          |                7 |             17 |         2.43 |
|  clk_IBUF_BUFG     | BD/Scroll_Display_Clock.index_2_reg[1][0] | system_reset_sw_IBUF                     |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG     | BD/btnC_memory                            | system_reset_sw_IBUF                     |               30 |            105 |         3.50 |
|  clk_IBUF_BUFG     | BD/Full_Count_Signal0                     |                                          |               21 |            108 |         5.14 |
|  clk_IBUF_BUFG     |                                           | system_reset_sw_IBUF                     |               62 |            187 |         3.02 |
+--------------------+-------------------------------------------+------------------------------------------+------------------+----------------+--------------+


