#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 11 12:09:16 2023
# Process ID: 76720
# Current directory: C:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.runs/design_1_forw_back_0_0_synth_1
# Command line: vivado.exe -log design_1_forw_back_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_forw_back_0_0.tcl
# Log file: C:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.runs/design_1_forw_back_0_0_synth_1/design_1_forw_back_0_0.vds
# Journal file: C:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.runs/design_1_forw_back_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_forw_back_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/LTL/Desktop/Zynq-7020-HLS/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_forw_back_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 91360 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 837.098 ; gain = 179.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_forw_back_0_0' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ip/design_1_forw_back_0_0/synth/design_1_forw_back_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'forw_back' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back.v:12]
	Parameter ap_ST_fsm_state1 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state6 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state7 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state8 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state9 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state10 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state14 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state15 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state16 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state17 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state18 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state22 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 79'b0000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 79'b0000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 79'b0000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 79'b0000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 79'b0000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 79'b0000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 79'b0000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 79'b0000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 79'b0000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 79'b0000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 79'b0000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 79'b0000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 79'b0000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 79'b0000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 79'b0000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 79'b0000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 79'b0000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 79'b0000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 79'b0000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 79'b0000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 79'b0000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 79'b0000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 79'b0000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 79'b0000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 79'b0000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 79'b0000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 79'b0000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 79'b0000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 79'b0000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 79'b0000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 79'b0000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 79'b0000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 79'b0000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 79'b0000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 79'b0000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 79'b0000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 79'b0000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 79'b0000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 79'b0000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 79'b0000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 79'b0000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 79'b0000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 79'b0000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage0 bound to: 79'b0000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 79'b0000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 79'b0000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 79'b0000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 79'b0000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 79'b0000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 79'b0000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 79'b0000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage0 bound to: 79'b0000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 79'b0000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 79'b0000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 79'b0000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 79'b0000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 79'b0000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 79'b0001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 79'b0010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp9_stage0 bound to: 79'b0100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 79'b1000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back.v:250]
INFO: [Synth 8-6157] synthesizing module 'forw_back_conv_kevdy' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_conv_kevdy.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forw_back_conv_kevdy_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_conv_kevdy.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_conv_kevdy.v:19]
INFO: [Synth 8-3876] $readmem data file './forw_back_conv_kevdy_ram.dat' is read successfully [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_conv_kevdy.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_conv_kevdy_ram' (1#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_conv_kevdy.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_conv_kevdy' (2#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_conv_kevdy.v:43]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fc_hiddxdS' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_hiddxdS.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 720 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forw_back_fc_hiddxdS_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_hiddxdS.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 720 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_hiddxdS.v:19]
INFO: [Synth 8-3876] $readmem data file './forw_back_fc_hiddxdS_ram.dat' is read successfully [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_hiddxdS.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fc_hiddxdS_ram' (3#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_hiddxdS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fc_hiddxdS' (4#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_hiddxdS.v:43]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fc_hiddyd2' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_hiddyd2.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 200 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forw_back_fc_hiddyd2_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_hiddyd2.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 200 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_hiddyd2.v:19]
INFO: [Synth 8-3876] $readmem data file './forw_back_fc_hiddyd2_ram.dat' is read successfully [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_hiddyd2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fc_hiddyd2_ram' (5#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_hiddyd2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fc_hiddyd2' (6#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_hiddyd2.v:43]
INFO: [Synth 8-6157] synthesizing module 'forw_back_mnist_dzec' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_mnist_dzec.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 900 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forw_back_mnist_dzec_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_mnist_dzec.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 900 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_mnist_dzec.v:19]
INFO: [Synth 8-3876] $readmem data file './forw_back_mnist_dzec_ram.dat' is read successfully [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_mnist_dzec.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_mnist_dzec_ram' (7#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_mnist_dzec.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_mnist_dzec' (8#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_mnist_dzec.v:43]
INFO: [Synth 8-6157] synthesizing module 'forw_back_max_pooAem' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_max_pooAem.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 196 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forw_back_max_pooAem_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_max_pooAem.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 196 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_max_pooAem.v:19]
INFO: [Synth 8-3876] $readmem data file './forw_back_max_pooAem_ram.dat' is read successfully [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_max_pooAem.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_max_pooAem_ram' (9#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_max_pooAem.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_max_pooAem' (10#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_max_pooAem.v:43]
INFO: [Synth 8-6157] synthesizing module 'forward_max_poo_ofYi' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_max_poo_ofYi.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forward_max_poo_ofYi_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_max_poo_ofYi.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_max_poo_ofYi.v:19]
INFO: [Synth 8-3876] $readmem data file './forward_max_poo_ofYi_ram.dat' is read successfully [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_max_poo_ofYi.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forward_max_poo_ofYi_ram' (11#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_max_poo_ofYi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forward_max_poo_ofYi' (12#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_max_poo_ofYi.v:43]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fc_out_DeQ' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_out_DeQ.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forw_back_fc_out_DeQ_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_out_DeQ.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_out_DeQ.v:19]
INFO: [Synth 8-3876] $readmem data file './forw_back_fc_out_DeQ_ram.dat' is read successfully [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_out_DeQ.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fc_out_DeQ_ram' (13#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_out_DeQ.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fc_out_DeQ' (14#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fc_out_DeQ.v:43]
INFO: [Synth 8-6157] synthesizing module 'forward_fc_out_2_0' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_fc_out_2_0.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forward_fc_out_2_0_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_fc_out_2_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_fc_out_2_0.v:19]
INFO: [Synth 8-3876] $readmem data file './forward_fc_out_2_0_ram.dat' is read successfully [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_fc_out_2_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forward_fc_out_2_0_ram' (15#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_fc_out_2_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forward_fc_out_2_0' (16#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_fc_out_2_0.v:43]
INFO: [Synth 8-6157] synthesizing module 'forw_back_ctrl_s_axi' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_ctrl_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_FLAG_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_FLAG_CTRL bound to: 7'b0010100 
	Parameter ADDR_IN_R_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_IN_R_CTRL bound to: 7'b0011100 
	Parameter ADDR_CONV1_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_CONV1_CTRL bound to: 7'b0100100 
	Parameter ADDR_CONV2_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_CONV2_CTRL bound to: 7'b0101100 
	Parameter ADDR_FC1_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_FC1_CTRL bound to: 7'b0110100 
	Parameter ADDR_FC2_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_FC2_CTRL bound to: 7'b0111100 
	Parameter ADDR_OUT_R_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_OUT_R_CTRL bound to: 7'b1000100 
	Parameter ADDR_LABEL_R_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_LABEL_R_CTRL bound to: 7'b1001100 
	Parameter ADDR_LR_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_LR_CTRL bound to: 7'b1010100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_ctrl_s_axi.v:247]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_ctrl_s_axi' (17#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_ctrl_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_throttl' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_throttl' (18#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_write' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_fifo' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_fifo' (19#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_reg_slice' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_reg_slice' (20#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_fifo__parameterized0' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_fifo__parameterized0' (20#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_buffer' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_buffer' (21#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_fifo__parameterized1' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_fifo__parameterized1' (21#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_fifo__parameterized2' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_fifo__parameterized2' (21#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_write' (22#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_read' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_buffer__parameterized0' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_buffer__parameterized0' (22#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'forw_back_data_m_axi_reg_slice__parameterized0' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_reg_slice__parameterized0' (22#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi_read' (23#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_data_m_axi' (24#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'forward' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward.v:10]
	Parameter ap_ST_fsm_state1 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 132'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 132'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 132'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 132'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 132'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 132'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 132'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 132'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 132'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 132'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 132'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 132'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 132'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 132'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 132'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 132'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 132'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 132'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 132'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 132'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 132'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 132'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 132'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 132'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 132'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 132'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 132'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 132'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 132'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 132'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 132'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 132'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 132'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 132'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 132'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 132'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 132'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 132'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 132'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 132'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 132'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 132'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 132'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 132'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 132'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 132'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 132'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 132'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 132'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 132'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 132'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 132'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 132'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 132'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 132'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 132'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 132'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 132'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 132'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 132'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 132'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 132'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 132'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward.v:273]
INFO: [Synth 8-6157] synthesizing module 'forward_conv_out_1' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_conv_out_1.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forward_conv_out_1_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_conv_out_1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_conv_out_1.v:19]
INFO: [Synth 8-3876] $readmem data file './forward_conv_out_1_ram.dat' is read successfully [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_conv_out_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forward_conv_out_1_ram' (25#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_conv_out_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forward_conv_out_1' (26#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_conv_out_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'forward_conv_out_2' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_conv_out_2.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'forward_conv_out_2_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_conv_out_2.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_conv_out_2.v:19]
INFO: [Synth 8-3876] $readmem data file './forward_conv_out_2_ram.dat' is read successfully [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_conv_out_2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'forward_conv_out_2_ram' (27#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_conv_out_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'forward_conv_out_2' (28#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward_conv_out_2.v:43]
INFO: [Synth 8-6157] synthesizing module 'MaxPool2d_1' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d_1.v:82]
INFO: [Synth 8-6157] synthesizing module 'forw_back_sitofp_dEe' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_sitofp_dEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_sitofp_4_no_dsp_32' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_sitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_sitofp_4_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_sitofp_4_no_dsp_32' (43#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_sitofp_dEe' (44#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_sitofp_dEe.v:8]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fcmp_32eOg' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fcmp_32eOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_fcmp_0_no_dsp_32' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fcmp_0_no_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_fcmp_0_no_dsp_32' (50#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fcmp_32eOg' (51#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fcmp_32eOg.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d_1.v:637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d_1.v:639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d_1.v:687]
INFO: [Synth 8-6155] done synthesizing module 'MaxPool2d_1' (52#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'MaxPool2d' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d.v:82]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d.v:637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d.v:639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d.v:687]
INFO: [Synth 8-6155] done synthesizing module 'MaxPool2d' (53#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv2d_4' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_4.v:73]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fadd_32bkb' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fadd_32bkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_fadd_3_full_dsp_32' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fadd_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_fadd_3_full_dsp_32' (63#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fadd_32bkb' (64#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fadd_32bkb.v:8]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fmul_32cud' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fmul_32cud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_fmul_2_max_dsp_32' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_fmul_2_max_dsp_32' (72#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fmul_32cud' (73#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fmul_32cud.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Conv2d_4' (74#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv2d_3' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_3.v:73]
INFO: [Synth 8-6155] done synthesizing module 'Conv2d_3' (75#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fptruncg8j' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fptruncg8j.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_fptrunc_0_no_dsp_64' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fptrunc_0_no_dsp_64.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_fptrunc_0_no_dsp_64' (78#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fptruncg8j' (79#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fptruncg8j.v:8]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fpext_3hbi' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fpext_3hbi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_fpext_0_no_dsp_32' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fpext_0_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_fpext_0_no_dsp_32' (80#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fpext_3hbi' (81#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fpext_3hbi.v:8]
INFO: [Synth 8-6157] synthesizing module 'forw_back_dadd_64ibs' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_dadd_64ibs.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_dadd_3_full_dsp_64' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_dadd_3_full_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_dadd_3_full_dsp_64' (90#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_dadd_64ibs' (91#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_dadd_64ibs.v:8]
INFO: [Synth 8-6157] synthesizing module 'forw_back_dmul_64jbC' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_dmul_64jbC.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_dmul_4_max_dsp_64' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_dmul_4_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_dmul_4_max_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_dmul_4_max_dsp_64' (93#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_dmul_64jbC' (94#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_dmul_64jbC.v:8]
INFO: [Synth 8-6157] synthesizing module 'forw_back_ddiv_64kbM' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_ddiv_64kbM.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 31 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_ddiv_29_no_dsp_64' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_ddiv_29_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 29 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_ddiv_29_no_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_ddiv_29_no_dsp_64' (99#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_ddiv_29_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_ddiv_64kbM' (100#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_ddiv_64kbM.v:8]
INFO: [Synth 8-6157] synthesizing module 'forw_back_dexp_64lbW' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_dexp_64lbW.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 18 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_dexp_16_full_dsp_64' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_dexp_16_full_dsp_64.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 1 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 16 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_dexp_16_full_dsp_64.vhd:205]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_dexp_16_full_dsp_64' (115#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_dexp_16_full_dsp_64.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_dexp_64lbW' (116#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_dexp_64lbW.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward.v:2150]
INFO: [Synth 8-6155] done synthesizing module 'forward' (117#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward.v:10]
INFO: [Synth 8-6157] synthesizing module 'backward' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:10]
	Parameter ap_ST_fsm_state1 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 109'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 109'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 109'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 109'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 109'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 109'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 109'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 109'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 109'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 109'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 109'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 109'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 109'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 109'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 109'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 109'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 109'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 109'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 109'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 109'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 109'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 109'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 109'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 109'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 109'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 109'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 109'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 109'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 109'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 109'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 109'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 109'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 109'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 109'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 109'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 109'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 109'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 109'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 109'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 109'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 109'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 109'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 109'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 109'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 109'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 109'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 109'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 109'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 109'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 109'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 109'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 109'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 109'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 109'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 109'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 109'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 109'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 109'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 109'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 109'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 109'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 109'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:340]
INFO: [Synth 8-6157] synthesizing module 'backward_grad_2' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_grad_2.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_grad_2_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_grad_2.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_grad_2.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_grad_2_ram' (118#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_grad_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_grad_2' (119#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_grad_2.v:40]
INFO: [Synth 8-6157] synthesizing module 'backward_wgrad_2' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_wgrad_2.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 300 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_wgrad_2_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_wgrad_2.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 300 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_wgrad_2.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_wgrad_2_ram' (120#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_wgrad_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_wgrad_2' (121#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_wgrad_2.v:40]
INFO: [Synth 8-6157] synthesizing module 'backward_rgrad_1' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_rgrad_1.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_rgrad_1_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_rgrad_1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_rgrad_1.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_rgrad_1_ram' (122#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_rgrad_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_rgrad_1' (123#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_rgrad_1.v:40]
INFO: [Synth 8-6157] synthesizing module 'backward_wgrad_1' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_wgrad_1.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 720 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_wgrad_1_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_wgrad_1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 720 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_wgrad_1.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_wgrad_1_ram' (124#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_wgrad_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_wgrad_1' (125#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_wgrad_1.v:40]
INFO: [Synth 8-6157] synthesizing module 'backward_grad_0' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_grad_0.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_grad_0_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_grad_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_grad_0.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_grad_0_ram' (126#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_grad_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_grad_0' (127#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_grad_0.v:40]
INFO: [Synth 8-6157] synthesizing module 'backward_conv_grancg' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grancg.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_conv_grancg_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grancg.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grancg.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_conv_grancg_ram' (128#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grancg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_conv_grancg' (129#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grancg.v:40]
INFO: [Synth 8-6157] synthesizing module 'backward_kernel_gocq' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_kernel_gocq.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_kernel_gocq_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_kernel_gocq.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_kernel_gocq.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_kernel_gocq_ram' (130#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_kernel_gocq.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_kernel_gocq' (131#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_kernel_gocq.v:40]
INFO: [Synth 8-6157] synthesizing module 'backward_conv_grapcA' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grapcA.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_conv_grapcA_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grapcA.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grapcA.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_conv_grapcA_ram' (132#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grapcA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_conv_grapcA' (133#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grapcA.v:40]
INFO: [Synth 8-6157] synthesizing module 'backward_pool_grarcU' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_pool_grarcU.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 196 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_pool_grarcU_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_pool_grarcU.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 196 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_pool_grarcU.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_pool_grarcU_ram' (134#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_pool_grarcU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_pool_grarcU' (135#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_pool_grarcU.v:40]
INFO: [Synth 8-6157] synthesizing module 'backward_conv_grasc4' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grasc4.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'backward_conv_grasc4_ram' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grasc4.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grasc4.v:19]
INFO: [Synth 8-6155] done synthesizing module 'backward_conv_grasc4_ram' (136#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grasc4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'backward_conv_grasc4' (137#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward_conv_grasc4.v:40]
INFO: [Synth 8-6157] synthesizing module 'Conv2d_1' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_1.v:73]
INFO: [Synth 8-6155] done synthesizing module 'Conv2d_1' (138#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv2d' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d.v:73]
INFO: [Synth 8-6155] done synthesizing module 'Conv2d' (139#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv2d_2' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_2.v:73]
INFO: [Synth 8-6155] done synthesizing module 'Conv2d_2' (140#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'MatrixBackPropagatio' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MatrixBackPropagatio.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state10 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state11 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MatrixBackPropagatio.v:65]
INFO: [Synth 8-6157] synthesizing module 'forw_back_fsub_32mb6' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fsub_32mb6.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_fsub_3_full_dsp_32' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fsub_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_fsub_3_full_dsp_32' (141#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_fsub_32mb6' (142#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fsub_32mb6.v:8]
INFO: [Synth 8-6155] done synthesizing module 'MatrixBackPropagatio' (143#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MatrixBackPropagatio.v:10]
INFO: [Synth 8-6157] synthesizing module 'MaxPooBackPropagatio_1' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio_1.v:65]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio_1.v:405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio_1.v:407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio_1.v:451]
INFO: [Synth 8-6155] done synthesizing module 'MaxPooBackPropagatio_1' (144#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'MaxPooBackPropagatio' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio.v:65]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio.v:405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio.v:407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio.v:451]
INFO: [Synth 8-6155] done synthesizing module 'MaxPooBackPropagatio' (145#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio.v:10]
INFO: [Synth 8-6157] synthesizing module 'Padding' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Padding.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Padding.v:54]
INFO: [Synth 8-6155] done synthesizing module 'Padding' (146#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Padding.v:10]
INFO: [Synth 8-6157] synthesizing module 'forw_back_faddfsuudo' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_faddfsuudo.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'forw_back_ap_faddfsub_3_full_dsp_32' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_faddfsub_3_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_faddfsub_3_full_dsp_32.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'forw_back_ap_faddfsub_3_full_dsp_32' (147#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/ip/forw_back_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'forw_back_faddfsuudo' (148#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_faddfsuudo.v:8]
INFO: [Synth 8-6155] done synthesizing module 'backward' (149#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:10]
INFO: [Synth 8-6155] done synthesizing module 'forw_back' (150#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_forw_back_0_0' (151#1) [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ip/design_1_forw_back_0_0/synth/design_1_forw_back_0_0.v:59]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized116 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized116 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized116 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized116 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized116 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized26 has unconnected port B[18]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized38 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized38 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized38 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized38 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized38 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized6 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized40 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized40 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized40 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized40 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized40 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized136 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized136 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized136 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized136 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized136 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized114 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized114 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized114 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized114 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized114 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[47]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[46]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[45]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[44]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[43]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[42]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[41]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[40]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[39]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[38]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[37]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[36]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[35]
WARNING: [Synth 8-3331] design flt_mult_round__parameterized0 has unconnected port MANT_CASC_IN[34]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 1313.336 ; gain = 656.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 1313.336 ; gain = 656.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 1313.336 ; gain = 656.203
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8313 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ip/design_1_forw_back_0_0/constraints/forw_back_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ip/design_1_forw_back_0_0/constraints/forw_back_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.runs/design_1_forw_back_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.runs/design_1_forw_back_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1427.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 63 instances were transformed.
  FDE => FDRE: 63 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1451.637 ; gain = 23.973
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:47 ; elapsed = 00:01:57 . Memory (MB): peak = 1451.637 ; gain = 794.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:47 ; elapsed = 00:01:57 . Memory (MB): peak = 1451.637 ; gain = 794.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.runs/design_1_forw_back_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:01:57 . Memory (MB): peak = 1451.637 ; gain = 794.504
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'forw_back_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'forw_back_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'forw_back_data_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_data_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'forw_back_data_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'output_matrix_addr_reg_603_reg[7:0]' into 'locate_matrix_addr_reg_608_reg[7:0]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d_1.v:326]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln45_reg_580_reg' and it is trimmed from '8' to '7' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d_1.v:359]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'output_matrix_addr_reg_603_reg[5:0]' into 'locate_matrix_addr_reg_608_reg[5:0]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d.v:326]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln45_reg_580_reg' and it is trimmed from '6' to '5' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPool2d.v:359]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln31_reg_359_reg[31:5]' into 'col_cast3_reg_340_reg[31:5]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_4.v:489]
INFO: [Synth 8-4471] merging register 'zext_ln32_1_reg_364_reg[31:5]' into 'col_cast3_reg_340_reg[31:5]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_4.v:519]
INFO: [Synth 8-4471] merging register 'zext_ln32_2_reg_383_reg[31:5]' into 'col_cast3_reg_340_reg[31:5]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_4.v:491]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln33_1_reg_409_reg' and it is trimmed from '32' to '4' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_4.v:237]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln33_1_reg_396_reg' and it is trimmed from '32' to '4' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_4.v:278]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln33_2_reg_391_reg' and it is trimmed from '31' to '9' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_4.v:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln30_reg_354_reg' and it is trimmed from '9' to '8' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_4.v:271]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln31_reg_359_reg[31:4]' into 'col_cast3_reg_340_reg[31:4]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_3.v:489]
INFO: [Synth 8-4471] merging register 'zext_ln32_3_reg_364_reg[31:4]' into 'col_cast3_reg_340_reg[31:4]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_3.v:519]
INFO: [Synth 8-4471] merging register 'zext_ln32_4_reg_383_reg[31:4]' into 'col_cast3_reg_340_reg[31:4]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_3.v:491]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln33_2_reg_409_reg' and it is trimmed from '32' to '4' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_3.v:237]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln33_2_reg_396_reg' and it is trimmed from '32' to '4' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_3.v:278]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln33_4_reg_391_reg' and it is trimmed from '31' to '7' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_3.v:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln30_reg_354_reg' and it is trimmed from '7' to '6' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_3.v:271]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln54_reg_901_reg' and it is trimmed from '32' to '6' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward.v:1106]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln54_reg_888_reg' and it is trimmed from '6' to '5' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forward.v:1070]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln32_8_reg_360_reg[31:4]' into 'col_cast4_reg_336_reg[31:4]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_1.v:519]
INFO: [Synth 8-4471] merging register 'zext_ln32_9_reg_379_reg[31:5]' into 'zext_ln31_reg_355_reg[31:5]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_1.v:493]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln33_2_reg_405_reg' and it is trimmed from '32' to '4' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_1.v:237]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln33_4_reg_392_reg' and it is trimmed from '32' to '4' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_1.v:272]
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln33_reg_387_reg' and it is trimmed from '28' to '4' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_1.v:271]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln30_reg_350_reg' and it is trimmed from '8' to '7' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_1.v:278]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'col_cast_reg_405_reg[1:0]' into 'col_cast6_reg_400_reg[1:0]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d.v:262]
INFO: [Synth 8-4471] merging register 'zext_ln32_11_reg_428_reg[1:0]' into 'zext_ln32_10_reg_423_reg[1:0]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d.v:278]
INFO: [Synth 8-4471] merging register 'zext_ln32_10_reg_423_reg[2:2]' into 'col_cast6_reg_400_reg[2:2]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d.v:580]
INFO: [Synth 8-4471] merging register 'sub_ln33_9_reg_454_reg[0:0]' into 'col_cast6_reg_400_reg[2:2]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d.v:479]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln30_reg_418_reg' and it is trimmed from '5' to '4' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d.v:296]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'col_cast_reg_405_reg[1:0]' into 'col_cast6_reg_400_reg[1:0]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_2.v:262]
INFO: [Synth 8-4471] merging register 'zext_ln32_6_reg_428_reg[1:0]' into 'zext_ln32_5_reg_423_reg[1:0]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_2.v:271]
INFO: [Synth 8-4471] merging register 'zext_ln32_5_reg_423_reg[2:2]' into 'col_cast6_reg_400_reg[2:2]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_2.v:580]
INFO: [Synth 8-4471] merging register 'sub_ln33_6_reg_454_reg[0:0]' into 'col_cast6_reg_400_reg[2:2]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_2.v:479]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln30_reg_418_reg' and it is trimmed from '5' to '4' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Conv2d_2.v:296]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln125_reg_162_reg' and it is trimmed from '5' to '4' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MatrixBackPropagatio.v:186]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln97_reg_462_reg' and it is trimmed from '9' to '8' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio_1.v:223]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln101_reg_483_reg' and it is trimmed from '8' to '7' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio_1.v:217]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln97_reg_462_reg' and it is trimmed from '7' to '6' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio.v:223]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln101_reg_483_reg' and it is trimmed from '6' to '5' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/MaxPooBackPropagatio.v:217]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln116_reg_286_reg' and it is trimmed from '7' to '6' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/Padding.v:152]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'shl_ln2_reg_1552_reg[2:0]' into 'shl_ln_reg_1506_reg[2:0]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:2874]
INFO: [Synth 8-4471] merging register 'shl_ln82_1_reg_1557_reg[0:0]' into 'shl_ln75_1_reg_1511_reg[0:0]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:2880]
INFO: [Synth 8-4471] merging register 'shl_ln75_3_reg_1657_reg[1:0]' into 'lr_in_addr_reg_1465_reg[31:30]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:2868]
INFO: [Synth 8-4471] merging register 'shl_ln82_2_reg_1698_reg[3:0]' into 'shl_ln75_2_reg_1652_reg[3:0]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:2878]
INFO: [Synth 8-4471] merging register 'shl_ln82_3_reg_1703_reg[1:0]' into 'lr_in_addr_reg_1465_reg[31:30]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:2876]
INFO: [Synth 8-4471] merging register 'shl_ln4_reg_1775_reg[3:0]' into 'shl_ln75_2_reg_1652_reg[3:0]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:2858]
INFO: [Synth 8-4471] merging register 'shl_ln125_1_reg_1780_reg[1:0]' into 'lr_in_addr_reg_1465_reg[31:30]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:2864]
INFO: [Synth 8-4471] merging register 'shl_ln125_2_reg_1816_reg[2:0]' into 'shl_ln_reg_1506_reg[2:0]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:2862]
INFO: [Synth 8-4471] merging register 'shl_ln125_3_reg_1821_reg[0:0]' into 'shl_ln75_1_reg_1511_reg[0:0]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:2860]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln109_reg_1734_reg' and it is trimmed from '5' to '4' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:1420]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln109_3_reg_1757_reg' and it is trimmed from '5' to '4' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:1665]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln109_reg_1739_reg' and it is trimmed from '5' to '4' bits. [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:1419]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'shl_ln75_3_reg_1657_reg[7:2]' into 'shl_ln75_2_reg_1652_reg[9:4]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:1458]
INFO: [Synth 8-4471] merging register 'shl_ln75_1_reg_1511_reg[5:1]' into 'shl_ln_reg_1506_reg[7:3]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:1465]
INFO: [Synth 8-4471] merging register 'shl_ln82_3_reg_1703_reg[7:2]' into 'shl_ln82_2_reg_1698_reg[9:4]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:1474]
INFO: [Synth 8-4471] merging register 'shl_ln82_1_reg_1557_reg[5:1]' into 'shl_ln2_reg_1552_reg[7:3]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:1645]
INFO: [Synth 8-4471] merging register 'shl_ln125_1_reg_1780_reg[7:2]' into 'shl_ln4_reg_1775_reg[9:4]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:1651]
INFO: [Synth 8-4471] merging register 'shl_ln125_3_reg_1821_reg[5:1]' into 'shl_ln125_2_reg_1816_reg[7:3]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/backward.v:1659]
INFO: [Synth 8-4471] merging register 'data_addr_1_reg_1013_reg[31:30]' into 'data_addr_reg_1007_reg[31:30]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back.v:3607]
INFO: [Synth 8-4471] merging register 'data_addr_2_reg_1020_reg[31:30]' into 'data_addr_reg_1007_reg[31:30]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back.v:3608]
INFO: [Synth 8-4471] merging register 'data_addr_3_reg_1027_reg[31:30]' into 'data_addr_reg_1007_reg[31:30]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back.v:3609]
INFO: [Synth 8-4471] merging register 'data_addr_4_reg_1034_reg[31:30]' into 'data_addr_reg_1007_reg[31:30]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back.v:3610]
INFO: [Synth 8-4471] merging register 'data_addr_5_reg_1041_reg[31:30]' into 'data_addr_reg_1007_reg[31:30]' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back.v:3611]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'forw_back_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'forw_back_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'forw_back_data_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'forw_back_data_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:04 ; elapsed = 00:02:17 . Memory (MB): peak = 1451.637 ; gain = 794.504
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'forw_back_sitofp_dEe:/forw_back_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'forw_back_fcmp_32eOg:/forw_back_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'forw_back_fcmp_32eOg:/forw_back_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fcmp_32eOg:/forw_back_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'forw_back_fcmp_32eOg:/forw_back_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fcmp_32eOg:/forw_back_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'forw_back_fcmp_32eOg:/forw_back_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fcmp_32eOg:/forw_back_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'forw_back_fcmp_32eOg:/forw_back_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fadd_32bkb:/forw_back_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'forw_back_fadd_32bkb:/forw_back_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fadd_32bkb:/forw_back_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'forw_back_fadd_32bkb:/forw_back_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized4) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'forw_back_fmul_32cud:/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'forw_back_fmul_32cud:/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fmul_32cud:/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'forw_back_fmul_32cud:/forw_back_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'forw_back_fptruncg8j:/forw_back_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'forw_back_fpext_3hbi:/forw_back_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'forw_back_fpext_3hbi:/forw_back_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'forw_back_fpext_3hbi:/forw_back_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'forw_back_fpext_3hbi:/forw_back_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_fpext_3hbi:/forw_back_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'forw_back_fpext_3hbi:/forw_back_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_599/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/grp_forward_fu_599/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_599/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/grp_forward_fu_599/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_599/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized4) to 'inst/grp_forward_fu_599/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_599/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/grp_forward_fu_599/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_599/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'inst/grp_forward_fu_599/forw_back_dadd_64ibs_U30/forw_back_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'forw_back_dmul_64jbC:/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'forw_back_dmul_64jbC:/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_dmul_64jbC:/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'forw_back_dmul_64jbC:/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forw_back_dmul_64jbC:/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'forw_back_dmul_64jbC:/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'forw_back_dmul_64jbC:/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized4) to 'forw_back_dmul_64jbC:/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'forw_back_dmul_64jbC:/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized81) to 'forw_back_dmul_64jbC:/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'forw_back_dmul_64jbC:/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized81) to 'forw_back_dmul_64jbC:/forw_back_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized4) to 'inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized4) to 'inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized4) to 'inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized81) to 'inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized81) to 'inst/grp_forward_fu_599/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized4) to 'inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized4) to 'inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized9) to 'inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized40) to 'inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized40) to 'inst/grp_forward_fu_599/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_backward_fu_635/grp_MatrixBackPropagatio_fu_708/forw_back_fsub_32mb6_U79/forw_back_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/grp_backward_fu_635/grp_MatrixBackPropagatio_fu_708/forw_back_fsub_32mb6_U79/forw_back_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_backward_fu_635/grp_MatrixBackPropagatio_fu_708/forw_back_fsub_32mb6_U79/forw_back_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/grp_backward_fu_635/grp_MatrixBackPropagatio_fu_708/forw_back_fsub_32mb6_U79/forw_back_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_backward_fu_635/forw_back_faddfsuudo_U85/forw_back_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/grp_backward_fu_635/forw_back_faddfsuudo_U85/forw_back_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_backward_fu_635/forw_back_faddfsuudo_U85/forw_back_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized4) to 'inst/grp_backward_fu_635/forw_back_faddfsuudo_U85/forw_back_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |forward__GB0   |           1|     21315|
|2     |forward__GB1   |           1|     10327|
|3     |forward__GB2   |           1|     21543|
|4     |forw_back__GC0 |           1|     31543|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'forw_back_fcmp_32eOg_U9/ce_r_reg' into 'forw_back_sitofp_dEe_U8/ce_r_reg' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fcmp_32eOg.v:99]
INFO: [Synth 8-4471] merging register 'forw_back_fmul_32cud_U2/ce_r_reg' into 'forw_back_fadd_32bkb_U1/ce_r_reg' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fmul_32cud.v:50]
INFO: [Synth 8-4471] merging register 'forw_back_fmul_32cud_U16/ce_r_reg' into 'forw_back_fadd_32bkb_U15/ce_r_reg' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fmul_32cud.v:50]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'forw_back_fcmp_32eOg_U21/ce_r_reg' into 'forw_back_sitofp_dEe_U20/ce_r_reg' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fcmp_32eOg.v:99]
INFO: [Synth 8-4471] merging register 'forw_back_fmul_32cud_U67/ce_r_reg' into 'forw_back_fadd_32bkb_U66/ce_r_reg' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fmul_32cud.v:50]
INFO: [Synth 8-4471] merging register 'forw_back_fmul_32cud_U75/ce_r_reg' into 'forw_back_fadd_32bkb_U74/ce_r_reg' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fmul_32cud.v:50]
INFO: [Synth 8-4471] merging register 'forw_back_fmul_32cud_U60/ce_r_reg' into 'forw_back_fadd_32bkb_U59/ce_r_reg' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fmul_32cud.v:50]
INFO: [Synth 8-4471] merging register 'forw_back_fmul_32cud_U80/ce_r_reg' into 'forw_back_fsub_32mb6_U79/ce_r_reg' [c:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.srcs/sources_1/bd/design_1/ipshared/0281/hdl/verilog/forw_back_fmul_32cud.v:50]
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_1/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_forward_fu_599i_12_1/forw_back_ddiv_64kbM_U32/forw_back_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_599i_12_1/\forw_back_ddiv_64kbM_U32/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_Conv2d_4_fu_419/forw_back_fadd_32bkb_U1/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_Conv2d_4_fu_419/sub_ln30_reg_354_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_Conv2d_4_fu_419/sub_ln30_reg_354_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/sub_ln43_reg_616_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/sub_ln43_reg_616_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_2/grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[1]' (FDE) to 'inst/grp_forward_fu_599i_12_2/grp_MaxPool2d_1_fu_399/sub_ln45_reg_580_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_reg_570_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_reg_593_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln41_2_reg_575_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_1_reg_598_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_1_reg_598_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_1_reg_598_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_1_reg_598_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_1_reg_598_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_1_reg_598_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_1_reg_598_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_1_reg_598_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_1_reg_598_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_forward_fu_599i_12_2/\grp_MaxPool2d_1_fu_399/zext_ln42_1_reg_598_reg[13] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__1.
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[62]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[63]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[64]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[65]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K1_from_rom_reg[23]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[63]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[13]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[14]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[15]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[16]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[17]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[18]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[19]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.ROMS.reg_outputs.K2_from_rom_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[17]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[18]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[19]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[20]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[21]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[22]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[23]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[24]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[25]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[26]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[27]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[28]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[29]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[30]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[31]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[32]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[33]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[21]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[22]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[23]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m1_delay/i_pipe/opt_has_pipe.first_q_reg[24]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dexp_64lbW_U33/forw_back_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.P_for_m2_delay/i_pipe/opt_has_pipe.first_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[52]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[53]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[54]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[55]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[56]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[57]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[58]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[59]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[60]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[61]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[62]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[0]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[1]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[2]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[3]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[4]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[5]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[6]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[7]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[8]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[9]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[10]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[11]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[12]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[13]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[14]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[15]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[16]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[34]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[35]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/grp_forward_fu_599i_12_3/forw_back_dmul_64jbC_U31/din0_buf1_reg[36]' (FDE) to 'inst/grp_forward_fu_599i_12_3/forw_back_dadd_64ibs_U30/din0_buf1_reg[36]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre0) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre1) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre0) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre1) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre0) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre1) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre0) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre1) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre0) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre1) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre0) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre1) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre0) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre1) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre0) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre1) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_fdre) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre0) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[0].i_fdre1) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre0) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[1].i_fdre1) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre0) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[2].i_fdre1) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre0) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[3].i_fdre1) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre0) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[4].i_fdre1) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre0) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[5].i_fdre1) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre0) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[6].i_fdre1) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre0) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.srl_loop[7].i_fdre1) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/dN_hlutnm.runt_srl_loop.i_fdre) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__3.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module forw_back_ctrl_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module forw_back_ctrl_s_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized21.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:14 ; elapsed = 00:04:45 . Memory (MB): peak = 1451.637 ; gain = 794.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_599i_12_2/i_12_101/conv_out_1_U/forward_conv_out_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_599i_12_3/i_12_65/max_poo_out_2_U/forward_max_poo_ofYi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_599i_12_3/i_12_65/max_poo_out_2_U/forward_max_poo_ofYi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_599i_12_3/i_12_66/conv_out_2_U/forward_conv_out_2_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_599i_12_3/i_12_66/conv_out_2_U/forward_conv_out_2_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_1/fc_hidden_layer1_U/forw_back_fc_hiddxdS_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_2/fc_hidden_layer2_U/forw_back_fc_hiddyd2_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_2/fc_hidden_layer2_U/forw_back_fc_hiddyd2_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_3/mnist_data_U/forw_back_mnist_dzec_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_4/max_poo_out_1_U/forw_back_max_pooAem_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_4/max_poo_out_1_U/forw_back_max_pooAem_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_5/max_poo_locate_1_U/forw_back_max_pooAem_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_5/max_poo_locate_1_U/forw_back_max_pooAem_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_7/max_poo_locate_2_U/forward_max_poo_ofYi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_7/max_poo_locate_2_U/forward_max_poo_ofYi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_10/fc_in_1_0_U/forward_max_poo_ofYi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_10/fc_in_1_0_U/forward_max_poo_ofYi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/forw_back_data_m_axi_U/i_12_2/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/forw_back_data_m_axi_U/i_12_6/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/grp_backward_fu_635/i_12_3/grad_0_U/backward_grad_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/grp_backward_fu_635/i_12_3/grad_0_U/backward_grad_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/grp_backward_fu_635/i_12_4/conv_grad_2_U/backward_conv_grancg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/grp_backward_fu_635/i_12_4/conv_grad_2_U/backward_conv_grancg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/grp_backward_fu_635/i_12_5/conv_grad_2_padding_U/backward_conv_grapcA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/grp_backward_fu_635/i_12_5/conv_grad_2_padding_U/backward_conv_grapcA_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/grp_backward_fu_635/i_12_6/pool_grad_1_U/backward_pool_grarcU_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/grp_backward_fu_635/i_12_6/pool_grad_1_U/backward_pool_grarcU_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/grp_backward_fu_635/i_12_8/conv_grad_1_U/backward_conv_grasc4_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |forward__GB0   |           1|     14278|
|2     |forward__GB1   |           1|      7334|
|3     |forward__GB2   |           1|     16206|
|4     |forw_back__GC0 |           1|     23001|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:31 ; elapsed = 00:05:03 . Memory (MB): peak = 1451.637 ; gain = 794.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:50 ; elapsed = 00:05:23 . Memory (MB): peak = 1451.637 ; gain = 794.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |forward__GB0   |           1|     14278|
|2     |forward__GB1   |           1|      7334|
|3     |forward__GB2   |           1|     16206|
|4     |forw_back__GC0 |           1|     23001|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_599/conv_out_1_U/forward_conv_out_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_599/max_poo_out_2_U/forward_max_poo_ofYi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_599/max_poo_out_2_U/forward_max_poo_ofYi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_599/conv_out_2_U/forward_conv_out_2_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_forward_fu_599/conv_out_2_U/forward_conv_out_2_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/fc_hidden_layer1_U/forw_back_fc_hiddxdS_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/fc_hidden_layer2_U/forw_back_fc_hiddyd2_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/fc_hidden_layer2_U/forw_back_fc_hiddyd2_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/mnist_data_U/forw_back_mnist_dzec_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_poo_out_1_U/forw_back_max_pooAem_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_poo_out_1_U/forw_back_max_pooAem_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/fc_in_1_0_U/forward_max_poo_ofYi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/fc_in_1_0_U/forward_max_poo_ofYi_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/forw_back_data_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/forw_back_data_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_backward_fu_635/conv_grad_2_U/backward_conv_grancg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_backward_fu_635/conv_grad_2_U/backward_conv_grancg_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:16 ; elapsed = 00:05:51 . Memory (MB): peak = 1484.664 ; gain = 827.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:24 ; elapsed = 00:05:59 . Memory (MB): peak = 1485.340 ; gain = 828.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:24 ; elapsed = 00:05:59 . Memory (MB): peak = 1485.340 ; gain = 828.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:33 ; elapsed = 00:06:08 . Memory (MB): peak = 1485.340 ; gain = 828.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:33 ; elapsed = 00:06:08 . Memory (MB): peak = 1485.340 ; gain = 828.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:34 ; elapsed = 00:06:09 . Memory (MB): peak = 1488.527 ; gain = 831.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:34 ; elapsed = 00:06:09 . Memory (MB): peak = 1488.527 ; gain = 831.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   358|
|2     |DSP48E1    |     8|
|3     |DSP48E1_1  |    10|
|4     |DSP48E1_10 |     2|
|5     |DSP48E1_11 |     2|
|6     |DSP48E1_12 |     2|
|7     |DSP48E1_13 |     2|
|8     |DSP48E1_14 |     4|
|9     |DSP48E1_15 |     2|
|10    |DSP48E1_16 |     2|
|11    |DSP48E1_17 |     2|
|12    |DSP48E1_18 |     1|
|13    |DSP48E1_19 |     1|
|14    |DSP48E1_2  |     8|
|15    |DSP48E1_20 |     1|
|16    |DSP48E1_21 |     2|
|17    |DSP48E1_22 |     1|
|18    |DSP48E1_23 |     1|
|19    |DSP48E1_24 |     1|
|20    |DSP48E1_25 |     1|
|21    |DSP48E1_26 |     1|
|22    |DSP48E1_27 |     1|
|23    |DSP48E1_3  |     8|
|24    |DSP48E1_4  |    18|
|25    |DSP48E1_5  |     2|
|26    |DSP48E1_6  |     2|
|27    |DSP48E1_7  |     2|
|28    |DSP48E1_8  |     2|
|29    |DSP48E1_9  |     2|
|30    |LUT1       |   284|
|31    |LUT2       |  3487|
|32    |LUT3       |  3990|
|33    |LUT4       |  1870|
|34    |LUT5       |  1864|
|35    |LUT6       |  3747|
|36    |MUXCY      |  4361|
|37    |MUXF7      |   508|
|38    |MUXF8      |     8|
|39    |RAM16X1S   |   512|
|40    |RAMB18E1   |     5|
|41    |RAMB18E1_1 |     2|
|42    |RAMB18E1_2 |     1|
|43    |RAMB18E1_3 |     4|
|44    |RAMB18E1_4 |     2|
|45    |RAMB36E1   |     3|
|46    |RAMB36E1_2 |     2|
|47    |SRL16E     |   333|
|48    |SRLC32E    |    37|
|49    |XORCY      |  3514|
|50    |FDE        |    63|
|51    |FDRE       | 13863|
|52    |FDSE       |    93|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:34 ; elapsed = 00:06:09 . Memory (MB): peak = 1488.527 ; gain = 831.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:53 ; elapsed = 00:05:42 . Memory (MB): peak = 1488.527 ; gain = 693.094
Synthesis Optimization Complete : Time (s): cpu = 00:05:35 ; elapsed = 00:06:10 . Memory (MB): peak = 1488.527 ; gain = 831.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9434 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1536.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1744 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1169 instances
  FDE => FDRE: 63 instances
  RAM16X1S => RAM32X1S (RAMS32): 512 instances

INFO: [Common 17-83] Releasing license: Synthesis
729 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:02 ; elapsed = 00:06:41 . Memory (MB): peak = 1536.242 ; gain = 1148.258
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1536.242 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.runs/design_1_forw_back_0_0_synth_1/design_1_forw_back_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1536.242 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1536.242 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_forw_back_0_0, cache-ID = 2acc246c94968ea1
INFO: [Coretcl 2-1174] Renamed 1691 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1536.242 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/LTL/Desktop/Zynq-7020-Vivado/Zynq-7020-Vivado.runs/design_1_forw_back_0_0_synth_1/design_1_forw_back_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1536.242 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_forw_back_0_0_utilization_synth.rpt -pb design_1_forw_back_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1536.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 11 12:16:50 2023...
