 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 50
        -max_paths 50
Design : mac_int8
Version: U-2022.12-SP7-3
Date   : Wed Mar 12 13:43:16 2025
****************************************

Operating Conditions: NCCOM   Library: tcbn65lptc
Wire Load Model Mode: segmented

  Startpoint: c[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  c[0] (in)                                0.00       0.00 f
  U44/ZN (INVD0)                           0.01       0.01 r
  U45/ZN (AOI21D0)                         0.02       0.04 f
  o[0] (out)                               0.00       0.04 f
  data arrival time                                   0.04
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U43/ZN (ND2D0)                           0.02       0.02 r
  U45/ZN (AOI21D0)                         0.02       0.04 f
  o[0] (out)                               0.00       0.04 f
  data arrival time                                   0.04
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U43/ZN (ND2D0)                           0.02       0.02 r
  U45/ZN (AOI21D0)                         0.02       0.04 f
  o[0] (out)                               0.00       0.04 f
  data arrival time                                   0.04
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  c[0] (in)                                0.00       0.00 r
  U44/ZN (INVD0)                           0.01       0.01 f
  U45/ZN (AOI21D0)                         0.03       0.04 r
  o[0] (out)                               0.00       0.04 r
  data arrival time                                   0.04
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U43/ZN (ND2D0)                           0.02       0.02 f
  U45/ZN (AOI21D0)                         0.03       0.05 r
  o[0] (out)                               0.00       0.05 r
  data arrival time                                   0.05
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U43/ZN (ND2D0)                           0.02       0.02 f
  U45/ZN (AOI21D0)                         0.03       0.05 r
  o[0] (out)                               0.00       0.05 r
  data arrival time                                   0.05
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U45/ZN (AOI21D0)                         0.04       0.09 r
  o[0] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U45/ZN (AOI21D0)                         0.04       0.09 r
  o[0] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U45/ZN (AOI21D0)                         0.04       0.09 r
  o[0] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  c[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U45/ZN (AOI21D0)                         0.04       0.09 r
  o[0] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U45/ZN (AOI21D0)                         0.04       0.09 r
  o[0] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U45/ZN (AOI21D0)                         0.05       0.09 r
  o[0] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  c[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U45/ZN (AOI21D0)                         0.04       0.10 r
  o[0] (out)                               0.00       0.10 r
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U45/ZN (AOI21D0)                         0.05       0.10 r
  o[0] (out)                               0.00       0.10 r
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  c[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U45/ZN (AOI21D0)                         0.05       0.10 r
  o[0] (out)                               0.00       0.10 r
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.08       0.08 r
  U45/ZN (AOI21D0)                         0.03       0.11 f
  o[0] (out)                               0.00       0.11 f
  data arrival time                                   0.11
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.08       0.08 r
  U45/ZN (AOI21D0)                         0.03       0.11 f
  o[0] (out)                               0.00       0.11 f
  data arrival time                                   0.11
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.08       0.08 r
  U45/ZN (AOI21D0)                         0.03       0.11 f
  o[0] (out)                               0.00       0.11 f
  data arrival time                                   0.11
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.09       0.09 r
  U45/ZN (AOI21D0)                         0.03       0.11 f
  o[0] (out)                               0.00       0.11 f
  data arrival time                                   0.11
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.09       0.09 r
  U45/ZN (AOI21D0)                         0.03       0.11 f
  o[0] (out)                               0.00       0.11 f
  data arrival time                                   0.11
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.09       0.09 r
  U45/ZN (AOI21D0)                         0.03       0.11 f
  o[0] (out)                               0.00       0.11 f
  data arrival time                                   0.11
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  c[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.09       0.09 r
  U45/ZN (AOI21D0)                         0.03       0.12 f
  o[0] (out)                               0.00       0.12 f
  data arrival time                                   0.12
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  c[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.09       0.09 r
  U45/ZN (AOI21D0)                         0.03       0.12 f
  o[0] (out)                               0.00       0.12 f
  data arrival time                                   0.12
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  c[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.09       0.09 r
  U45/ZN (AOI21D0)                         0.03       0.12 f
  o[0] (out)                               0.00       0.12 f
  data arrival time                                   0.12
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U42/S (FA1D0)                            0.08       0.13 f
  o[1] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U42/S (FA1D0)                            0.08       0.13 f
  o[1] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U42/S (FA1D0)                            0.08       0.13 f
  o[1] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U42/S (FA1D0)                            0.08       0.13 f
  o[1] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  c[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U42/S (FA1D0)                            0.08       0.13 f
  o[1] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  c[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U42/S (FA1D0)                            0.08       0.13 f
  o[1] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U42/S (FA1D0)                            0.09       0.14 r
  o[1] (out)                               0.00       0.14 r
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U42/S (FA1D0)                            0.09       0.14 r
  o[1] (out)                               0.00       0.14 r
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U42/S (FA1D0)                            0.09       0.14 r
  o[1] (out)                               0.00       0.14 r
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U42/S (FA1D0)                            0.09       0.14 r
  o[1] (out)                               0.00       0.14 r
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  c[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U42/S (FA1D0)                            0.09       0.15 r
  o[1] (out)                               0.00       0.15 r
  data arrival time                                   0.15
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  c[0] (in)                                0.00       0.00 f
  U36/Z (AN3D0)                            0.05       0.05 f
  U42/S (FA1D0)                            0.09       0.15 r
  o[1] (out)                               0.00       0.15 r
  data arrival time                                   0.15
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.08       0.08 r
  U42/S (FA1D0)                            0.08       0.16 r
  o[1] (out)                               0.00       0.16 r
  data arrival time                                   0.16
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.08       0.08 r
  U42/S (FA1D0)                            0.08       0.16 r
  o[1] (out)                               0.00       0.16 r
  data arrival time                                   0.16
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.09       0.09 r
  U42/S (FA1D0)                            0.08       0.16 r
  o[1] (out)                               0.00       0.16 r
  data arrival time                                   0.16
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.09       0.09 r
  U42/S (FA1D0)                            0.08       0.16 r
  o[1] (out)                               0.00       0.16 r
  data arrival time                                   0.16
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  c[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.09       0.09 r
  U42/S (FA1D0)                            0.08       0.17 r
  o[1] (out)                               0.00       0.17 r
  data arrival time                                   0.17
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  c[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.09       0.09 r
  U42/S (FA1D0)                            0.08       0.17 r
  o[1] (out)                               0.00       0.17 r
  data arrival time                                   0.17
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.08       0.08 r
  U42/S (FA1D0)                            0.09       0.17 f
  o[1] (out)                               0.00       0.17 f
  data arrival time                                   0.17
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U2/ZN (INVD0)                            0.03       0.03 r
  U35/ZN (NR2D0)                           0.04       0.07 f
  U42/S (FA1D0)                            0.10       0.17 r
  o[1] (out)                               0.00       0.17 r
  data arrival time                                   0.17
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.09       0.09 r
  U42/S (FA1D0)                            0.09       0.17 f
  o[1] (out)                               0.00       0.17 f
  data arrival time                                   0.17
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  c[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.09       0.09 r
  U42/S (FA1D0)                            0.09       0.18 f
  o[1] (out)                               0.00       0.18 f
  data arrival time                                   0.18
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U4/ZN (INVD0)                            0.04       0.04 r
  U35/ZN (NR2D0)                           0.04       0.07 f
  U42/S (FA1D0)                            0.10       0.18 r
  o[1] (out)                               0.00       0.18 r
  data arrival time                                   0.18
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.08       0.08 r
  U42/S (FA1D0)                            0.10       0.18 f
  o[1] (out)                               0.00       0.18 f
  data arrival time                                   0.18
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U36/Z (AN3D0)                            0.08       0.08 r
  U42/S (FA1D0)                            0.10       0.18 f
  o[1] (out)                               0.00       0.18 f
  data arrival time                                   0.18
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: o[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U71/ZN (ND3D0)                           0.02       0.02 r
  U90/ZN (MUX2ND0)                         0.05       0.08 f
  U109/S (FA1D0)                           0.10       0.18 r
  o[7] (out)                               0.00       0.18 r
  data arrival time                                   0.18
  -----------------------------------------------------------
  (Path is unconstrained)


1
