{
  "design": {
    "design_info": {
      "boundary_crc": "0xACD0551482CBB380",
      "device": "xcvu13p-flga2577-1-e",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_chip2chip_0": "",
      "aurora_64b66b_0": "",
      "clk_wiz": "",
      "ila_1": "",
      "counter_0": "",
      "heartbeat_0": "",
      "xlconcat_0": "",
      "ila_2": "",
      "pma_init_generator_0": "",
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_0_bram": ""
    },
    "interface_ports": {
      "GT_SERIAL_Z2F": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0"
      },
      "GT_SERIAL_F2Z": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0"
      },
      "GT_DIFF_REFCLK1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "clk125_D": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      }
    },
    "ports": {
      "heartbeat": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "axi_chip2chip_0": {
        "vlnv": "xilinx.com:ip:axi_chip2chip:5.0",
        "xci_name": "design_1_axi_chip2chip_0_0",
        "parameters": {
          "C_INTERFACE_MODE": {
            "value": "0"
          },
          "C_INTERFACE_TYPE": {
            "value": "2"
          },
          "C_MASTER_FPGA": {
            "value": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "MAXI": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "m_axi": {
              "mode": "Master",
              "address_space_ref": "MAXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "aurora_64b66b_0": {
        "vlnv": "xilinx.com:ip:aurora_64b66b:12.0",
        "xci_name": "design_1_aurora_64b66b_0_0",
        "parameters": {
          "CHANNEL_ENABLE": {
            "value": "X0Y60"
          },
          "C_AURORA_LANES": {
            "value": "1"
          },
          "C_INIT_CLK": {
            "value": "100"
          },
          "C_LINE_RATE": {
            "value": "8.25"
          },
          "C_REFCLK_FREQUENCY": {
            "value": "125"
          },
          "C_REFCLK_SOURCE": {
            "value": "MGTREFCLK1_of_Quad_X0Y15"
          },
          "C_START_LANE": {
            "value": "X0Y60"
          },
          "C_START_QUAD": {
            "value": "Quad_X0Y15"
          },
          "C_UCOLUMN_USED": {
            "value": "left"
          },
          "SupportLevel": {
            "value": "1"
          },
          "drp_mode": {
            "value": "Disabled"
          },
          "interface_mode": {
            "value": "Streaming"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_2_1",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "177.983"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "222.305"
          },
          "CLKOUT2_JITTER": {
            "value": "98.954"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "83.183"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "156.25"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLK_OUT1_PORT": {
            "value": "clk100"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "48.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "12.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIM_IN_FREQ": {
            "value": "125"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "ila_1": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_1_0",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "2"
          },
          "C_ADV_TRIGGER": {
            "value": "true"
          },
          "C_DATA_DEPTH": {
            "value": "8192"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_EN_STRG_QUAL": {
            "value": "1"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "1"
          },
          "C_PROBE0_MU_CNT": {
            "value": "2"
          },
          "C_PROBE0_WIDTH": {
            "value": "6"
          }
        }
      },
      "counter_0": {
        "vlnv": "xilinx.com:module_ref:counter:1.0",
        "xci_name": "design_1_counter_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_2_1_clk100",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "dout": {
            "direction": "O",
            "left": "5",
            "right": "0"
          }
        }
      },
      "heartbeat_0": {
        "vlnv": "xilinx.com:module_ref:heartbeat:1.0",
        "xci_name": "design_1_heartbeat_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "heartbeat",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk100": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_2_1_clk100",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "dout": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_4",
        "parameters": {
          "NUM_PORTS": {
            "value": "14"
          }
        }
      },
      "ila_2": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_2_0",
        "parameters": {
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "2"
          },
          "C_ADV_TRIGGER": {
            "value": "true"
          },
          "C_DATA_DEPTH": {
            "value": "8192"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_EN_STRG_QUAL": {
            "value": "1"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "1"
          },
          "C_PROBE0_MU_CNT": {
            "value": "2"
          },
          "C_PROBE0_WIDTH": {
            "value": "14"
          },
          "C_PROBE10_MU_CNT": {
            "value": "2"
          },
          "C_PROBE11_MU_CNT": {
            "value": "2"
          },
          "C_PROBE12_MU_CNT": {
            "value": "2"
          },
          "C_PROBE1_MU_CNT": {
            "value": "2"
          },
          "C_PROBE2_MU_CNT": {
            "value": "2"
          },
          "C_PROBE3_MU_CNT": {
            "value": "2"
          },
          "C_PROBE4_MU_CNT": {
            "value": "2"
          },
          "C_PROBE5_MU_CNT": {
            "value": "2"
          },
          "C_PROBE6_MU_CNT": {
            "value": "2"
          },
          "C_PROBE7_MU_CNT": {
            "value": "2"
          },
          "C_PROBE8_MU_CNT": {
            "value": "2"
          },
          "C_PROBE9_MU_CNT": {
            "value": "2"
          }
        }
      },
      "pma_init_generator_0": {
        "vlnv": "xilinx.com:module_ref:pma_init_generator:1.0",
        "xci_name": "design_1_pma_init_generator_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pma_init_generator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "aur_init_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_2_1_clk100",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "pma_init_in": {
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "",
                "value_src": "weak"
              }
            }
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_0_0"
      },
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_axi_bram_ctrl_0_bram_0",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      }
    },
    "interface_nets": {
      "aurora_64b66b_0_GT_SERIAL_TX": {
        "interface_ports": [
          "GT_SERIAL_F2Z",
          "aurora_64b66b_0/GT_SERIAL_TX"
        ]
      },
      "axi_chip2chip_0_AXIS_TX": {
        "interface_ports": [
          "axi_chip2chip_0/AXIS_TX",
          "aurora_64b66b_0/USER_DATA_S_AXIS_TX"
        ]
      },
      "GT_SERIAL_Z2F_1": {
        "interface_ports": [
          "GT_SERIAL_Z2F",
          "aurora_64b66b_0/GT_SERIAL_RX"
        ]
      },
      "aurora_64b66b_0_USER_DATA_M_AXIS_RX": {
        "interface_ports": [
          "axi_chip2chip_0/AXIS_RX",
          "aurora_64b66b_0/USER_DATA_M_AXIS_RX"
        ]
      },
      "axi_chip2chip_0_m_axi": {
        "interface_ports": [
          "axi_chip2chip_0/m_axi",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "GT_DIFF_REFCLK1_1": {
        "interface_ports": [
          "GT_DIFF_REFCLK1",
          "aurora_64b66b_0/GT_DIFF_REFCLK1"
        ]
      },
      "clk125_D_1": {
        "interface_ports": [
          "clk125_D",
          "clk_wiz/CLK_IN1_D"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTB": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram/BRAM_PORTB",
          "axi_bram_ctrl_0/BRAM_PORTB"
        ]
      }
    },
    "nets": {
      "aurora_64b66b_0_user_clk_out": {
        "ports": [
          "aurora_64b66b_0/user_clk_out",
          "axi_chip2chip_0/axi_c2c_phy_clk"
        ]
      },
      "clk_wiz_2_clk_out1": {
        "ports": [
          "clk_wiz/clk100",
          "axi_chip2chip_0/m_aclk",
          "aurora_64b66b_0/init_clk",
          "axi_chip2chip_0/aurora_init_clk",
          "ila_1/clk",
          "counter_0/clk",
          "heartbeat_0/clk100",
          "ila_2/clk",
          "pma_init_generator_0/aur_init_clk",
          "axi_bram_ctrl_0/s_axi_aclk"
        ]
      },
      "rst_clk_wiz_2_100M_peripheral_aresetn": {
        "ports": [
          "clk_wiz/locked",
          "axi_chip2chip_0/m_aresetn",
          "heartbeat_0/resetn",
          "pma_init_generator_0/resetn",
          "axi_bram_ctrl_0/s_axi_aresetn"
        ]
      },
      "axi_chip2chip_0_aurora_reset_pb": {
        "ports": [
          "axi_chip2chip_0/aurora_reset_pb",
          "aurora_64b66b_0/reset_pb",
          "xlconcat_0/In8"
        ]
      },
      "counter_0_dout": {
        "ports": [
          "counter_0/dout",
          "ila_1/probe0"
        ]
      },
      "heartbeat_0_dout": {
        "ports": [
          "heartbeat_0/dout",
          "heartbeat"
        ]
      },
      "axi_chip2chip_0_aurora_pma_init_out": {
        "ports": [
          "axi_chip2chip_0/aurora_pma_init_out",
          "aurora_64b66b_0/pma_init",
          "xlconcat_0/In10"
        ]
      },
      "aurora_64b66b_0_channel_up": {
        "ports": [
          "aurora_64b66b_0/channel_up",
          "axi_chip2chip_0/axi_c2c_aurora_channel_up",
          "xlconcat_0/In0"
        ]
      },
      "aurora_64b66b_0_mmcm_not_locked_out": {
        "ports": [
          "aurora_64b66b_0/mmcm_not_locked_out",
          "axi_chip2chip_0/aurora_mmcm_not_locked",
          "xlconcat_0/In1"
        ]
      },
      "aurora_64b66b_0_gt_qplllock_quad1_out": {
        "ports": [
          "aurora_64b66b_0/gt_qplllock_quad1_out",
          "xlconcat_0/In2"
        ]
      },
      "aurora_64b66b_0_gt_qpllrefclklost_quad1_out": {
        "ports": [
          "aurora_64b66b_0/gt_qpllrefclklost_quad1_out",
          "xlconcat_0/In3"
        ]
      },
      "aurora_64b66b_0_link_reset_out": {
        "ports": [
          "aurora_64b66b_0/link_reset_out",
          "xlconcat_0/In4"
        ]
      },
      "aurora_64b66b_0_sys_reset_out": {
        "ports": [
          "aurora_64b66b_0/sys_reset_out",
          "xlconcat_0/In5"
        ]
      },
      "aurora_64b66b_0_gt_reset_out": {
        "ports": [
          "aurora_64b66b_0/gt_reset_out",
          "xlconcat_0/In6"
        ]
      },
      "aurora_64b66b_0_gt_powergood": {
        "ports": [
          "aurora_64b66b_0/gt_powergood",
          "xlconcat_0/In7"
        ]
      },
      "axi_chip2chip_0_axi_c2c_config_error_out": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_config_error_out",
          "xlconcat_0/In11"
        ]
      },
      "axi_chip2chip_0_axi_c2c_link_status_out": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_link_status_out",
          "xlconcat_0/In12"
        ]
      },
      "axi_chip2chip_0_axi_c2c_multi_bit_error_out": {
        "ports": [
          "axi_chip2chip_0/axi_c2c_multi_bit_error_out",
          "xlconcat_0/In13"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "ila_2/probe0"
        ]
      },
      "pma_init_generator_0_pma_init_in": {
        "ports": [
          "pma_init_generator_0/pma_init_in",
          "axi_chip2chip_0/aurora_pma_init_in",
          "xlconcat_0/In9"
        ]
      }
    },
    "addressing": {
      "/axi_chip2chip_0": {
        "address_spaces": {
          "MAXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}