Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec 21 16:14:03 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file temp_sensor_adt7420_timing_summary_routed.rpt -pb temp_sensor_adt7420_timing_summary_routed.pb -rpx temp_sensor_adt7420_timing_summary_routed.rpx -warn_on_violation
| Design       : temp_sensor_adt7420
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     44          
TIMING-18  Warning           Missing input or output delay   20          
TIMING-20  Warning           Non-clocked latch               9           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (74)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (95)
5. checking no_input_delay (3)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (74)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: i2c_master_0/data_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_tx_inst/FSM_onehot_present_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: uart_tx_inst/FSM_onehot_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_tx_inst/FSM_onehot_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_tx_inst/FSM_onehot_present_state_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: uart_tx_inst/clk_baudrate_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart_tx_inst/data_select_counter_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: uart_tx_inst/data_select_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_tx_inst/packet_send_f2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (95)
-------------------------------------------------
 There are 95 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.844        0.000                      0                  196        0.171        0.000                      0                  196        4.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.844        0.000                      0                  196        0.171        0.000                      0                  196        4.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 uart_tx_inst/packet_delay_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/packet_delay_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.090ns (26.414%)  route 3.037ns (73.586%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.619     5.221    uart_tx_inst/CLK
    SLICE_X43Y106        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDCE (Prop_fdce_C_Q)         0.419     5.640 r  uart_tx_inst/packet_delay_counter_reg[12]/Q
                         net (fo=2, routed)           0.824     6.464    uart_tx_inst/packet_delay_counter_reg_n_0_[12]
    SLICE_X43Y107        LUT4 (Prop_lut4_I0_O)        0.299     6.763 r  uart_tx_inst/packet_delay_counter[26]_i_6/O
                         net (fo=1, routed)           0.571     7.335    uart_tx_inst/packet_delay_counter[26]_i_6_n_0
    SLICE_X43Y106        LUT5 (Prop_lut5_I3_O)        0.124     7.459 f  uart_tx_inst/packet_delay_counter[26]_i_3/O
                         net (fo=2, routed)           0.610     8.069    uart_tx_inst/packet_delay_counter[26]_i_3_n_0
    SLICE_X40Y107        LUT3 (Prop_lut3_I0_O)        0.124     8.193 f  uart_tx_inst/packet_delay_counter[26]_i_2/O
                         net (fo=27, routed)          1.031     9.224    uart_tx_inst/packet_delay_counter[26]_i_2_n_0
    SLICE_X43Y105        LUT2 (Prop_lut2_I1_O)        0.124     9.348 r  uart_tx_inst/packet_delay_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.348    uart_tx_inst/packet_delay_counter[5]
    SLICE_X43Y105        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.499    14.921    uart_tx_inst/CLK
    SLICE_X43Y105        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[5]/C
                         clock pessimism              0.275    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X43Y105        FDCE (Setup_fdce_C_D)        0.031    15.192    uart_tx_inst/packet_delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 uart_tx_inst/packet_delay_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/packet_delay_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.090ns (26.510%)  route 3.022ns (73.490%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.619     5.221    uart_tx_inst/CLK
    SLICE_X43Y106        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDCE (Prop_fdce_C_Q)         0.419     5.640 r  uart_tx_inst/packet_delay_counter_reg[12]/Q
                         net (fo=2, routed)           0.824     6.464    uart_tx_inst/packet_delay_counter_reg_n_0_[12]
    SLICE_X43Y107        LUT4 (Prop_lut4_I0_O)        0.299     6.763 r  uart_tx_inst/packet_delay_counter[26]_i_6/O
                         net (fo=1, routed)           0.571     7.335    uart_tx_inst/packet_delay_counter[26]_i_6_n_0
    SLICE_X43Y106        LUT5 (Prop_lut5_I3_O)        0.124     7.459 f  uart_tx_inst/packet_delay_counter[26]_i_3/O
                         net (fo=2, routed)           0.610     8.069    uart_tx_inst/packet_delay_counter[26]_i_3_n_0
    SLICE_X40Y107        LUT3 (Prop_lut3_I0_O)        0.124     8.193 f  uart_tx_inst/packet_delay_counter[26]_i_2/O
                         net (fo=27, routed)          1.016     9.209    uart_tx_inst/packet_delay_counter[26]_i_2_n_0
    SLICE_X43Y109        LUT2 (Prop_lut2_I1_O)        0.124     9.333 r  uart_tx_inst/packet_delay_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.333    uart_tx_inst/packet_delay_counter[25]
    SLICE_X43Y109        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.497    14.919    uart_tx_inst/CLK
    SLICE_X43Y109        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[25]/C
                         clock pessimism              0.275    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X43Y109        FDCE (Setup_fdce_C_D)        0.031    15.190    uart_tx_inst/packet_delay_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 uart_tx_inst/packet_delay_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/packet_delay_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.120ns (26.945%)  route 3.037ns (73.055%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.619     5.221    uart_tx_inst/CLK
    SLICE_X43Y106        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDCE (Prop_fdce_C_Q)         0.419     5.640 r  uart_tx_inst/packet_delay_counter_reg[12]/Q
                         net (fo=2, routed)           0.824     6.464    uart_tx_inst/packet_delay_counter_reg_n_0_[12]
    SLICE_X43Y107        LUT4 (Prop_lut4_I0_O)        0.299     6.763 r  uart_tx_inst/packet_delay_counter[26]_i_6/O
                         net (fo=1, routed)           0.571     7.335    uart_tx_inst/packet_delay_counter[26]_i_6_n_0
    SLICE_X43Y106        LUT5 (Prop_lut5_I3_O)        0.124     7.459 f  uart_tx_inst/packet_delay_counter[26]_i_3/O
                         net (fo=2, routed)           0.610     8.069    uart_tx_inst/packet_delay_counter[26]_i_3_n_0
    SLICE_X40Y107        LUT3 (Prop_lut3_I0_O)        0.124     8.193 f  uart_tx_inst/packet_delay_counter[26]_i_2/O
                         net (fo=27, routed)          1.031     9.224    uart_tx_inst/packet_delay_counter[26]_i_2_n_0
    SLICE_X43Y105        LUT2 (Prop_lut2_I1_O)        0.154     9.378 r  uart_tx_inst/packet_delay_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.378    uart_tx_inst/packet_delay_counter[7]
    SLICE_X43Y105        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.499    14.921    uart_tx_inst/CLK
    SLICE_X43Y105        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[7]/C
                         clock pessimism              0.275    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X43Y105        FDCE (Setup_fdce_C_D)        0.075    15.236    uart_tx_inst/packet_delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 uart_tx_inst/packet_delay_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/packet_delay_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 1.119ns (27.025%)  route 3.022ns (72.975%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.619     5.221    uart_tx_inst/CLK
    SLICE_X43Y106        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDCE (Prop_fdce_C_Q)         0.419     5.640 r  uart_tx_inst/packet_delay_counter_reg[12]/Q
                         net (fo=2, routed)           0.824     6.464    uart_tx_inst/packet_delay_counter_reg_n_0_[12]
    SLICE_X43Y107        LUT4 (Prop_lut4_I0_O)        0.299     6.763 r  uart_tx_inst/packet_delay_counter[26]_i_6/O
                         net (fo=1, routed)           0.571     7.335    uart_tx_inst/packet_delay_counter[26]_i_6_n_0
    SLICE_X43Y106        LUT5 (Prop_lut5_I3_O)        0.124     7.459 f  uart_tx_inst/packet_delay_counter[26]_i_3/O
                         net (fo=2, routed)           0.610     8.069    uart_tx_inst/packet_delay_counter[26]_i_3_n_0
    SLICE_X40Y107        LUT3 (Prop_lut3_I0_O)        0.124     8.193 f  uart_tx_inst/packet_delay_counter[26]_i_2/O
                         net (fo=27, routed)          1.016     9.209    uart_tx_inst/packet_delay_counter[26]_i_2_n_0
    SLICE_X43Y109        LUT2 (Prop_lut2_I1_O)        0.153     9.362 r  uart_tx_inst/packet_delay_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.362    uart_tx_inst/packet_delay_counter[26]
    SLICE_X43Y109        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.497    14.919    uart_tx_inst/CLK
    SLICE_X43Y109        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[26]/C
                         clock pessimism              0.275    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X43Y109        FDCE (Setup_fdce_C_D)        0.075    15.234    uart_tx_inst/packet_delay_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.952ns (23.741%)  route 3.058ns (76.259%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X48Y107        FDCE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  counter_reg[9]/Q
                         net (fo=3, routed)           0.993     6.668    i2c_master_0/Q[9]
    SLICE_X51Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.792 f  i2c_master_0/counter[22]_i_11/O
                         net (fo=1, routed)           0.665     7.457    i2c_master_0/counter[22]_i_11_n_0
    SLICE_X51Y107        LUT6 (Prop_lut6_I3_O)        0.124     7.581 r  i2c_master_0/counter[22]_i_4/O
                         net (fo=24, routed)          0.816     8.397    i2c_master_0/counter_reg[14]
    SLICE_X49Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.521 r  i2c_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.584     9.105    i2c_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X49Y110        LUT3 (Prop_lut3_I1_O)        0.124     9.229 r  i2c_master_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.229    i2c_master_0_n_7
    SLICE_X49Y110        FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.495    14.917    clk_IBUF_BUFG
    SLICE_X49Y110        FDCE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X49Y110        FDCE (Setup_fdce_C_D)        0.029    15.187    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.952ns (23.752%)  route 3.056ns (76.248%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X48Y107        FDCE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  counter_reg[9]/Q
                         net (fo=3, routed)           0.993     6.668    i2c_master_0/Q[9]
    SLICE_X51Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.792 f  i2c_master_0/counter[22]_i_11/O
                         net (fo=1, routed)           0.665     7.457    i2c_master_0/counter[22]_i_11_n_0
    SLICE_X51Y107        LUT6 (Prop_lut6_I3_O)        0.124     7.581 r  i2c_master_0/counter[22]_i_4/O
                         net (fo=24, routed)          0.816     8.397    i2c_master_0/counter_reg[14]
    SLICE_X49Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.521 r  i2c_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.582     9.103    i2c_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X49Y110        LUT4 (Prop_lut4_I2_O)        0.124     9.227 r  i2c_master_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.227    i2c_master_0_n_6
    SLICE_X49Y110        FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.495    14.917    clk_IBUF_BUFG
    SLICE_X49Y110        FDCE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X49Y110        FDCE (Setup_fdce_C_D)        0.031    15.189    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 uart_tx_inst/packet_delay_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/packet_delay_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 1.090ns (27.255%)  route 2.909ns (72.745%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.619     5.221    uart_tx_inst/CLK
    SLICE_X43Y106        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDCE (Prop_fdce_C_Q)         0.419     5.640 r  uart_tx_inst/packet_delay_counter_reg[12]/Q
                         net (fo=2, routed)           0.824     6.464    uart_tx_inst/packet_delay_counter_reg_n_0_[12]
    SLICE_X43Y107        LUT4 (Prop_lut4_I0_O)        0.299     6.763 r  uart_tx_inst/packet_delay_counter[26]_i_6/O
                         net (fo=1, routed)           0.571     7.335    uart_tx_inst/packet_delay_counter[26]_i_6_n_0
    SLICE_X43Y106        LUT5 (Prop_lut5_I3_O)        0.124     7.459 f  uart_tx_inst/packet_delay_counter[26]_i_3/O
                         net (fo=2, routed)           0.610     8.069    uart_tx_inst/packet_delay_counter[26]_i_3_n_0
    SLICE_X40Y107        LUT3 (Prop_lut3_I0_O)        0.124     8.193 f  uart_tx_inst/packet_delay_counter[26]_i_2/O
                         net (fo=27, routed)          0.904     9.097    uart_tx_inst/packet_delay_counter[26]_i_2_n_0
    SLICE_X43Y108        LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  uart_tx_inst/packet_delay_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.221    uart_tx_inst/packet_delay_counter[18]
    SLICE_X43Y108        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.498    14.920    uart_tx_inst/CLK
    SLICE_X43Y108        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[18]/C
                         clock pessimism              0.275    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X43Y108        FDCE (Setup_fdce_C_D)        0.031    15.191    uart_tx_inst/packet_delay_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.978ns (24.244%)  route 3.056ns (75.756%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X48Y107        FDCE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  counter_reg[9]/Q
                         net (fo=3, routed)           0.993     6.668    i2c_master_0/Q[9]
    SLICE_X51Y107        LUT6 (Prop_lut6_I2_O)        0.124     6.792 f  i2c_master_0/counter[22]_i_11/O
                         net (fo=1, routed)           0.665     7.457    i2c_master_0/counter[22]_i_11_n_0
    SLICE_X51Y107        LUT6 (Prop_lut6_I3_O)        0.124     7.581 r  i2c_master_0/counter[22]_i_4/O
                         net (fo=24, routed)          0.816     8.397    i2c_master_0/counter_reg[14]
    SLICE_X49Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.521 r  i2c_master_0/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.582     9.103    i2c_master_0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X49Y110        LUT4 (Prop_lut4_I2_O)        0.150     9.253 r  i2c_master_0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.253    i2c_master_0_n_5
    SLICE_X49Y110        FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.495    14.917    clk_IBUF_BUFG
    SLICE_X49Y110        FDCE                                         r  FSM_sequential_state_reg[2]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X49Y110        FDCE (Setup_fdce_C_D)        0.075    15.233    FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 uart_tx_inst/packet_delay_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/packet_delay_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.120ns (27.797%)  route 2.909ns (72.203%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.619     5.221    uart_tx_inst/CLK
    SLICE_X43Y106        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDCE (Prop_fdce_C_Q)         0.419     5.640 r  uart_tx_inst/packet_delay_counter_reg[12]/Q
                         net (fo=2, routed)           0.824     6.464    uart_tx_inst/packet_delay_counter_reg_n_0_[12]
    SLICE_X43Y107        LUT4 (Prop_lut4_I0_O)        0.299     6.763 r  uart_tx_inst/packet_delay_counter[26]_i_6/O
                         net (fo=1, routed)           0.571     7.335    uart_tx_inst/packet_delay_counter[26]_i_6_n_0
    SLICE_X43Y106        LUT5 (Prop_lut5_I3_O)        0.124     7.459 f  uart_tx_inst/packet_delay_counter[26]_i_3/O
                         net (fo=2, routed)           0.610     8.069    uart_tx_inst/packet_delay_counter[26]_i_3_n_0
    SLICE_X40Y107        LUT3 (Prop_lut3_I0_O)        0.124     8.193 f  uart_tx_inst/packet_delay_counter[26]_i_2/O
                         net (fo=27, routed)          0.904     9.097    uart_tx_inst/packet_delay_counter[26]_i_2_n_0
    SLICE_X43Y108        LUT2 (Prop_lut2_I1_O)        0.154     9.251 r  uart_tx_inst/packet_delay_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.251    uart_tx_inst/packet_delay_counter[20]
    SLICE_X43Y108        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.498    14.920    uart_tx_inst/CLK
    SLICE_X43Y108        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[20]/C
                         clock pessimism              0.275    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X43Y108        FDCE (Setup_fdce_C_D)        0.075    15.235    uart_tx_inst/packet_delay_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 uart_tx_inst/packet_delay_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/packet_delay_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.090ns (27.769%)  route 2.835ns (72.231%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.619     5.221    uart_tx_inst/CLK
    SLICE_X43Y106        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDCE (Prop_fdce_C_Q)         0.419     5.640 r  uart_tx_inst/packet_delay_counter_reg[12]/Q
                         net (fo=2, routed)           0.824     6.464    uart_tx_inst/packet_delay_counter_reg_n_0_[12]
    SLICE_X43Y107        LUT4 (Prop_lut4_I0_O)        0.299     6.763 r  uart_tx_inst/packet_delay_counter[26]_i_6/O
                         net (fo=1, routed)           0.571     7.335    uart_tx_inst/packet_delay_counter[26]_i_6_n_0
    SLICE_X43Y106        LUT5 (Prop_lut5_I3_O)        0.124     7.459 f  uart_tx_inst/packet_delay_counter[26]_i_3/O
                         net (fo=2, routed)           0.610     8.069    uart_tx_inst/packet_delay_counter[26]_i_3_n_0
    SLICE_X40Y107        LUT3 (Prop_lut3_I0_O)        0.124     8.193 f  uart_tx_inst/packet_delay_counter[26]_i_2/O
                         net (fo=27, routed)          0.829     9.022    uart_tx_inst/packet_delay_counter[26]_i_2_n_0
    SLICE_X43Y109        LUT2 (Prop_lut2_I1_O)        0.124     9.146 r  uart_tx_inst/packet_delay_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.146    uart_tx_inst/packet_delay_counter[21]
    SLICE_X43Y109        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.497    14.919    uart_tx_inst/CLK
    SLICE_X43Y109        FDCE                                         r  uart_tx_inst/packet_delay_counter_reg[21]/C
                         clock pessimism              0.275    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X43Y109        FDCE (Setup_fdce_C_D)        0.029    15.188    uart_tx_inst/packet_delay_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  6.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 temp_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.559     1.478    clk_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  temp_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  temp_data_reg[5]/Q
                         net (fo=2, routed)           0.109     1.729    temp_data_reg_n_0_[5]
    SLICE_X46Y108        FDCE                                         r  temperature_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X46Y108        FDCE                                         r  temperature_reg[5]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X46Y108        FDCE (Hold_fdce_C_D)         0.063     1.557    temperature_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 temp_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_reg[13]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.559     1.478    clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  temp_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  temp_data_reg[13]/Q
                         net (fo=2, routed)           0.119     1.738    temp_data_reg_n_0_[13]
    SLICE_X47Y108        FDCE                                         r  temperature_reg[13]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X47Y108        FDCE                                         r  temperature_reg[13]_lopt_replica/C
                         clock pessimism             -0.500     1.494    
    SLICE_X47Y108        FDCE (Hold_fdce_C_D)         0.072     1.566    temperature_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 temp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.916%)  route 0.111ns (44.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.559     1.478    clk_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  temp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  temp_data_reg[4]/Q
                         net (fo=2, routed)           0.111     1.731    temp_data_reg_n_0_[4]
    SLICE_X46Y108        FDCE                                         r  temperature_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X46Y108        FDCE                                         r  temperature_reg[4]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X46Y108        FDCE (Hold_fdce_C_D)         0.063     1.557    temperature_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 temp_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.717%)  route 0.121ns (46.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.559     1.478    clk_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  temp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  temp_data_reg[1]/Q
                         net (fo=2, routed)           0.121     1.741    temp_data_reg_n_0_[1]
    SLICE_X45Y109        FDCE                                         r  temperature_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.831     1.996    clk_IBUF_BUFG
    SLICE_X45Y109        FDCE                                         r  temperature_reg[1]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X45Y109        FDCE (Hold_fdce_C_D)         0.047     1.563    temperature_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 temp_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.465%)  route 0.131ns (50.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.559     1.478    clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  temp_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  temp_data_reg[9]/Q
                         net (fo=2, routed)           0.131     1.737    temp_data_reg_n_0_[9]
    SLICE_X45Y109        FDCE                                         r  temperature_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.831     1.996    clk_IBUF_BUFG
    SLICE_X45Y109        FDCE                                         r  temperature_reg[9]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X45Y109        FDCE (Hold_fdce_C_D)         0.023     1.539    temperature_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 temp_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.525%)  route 0.169ns (54.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.559     1.478    clk_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  temp_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  temp_data_reg[2]/Q
                         net (fo=2, routed)           0.169     1.788    temp_data_reg_n_0_[2]
    SLICE_X45Y109        FDCE                                         r  temperature_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.831     1.996    clk_IBUF_BUFG
    SLICE_X45Y109        FDCE                                         r  temperature_reg[2]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X45Y109        FDCE (Hold_fdce_C_D)         0.072     1.588    temperature_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 temp_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.270%)  route 0.122ns (48.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.559     1.478    clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  temp_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  temp_data_reg[14]/Q
                         net (fo=2, routed)           0.122     1.728    temp_data_reg_n_0_[14]
    SLICE_X46Y108        FDCE                                         r  temperature_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X46Y108        FDCE                                         r  temperature_reg[14]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X46Y108        FDCE (Hold_fdce_C_D)         0.022     1.516    temperature_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 temp_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.725%)  route 0.147ns (47.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X42Y109        FDRE                                         r  temp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  temp_data_reg[6]/Q
                         net (fo=2, routed)           0.147     1.791    temp_data_reg_n_0_[6]
    SLICE_X42Y108        FDCE                                         r  temperature_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.831     1.996    clk_IBUF_BUFG
    SLICE_X42Y108        FDCE                                         r  temperature_reg[6]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X42Y108        FDCE (Hold_fdce_C_D)         0.083     1.579    temperature_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            busy_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.558     1.477    clk_IBUF_BUFG
    SLICE_X49Y110        FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.143     1.762    i2c_master_0/state[0]
    SLICE_X48Y110        LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  i2c_master_0/busy_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.807    i2c_master_0_n_9
    SLICE_X48Y110        FDCE                                         r  busy_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.829     1.994    clk_IBUF_BUFG
    SLICE_X48Y110        FDCE                                         r  busy_cnt_reg[0]/C
                         clock pessimism             -0.503     1.490    
    SLICE_X48Y110        FDCE (Hold_fdce_C_D)         0.091     1.581    busy_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 i2c_master_0/scl_proc.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/scl_proc.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.594     1.513    i2c_master_0/CLK
    SLICE_X1Y134         FDRE                                         r  i2c_master_0/scl_proc.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  i2c_master_0/scl_proc.count_reg[4]/Q
                         net (fo=4, routed)           0.096     1.738    i2c_master_0/scl_proc.count_reg[4]
    SLICE_X1Y134         LUT6 (Prop_lut6_I5_O)        0.099     1.837 r  i2c_master_0/scl_proc.count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.837    i2c_master_0/scl_proc.count[5]_i_1_n_0
    SLICE_X1Y134         FDRE                                         r  i2c_master_0/scl_proc.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.865     2.030    i2c_master_0/CLK
    SLICE_X1Y134         FDRE                                         r  i2c_master_0/scl_proc.count_reg[5]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.092     1.605    i2c_master_0/scl_proc.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y110   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y110   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y110   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y110   busy_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y110   busy_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y112   busy_prev_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y104   counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y107   counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y107   counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y110   FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y110   FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y110   FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y110   FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y110   FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y110   FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y110   busy_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y110   busy_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y110   busy_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y110   busy_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y110   FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y110   FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y110   FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y110   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y110   FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y110   FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y110   busy_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y110   busy_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y110   busy_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y110   busy_cnt_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.648ns  (logic 4.383ns (45.430%)  route 5.265ns (54.570%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDCE                         0.000     0.000 r  uart_tx_inst/bit_index_reg[0]/C
    SLICE_X44Y108        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  uart_tx_inst/bit_index_reg[0]/Q
                         net (fo=9, routed)           1.158     1.614    uart_tx_inst/bit_index_reg_n_0_[0]
    SLICE_X44Y109        LUT6 (Prop_lut6_I2_O)        0.124     1.738 r  uart_tx_inst/uart_tx_pin_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.796     2.535    uart_tx_inst/uart_tx_pin_OBUF_inst_i_4_n_0
    SLICE_X45Y108        LUT6 (Prop_lut6_I0_O)        0.124     2.659 f  uart_tx_inst/uart_tx_pin_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.154     2.813    uart_tx_inst/uart_tx_pin_OBUF_inst_i_3_n_0
    SLICE_X45Y108        LUT5 (Prop_lut5_I3_O)        0.124     2.937 r  uart_tx_inst/uart_tx_pin_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.157     6.093    uart_tx_pin_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     9.648 r  uart_tx_pin_OBUF_inst/O
                         net (fo=0)                   0.000     9.648    uart_tx_pin
    D4                                                                r  uart_tx_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.687ns  (logic 4.544ns (52.308%)  route 4.143ns (47.692%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDRE                         0.000     0.000 r  i2c_master_0/FSM_onehot_state_reg[1]/C
    SLICE_X50Y112        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  i2c_master_0/FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           1.081     1.559    i2c_master_0/scl_enable
    SLICE_X48Y113        LUT4 (Prop_lut4_I0_O)        0.324     1.883 r  i2c_master_0/sda_IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.062     4.945    sda_IOBUF_inst/I
    C15                  OBUFT (Prop_obuft_I_O)       3.742     8.687 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.687    sda
    C15                                                               r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            scl_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.376ns  (logic 5.042ns (60.189%)  route 3.335ns (39.811%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C14                                               0.000     0.000 r  scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    scl_IOBUF_inst/IO
    C14                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.335     4.821    scl_IBUF
    D18                  OBUF (Prop_obuf_I_O)         3.555     8.376 r  scl_pin_OBUF_inst/O
                         net (fo=0)                   0.000     8.376    scl_pin
    D18                                                               r  scl_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/scl_enable_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.872ns  (logic 4.075ns (51.757%)  route 3.798ns (48.243%))
  Logic Levels:           2  (FDSE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDSE                         0.000     0.000 r  i2c_master_0/scl_enable_reg/C
    SLICE_X50Y112        FDSE (Prop_fdse_C_Q)         0.518     0.518 f  i2c_master_0/scl_enable_reg/Q
                         net (fo=2, routed)           3.798     4.316    scl_IOBUF_inst/T
    C14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.557     7.872 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.872    scl
    C14                                                               r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            sda_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.622ns  (logic 5.032ns (66.020%)  route 2.590ns (33.980%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  sda_IOBUF_inst/IBUF/O
                         net (fo=10, routed)          2.590     4.074    sda_IBUF
    E18                  OBUF (Prop_obuf_I_O)         3.548     7.622 r  sda_pin_OBUF_inst/O
                         net (fo=0)                   0.000     7.622    sda_pin
    E18                                                               r  sda_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/acknowledge_error_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_acknowledge_error
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.884ns  (logic 4.024ns (58.451%)  route 2.860ns (41.549%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE                         0.000     0.000 r  i2c_master_0/acknowledge_error_reg/C
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.459     0.459 r  i2c_master_0/acknowledge_error_reg/Q
                         net (fo=2, routed)           2.860     3.319    i2c_acknowledge_error_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.565     6.884 r  i2c_acknowledge_error_OBUF_inst/O
                         net (fo=0)                   0.000     6.884    i2c_acknowledge_error
    C17                                                               r  i2c_acknowledge_error (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            i2c_master_0/data_read_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.095ns  (logic 1.602ns (26.276%)  route 4.494ns (73.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_l_IBUF_inst/O
                         net (fo=20, routed)          2.700     4.177    i2c_master_0/reset_l_IBUF
    SLICE_X49Y112        LUT1 (Prop_lut1_I0_O)        0.124     4.301 r  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=84, routed)          1.794     6.095    i2c_master_0/SR[0]
    SLICE_X50Y109        FDRE                                         r  i2c_master_0/data_read_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            i2c_master_0/data_read_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.797ns  (logic 1.602ns (27.626%)  route 4.196ns (72.374%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_l_IBUF_inst/O
                         net (fo=20, routed)          2.700     4.177    i2c_master_0/reset_l_IBUF
    SLICE_X49Y112        LUT1 (Prop_lut1_I0_O)        0.124     4.301 r  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=84, routed)          1.496     5.797    i2c_master_0/SR[0]
    SLICE_X46Y109        FDRE                                         r  i2c_master_0/data_read_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            i2c_master_0/data_read_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.797ns  (logic 1.602ns (27.626%)  route 4.196ns (72.374%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_l_IBUF_inst/O
                         net (fo=20, routed)          2.700     4.177    i2c_master_0/reset_l_IBUF
    SLICE_X49Y112        LUT1 (Prop_lut1_I0_O)        0.124     4.301 r  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=84, routed)          1.496     5.797    i2c_master_0/SR[0]
    SLICE_X46Y109        FDRE                                         r  i2c_master_0/data_read_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            i2c_master_0/data_read_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.797ns  (logic 1.602ns (27.626%)  route 4.196ns (72.374%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_l_IBUF_inst/O
                         net (fo=20, routed)          2.700     4.177    i2c_master_0/reset_l_IBUF
    SLICE_X49Y112        LUT1 (Prop_lut1_I0_O)        0.124     4.301 r  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=84, routed)          1.496     5.797    i2c_master_0/SR[0]
    SLICE_X46Y109        FDRE                                         r  i2c_master_0/data_read_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_master_0/rx_data_latch_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_0/data_read_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.133ns (53.160%)  route 0.117ns (46.840%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE                         0.000     0.000 r  i2c_master_0/rx_data_latch_reg[3]/C
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  i2c_master_0/rx_data_latch_reg[3]/Q
                         net (fo=2, routed)           0.117     0.250    i2c_master_0/rx_data_latch[3]
    SLICE_X46Y109        FDRE                                         r  i2c_master_0/data_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/rx_data_latch_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_0/data_read_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.146ns (56.163%)  route 0.114ns (43.837%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE                         0.000     0.000 r  i2c_master_0/rx_data_latch_reg[6]/C
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  i2c_master_0/rx_data_latch_reg[6]/Q
                         net (fo=2, routed)           0.114     0.260    i2c_master_0/rx_data_latch[6]
    SLICE_X46Y109        FDRE                                         r  i2c_master_0/data_read_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/rx_data_latch_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_0/data_read_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.151ns (54.590%)  route 0.126ns (45.410%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE                         0.000     0.000 r  i2c_master_0/rx_data_latch_reg[1]/C
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.151     0.151 r  i2c_master_0/rx_data_latch_reg[1]/Q
                         net (fo=2, routed)           0.126     0.277    i2c_master_0/rx_data_latch[1]
    SLICE_X46Y109        FDRE                                         r  i2c_master_0/data_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/rx_data_latch_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_0/data_read_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.167ns (57.572%)  route 0.123ns (42.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE                         0.000     0.000 r  i2c_master_0/rx_data_latch_reg[0]/C
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  i2c_master_0/rx_data_latch_reg[0]/Q
                         net (fo=2, routed)           0.123     0.290    i2c_master_0/rx_data_latch[0]
    SLICE_X46Y109        FDRE                                         r  i2c_master_0/data_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/rx_data_latch_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_0/data_read_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.167ns (57.407%)  route 0.124ns (42.593%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE                         0.000     0.000 r  i2c_master_0/rx_data_latch_reg[4]/C
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.167     0.167 r  i2c_master_0/rx_data_latch_reg[4]/Q
                         net (fo=2, routed)           0.124     0.291    i2c_master_0/rx_data_latch[4]
    SLICE_X46Y109        FDRE                                         r  i2c_master_0/data_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_inst/FSM_onehot_present_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.931%)  route 0.166ns (54.069%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDCE                         0.000     0.000 r  uart_tx_inst/FSM_onehot_present_state_reg[1]/C
    SLICE_X44Y107        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_tx_inst/FSM_onehot_present_state_reg[1]/Q
                         net (fo=6, routed)           0.166     0.307    uart_tx_inst/FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X44Y107        FDCE                                         r  uart_tx_inst/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/rx_data_latch_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master_0/data_read_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.133ns (42.886%)  route 0.177ns (57.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE                         0.000     0.000 r  i2c_master_0/rx_data_latch_reg[7]/C
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  i2c_master_0/rx_data_latch_reg[7]/Q
                         net (fo=2, routed)           0.177     0.310    i2c_master_0/rx_data_latch[7]
    SLICE_X46Y109        FDRE                                         r  i2c_master_0/data_read_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_inst/FSM_onehot_present_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.128ns (39.643%)  route 0.195ns (60.357%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDCE                         0.000     0.000 r  uart_tx_inst/FSM_onehot_present_state_reg[2]/C
    SLICE_X44Y107        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uart_tx_inst/FSM_onehot_present_state_reg[2]/Q
                         net (fo=9, routed)           0.195     0.323    uart_tx_inst/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X44Y107        FDCE                                         r  uart_tx_inst/FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/data_select_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/data_select_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE                         0.000     0.000 r  uart_tx_inst/data_select_counter_reg[0]/C
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx_inst/data_select_counter_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    uart_tx_inst/data_select_counter_reg_n_0_[0]
    SLICE_X45Y107        LUT5 (Prop_lut5_I0_O)        0.042     0.350 r  uart_tx_inst/data_select_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.350    uart_tx_inst/data_select_counter[1]_i_1_n_0
    SLICE_X45Y107        FDRE                                         r  uart_tx_inst/data_select_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/data_select_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/data_select_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE                         0.000     0.000 r  uart_tx_inst/data_select_counter_reg[0]/C
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx_inst/data_select_counter_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    uart_tx_inst/data_select_counter_reg_n_0_[0]
    SLICE_X45Y107        LUT4 (Prop_lut4_I3_O)        0.045     0.353 r  uart_tx_inst/data_select_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    uart_tx_inst/data_select_counter[0]_i_1_n_0
    SLICE_X45Y107        FDRE                                         r  uart_tx_inst/data_select_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temperature_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.535ns  (logic 4.010ns (46.984%)  route 4.525ns (53.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X47Y108        FDCE                                         r  temperature_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDCE (Prop_fdce_C_Q)         0.456     5.675 r  temperature_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           4.525    10.200    temperature_reg[13]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.754 r  temperature_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.754    temperature[13]
    V14                                                               r  temperature[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master_0/data_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.451ns  (logic 4.413ns (52.215%)  route 4.038ns (47.785%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.618     5.220    i2c_master_0/CLK
    SLICE_X38Y113        FDRE                                         r  i2c_master_0/data_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.518     5.738 r  i2c_master_0/data_clk_reg/Q
                         net (fo=4, routed)           0.976     6.715    i2c_master_0/data_clk_reg_0
    SLICE_X48Y113        LUT4 (Prop_lut4_I3_O)        0.153     6.868 r  i2c_master_0/sda_IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.062     9.930    sda_IOBUF_inst/I
    C15                  OBUFT (Prop_obuft_I_O)       3.742    13.672 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.672    sda
    C15                                                               r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.350ns  (logic 4.088ns (48.960%)  route 4.262ns (51.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.618     5.220    clk_IBUF_BUFG
    SLICE_X42Y108        FDCE                                         r  temperature_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  temperature_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           4.262    10.000    temperature_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         3.570    13.571 r  temperature_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.571    temperature[14]
    V12                                                               r  temperature[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.324ns  (logic 4.207ns (50.536%)  route 4.118ns (49.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X46Y108        FDCE                                         r  temperature_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDCE (Prop_fdce_C_Q)         0.478     5.697 r  temperature_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.118     9.815    temperature_reg[5]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         3.729    13.544 r  temperature_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.544    temperature[5]
    V17                                                               r  temperature[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.265ns  (logic 4.070ns (49.248%)  route 4.195ns (50.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.618     5.220    clk_IBUF_BUFG
    SLICE_X42Y107        FDCE                                         r  temperature_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y107        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  temperature_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           4.195     9.933    temperature_reg[10]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         3.552    13.485 r  temperature_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.485    temperature[10]
    U14                                                               r  temperature[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.144ns  (logic 4.073ns (50.014%)  route 4.071ns (49.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.618     5.220    clk_IBUF_BUFG
    SLICE_X42Y107        FDCE                                         r  temperature_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y107        FDCE (Prop_fdce_C_Q)         0.518     5.738 r  temperature_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.071     9.809    temperature_reg[7]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         3.555    13.365 r  temperature_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.365    temperature[7]
    U16                                                               r  temperature[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.046ns  (logic 4.087ns (50.795%)  route 3.959ns (49.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.619     5.221    clk_IBUF_BUFG
    SLICE_X42Y105        FDCE                                         r  temperature_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y105        FDCE (Prop_fdce_C_Q)         0.518     5.739 r  temperature_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           3.959     9.698    temperature_reg[15]_lopt_replica_1
    V11                  OBUF (Prop_obuf_I_O)         3.569    13.267 r  temperature_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.267    temperature[15]
    V11                                                               r  temperature[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.975ns  (logic 4.073ns (51.073%)  route 3.902ns (48.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.619     5.221    clk_IBUF_BUFG
    SLICE_X42Y106        FDCE                                         r  temperature_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDCE (Prop_fdce_C_Q)         0.518     5.739 r  temperature_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.902     9.641    temperature_reg[6]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         3.555    13.196 r  temperature_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.196    temperature[6]
    U17                                                               r  temperature[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.973ns  (logic 4.066ns (50.991%)  route 3.907ns (49.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.619     5.221    clk_IBUF_BUFG
    SLICE_X42Y106        FDCE                                         r  temperature_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y106        FDCE (Prop_fdce_C_Q)         0.518     5.739 r  temperature_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           3.907     9.647    temperature_reg[8]_lopt_replica_1
    V16                  OBUF (Prop_obuf_I_O)         3.548    13.194 r  temperature_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.194    temperature[8]
    V16                                                               r  temperature[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperature[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.955ns  (logic 4.070ns (51.157%)  route 3.886ns (48.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X46Y108        FDCE                                         r  temperature_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDCE (Prop_fdce_C_Q)         0.518     5.737 r  temperature_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           3.886     9.623    temperature_reg[12]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         3.552    13.175 r  temperature_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.175    temperature[12]
    V15                                                               r  temperature[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_rw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/address_read_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.558     1.477    clk_IBUF_BUFG
    SLICE_X48Y111        FDRE                                         r  i2c_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  i2c_rw_reg/Q
                         net (fo=7, routed)           0.109     1.727    i2c_master_0/i2c_rw_reg
    SLICE_X49Y111        LUT3 (Prop_lut3_I0_O)        0.045     1.772 r  i2c_master_0/address_read[0]_i_1/O
                         net (fo=1, routed)           0.000     1.772    i2c_master_0/address_read[0]_i_1_n_0
    SLICE_X49Y111        FDRE                                         r  i2c_master_0/address_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/selected_frame_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.310%)  route 0.216ns (53.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.559     1.478    clk_IBUF_BUFG
    SLICE_X47Y108        FDCE                                         r  temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  temperature_reg[11]/Q
                         net (fo=1, routed)           0.216     1.835    uart_tx_inst/Q[11]
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.045     1.880 r  uart_tx_inst/selected_frame_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.880    uart_tx_inst/selected_frame_reg[3]_i_1_n_0
    SLICE_X45Y108        LDCE                                         r  uart_tx_inst/selected_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/selected_frame_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.187ns (42.761%)  route 0.250ns (57.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X45Y109        FDCE                                         r  temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  temperature_reg[2]/Q
                         net (fo=1, routed)           0.191     1.813    uart_tx_inst/Q[2]
    SLICE_X45Y109        LUT3 (Prop_lut3_I0_O)        0.046     1.859 r  uart_tx_inst/selected_frame_reg[2]_i_1/O
                         net (fo=1, routed)           0.059     1.918    uart_tx_inst/selected_frame_reg[2]_i_1_n_0
    SLICE_X44Y109        LDCE                                         r  uart_tx_inst/selected_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.187ns (42.019%)  route 0.258ns (57.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.558     1.477    clk_IBUF_BUFG
    SLICE_X48Y110        FDCE                                         r  i2c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDCE (Prop_fdce_C_Q)         0.141     1.618 f  i2c_enable_reg/Q
                         net (fo=12, routed)          0.258     1.876    i2c_master_0/enable
    SLICE_X48Y112        LUT3 (Prop_lut3_I1_O)        0.046     1.922 r  i2c_master_0/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.922    i2c_master_0/FSM_onehot_state[0]_i_1_n_0
    SLICE_X48Y112        FDSE                                         r  i2c_master_0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/busy_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.186ns (39.434%)  route 0.286ns (60.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.558     1.477    clk_IBUF_BUFG
    SLICE_X48Y110        FDCE                                         r  i2c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  i2c_enable_reg/Q
                         net (fo=12, routed)          0.286     1.904    i2c_master_0/enable
    SLICE_X50Y112        LUT6 (Prop_lut6_I2_O)        0.045     1.949 r  i2c_master_0/busy_i_1/O
                         net (fo=1, routed)           0.000     1.949    i2c_master_0/busy_i_1_n_0
    SLICE_X50Y112        FDSE                                         r  i2c_master_0/busy_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/selected_frame_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.226ns (47.023%)  route 0.255ns (52.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X45Y109        FDCE                                         r  temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDCE (Prop_fdce_C_Q)         0.128     1.608 r  temperature_reg[9]/Q
                         net (fo=1, routed)           0.085     1.694    uart_tx_inst/Q[9]
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.098     1.792 r  uart_tx_inst/selected_frame_reg[1]_i_1/O
                         net (fo=1, routed)           0.169     1.961    uart_tx_inst/selected_frame_reg[1]_i_1_n_0
    SLICE_X44Y109        LDCE                                         r  uart_tx_inst/selected_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_data_write_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/tx_data_latch_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.185ns (38.022%)  route 0.302ns (61.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.556     1.475    clk_IBUF_BUFG
    SLICE_X48Y113        FDRE                                         r  i2c_data_write_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  i2c_data_write_reg[7]/Q
                         net (fo=3, routed)           0.302     1.918    i2c_master_0/data_write[1]
    SLICE_X49Y111        LUT3 (Prop_lut3_I0_O)        0.044     1.962 r  i2c_master_0/tx_data_latch[7]_i_1/O
                         net (fo=1, routed)           0.000     1.962    i2c_master_0/tx_data_latch[7]_i_1_n_0
    SLICE_X49Y111        FDRE                                         r  i2c_master_0/tx_data_latch_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/packet_send_f2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/packet_send_f1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.186ns (38.311%)  route 0.299ns (61.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.561     1.480    uart_tx_inst/CLK
    SLICE_X43Y107        FDRE                                         r  uart_tx_inst/packet_send_f2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  uart_tx_inst/packet_send_f2_reg/Q
                         net (fo=3, routed)           0.125     1.746    uart_tx_inst/packet_send_f2_reg_n_0
    SLICE_X44Y107        LUT6 (Prop_lut6_I0_O)        0.045     1.791 r  uart_tx_inst/packet_send_f1_reg_i_1/O
                         net (fo=1, routed)           0.175     1.966    uart_tx_inst/packet_send_f1_reg_i_1_n_0
    SLICE_X44Y106        LDCE                                         r  uart_tx_inst/packet_send_f1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_data_write_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master_0/tx_data_latch_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.186ns (37.731%)  route 0.307ns (62.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.556     1.475    clk_IBUF_BUFG
    SLICE_X48Y113        FDRE                                         r  i2c_data_write_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  i2c_data_write_reg[0]/Q
                         net (fo=3, routed)           0.307     1.923    i2c_master_0/data_write[0]
    SLICE_X51Y112        LUT3 (Prop_lut3_I0_O)        0.045     1.968 r  i2c_master_0/tx_data_latch[0]_i_1/O
                         net (fo=1, routed)           0.000     1.968    i2c_master_0/tx_data_latch[0]_i_1_n_0
    SLICE_X51Y112        FDRE                                         r  i2c_master_0/tx_data_latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/selected_frame_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.187ns (37.321%)  route 0.314ns (62.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.559     1.478    clk_IBUF_BUFG
    SLICE_X47Y108        FDCE                                         r  temperature_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  temperature_reg[12]/Q
                         net (fo=1, routed)           0.195     1.814    uart_tx_inst/Q[12]
    SLICE_X45Y108        LUT3 (Prop_lut3_I2_O)        0.046     1.860 r  uart_tx_inst/selected_frame_reg[4]_i_1/O
                         net (fo=1, routed)           0.119     1.979    uart_tx_inst/selected_frame_reg[4]_i_1_n_0
    SLICE_X45Y108        LDCE                                         r  uart_tx_inst/selected_frame_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            temperature_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.842ns  (logic 1.602ns (23.407%)  route 5.241ns (76.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=20, routed)          2.700     4.177    i2c_master_0/reset_l_IBUF
    SLICE_X49Y112        LUT1 (Prop_lut1_I0_O)        0.124     4.301 f  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=84, routed)          2.541     6.842    i2c_master_0_n_1
    SLICE_X42Y106        FDCE                                         f  temperature_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.499     4.921    clk_IBUF_BUFG
    SLICE_X42Y106        FDCE                                         r  temperature_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            temperature_reg[6]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.842ns  (logic 1.602ns (23.407%)  route 5.241ns (76.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=20, routed)          2.700     4.177    i2c_master_0/reset_l_IBUF
    SLICE_X49Y112        LUT1 (Prop_lut1_I0_O)        0.124     4.301 f  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=84, routed)          2.541     6.842    i2c_master_0_n_1
    SLICE_X42Y106        FDCE                                         f  temperature_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.499     4.921    clk_IBUF_BUFG
    SLICE_X42Y106        FDCE                                         r  temperature_reg[6]_lopt_replica/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            temperature_reg[8]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.842ns  (logic 1.602ns (23.407%)  route 5.241ns (76.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=20, routed)          2.700     4.177    i2c_master_0/reset_l_IBUF
    SLICE_X49Y112        LUT1 (Prop_lut1_I0_O)        0.124     4.301 f  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=84, routed)          2.541     6.842    i2c_master_0_n_1
    SLICE_X42Y106        FDCE                                         f  temperature_reg[8]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.499     4.921    clk_IBUF_BUFG
    SLICE_X42Y106        FDCE                                         r  temperature_reg[8]_lopt_replica/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            temperature_reg[15]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.550ns  (logic 1.602ns (24.451%)  route 4.949ns (75.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=20, routed)          2.700     4.177    i2c_master_0/reset_l_IBUF
    SLICE_X49Y112        LUT1 (Prop_lut1_I0_O)        0.124     4.301 f  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=84, routed)          2.249     6.550    i2c_master_0_n_1
    SLICE_X42Y105        FDCE                                         f  temperature_reg[15]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.499     4.921    clk_IBUF_BUFG
    SLICE_X42Y105        FDCE                                         r  temperature_reg[15]_lopt_replica/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            temperature_reg[3]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.550ns  (logic 1.602ns (24.451%)  route 4.949ns (75.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=20, routed)          2.700     4.177    i2c_master_0/reset_l_IBUF
    SLICE_X49Y112        LUT1 (Prop_lut1_I0_O)        0.124     4.301 f  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=84, routed)          2.249     6.550    i2c_master_0_n_1
    SLICE_X42Y105        FDCE                                         f  temperature_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.499     4.921    clk_IBUF_BUFG
    SLICE_X42Y105        FDCE                                         r  temperature_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            temperature_reg[4]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.550ns  (logic 1.602ns (24.451%)  route 4.949ns (75.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=20, routed)          2.700     4.177    i2c_master_0/reset_l_IBUF
    SLICE_X49Y112        LUT1 (Prop_lut1_I0_O)        0.124     4.301 f  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=84, routed)          2.249     6.550    i2c_master_0_n_1
    SLICE_X42Y105        FDCE                                         f  temperature_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.499     4.921    clk_IBUF_BUFG
    SLICE_X42Y105        FDCE                                         r  temperature_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            temperature_reg[9]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.550ns  (logic 1.602ns (24.451%)  route 4.949ns (75.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=20, routed)          2.700     4.177    i2c_master_0/reset_l_IBUF
    SLICE_X49Y112        LUT1 (Prop_lut1_I0_O)        0.124     4.301 f  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=84, routed)          2.249     6.550    i2c_master_0_n_1
    SLICE_X42Y105        FDCE                                         f  temperature_reg[9]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.499     4.921    clk_IBUF_BUFG
    SLICE_X42Y105        FDCE                                         r  temperature_reg[9]_lopt_replica/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.263ns  (logic 1.602ns (25.572%)  route 4.662ns (74.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=20, routed)          2.700     4.177    i2c_master_0/reset_l_IBUF
    SLICE_X49Y112        LUT1 (Prop_lut1_I0_O)        0.124     4.301 f  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=84, routed)          1.962     6.263    i2c_master_0_n_1
    SLICE_X51Y104        FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.495     4.917    clk_IBUF_BUFG
    SLICE_X51Y104        FDCE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.263ns  (logic 1.602ns (25.572%)  route 4.662ns (74.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=20, routed)          2.700     4.177    i2c_master_0/reset_l_IBUF
    SLICE_X49Y112        LUT1 (Prop_lut1_I0_O)        0.124     4.301 f  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=84, routed)          1.962     6.263    i2c_master_0_n_1
    SLICE_X51Y104        FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.495     4.917    clk_IBUF_BUFG
    SLICE_X51Y104        FDCE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 reset_l
                            (input port)
  Destination:            counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.263ns  (logic 1.602ns (25.572%)  route 4.662ns (74.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_l (IN)
                         net (fo=0)                   0.000     0.000    reset_l
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_l_IBUF_inst/O
                         net (fo=20, routed)          2.700     4.177    i2c_master_0/reset_l_IBUF
    SLICE_X49Y112        LUT1 (Prop_lut1_I0_O)        0.124     4.301 f  i2c_master_0/FSM_onehot_state[8]_i_1/O
                         net (fo=84, routed)          1.962     6.263    i2c_master_0_n_1
    SLICE_X51Y104        FDCE                                         f  counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         1.495     4.917    clk_IBUF_BUFG
    SLICE_X51Y104        FDCE                                         r  counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.490%)  route 0.062ns (27.510%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[3]/C
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_0/data_read_reg[3]/Q
                         net (fo=2, routed)           0.062     0.226    data_read[3]
    SLICE_X47Y109        FDRE                                         r  temp_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  temp_data_reg[11]/C

Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.148ns (54.996%)  route 0.121ns (45.004%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[5]/C
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  i2c_master_0/data_read_reg[5]/Q
                         net (fo=2, routed)           0.121     0.269    data_read[5]
    SLICE_X49Y109        FDRE                                         r  temp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  temp_data_reg[5]/C

Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[1]/C
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_0/data_read_reg[1]/Q
                         net (fo=2, routed)           0.113     0.277    data_read[1]
    SLICE_X49Y109        FDRE                                         r  temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  temp_data_reg[1]/C

Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[4]/C
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_0/data_read_reg[4]/Q
                         net (fo=2, routed)           0.113     0.277    data_read[4]
    SLICE_X49Y109        FDRE                                         r  temp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  temp_data_reg[4]/C

Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.299%)  route 0.117ns (41.701%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[4]/C
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_0/data_read_reg[4]/Q
                         net (fo=2, routed)           0.117     0.281    data_read[4]
    SLICE_X47Y109        FDRE                                         r  temp_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  temp_data_reg[12]/C

Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[1]/C
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_0/data_read_reg[1]/Q
                         net (fo=2, routed)           0.122     0.286    data_read[1]
    SLICE_X47Y109        FDRE                                         r  temp_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  temp_data_reg[9]/C

Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.300%)  route 0.172ns (53.700%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[6]/C
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  i2c_master_0/data_read_reg[6]/Q
                         net (fo=2, routed)           0.172     0.320    data_read[6]
    SLICE_X42Y109        FDRE                                         r  temp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.831     1.996    clk_IBUF_BUFG
    SLICE_X42Y109        FDRE                                         r  temp_data_reg[6]/C

Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.633%)  route 0.184ns (55.367%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[7]/C
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  i2c_master_0/data_read_reg[7]/Q
                         net (fo=2, routed)           0.184     0.332    data_read[7]
    SLICE_X47Y109        FDRE                                         r  temp_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  temp_data_reg[15]/C

Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.967%)  route 0.171ns (51.033%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[2]/C
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_0/data_read_reg[2]/Q
                         net (fo=2, routed)           0.171     0.335    data_read[2]
    SLICE_X47Y109        FDRE                                         r  temp_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  temp_data_reg[10]/C

Slack:                    inf
  Source:                 i2c_master_0/data_read_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.913%)  route 0.178ns (52.087%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE                         0.000     0.000 r  i2c_master_0/data_read_reg[2]/C
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2c_master_0/data_read_reg[2]/Q
                         net (fo=2, routed)           0.178     0.342    data_read[2]
    SLICE_X49Y109        FDRE                                         r  temp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=133, routed)         0.830     1.995    clk_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  temp_data_reg[2]/C





