#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Dec  4 13:43:00 2020
# Process ID: 2312
# Current directory: C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/resizer_axis_dwidth_converter_1_0_synth_1
# Command line: vivado.exe -log resizer_axis_dwidth_converter_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source resizer_axis_dwidth_converter_1_0.tcl
# Log file: C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/resizer_axis_dwidth_converter_1_0_synth_1/resizer_axis_dwidth_converter_1_0.vds
# Journal file: C:/GitHub/ReconHardware/FPGA_Files/Projects_Testing/resizer/resizer/resizer.runs/resizer_axis_dwidth_converter_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source resizer_axis_dwidth_converter_1_0.tcl -notrace
