{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670023417883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670023417883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 17:23:37 2022 " "Processing started: Fri Dec 02 17:23:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670023417883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670023417883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off car -c car " "Command: quartus_map --read_settings_files=on --write_settings_files=off car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670023417884 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670023418384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car.vhd 2 1 " "Found 2 design units, including 1 entities, in source file car.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 car-Config " "Found design unit 1: car-Config" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670023418883 ""} { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670023418883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670023418883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "car " "Elaborating entity \"car\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670023418916 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "init_car_follow_line car.vhd(35) " "Verilog HDL or VHDL warning at car.vhd(35): object \"init_car_follow_line\" assigned a value but never read" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1670023418919 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_obstacle_left car.vhd(134) " "VHDL Process Statement warning at car.vhd(134): signal \"sensor_obstacle_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418920 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_obstacle_right car.vhd(134) " "VHDL Process Statement warning at car.vhd(134): signal \"sensor_obstacle_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418920 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_obstacle_left car.vhd(135) " "VHDL Process Statement warning at car.vhd(135): signal \"sensor_obstacle_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418920 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_obstacle_right car.vhd(135) " "VHDL Process Statement warning at car.vhd(135): signal \"sensor_obstacle_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418921 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_obstacle_left car.vhd(136) " "VHDL Process Statement warning at car.vhd(136): signal \"sensor_obstacle_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418921 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_obstacle_right car.vhd(136) " "VHDL Process Statement warning at car.vhd(136): signal \"sensor_obstacle_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418921 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_obstacle_left car.vhd(137) " "VHDL Process Statement warning at car.vhd(137): signal \"sensor_obstacle_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418921 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_obstacle_right car.vhd(137) " "VHDL Process Statement warning at car.vhd(137): signal \"sensor_obstacle_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418921 "|car"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estado_siguiente car.vhd(112) " "VHDL Process Statement warning at car.vhd(112): inferring latch(es) for signal or variable \"estado_siguiente\", which holds its previous value in one or more paths through the process" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1670023418921 "|car"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_soft car.vhd(112) " "VHDL Process Statement warning at car.vhd(112): inferring latch(es) for signal or variable \"reset_soft\", which holds its previous value in one or more paths through the process" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1670023418921 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(181) " "VHDL Process Statement warning at car.vhd(181): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418921 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(182) " "VHDL Process Statement warning at car.vhd(182): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418921 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(187) " "VHDL Process Statement warning at car.vhd(187): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418922 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(188) " "VHDL Process Statement warning at car.vhd(188): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418922 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(193) " "VHDL Process Statement warning at car.vhd(193): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418922 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(194) " "VHDL Process Statement warning at car.vhd(194): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418922 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(199) " "VHDL Process Statement warning at car.vhd(199): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418922 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(200) " "VHDL Process Statement warning at car.vhd(200): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418922 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(204) " "VHDL Process Statement warning at car.vhd(204): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418922 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(205) " "VHDL Process Statement warning at car.vhd(205): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418922 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(209) " "VHDL Process Statement warning at car.vhd(209): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418922 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(210) " "VHDL Process Statement warning at car.vhd(210): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418922 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(218) " "VHDL Process Statement warning at car.vhd(218): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418922 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(219) " "VHDL Process Statement warning at car.vhd(219): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418922 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_line_left car.vhd(224) " "VHDL Process Statement warning at car.vhd(224): signal \"sensor_line_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418922 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_line_right car.vhd(224) " "VHDL Process Statement warning at car.vhd(224): signal \"sensor_line_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418922 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(226) " "VHDL Process Statement warning at car.vhd(226): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418922 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(227) " "VHDL Process Statement warning at car.vhd(227): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418923 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_line_left car.vhd(229) " "VHDL Process Statement warning at car.vhd(229): signal \"sensor_line_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418923 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_line_right car.vhd(229) " "VHDL Process Statement warning at car.vhd(229): signal \"sensor_line_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418923 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(231) " "VHDL Process Statement warning at car.vhd(231): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418923 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(232) " "VHDL Process Statement warning at car.vhd(232): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418923 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_line_right car.vhd(234) " "VHDL Process Statement warning at car.vhd(234): signal \"sensor_line_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418923 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_line_left car.vhd(234) " "VHDL Process Statement warning at car.vhd(234): signal \"sensor_line_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418923 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(236) " "VHDL Process Statement warning at car.vhd(236): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418923 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(237) " "VHDL Process Statement warning at car.vhd(237): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418923 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_line_left car.vhd(239) " "VHDL Process Statement warning at car.vhd(239): signal \"sensor_line_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418923 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor_line_right car.vhd(239) " "VHDL Process Statement warning at car.vhd(239): signal \"sensor_line_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418923 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(241) " "VHDL Process Statement warning at car.vhd(241): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418923 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(242) " "VHDL Process Statement warning at car.vhd(242): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418923 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(246) " "VHDL Process Statement warning at car.vhd(246): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418924 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(247) " "VHDL Process Statement warning at car.vhd(247): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418924 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(251) " "VHDL Process Statement warning at car.vhd(251): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418924 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(252) " "VHDL Process Statement warning at car.vhd(252): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418924 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(255) " "VHDL Process Statement warning at car.vhd(255): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418924 "|car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_pwm car.vhd(256) " "VHDL Process Statement warning at car.vhd(256): signal \"out_control_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670023418924 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Follow_Line_Dir_Right car.vhd(112) " "Inferred latch for \"estado_siguiente.Follow_Line_Dir_Right\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023418926 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Follow_Line_Dir_Left car.vhd(112) " "Inferred latch for \"estado_siguiente.Follow_Line_Dir_Left\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023418926 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Follow_Line_Init car.vhd(112) " "Inferred latch for \"estado_siguiente.Follow_Line_Init\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023418926 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.CUATRO car.vhd(112) " "Inferred latch for \"estado_siguiente.CUATRO\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023418926 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Move_Car_Right car.vhd(112) " "Inferred latch for \"estado_siguiente.Move_Car_Right\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023418926 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.Move_Car_Left car.vhd(112) " "Inferred latch for \"estado_siguiente.Move_Car_Left\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023418926 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.TRES_1 car.vhd(112) " "Inferred latch for \"estado_siguiente.TRES_1\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023418927 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.TRES car.vhd(112) " "Inferred latch for \"estado_siguiente.TRES\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023418927 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.DOS car.vhd(112) " "Inferred latch for \"estado_siguiente.DOS\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023418927 "|car"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.UNO car.vhd(112) " "Inferred latch for \"estado_siguiente.UNO\" at car.vhd(112)" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670023418927 "|car"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_siguiente.UNO_786 " "Latch estado_siguiente.UNO_786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.TRES " "Ports D and ENA on the latch are fed by the same signal estado.TRES" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670023419481 ""}  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670023419481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_siguiente.Move_Car_Left_722 " "Latch estado_siguiente.Move_Car_Left_722 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.TRES " "Ports D and ENA on the latch are fed by the same signal estado.TRES" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670023419481 ""}  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670023419481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_siguiente.Move_Car_Right_706 " "Latch estado_siguiente.Move_Car_Right_706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.TRES " "Ports D and ENA on the latch are fed by the same signal estado.TRES" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670023419481 ""}  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670023419481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "estado_siguiente.Follow_Line_Init_674 " "Latch estado_siguiente.Follow_Line_Init_674 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.UNO " "Ports D and ENA on the latch are fed by the same signal estado.UNO" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670023419481 ""}  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 112 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670023419481 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1670023419833 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670023420015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670023420015 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "254 " "Implemented 254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670023420066 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670023420066 ""} { "Info" "ICUT_CUT_TM_LCELLS" "236 " "Implemented 236 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1670023420066 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670023420066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670023420092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 17:23:40 2022 " "Processing ended: Fri Dec 02 17:23:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670023420092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670023420092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670023420092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670023420092 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670023421279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670023421280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 17:23:40 2022 " "Processing started: Fri Dec 02 17:23:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670023421280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670023421280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off car -c car " "Command: quartus_fit --read_settings_files=off --write_settings_files=off car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670023421280 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670023421381 ""}
{ "Info" "0" "" "Project  = car" {  } {  } 0 0 "Project  = car" 0 0 "Fitter" 0 0 1670023421381 ""}
{ "Info" "0" "" "Revision = car" {  } {  } 0 0 "Revision = car" 0 0 "Fitter" 0 0 1670023421381 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1670023421501 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "car EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"car\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670023421521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670023421577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670023421577 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670023421706 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670023421719 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1670023421992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1670023421992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1670023421992 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670023421992 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Car_FPGA/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1670023421994 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Car_FPGA/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1670023421994 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Car_FPGA/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1670023421994 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670023421994 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1670023422112 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "car.sdc " "Synopsys Design Constraints File file not found: 'car.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670023422112 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670023422113 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670023422116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1670023422126 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Car_FPGA/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670023422126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "op_pwm  " "Automatically promoted node op_pwm " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1670023422127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "op_pwm~4 " "Destination node op_pwm~4" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op_pwm~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Car_FPGA/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1670023422127 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1670023422127 ""}  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op_pwm } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Car_FPGA/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670023422127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector27~0  " "Automatically promoted node Selector27~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1670023422127 ""}  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 114 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector27~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Car_FPGA/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670023422127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "op  " "Automatically promoted node op " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1670023422127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado.UNO " "Destination node estado.UNO" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { estado.UNO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Car_FPGA/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1670023422127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "op~2 " "Destination node op~2" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Car_FPGA/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1670023422127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "op~3 " "Destination node op~3" {  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Car_FPGA/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1670023422127 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1670023422127 ""}  } { { "car.vhd" "" { Text "C:/altera/Car_FPGA/car.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Car_FPGA/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670023422127 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670023422192 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670023422193 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670023422194 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670023422196 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670023422197 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670023422198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670023422198 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670023422198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670023422211 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1670023422212 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670023422212 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670023422220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670023422628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670023422741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670023422747 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670023423212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670023423212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670023423276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/altera/Car_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1670023423701 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670023423701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670023423914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1670023423917 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670023423917 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1670023423926 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670023423928 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Leds\[0\] 0 " "Pin \"Leds\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1670023423938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Leds\[1\] 0 " "Pin \"Leds\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1670023423938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Leds\[2\] 0 " "Pin \"Leds\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1670023423938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Motor_EN_A 0 " "Pin \"Motor_EN_A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1670023423938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Motor_EN_B 0 " "Pin \"Motor_EN_B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1670023423938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_test 0 " "Pin \"op_test\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1670023423938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Init_Motor_A\[0\] 0 " "Pin \"Init_Motor_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1670023423938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Init_Motor_A\[1\] 0 " "Pin \"Init_Motor_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1670023423938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Init_Motor_B\[0\] 0 " "Pin \"Init_Motor_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1670023423938 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Init_Motor_B\[1\] 0 " "Pin \"Init_Motor_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1670023423938 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1670023423938 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670023424032 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670023424047 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670023424153 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670023424264 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1670023424292 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/Car_FPGA/output_files/car.fit.smsg " "Generated suppressed messages file C:/altera/Car_FPGA/output_files/car.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670023424362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670023424712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 17:23:44 2022 " "Processing ended: Fri Dec 02 17:23:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670023424712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670023424712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670023424712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670023424712 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670023425783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670023425784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 17:23:45 2022 " "Processing started: Fri Dec 02 17:23:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670023425784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670023425784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off car -c car " "Command: quartus_asm --read_settings_files=off --write_settings_files=off car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670023425784 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670023426363 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670023426431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670023427135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 17:23:47 2022 " "Processing ended: Fri Dec 02 17:23:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670023427135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670023427135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670023427135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670023427135 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670023427835 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670023428403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670023428404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 17:23:48 2022 " "Processing started: Fri Dec 02 17:23:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670023428404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670023428404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta car -c car " "Command: quartus_sta car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670023428404 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1670023428515 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670023428753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1670023428875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1670023428876 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1670023429086 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "car.sdc " "Synopsys Design Constraints File file not found: 'car.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1670023429136 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1670023429137 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name op_pwm op_pwm " "create_clock -period 1.000 -name op_pwm op_pwm" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429141 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429141 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name op op " "create_clock -period 1.000 -name op op" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429141 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sensor_line_left sensor_line_left " "create_clock -period 1.000 -name sensor_line_left sensor_line_left" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429141 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429141 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1670023429149 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1670023429167 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1670023429187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.724 " "Worst-case setup slack is -5.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.724      -230.581 clk  " "   -5.724      -230.581 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.454       -18.911 op_pwm  " "   -2.454       -18.911 op_pwm " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.070        -7.698 op  " "   -2.070        -7.698 op " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.112        -6.799 sensor_line_left  " "   -1.112        -6.799 sensor_line_left " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670023429192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.243 " "Worst-case hold slack is -1.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.243        -2.370 clk  " "   -1.243        -2.370 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.251        -0.863 sensor_line_left  " "   -0.251        -0.863 sensor_line_left " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.044         0.000 op_pwm  " "    1.044         0.000 op_pwm " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.361         0.000 op  " "    1.361         0.000 op " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670023429204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670023429210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670023429219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -82.077 clk  " "   -1.941       -82.077 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777        -1.777 sensor_line_left  " "   -1.777        -1.777 sensor_line_left " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -14.840 op_pwm  " "   -0.742       -14.840 op_pwm " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -11.872 op  " "   -0.742       -11.872 op " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670023429319 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1670023429458 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1670023429459 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1670023429477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.335 " "Worst-case setup slack is -1.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.335       -38.587 clk  " "   -1.335       -38.587 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296        -0.296 op  " "   -0.296        -0.296 op " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145        -0.208 op_pwm  " "   -0.145        -0.208 op_pwm " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443         0.000 sensor_line_left  " "    0.443         0.000 sensor_line_left " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670023429481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.030 " "Worst-case hold slack is -1.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.030        -2.015 clk  " "   -1.030        -2.015 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.339        -0.882 sensor_line_left  " "   -0.339        -0.882 sensor_line_left " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322         0.000 op_pwm  " "    0.322         0.000 op_pwm " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473         0.000 op  " "    0.473         0.000 op " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670023429498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670023429502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670023429507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -55.380 clk  " "   -1.380       -55.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 sensor_line_left  " "   -1.222        -1.222 sensor_line_left " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -10.000 op_pwm  " "   -0.500       -10.000 op_pwm " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 op  " "   -0.500        -8.000 op " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670023429513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670023429513 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1670023429616 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1670023429716 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1670023429718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4534 " "Peak virtual memory: 4534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670023429816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 17:23:49 2022 " "Processing ended: Fri Dec 02 17:23:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670023429816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670023429816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670023429816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670023429816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670023430832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670023430833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 17:23:50 2022 " "Processing started: Fri Dec 02 17:23:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670023430833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670023430833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off car -c car " "Command: quartus_eda --read_settings_files=off --write_settings_files=off car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670023430833 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "car.vo\", \"car_fast.vo car_v.sdo car_v_fast.sdo C:/altera/Car_FPGA/simulation/modelsim/ simulation " "Generated files \"car.vo\", \"car_fast.vo\", \"car_v.sdo\" and \"car_v_fast.sdo\" in directory \"C:/altera/Car_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1670023431376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4519 " "Peak virtual memory: 4519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670023431417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 17:23:51 2022 " "Processing ended: Fri Dec 02 17:23:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670023431417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670023431417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670023431417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670023431417 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus II Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670023432083 ""}
