C:/Users/mmcarvalho/Documents/GitHub/t01-core-musa/sim/ver/musa_tb.sv {1 {vlog -work temp_ver -sv +incdir+C:/Users/mmcarvalho/Documents/GitHub/t01-core-musa/sim/ver {C:\Users\mmcarvalho\Documents\GitHub\t01-core-musa\sim\ver\musa_tb.sv}
Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
-- Compiling module musa_tb

Top level modules:
	musa_tb

} {} {}} C:/Users/mmcarvalho/Documents/GitHub/t01-core-musa/sim/ver/dut_if.sv {0 {vlog -work temp_ver -sv C:/Users/mmcarvalho/Documents/GitHub/t01-core-musa/sim/ver/dut_if.sv
Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
-- Compiling interface dut_if
** Warning: C:/Users/mmcarvalho/Documents/GitHub/t01-core-musa/sim/ver/dut_if.sv(52): (vlog-2186) SystemVerilog testbench feature

(randomization, coverage or assertion) detected in the design.

These features are only supported in Questasim.

** Warning: C:/Users/mmcarvalho/Documents/GitHub/t01-core-musa/sim/ver/dut_if.sv(52): (vlog-2186) SystemVerilog testbench feature

(randomization, coverage or assertion) detected in the design.

These features are only supported in Questasim.

** Warning: C:/Users/mmcarvalho/Documents/GitHub/t01-core-musa/sim/ver/dut_if.sv(59): (vlog-2186) SystemVerilog testbench feature

(randomization, coverage or assertion) detected in the design.

These features are only supported in Questasim.

** Error: C:/Users/mmcarvalho/Documents/GitHub/t01-core-musa/sim/ver/dut_if.sv(107): (vlog-2730) Undefined variable: 'MULT_OPCODE'.

** Error: C:/Users/mmcarvalho/Documents/GitHub/t01-core-musa/sim/ver/dut_if.sv(138): Verilog Compiler exiting

} {22.0 23.0 24.0 25.0} {}} C:/Users/mmcarvalho/Documents/GitHub/t01-core-musa/sim/ver/musa_monitor.sv {1 {vlog -work temp_ver -sv C:/Users/mmcarvalho/Documents/GitHub/t01-core-musa/sim/ver/musa_monitor.sv
Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013

Top level modules:
	--none--

} {} {}} C:/Users/mmcarvalho/Documents/GitHub/t01-core-musa/sim/ver/musa_data_item.sv {1 {vlog -work temp_ver -sv C:/Users/mmcarvalho/Documents/GitHub/t01-core-musa/sim/ver/musa_data_item.sv
Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013

Top level modules:
	--none--

} {} {}} C:/Users/mmcarvalho/Documents/GitHub/t01-core-musa/sim/ver/defines.sv {1 {vlog -work temp_ver -sv {C:\Users\mmcarvalho\Documents\GitHub\t01-core-musa\sim\ver\defines.sv}
Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013

Top level modules:
	--none--

} {} {}}
