module fulladder(input a,b,cin,output sum,cout);
         wire x,y,z;
         xor x1(x,a,b);
         xor x2(sum,x,cin);
         and a1(y,a,b);
         and a2(z,x,cin);
         or o1(cout,y,z);
endmodule
         
