# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Shi Tong Yuan.srcs/sources_1/new/isprime.vhd" \
"../../../../Shi Tong Yuan.srcs/sources_1/new/prime_num_generator.vhd" \

# Do not sort compile order
nosort
