#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-582-g03835c9d5)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55fe589dd4e0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_0x55fe589dd670 .param/l "WIDTH" 1 2 3, +C4<00000000000000000000000000001000>;
v0x55fe58a3c590_0 .var "A", 7 0;
v0x55fe58a3c680_0 .var "EA", 0 0;
v0x55fe58a3c750_0 .var "OEA", 0 0;
v0x55fe58a3c870_0 .var "OER", 0 0;
v0x55fe58a3c910_0 .var "WEA", 0 0;
v0x55fe58a3ca50_0 .var "WER", 0 0;
o0x7fc9a5ab74c8 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x55fe58a3caf0_0 .net "addr_bus", 7 0, o0x7fc9a5ab74c8;  0 drivers
v0x55fe58a3cb90_0 .net "clk", 0 0, v0x55fe58a3c490_0;  1 drivers
RS_0x7fc9a5ab7078 .resolv tri, L_0x55fe58a3cd60, L_0x55fe58a3ce00;
v0x55fe58a3cc30_0 .net8 "data_bus", 7 0, RS_0x7fc9a5ab7078;  2 drivers
S_0x55fe589dd710 .scope module, "A_buf" "tristate" 2 14, 3 1 0, S_0x55fe589dd4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /OUTPUT 8 "Y";
P_0x55fe589dd8f0 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
v0x55fe58a0aa30_0 .net "E", 0 0, v0x55fe58a3c680_0;  1 drivers
v0x55fe58a09b80_0 .net "X", 7 0, v0x55fe58a3c590_0;  1 drivers
v0x55fe58a08b10_0 .net8 "Y", 7 0, RS_0x7fc9a5ab7078;  alias, 2 drivers
o0x7fc9a5ab70a8 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55fe58a39fe0_0 name=_ivl_0
L_0x55fe58a3cd60 .functor MUXZ 8, o0x7fc9a5ab70a8, v0x55fe58a3c590_0, v0x55fe58a3c680_0, C4<>;
S_0x55fe58a3a140 .scope module, "A_reg" "reg_buf" 2 16, 4 19 0, S_0x55fe589dd4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "OE";
    .port_info 3 /INOUT 8 "bus";
P_0x55fe58a3a320 .param/l "WIDTH" 0 4 19, +C4<00000000000000000000000000001000>;
v0x55fe58a3b210_0 .net "OE", 0 0, v0x55fe58a3c750_0;  1 drivers
v0x55fe58a3b2d0_0 .net "WE", 0 0, v0x55fe58a3c910_0;  1 drivers
v0x55fe58a3b3a0_0 .net8 "bus", 7 0, RS_0x7fc9a5ab7078;  alias, 2 drivers
v0x55fe58a3b470_0 .net "clk", 0 0, v0x55fe58a3c490_0;  alias, 1 drivers
v0x55fe58a3b540_0 .net "internal", 7 0, v0x55fe58a3afa0_0;  1 drivers
S_0x55fe58a3a3c0 .scope module, "buf_inst" "tristate" 4 28, 3 1 0, S_0x55fe58a3a140;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /OUTPUT 8 "Y";
P_0x55fe58a3a5a0 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
v0x55fe58a3a700_0 .net "E", 0 0, v0x55fe58a3c750_0;  alias, 1 drivers
v0x55fe58a3a7e0_0 .net "X", 7 0, v0x55fe58a3afa0_0;  alias, 1 drivers
v0x55fe58a3a8c0_0 .net8 "Y", 7 0, RS_0x7fc9a5ab7078;  alias, 2 drivers
o0x7fc9a5ab71c8 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55fe58a3a9c0_0 name=_ivl_0
L_0x55fe58a3ce00 .functor MUXZ 8, o0x7fc9a5ab71c8, v0x55fe58a3afa0_0, v0x55fe58a3c750_0, C4<>;
S_0x55fe58a3ab00 .scope module, "reg_inst" "register" 4 27, 4 1 0, S_0x55fe58a3a140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "data";
P_0x55fe58a3ace0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
v0x55fe58a3ae00_0 .net "E", 0 0, v0x55fe58a3c910_0;  alias, 1 drivers
v0x55fe58a3aee0_0 .net "clk", 0 0, v0x55fe58a3c490_0;  alias, 1 drivers
v0x55fe58a3afa0_0 .var "data", 7 0;
v0x55fe58a3b0a0_0 .net8 "in", 7 0, RS_0x7fc9a5ab7078;  alias, 2 drivers
E_0x55fe58a1db80 .event posedge, v0x55fe58a3aee0_0;
S_0x55fe58a3b6c0 .scope module, "RAM_inst" "RAM" 2 18, 5 1 0, S_0x55fe589dd4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "OE";
    .port_info 3 /INPUT 8 "addr_bus";
    .port_info 4 /INOUT 8 "data_bus";
P_0x55fe58a049a0 .param/l "ADDR_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x55fe58a049e0 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x55fe58a3bae0_0 .net "OE", 0 0, v0x55fe58a3c870_0;  1 drivers
v0x55fe58a3bba0_0 .net "WE", 0 0, v0x55fe58a3ca50_0;  1 drivers
v0x55fe58a3bc60_0 .net "addr_bus", 7 0, o0x7fc9a5ab74c8;  alias, 0 drivers
v0x55fe58a3bd50_0 .net "clk", 0 0, v0x55fe58a3c490_0;  alias, 1 drivers
v0x55fe58a3be40_0 .var "data", 7 0;
v0x55fe58a3bf70_0 .net8 "data_bus", 7 0, RS_0x7fc9a5ab7078;  alias, 2 drivers
v0x55fe58a3c030_0 .var "mem", 7 0;
S_0x55fe58a3c1b0 .scope module, "clk_inst" "clock" 2 6, 6 1 0, S_0x55fe589dd4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
P_0x55fe58a3c340 .param/l "PERIOD" 0 6 1, +C4<00000000000000000000000000000010>;
v0x55fe58a3c490_0 .var "clk", 0 0;
    .scope S_0x55fe58a3c1b0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe58a3c490_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55fe58a3c1b0;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0x55fe58a3c490_0;
    %inv;
    %store/vec4 v0x55fe58a3c490_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55fe58a3ab00;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe58a3afa0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x55fe58a3ab00;
T_3 ;
    %wait E_0x55fe58a1db80;
    %load/vec4 v0x55fe58a3ae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55fe58a3b0a0_0;
    %assign/vec4 v0x55fe58a3afa0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55fe58a3b6c0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55fe58a3c030_0, 0;
    %end;
    .thread T_4;
    .scope S_0x55fe58a3b6c0;
T_5 ;
    %wait E_0x55fe58a1db80;
    %load/vec4 v0x55fe58a3bf70_0;
    %assign/vec4 v0x55fe58a3be40_0, 0;
    %load/vec4 v0x55fe58a3bba0_0;
    %load/vec4 v0x55fe58a3bae0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55fe58a3be40_0;
    %assign/vec4 v0x55fe58a3c030_0, 0;
T_5.0 ;
    %load/vec4 v0x55fe58a3bae0_0;
    %load/vec4 v0x55fe58a3bba0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55fe58a3c030_0;
    %store/vec4 v0x55fe58a3be40_0, 0, 8;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55fe589dd4e0;
T_6 ;
    %vpi_call 2 21 "$display", "Time\011: Ar Mr DB" {0 0 0};
    %vpi_call 2 22 "$monitor", "%0t\011: %02h %02h %02h", $time, v0x55fe58a3afa0_0, v0x55fe58a3c030_0, v0x55fe58a3cc30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe58a3c680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe58a3c910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe58a3c750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe58a3ca50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe58a3c870_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x55fe58a3c590_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe58a3c680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe58a3c910_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe58a3c910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe58a3c750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fe58a3ca50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fe58a3ca50_0, 0, 1;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "test.v";
    "buffer.v";
    "register.v";
    "memory.v";
    "clock.v";
