{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 22 18:19:14 2025 " "Info: Processing started: Tue Apr 22 18:19:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "D:/GIT/AA2380-MAXV_TSTQ9.1/accumulator_avg128.vwf " "Info: Using vector source file \"D:/GIT/AA2380-MAXV_TSTQ9.1/accumulator_avg128.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "accumulator_avg128.vwf AA2380-MAXV_TSTQ9.sim_ori.vwf " "Info: A backup of accumulator_avg128.vwf called AA2380-MAXV_TSTQ9.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[5\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[5\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[6\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[6\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[7\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[7\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[8\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[8\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[9\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[9\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[10\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[10\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[11\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[11\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[12\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[12\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[13\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[13\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[14\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[14\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[15\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[15\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[16\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[16\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[17\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[17\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[18\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[18\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[19\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[19\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[20\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[20\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[21\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[21\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[22\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[22\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[23\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[23\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[24\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[24\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[25\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[25\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[26\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[26\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[27\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[27\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[28\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[28\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[29\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[29\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[30\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[30\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|accumulator_avg128\|acc_reg\[31\] 19.25 us " "Warning: Found clock-sensitive change during active clock edge at time 19.25 us on register \"\|accumulator_avg128\|acc_reg\[31\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     83.59 % " "Info: Simulation coverage is      83.59 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "241272 " "Info: Number of transitions in simulation is 241272" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "accumulator_avg128.vwf " "Info: Vector file accumulator_avg128.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 27 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "147 " "Info: Peak virtual memory: 147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 22 18:19:14 2025 " "Info: Processing ended: Tue Apr 22 18:19:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
