{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 15:46:39 2011 " "Info: Processing started: Tue Nov 29 15:46:39 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IOP -c IOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IOP -c IOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "ADCCONVST.qip " "Warning: Tcl Script File ADCCONVST.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ADCCONVST.qip " "Info: set_global_assignment -name QIP_FILE ADCCONVST.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iop.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file iop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IOP " "Info: Found entity 1: IOP" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter8-SYN " "Info: Found design unit 1: counter8-SYN" {  } { { "counter8.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/counter8.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter8 " "Info: Found entity 1: counter8" {  } { { "counter8.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/counter8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_3-SYN " "Info: Found design unit 1: and_3-SYN" {  } { { "AND_3.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/AND_3.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AND_3 " "Info: Found entity 1: AND_3" {  } { { "AND_3.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/AND_3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR4 " "Warning: Entity \"OR4\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "OR4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/OR4.vhd" 42 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or4-SYN " "Info: Found design unit 1: or4-SYN" {  } { { "OR4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/OR4.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-SYN " "Info: Found design unit 1: or_2-SYN" {  } { { "OR_2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/OR_2.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OR_2 " "Info: Found entity 1: OR_2" {  } { { "OR_2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/OR_2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2-SYN " "Info: Found design unit 1: and_2-SYN" {  } { { "AND_2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/AND_2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AND_2 " "Info: Found entity 1: AND_2" {  } { { "AND_2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/AND_2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_4-SYN " "Info: Found design unit 1: or_4-SYN" {  } { { "OR_4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/OR_4.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OR_4 " "Info: Found entity 1: OR_4" {  } { { "OR_4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/OR_4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_4-SYN " "Info: Found design unit 1: and_4-SYN" {  } { { "AND_4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/AND_4.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AND_4 " "Info: Found entity 1: AND_4" {  } { { "AND_4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/AND_4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file nor_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOR_4-arc " "Info: Found design unit 1: NOR_4-arc" {  } { { "NOR_4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/NOR_4.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NOR_4 " "Info: Found entity 1: NOR_4" {  } { { "NOR_4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/NOR_4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file nand_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND_2-arc_nand " "Info: Found design unit 1: NAND_2-arc_nand" {  } { { "NAND_2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/NAND_2.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NAND_2 " "Info: Found entity 1: NAND_2" {  } { { "NAND_2.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/NAND_2.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_1-SYN " "Info: Found design unit 1: dff_1-SYN" {  } { { "DFF_1.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/DFF_1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DFF_1 " "Info: Found entity 1: DFF_1" {  } { { "DFF_1.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/DFF_1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vlo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vlo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vlo-SYN " "Info: Found design unit 1: vlo-SYN" {  } { { "VLO.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/VLO.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VLO " "Info: Found entity 1: VLO" {  } { { "VLO.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/VLO.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cnt3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt3-SYN " "Info: Found design unit 1: cnt3-SYN" {  } { { "CNT3.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/CNT3.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CNT3 " "Info: Found entity 1: CNT3" {  } { { "CNT3.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/CNT3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cnt4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt4-SYN " "Info: Found design unit 1: cnt4-SYN" {  } { { "CNT4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/CNT4.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CNT4 " "Info: Found entity 1: CNT4" {  } { { "CNT4.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/CNT4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_FF-BEHAVE " "Info: Found design unit 1: T_FF-BEHAVE" {  } { { "T_FF.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/T_FF.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 T_FF " "Info: Found entity 1: T_FF" {  } { { "T_FF.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/T_FF.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_500ns.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file delay_500ns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_500ns-SYN " "Info: Found design unit 1: delay_500ns-SYN" {  } { { "DELAY_500ns.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/DELAY_500ns.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DELAY_500ns " "Info: Found entity 1: DELAY_500ns" {  } { { "DELAY_500ns.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/DELAY_500ns.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_st.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file conv_st.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_st-SYN " "Info: Found design unit 1: conv_st-SYN" {  } { { "CONV_ST.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/CONV_ST.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONV_ST " "Info: Found entity 1: CONV_ST" {  } { { "CONV_ST.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/CONV_ST.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_conv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adc_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_conv-SYN " "Info: Found design unit 1: adc_conv-SYN" {  } { { "ADC_CONV.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/ADC_CONV.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADC_CONV " "Info: Found entity 1: ADC_CONV" {  } { { "ADC_CONV.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/ADC_CONV.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lled_ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lled_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lled_ff-SYN " "Info: Found design unit 1: lled_ff-SYN" {  } { { "lLED_FF.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/lLED_FF.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lLED_FF " "Info: Found entity 1: lLED_FF" {  } { { "lLED_FF.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/lLED_FF.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file oscillator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oscillator_altufm_osc_rv5-RTL " "Info: Found design unit 1: oscillator_altufm_osc_rv5-RTL" {  } { { "oscillator.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/oscillator.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 oscillator-RTL " "Info: Found design unit 2: oscillator-RTL" {  } { { "oscillator.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/oscillator.vhd" 123 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 oscillator_altufm_osc_rv5 " "Info: Found entity 1: oscillator_altufm_osc_rv5" {  } { { "oscillator.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/oscillator.vhd" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 oscillator " "Info: Found entity 2: oscillator" {  } { { "oscillator.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/oscillator.vhd" 114 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mem_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_1-SYN " "Info: Found design unit 1: mem_1-SYN" {  } { { "MEM_1.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/MEM_1.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MEM_1 " "Info: Found entity 1: MEM_1" {  } { { "MEM_1.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/MEM_1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_25.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_25-SYN " "Info: Found design unit 1: counter_25-SYN" {  } { { "COUNTER_25.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/COUNTER_25.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_25 " "Info: Found entity 1: COUNTER_25" {  } { { "COUNTER_25.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/COUNTER_25.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-SYN " "Info: Found design unit 1: spi-SYN" {  } { { "SPI.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/SPI.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Info: Found entity 1: SPI" {  } { { "SPI.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/SPI.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_dac.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spi_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_DAC-SYN " "Info: Found design unit 1: SPI_DAC-SYN" {  } { { "SPI_DAC.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/SPI_DAC.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SPI_DAC " "Info: Found entity 1: SPI_DAC" {  } { { "SPI_DAC.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/SPI_DAC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const24.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file const24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const24-SYN " "Info: Found design unit 1: const24-SYN" {  } { { "CONST24.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/CONST24.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONST24 " "Info: Found entity 1: CONST24" {  } { { "CONST24.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/CONST24.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonin.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file nonin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nonin-SYN " "Info: Found design unit 1: nonin-SYN" {  } { { "NONIN.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/NONIN.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NONIN " "Info: Found entity 1: NONIN" {  } { { "NONIN.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/NONIN.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_inv0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_inv0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_inv0-SYN " "Info: Found design unit 1: lpm_inv0-SYN" {  } { { "lpm_inv0.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/lpm_inv0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_inv0 " "Info: Found entity 1: lpm_inv0" {  } { { "lpm_inv0.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/lpm_inv0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const-SYN " "Info: Found design unit 1: const-SYN" {  } { { "CONST.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/CONST.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONST " "Info: Found entity 1: CONST" {  } { { "CONST.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/CONST.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff-SYN " "Info: Found design unit 1: ff-SYN" {  } { { "FF.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/FF.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FF " "Info: Found entity 1: FF" {  } { { "FF.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/FF.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_16-SYN " "Info: Found design unit 1: dff_16-SYN" {  } { { "DFF_16.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/DFF_16.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DFF_16 " "Info: Found entity 1: DFF_16" {  } { { "DFF_16.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/DFF_16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "DFF " "Warning: Entity \"DFF\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "DFF.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/DFF.vhd" 42 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff-SYN " "Info: Found design unit 1: dff-SYN" {  } { { "DFF.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/DFF.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_d-SYN " "Info: Found design unit 1: ff_d-SYN" {  } { { "FF_D.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/FF_D.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FF_D " "Info: Found entity 1: FF_D" {  } { { "FF_D.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/FF_D.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-SYN " "Info: Found design unit 1: adc-SYN" {  } { { "ADC.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/ADC.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Info: Found entity 1: ADC" {  } { { "ADC.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/ADC.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/ngp/schematic design/iop analog/cpld/iop_analog/iop_test_restored/memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/ngp/schematic design/iop analog/cpld/iop_analog/iop_test_restored/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Info: Found design unit 1: memory-SYN" {  } { { "../IOP_TEST_restored/memory.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/memory.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "../IOP_TEST_restored/memory.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/memory.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/ngp/schematic design/iop analog/cpld/iop_analog/iop_test_restored/mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/ngp/schematic design/iop analog/cpld/iop_analog/iop_test_restored/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-SYN " "Info: Found design unit 1: mem-SYN" {  } { { "../IOP_TEST_restored/mem.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/mem.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Info: Found entity 1: mem" {  } { { "../IOP_TEST_restored/mem.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/mem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/ngp/schematic design/iop analog/cpld/iop_analog/iop_test_restored/cont.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/ngp/schematic design/iop analog/cpld/iop_analog/iop_test_restored/cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont-SYN " "Info: Found design unit 1: cont-SYN" {  } { { "../IOP_TEST_restored/CONT.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/CONT.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONT " "Info: Found entity 1: CONT" {  } { { "../IOP_TEST_restored/CONT.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/CONT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/ngp/schematic design/iop analog/cpld/iop_analog/iop_test_restored/df.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/ngp/schematic design/iop analog/cpld/iop_analog/iop_test_restored/df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 df-SYN " "Info: Found design unit 1: df-SYN" {  } { { "../IOP_TEST_restored/DF.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/DF.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DF " "Info: Found entity 1: DF" {  } { { "../IOP_TEST_restored/DF.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/DF.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/ngp/schematic design/iop analog/cpld/iop_analog/iop_test_restored/df16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/ngp/schematic design/iop analog/cpld/iop_analog/iop_test_restored/df16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 df16-SYN " "Info: Found design unit 1: df16-SYN" {  } { { "../IOP_TEST_restored/DF16.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/DF16.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DF16 " "Info: Found entity 1: DF16" {  } { { "../IOP_TEST_restored/DF16.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/DF16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/ngp/schematic design/iop analog/cpld/iop_analog/iop_test_restored/dff_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/ngp/schematic design/iop analog/cpld/iop_analog/iop_test_restored/dff_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_8-SYN " "Info: Found design unit 1: dff_8-SYN" {  } { { "../IOP_TEST_restored/DFF_8.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/DFF_8.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DFF_8 " "Info: Found entity 1: DFF_8" {  } { { "../IOP_TEST_restored/DFF_8.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/DFF_8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "IOP " "Info: Elaborating entity \"IOP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "AI_EMPTY " "Warning: Pin \"AI_EMPTY\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2000 -480 -304 -1984 "AI_EMPTY" "" } { -2008 -304 -160 -1992 "AI_EMPTY" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "AI_COMP " "Warning: Pin \"AI_COMP\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1952 -480 -304 -1936 "AI_COMP" "" } { -1960 -304 -160 -1944 "AI_COMP" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ADC_PD " "Warning: Pin \"ADC_PD\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1928 -480 -304 -1912 "ADC_PD" "" } { -1936 -304 -160 -1920 "ADC_PD" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CLEAR2 " "Warning: Pin \"CLEAR2\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1160 -480 -304 -1144 "CLEAR2" "" } { -1168 -304 -160 -1152 "CLEAR2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CLEAR3 " "Warning: Pin \"CLEAR3\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1136 -480 -304 -1120 "CLEAR3" "" } { -1144 -304 -160 -1128 "CLEAR3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CLEAR4 " "Warning: Pin \"CLEAR4\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1112 -480 -304 -1096 "CLEAR4" "" } { -1120 -304 -160 -1104 "CLEAR4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LATCH2 " "Warning: Pin \"LATCH2\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1056 -480 -304 -1040 "LATCH2" "" } { -1064 -304 -160 -1048 "LATCH2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LATCH3 " "Warning: Pin \"LATCH3\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1032 -480 -304 -1016 "LATCH3" "" } { -1040 -304 -160 -1024 "LATCH3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LATCH4 " "Warning: Pin \"LATCH4\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1008 -480 -304 -992 "LATCH4" "" } { -1016 -304 -160 -1000 "LATCH4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SCK_DAC2 " "Warning: Pin \"SCK_DAC2\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1368 -480 -304 -1352 "SCK_DAC2" "" } { -1376 -304 -160 -1360 "SCK_DAC2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SCK_DAC3 " "Warning: Pin \"SCK_DAC3\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1344 -480 -304 -1328 "SCK_DAC3" "" } { -1352 -304 -160 -1336 "SCK_DAC3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SCK_DAC4 " "Warning: Pin \"SCK_DAC4\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1320 -480 -304 -1304 "SCK_DAC4" "" } { -1328 -304 -160 -1312 "SCK_DAC4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SDIN_DAC2 " "Warning: Pin \"SDIN_DAC2\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1264 -480 -304 -1248 "SDIN_DAC2" "" } { -1272 -304 -160 -1256 "SDIN_DAC2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SDIN_DAC3 " "Warning: Pin \"SDIN_DAC3\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1240 -480 -304 -1224 "SDIN_DAC3" "" } { -1248 -304 -160 -1232 "SDIN_DAC3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SDIN_DAC4 " "Warning: Pin \"SDIN_DAC4\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1216 -480 -304 -1200 "SDIN_DAC4" "" } { -1224 -304 -160 -1208 "SDIN_DAC4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CS_ADC1 " "Warning: Pin \"CS_ADC1\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -816 -480 -304 -800 "CS_ADC1" "" } { -824 -304 -152 -808 "CS_ADC1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CS_ADC2 " "Warning: Pin \"CS_ADC2\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -792 -480 -304 -776 "CS_ADC2" "" } { -800 -304 -152 -784 "CS_ADC2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CS_ADC3 " "Warning: Pin \"CS_ADC3\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -768 -480 -304 -752 "CS_ADC3" "" } { -776 -304 -152 -760 "CS_ADC3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "CS_ADC4 " "Warning: Pin \"CS_ADC4\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -744 -480 -304 -728 "CS_ADC4" "" } { -752 -304 -152 -736 "CS_ADC4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SDIN_ADC " "Warning: Pin \"SDIN_ADC\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -864 -480 -304 -848 "SDIN_ADC" "" } { -872 -304 -152 -856 "SDIN_ADC" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SCK_ADC " "Warning: Pin \"SCK_ADC\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -840 -480 -304 -824 "SCK_ADC" "" } { -848 -304 -152 -832 "SCK_ADC" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "H1 " "Warning: Pin \"H1\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -616 -480 -304 -600 "H1" "" } { -624 -304 -152 -608 "H1" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "H2 " "Warning: Pin \"H2\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -592 -480 -304 -576 "H2" "" } { -600 -304 -152 -584 "H2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "H3 " "Warning: Pin \"H3\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -568 -480 -304 -552 "H3" "" } { -576 -304 -152 -560 "H3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "H4 " "Warning: Pin \"H4\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -544 -480 -304 -528 "H4" "" } { -552 -304 -152 -536 "H4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "H5 " "Warning: Pin \"H5\" is missing source" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -520 -480 -304 -504 "H5" "" } { -528 -304 -152 -512 "H5" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "AI_OE " "Warning: Pin \"AI_OE\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2136 -480 -312 -2120 "AI_OE" "" } { -2144 -312 -160 -2128 "AI_OE" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "AI_READ " "Warning: Pin \"AI_READ\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2112 -480 -312 -2096 "AI_READ" "" } { -2120 -312 -160 -2104 "AI_READ" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "RB_DL_D " "Warning: Pin \"RB_DL_D\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1424 -480 -312 -1408 "RB_DL_D" "" } { -1432 -312 -160 -1416 "RB_DL_D" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "RB_DL_C " "Warning: Pin \"RB_DL_C\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1448 -480 -312 -1432 "RB_DL_C" "" } { -1456 -312 -160 -1440 "RB_DL_C" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "RB_DL_B " "Warning: Pin \"RB_DL_B\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1472 -480 -312 -1456 "RB_DL_B" "" } { -1480 -312 -160 -1464 "RB_DL_B" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "RB_DL_A " "Warning: Pin \"RB_DL_A\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1496 -480 -312 -1480 "RB_DL_A" "" } { -1504 -312 -160 -1488 "RB_DL_A" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SDO_DAC4 " "Warning: Pin \"SDO_DAC4\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1520 -480 -312 -1504 "SDO_DAC4" "" } { -1528 -312 -160 -1512 "SDO_DAC4" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SDO_DAC2 " "Warning: Pin \"SDO_DAC2\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1568 -480 -312 -1552 "SDO_DAC2" "" } { -1576 -312 -160 -1560 "SDO_DAC2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SDO_DAC3 " "Warning: Pin \"SDO_DAC3\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1544 -480 -312 -1528 "SDO_DAC3" "" } { -1552 -312 -160 -1536 "SDO_DAC3" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "AI_START " "Warning: Pin \"AI_START\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2064 -480 -312 -2048 "AI_START" "" } { -2072 -312 -160 -2056 "AI_START" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "AI_CLEAR " "Warning: Pin \"AI_CLEAR\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2040 -480 -312 -2024 "AI_CLEAR" "" } { -2048 -312 -160 -2032 "AI_CLEAR" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "BD5 " "Warning: Pin \"BD5\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -240 -480 -312 -224 "BD5" "" } { -248 -312 -152 -232 "BD5" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SDO_ADC " "Warning: Pin \"SDO_ADC\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -896 -480 -312 -880 "SDO_ADC" "" } { -904 -312 -160 -888 "SDO_ADC" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SPARE1 " "Warning: Pin \"SPARE1\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -216 -480 -312 -200 "SPARE1" "" } { -224 -312 -152 -208 "SPARE1" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SPARE2 " "Warning: Pin \"SPARE2\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -192 -480 -312 -176 "SPARE2" "" } { -200 -312 -152 -184 "SPARE2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "SPARE3 " "Warning: Pin \"SPARE3\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -168 -480 -312 -152 "SPARE3" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "P_OE " "Warning: Pin \"P_OE\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 160 -480 -312 176 "P_OE" "" } { 152 -312 -160 168 "P_OE" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "FLAG_CLEAR " "Warning: Pin \"FLAG_CLEAR\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1976 -472 -304 -1960 "FLAG_CLEAR" "" } { -1984 -304 -160 -1968 "FLAG_CLEAR" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "RST_IN " "Warning: Pin \"RST_IN\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 184 -480 -312 200 "RST_IN" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "P_RD/W " "Warning: Pin \"P_RD/W\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 112 -480 -312 128 "P_RD/W" "" } { 104 -312 -160 120 "P_RD/W" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "P_ADDR " "Warning: Pin \"P_ADDR\" not connected" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..20\]" "" } { 72 -312 -160 88 "P_ADDR\[30..20\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_inv0 lpm_inv0:inst16 " "Info: Elaborating entity \"lpm_inv0\" for hierarchy \"lpm_inv0:inst16\"" {  } { { "IOP.bdf" "inst16" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -880 256 336 -840 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_inv lpm_inv0:inst16\|lpm_inv:lpm_inv_component " "Info: Elaborating entity \"lpm_inv\" for hierarchy \"lpm_inv0:inst16\|lpm_inv:lpm_inv_component\"" {  } { { "lpm_inv0.vhd" "lpm_inv_component" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/lpm_inv0.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_inv0:inst16\|lpm_inv:lpm_inv_component " "Info: Elaborated megafunction instantiation \"lpm_inv0:inst16\|lpm_inv:lpm_inv_component\"" {  } { { "lpm_inv0.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/lpm_inv0.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_inv0:inst16\|lpm_inv:lpm_inv_component " "Info: Instantiated megafunction \"lpm_inv0:inst16\|lpm_inv:lpm_inv_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_INV " "Info: Parameter \"lpm_type\" = \"LPM_INV\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_inv0.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/lpm_inv0.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vhi.vhd 2 1 " "Warning: Using design file vhi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhi-SYN " "Info: Found design unit 1: vhi-SYN" {  } { { "vhi.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/vhi.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VHI " "Info: Found entity 1: VHI" {  } { { "vhi.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/vhi.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VHI VHI:inst58 " "Info: Elaborating entity \"VHI\" for hierarchy \"VHI:inst58\"" {  } { { "IOP.bdf" "inst58" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -880 112 176 -832 "inst58" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant VHI:inst58\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"VHI:inst58\|lpm_constant:lpm_constant_component\"" {  } { { "vhi.vhd" "lpm_constant_component" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/vhi.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VHI:inst58\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"VHI:inst58\|lpm_constant:lpm_constant_component\"" {  } { { "vhi.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/vhi.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VHI:inst58\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"VHI:inst58\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Info: Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vhi.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/vhi.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8 counter8:inst17 " "Info: Elaborating entity \"counter8\" for hierarchy \"counter8:inst17\"" {  } { { "IOP.bdf" "inst17" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1688 368 512 -1592 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter8:inst17\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter8:inst17\|lpm_counter:lpm_counter_component\"" {  } { { "counter8.vhd" "lpm_counter_component" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/counter8.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter8:inst17\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter8:inst17\|lpm_counter:lpm_counter_component\"" {  } { { "counter8.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/counter8.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter8:inst17\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"counter8:inst17\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter8.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/counter8.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tbi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_tbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tbi " "Info: Found entity 1: cntr_tbi" {  } { { "db/cntr_tbi.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_tbi.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tbi counter8:inst17\|lpm_counter:lpm_counter_component\|cntr_tbi:auto_generated " "Info: Elaborating entity \"cntr_tbi\" for hierarchy \"counter8:inst17\|lpm_counter:lpm_counter_component\|cntr_tbi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_25 COUNTER_25:inst1 " "Info: Elaborating entity \"COUNTER_25\" for hierarchy \"COUNTER_25:inst1\"" {  } { { "IOP.bdf" "inst1" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -32 168 312 32 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter COUNTER_25:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"COUNTER_25:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "COUNTER_25.vhd" "lpm_counter_component" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/COUNTER_25.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "COUNTER_25:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"COUNTER_25:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "COUNTER_25.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/COUNTER_25.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COUNTER_25:inst1\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"COUNTER_25:inst1\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Info: Parameter \"lpm_width\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "COUNTER_25.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/COUNTER_25.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_49h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49h " "Info: Found entity 1: cntr_49h" {  } { { "db/cntr_49h.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/cntr_49h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_49h COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated " "Info: Elaborating entity \"cntr_49h\" for hierarchy \"COUNTER_25:inst1\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator oscillator:inst2 " "Info: Elaborating entity \"oscillator\" for hierarchy \"oscillator:inst2\"" {  } { { "IOP.bdf" "inst2" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 64 112 328 144 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator_altufm_osc_rv5 oscillator:inst2\|oscillator_altufm_osc_rv5:oscillator_altufm_osc_rv5_component " "Info: Elaborating entity \"oscillator_altufm_osc_rv5\" for hierarchy \"oscillator:inst2\|oscillator_altufm_osc_rv5:oscillator_altufm_osc_rv5_component\"" {  } { { "oscillator.vhd" "oscillator_altufm_osc_rv5_component" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/oscillator.vhd" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_DAC SPI_DAC:inst " "Info: Elaborating entity \"SPI_DAC\" for hierarchy \"SPI_DAC:inst\"" {  } { { "IOP.bdf" "inst" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -240 424 608 -80 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CLR SPI_DAC.vhd(11) " "Warning (10541): VHDL Signal Declaration warning at SPI_DAC.vhd(11): used implicit default value for signal \"CLR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SPI_DAC.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/SPI_DAC.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI SPI:inst13 " "Info: Elaborating entity \"SPI\" for hierarchy \"SPI:inst13\"" {  } { { "IOP.bdf" "inst13" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1944 976 1120 -1848 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:inst34 " "Info: Elaborating entity \"mem\" for hierarchy \"mem:inst34\"" {  } { { "IOP.bdf" "inst34" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1944 512 768 -1784 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram mem:inst34\|altdpram:altdpram_component " "Info: Elaborating entity \"altdpram\" for hierarchy \"mem:inst34\|altdpram:altdpram_component\"" {  } { { "../IOP_TEST_restored/mem.vhd" "altdpram_component" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/mem.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Current device family (MAX II) does not support dual-port synchronous RAM -- implementing the synchronous RAM as a DFFE array instead " "Warning: Assertion warning: Current device family (MAX II) does not support dual-port synchronous RAM -- implementing the synchronous RAM as a DFFE array instead" {  } { { "altdpram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf" 640 2 0 } } { "../IOP_TEST_restored/mem.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/mem.vhd" 97 0 0 } } { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1944 512 768 -1784 "inst34" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:inst34\|altdpram:altdpram_component " "Info: Elaborated megafunction instantiation \"mem:inst34\|altdpram:altdpram_component\"" {  } { { "../IOP_TEST_restored/mem.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/mem.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:inst34\|altdpram:altdpram_component " "Info: Instantiated megafunction \"mem:inst34\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Info: Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Info: Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX II " "Info: Parameter \"intended_device_family\" = \"MAX II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Info: Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Info: Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Info: Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Info: Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg INCLOCK " "Info: Parameter \"rdaddress_reg\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Info: Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg INCLOCK " "Info: Parameter \"rdcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Info: Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Info: Parameter \"width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 4 " "Info: Parameter \"widthad\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Info: Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Info: Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Info: Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Info: Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../IOP_TEST_restored/mem.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/mem.vhd" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mem:inst34\|altdpram:altdpram_component\|lpm_mux:mux " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"mem:inst34\|altdpram:altdpram_component\|lpm_mux:mux\"" {  } { { "altdpram.tdf" "mux" { Text "c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf" 372 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mem:inst34\|altdpram:altdpram_component\|lpm_mux:mux mem:inst34\|altdpram:altdpram_component " "Info: Elaborated megafunction instantiation \"mem:inst34\|altdpram:altdpram_component\|lpm_mux:mux\", which is child of megafunction instantiation \"mem:inst34\|altdpram:altdpram_component\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf" 372 5 0 } } { "../IOP_TEST_restored/mem.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/mem.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_scc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_scc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_scc " "Info: Found entity 1: mux_scc" {  } { { "db/mux_scc.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/mux_scc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_scc mem:inst34\|altdpram:altdpram_component\|lpm_mux:mux\|mux_scc:auto_generated " "Info: Elaborating entity \"mux_scc\" for hierarchy \"mem:inst34\|altdpram:altdpram_component\|lpm_mux:mux\|mux_scc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode mem:inst34\|altdpram:altdpram_component\|lpm_decode:wdecoder " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"mem:inst34\|altdpram:altdpram_component\|lpm_decode:wdecoder\"" {  } { { "altdpram.tdf" "wdecoder" { Text "c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf" 375 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mem:inst34\|altdpram:altdpram_component\|lpm_decode:wdecoder mem:inst34\|altdpram:altdpram_component " "Info: Elaborated megafunction instantiation \"mem:inst34\|altdpram:altdpram_component\|lpm_decode:wdecoder\", which is child of megafunction instantiation \"mem:inst34\|altdpram:altdpram_component\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf" 375 5 0 } } { "../IOP_TEST_restored/mem.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/mem.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cff.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_cff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cff " "Info: Found entity 1: decode_cff" {  } { { "db/decode_cff.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/decode_cff.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cff mem:inst34\|altdpram:altdpram_component\|lpm_decode:wdecoder\|decode_cff:auto_generated " "Info: Elaborating entity \"decode_cff\" for hierarchy \"mem:inst34\|altdpram:altdpram_component\|lpm_decode:wdecoder\|decode_cff:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_le_rden_reg mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator " "Info: Elaborating entity \"alt_le_rden_reg\" for hierarchy \"mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\"" {  } { { "altdpram.tdf" "latch_emulator" { Text "c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf" 381 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator mem:inst34\|altdpram:altdpram_component " "Info: Elaborated megafunction instantiation \"mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\", which is child of megafunction instantiation \"mem:inst34\|altdpram:altdpram_component\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf" 381 7 0 } } { "../IOP_TEST_restored/mem.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/mem.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_hdffe mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|a_hdffe:rden_reg " "Info: Elaborating entity \"a_hdffe\" for hierarchy \"mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|a_hdffe:rden_reg\"" {  } { { "alt_le_rden_reg.tdf" "rden_reg" { Text "c:/altera/91/quartus/libraries/megafunctions/alt_le_rden_reg.tdf" 62 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|a_hdffe:rden_reg mem:inst34\|altdpram:altdpram_component " "Info: Elaborated megafunction instantiation \"mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|a_hdffe:rden_reg\", which is child of megafunction instantiation \"mem:inst34\|altdpram:altdpram_component\"" {  } { { "alt_le_rden_reg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/alt_le_rden_reg.tdf" 62 3 0 } } { "../IOP_TEST_restored/mem.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/mem.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_hdffe mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|a_hdffe:rden_reg\|a_hdffe:ldffe " "Info: Elaborating entity \"a_hdffe\" for hierarchy \"mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|a_hdffe:rden_reg\|a_hdffe:ldffe\"" {  } { { "a_hdffe.tdf" "ldffe" { Text "c:/altera/91/quartus/libraries/megafunctions/a_hdffe.tdf" 28 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|a_hdffe:rden_reg\|a_hdffe:ldffe mem:inst34\|altdpram:altdpram_component " "Info: Elaborated megafunction instantiation \"mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|a_hdffe:rden_reg\|a_hdffe:ldffe\", which is child of megafunction instantiation \"mem:inst34\|altdpram:altdpram_component\"" {  } { { "a_hdffe.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_hdffe.tdf" 28 3 0 } } { "../IOP_TEST_restored/mem.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/mem.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|lpm_mux:latch_mux " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|lpm_mux:latch_mux\"" {  } { { "alt_le_rden_reg.tdf" "latch_mux" { Text "c:/altera/91/quartus/libraries/megafunctions/alt_le_rden_reg.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|lpm_mux:latch_mux mem:inst34\|altdpram:altdpram_component " "Info: Elaborated megafunction instantiation \"mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|lpm_mux:latch_mux\", which is child of megafunction instantiation \"mem:inst34\|altdpram:altdpram_component\"" {  } { { "alt_le_rden_reg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/alt_le_rden_reg.tdf" 66 2 0 } } { "../IOP_TEST_restored/mem.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/mem.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fnd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_fnd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fnd " "Info: Found entity 1: mux_fnd" {  } { { "db/mux_fnd.tdf" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/db/mux_fnd.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fnd mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|lpm_mux:latch_mux\|mux_fnd:auto_generated " "Info: Elaborating entity \"mux_fnd\" for hierarchy \"mem:inst34\|altdpram:altdpram_component\|alt_le_rden_reg:latch_emulator\|lpm_mux:latch_mux\|mux_fnd:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_hdffe mem:inst34\|altdpram:altdpram_component\|a_hdffe:xrer " "Info: Elaborating entity \"a_hdffe\" for hierarchy \"mem:inst34\|altdpram:altdpram_component\|a_hdffe:xrer\"" {  } { { "altdpram.tdf" "xrer" { Text "c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf" 436 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mem:inst34\|altdpram:altdpram_component\|a_hdffe:xrer mem:inst34\|altdpram:altdpram_component " "Info: Elaborated megafunction instantiation \"mem:inst34\|altdpram:altdpram_component\|a_hdffe:xrer\", which is child of megafunction instantiation \"mem:inst34\|altdpram:altdpram_component\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altdpram.tdf" 436 7 0 } } { "../IOP_TEST_restored/mem.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/mem.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_hdffe mem:inst34\|altdpram:altdpram_component\|a_hdffe:xrer\|a_hdffe:ldffe " "Info: Elaborating entity \"a_hdffe\" for hierarchy \"mem:inst34\|altdpram:altdpram_component\|a_hdffe:xrer\|a_hdffe:ldffe\"" {  } { { "a_hdffe.tdf" "ldffe" { Text "c:/altera/91/quartus/libraries/megafunctions/a_hdffe.tdf" 28 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mem:inst34\|altdpram:altdpram_component\|a_hdffe:xrer\|a_hdffe:ldffe mem:inst34\|altdpram:altdpram_component " "Info: Elaborated megafunction instantiation \"mem:inst34\|altdpram:altdpram_component\|a_hdffe:xrer\|a_hdffe:ldffe\", which is child of megafunction instantiation \"mem:inst34\|altdpram:altdpram_component\"" {  } { { "a_hdffe.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_hdffe.tdf" 28 3 0 } } { "../IOP_TEST_restored/mem.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/mem.vhd" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_8 DFF_8:inst24 " "Info: Elaborating entity \"DFF_8\" for hierarchy \"DFF_8:inst24\"" {  } { { "IOP.bdf" "inst24" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2200 288 432 -2120 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff DFF_8:inst24\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"DFF_8:inst24\|lpm_ff:lpm_ff_component\"" {  } { { "../IOP_TEST_restored/DFF_8.vhd" "lpm_ff_component" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/DFF_8.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DFF_8:inst24\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"DFF_8:inst24\|lpm_ff:lpm_ff_component\"" {  } { { "../IOP_TEST_restored/DFF_8.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/DFF_8.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DFF_8:inst24\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"DFF_8:inst24\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../IOP_TEST_restored/DFF_8.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/DFF_8.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONT CONT:inst25 " "Info: Elaborating entity \"CONT\" for hierarchy \"CONT:inst25\"" {  } { { "IOP.bdf" "inst25" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1776 392 456 -1728 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant CONT:inst25\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"CONT:inst25\|lpm_constant:lpm_constant_component\"" {  } { { "../IOP_TEST_restored/CONT.vhd" "lpm_constant_component" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/CONT.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CONT:inst25\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"CONT:inst25\|lpm_constant:lpm_constant_component\"" {  } { { "../IOP_TEST_restored/CONT.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/CONT.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONT:inst25\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"CONT:inst25\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../IOP_TEST_restored/CONT.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST_restored/CONT.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NONIN NONIN:inst7 " "Info: Elaborating entity \"NONIN\" for hierarchy \"NONIN:inst7\"" {  } { { "IOP.bdf" "inst7" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 304 128 208 344 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri NONIN:inst7\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"NONIN:inst7\|lpm_bustri:lpm_bustri_component\"" {  } { { "NONIN.vhd" "lpm_bustri_component" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/NONIN.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NONIN:inst7\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"NONIN:inst7\|lpm_bustri:lpm_bustri_component\"" {  } { { "NONIN.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/NONIN.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NONIN:inst7\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"NONIN:inst7\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "NONIN.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/NONIN.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D FF_D:inst23 " "Info: Elaborating entity \"FF_D\" for hierarchy \"FF_D:inst23\"" {  } { { "IOP.bdf" "inst23" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -752 256 400 -656 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff FF_D:inst23\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"FF_D:inst23\|lpm_ff:lpm_ff_component\"" {  } { { "FF_D.vhd" "lpm_ff_component" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/FF_D.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FF_D:inst23\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"FF_D:inst23\|lpm_ff:lpm_ff_component\"" {  } { { "FF_D.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/FF_D.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FF_D:inst23\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"FF_D:inst23\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FF_D.vhd" "" { Text "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/FF_D.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P_DATA " "Warning: Bidir \"P_DATA\" has no driver" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 48 -480 -304 64 "P_DATA\[15..0\]" "" } { 40 -304 -160 56 "P_DATA\[15..0\]" "" } { -2184 96 288 -2168 "P_DATA\[15..8\]" "" } { -2088 96 288 -2072 "P_DATA\[7..0\]" "" } } } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "NONIN:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\] EXTRA16 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"NONIN:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"EXTRA16\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "NONIN:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\] EXTRA14 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"NONIN:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"EXTRA14\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "NONIN:inst5\|lpm_bustri:lpm_bustri_component\|dout\[0\] EXTRA12 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"NONIN:inst5\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"EXTRA12\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "NONIN:inst6\|lpm_bustri:lpm_bustri_component\|dout\[0\] EXTRA10 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"NONIN:inst6\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"EXTRA10\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "NONIN:inst9\|lpm_bustri:lpm_bustri_component\|dout\[0\] EXTRA32 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"NONIN:inst9\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"EXTRA32\" into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "AI_EMPTY GND " "Warning (13410): Pin \"AI_EMPTY\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2000 -480 -304 -1984 "AI_EMPTY" "" } { -2008 -304 -160 -1992 "AI_EMPTY" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "AI_COMP GND " "Warning (13410): Pin \"AI_COMP\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1952 -480 -304 -1936 "AI_COMP" "" } { -1960 -304 -160 -1944 "AI_COMP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ADC_PD GND " "Warning (13410): Pin \"ADC_PD\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1928 -480 -304 -1912 "ADC_PD" "" } { -1936 -304 -160 -1920 "ADC_PD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ADC_RESET GND " "Warning (13410): Pin \"ADC_RESET\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1904 -480 -304 -1888 "ADC_RESET" "" } { -1912 -304 -160 -1896 "ADC_RESET" "" } { -872 336 480 -856 "ADC_RESET" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ADC_CS GND " "Warning (13410): Pin \"ADC_CS\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1856 -480 -304 -1840 "ADC_CS" "" } { -1864 -304 -160 -1848 "ADC_CS" "" } { -1216 488 632 -1200 "ADC_CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CLEAR1 GND " "Warning (13410): Pin \"CLEAR1\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1184 -480 -304 -1168 "CLEAR1" "" } { -1192 -304 -160 -1176 "CLEAR1" "" } { -176 608 752 -160 "CLEAR1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CLEAR2 GND " "Warning (13410): Pin \"CLEAR2\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1160 -480 -304 -1144 "CLEAR2" "" } { -1168 -304 -160 -1152 "CLEAR2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CLEAR3 GND " "Warning (13410): Pin \"CLEAR3\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1136 -480 -304 -1120 "CLEAR3" "" } { -1144 -304 -160 -1128 "CLEAR3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CLEAR4 GND " "Warning (13410): Pin \"CLEAR4\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1112 -480 -304 -1096 "CLEAR4" "" } { -1120 -304 -160 -1104 "CLEAR4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LATCH2 GND " "Warning (13410): Pin \"LATCH2\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1056 -480 -304 -1040 "LATCH2" "" } { -1064 -304 -160 -1048 "LATCH2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LATCH3 GND " "Warning (13410): Pin \"LATCH3\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1032 -480 -304 -1016 "LATCH3" "" } { -1040 -304 -160 -1024 "LATCH3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LATCH4 GND " "Warning (13410): Pin \"LATCH4\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1008 -480 -304 -992 "LATCH4" "" } { -1016 -304 -160 -1000 "LATCH4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SCK_DAC2 GND " "Warning (13410): Pin \"SCK_DAC2\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1368 -480 -304 -1352 "SCK_DAC2" "" } { -1376 -304 -160 -1360 "SCK_DAC2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SCK_DAC3 GND " "Warning (13410): Pin \"SCK_DAC3\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1344 -480 -304 -1328 "SCK_DAC3" "" } { -1352 -304 -160 -1336 "SCK_DAC3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SCK_DAC4 GND " "Warning (13410): Pin \"SCK_DAC4\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1320 -480 -304 -1304 "SCK_DAC4" "" } { -1328 -304 -160 -1312 "SCK_DAC4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDIN_DAC2 GND " "Warning (13410): Pin \"SDIN_DAC2\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1264 -480 -304 -1248 "SDIN_DAC2" "" } { -1272 -304 -160 -1256 "SDIN_DAC2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDIN_DAC3 GND " "Warning (13410): Pin \"SDIN_DAC3\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1240 -480 -304 -1224 "SDIN_DAC3" "" } { -1248 -304 -160 -1232 "SDIN_DAC3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDIN_DAC4 GND " "Warning (13410): Pin \"SDIN_DAC4\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1216 -480 -304 -1200 "SDIN_DAC4" "" } { -1224 -304 -160 -1208 "SDIN_DAC4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CS_ADC1 GND " "Warning (13410): Pin \"CS_ADC1\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -816 -480 -304 -800 "CS_ADC1" "" } { -824 -304 -152 -808 "CS_ADC1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CS_ADC2 GND " "Warning (13410): Pin \"CS_ADC2\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -792 -480 -304 -776 "CS_ADC2" "" } { -800 -304 -152 -784 "CS_ADC2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CS_ADC3 GND " "Warning (13410): Pin \"CS_ADC3\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -768 -480 -304 -752 "CS_ADC3" "" } { -776 -304 -152 -760 "CS_ADC3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CS_ADC4 GND " "Warning (13410): Pin \"CS_ADC4\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -744 -480 -304 -728 "CS_ADC4" "" } { -752 -304 -152 -736 "CS_ADC4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SDIN_ADC GND " "Warning (13410): Pin \"SDIN_ADC\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -864 -480 -304 -848 "SDIN_ADC" "" } { -872 -304 -152 -856 "SDIN_ADC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SCK_ADC GND " "Warning (13410): Pin \"SCK_ADC\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -840 -480 -304 -824 "SCK_ADC" "" } { -848 -304 -152 -832 "SCK_ADC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "H1 GND " "Warning (13410): Pin \"H1\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -616 -480 -304 -600 "H1" "" } { -624 -304 -152 -608 "H1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "H2 GND " "Warning (13410): Pin \"H2\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -592 -480 -304 -576 "H2" "" } { -600 -304 -152 -584 "H2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "H3 GND " "Warning (13410): Pin \"H3\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -568 -480 -304 -552 "H3" "" } { -576 -304 -152 -560 "H3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "H4 GND " "Warning (13410): Pin \"H4\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -544 -480 -304 -528 "H4" "" } { -552 -304 -152 -536 "H4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "H5 GND " "Warning (13410): Pin \"H5\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -520 -480 -304 -504 "H5" "" } { -528 -304 -152 -512 "H5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "P_LE VCC " "Warning (13410): Pin \"P_LE\" is stuck at VCC" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -360 -480 -304 -344 "P_LE" "" } { -368 -304 -152 -352 "P_LE" "" } { -1760 896 1048 -1744 "P_LE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MUX_0 GND " "Warning (13410): Pin \"MUX_0\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1808 -480 -304 -1792 "MUX_0" "" } { -1816 -304 -160 -1800 "MUX_0" "" } { -1024 312 456 -1008 "MUX_0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MUX_1 GND " "Warning (13410): Pin \"MUX_1\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1784 -480 -304 -1768 "MUX_1" "" } { -1792 -304 -160 -1776 "MUX_1" "" } { -960 312 456 -944 "MUX_1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MUX_2 GND " "Warning (13410): Pin \"MUX_2\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1760 -480 -304 -1744 "MUX_2" "" } { -1768 -304 -160 -1752 "MUX_2" "" } { -1024 768 912 -1008 "MUX_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MUX_3 VCC " "Warning (13410): Pin \"MUX_3\" is stuck at VCC" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1736 -480 -304 -1720 "MUX_3" "" } { -1744 -304 -160 -1728 "MUX_3" "" } { -864 600 744 -848 "MUX_3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MUX_4 GND " "Warning (13410): Pin \"MUX_4\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1712 -480 -304 -1696 "MUX_4" "" } { -1720 -304 -160 -1704 "MUX_4" "" } { -960 768 912 -944 "MUX_4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ADC_READ GND " "Warning (13410): Pin \"ADC_READ\" is stuck at GND" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1832 -488 -312 -1816 "ADC_READ" "" } { -1840 -312 -160 -1824 "ADC_READ" "" } { -1152 488 632 -1136 "ADC_READ" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "326 100 " "Info: 326 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[5\]\[15\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[5\]\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[6\]\[15\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[6\]\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[7\]\[15\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[7\]\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[4\]\[15\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[4\]\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[1\]\[15\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[1\]\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[2\]\[15\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[2\]\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[3\]\[15\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[3\]\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[9\]\[15\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[9\]\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[10\]\[15\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[10\]\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[11\]\[15\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[11\]\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[8\]\[15\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[8\]\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[13\]\[15\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[13\]\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[14\]\[15\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[14\]\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[15\]\[15\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[15\]\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[12\]\[15\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[12\]\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[5\]\[14\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[5\]\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[6\]\[14\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[6\]\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[7\]\[14\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[7\]\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[4\]\[14\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[4\]\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[1\]\[14\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[1\]\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[2\]\[14\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[2\]\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[3\]\[14\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[3\]\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[9\]\[14\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[9\]\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[10\]\[14\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[10\]\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[11\]\[14\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[11\]\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[8\]\[14\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[8\]\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[13\]\[14\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[13\]\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[14\]\[14\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[14\]\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[15\]\[14\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[15\]\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[12\]\[14\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[12\]\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[5\]\[13\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[5\]\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[6\]\[13\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[6\]\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[7\]\[13\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[7\]\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[4\]\[13\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[4\]\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[1\]\[13\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[1\]\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[2\]\[13\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[2\]\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[3\]\[13\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[3\]\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[9\]\[13\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[9\]\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[10\]\[13\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[10\]\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[11\]\[13\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[11\]\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[8\]\[13\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[8\]\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[13\]\[13\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[13\]\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[14\]\[13\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[14\]\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[15\]\[13\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[15\]\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[12\]\[13\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[12\]\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[5\]\[12\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[5\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[6\]\[12\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[6\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[7\]\[12\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[7\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[4\]\[12\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[4\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[1\]\[12\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[1\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[2\]\[12\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[2\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[3\]\[12\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[3\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[9\]\[12\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[9\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[10\]\[12\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[10\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[11\]\[12\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[11\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[8\]\[12\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[8\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[13\]\[12\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[13\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[14\]\[12\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[14\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[15\]\[12\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[15\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[12\]\[12\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[12\]\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[5\]\[11\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[5\]\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[6\]\[11\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[6\]\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[7\]\[11\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[7\]\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[4\]\[11\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[4\]\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[1\]\[11\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[1\]\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[2\]\[11\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[2\]\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[3\]\[11\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[3\]\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[9\]\[11\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[9\]\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[10\]\[11\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[10\]\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[11\]\[11\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[11\]\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[8\]\[11\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[8\]\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[13\]\[11\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[13\]\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[14\]\[11\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[14\]\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[15\]\[11\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[15\]\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[12\]\[11\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[12\]\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[5\]\[10\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[5\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[6\]\[10\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[6\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[7\]\[10\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[7\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[4\]\[10\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[4\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[1\]\[10\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[1\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[2\]\[10\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[2\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[3\]\[10\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[3\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[9\]\[10\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[9\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[10\]\[10\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[10\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[11\]\[10\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[11\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[8\]\[10\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[8\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[13\]\[10\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[13\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[14\]\[10\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[14\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[15\]\[10\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[15\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[12\]\[10\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[12\]\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[5\]\[9\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[5\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[6\]\[9\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[6\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[7\]\[9\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[7\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[4\]\[9\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[4\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[1\]\[9\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[1\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[2\]\[9\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[2\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[3\]\[9\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[3\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[9\]\[9\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[9\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[10\]\[9\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[10\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mem:inst34\|altdpram:altdpram_component\|cells\[11\]\[9\] " "Info: Register \"mem:inst34\|altdpram:altdpram_component\|cells\[11\]\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "47 " "Warning: Design contains 47 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[15\] " "Warning (15610): No output dependent on input pin \"ADC_D\[15\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[14\] " "Warning (15610): No output dependent on input pin \"ADC_D\[14\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[13\] " "Warning (15610): No output dependent on input pin \"ADC_D\[13\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[12\] " "Warning (15610): No output dependent on input pin \"ADC_D\[12\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[11\] " "Warning (15610): No output dependent on input pin \"ADC_D\[11\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[10\] " "Warning (15610): No output dependent on input pin \"ADC_D\[10\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[9\] " "Warning (15610): No output dependent on input pin \"ADC_D\[9\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[8\] " "Warning (15610): No output dependent on input pin \"ADC_D\[8\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[7\] " "Warning (15610): No output dependent on input pin \"ADC_D\[7\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[6\] " "Warning (15610): No output dependent on input pin \"ADC_D\[6\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[5\] " "Warning (15610): No output dependent on input pin \"ADC_D\[5\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[4\] " "Warning (15610): No output dependent on input pin \"ADC_D\[4\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[3\] " "Warning (15610): No output dependent on input pin \"ADC_D\[3\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[2\] " "Warning (15610): No output dependent on input pin \"ADC_D\[2\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[1\] " "Warning (15610): No output dependent on input pin \"ADC_D\[1\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_D\[0\] " "Warning (15610): No output dependent on input pin \"ADC_D\[0\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2200 -480 -312 -2184 "ADC_D\[15..0\]" "" } { -2208 -312 -160 -2192 "ADC_D\[15..0\]" "" } { -736 80 256 -720 "ADC_D\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AI_OE " "Warning (15610): No output dependent on input pin \"AI_OE\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2136 -480 -312 -2120 "AI_OE" "" } { -2144 -312 -160 -2128 "AI_OE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AI_READ " "Warning (15610): No output dependent on input pin \"AI_READ\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2112 -480 -312 -2096 "AI_READ" "" } { -2120 -312 -160 -2104 "AI_READ" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB_DL_D " "Warning (15610): No output dependent on input pin \"RB_DL_D\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1424 -480 -312 -1408 "RB_DL_D" "" } { -1432 -312 -160 -1416 "RB_DL_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB_DL_C " "Warning (15610): No output dependent on input pin \"RB_DL_C\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1448 -480 -312 -1432 "RB_DL_C" "" } { -1456 -312 -160 -1440 "RB_DL_C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB_DL_B " "Warning (15610): No output dependent on input pin \"RB_DL_B\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1472 -480 -312 -1456 "RB_DL_B" "" } { -1480 -312 -160 -1464 "RB_DL_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RB_DL_A " "Warning (15610): No output dependent on input pin \"RB_DL_A\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1496 -480 -312 -1480 "RB_DL_A" "" } { -1504 -312 -160 -1488 "RB_DL_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC4 " "Warning (15610): No output dependent on input pin \"SDO_DAC4\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1520 -480 -312 -1504 "SDO_DAC4" "" } { -1528 -312 -160 -1512 "SDO_DAC4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC2 " "Warning (15610): No output dependent on input pin \"SDO_DAC2\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1568 -480 -312 -1552 "SDO_DAC2" "" } { -1576 -312 -160 -1560 "SDO_DAC2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_DAC3 " "Warning (15610): No output dependent on input pin \"SDO_DAC3\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1544 -480 -312 -1528 "SDO_DAC3" "" } { -1552 -312 -160 -1536 "SDO_DAC3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AI_START " "Warning (15610): No output dependent on input pin \"AI_START\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2064 -480 -312 -2048 "AI_START" "" } { -2072 -312 -160 -2056 "AI_START" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AI_CLEAR " "Warning (15610): No output dependent on input pin \"AI_CLEAR\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -2040 -480 -312 -2024 "AI_CLEAR" "" } { -2048 -312 -160 -2032 "AI_CLEAR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BD5 " "Warning (15610): No output dependent on input pin \"BD5\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -240 -480 -312 -224 "BD5" "" } { -248 -312 -152 -232 "BD5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDO_ADC " "Warning (15610): No output dependent on input pin \"SDO_ADC\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -896 -480 -312 -880 "SDO_ADC" "" } { -904 -312 -160 -888 "SDO_ADC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE1 " "Warning (15610): No output dependent on input pin \"SPARE1\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -216 -480 -312 -200 "SPARE1" "" } { -224 -312 -152 -208 "SPARE1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE2 " "Warning (15610): No output dependent on input pin \"SPARE2\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -192 -480 -312 -176 "SPARE2" "" } { -200 -312 -152 -184 "SPARE2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPARE3 " "Warning (15610): No output dependent on input pin \"SPARE3\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -168 -480 -312 -152 "SPARE3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_OE " "Warning (15610): No output dependent on input pin \"P_OE\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 160 -480 -312 176 "P_OE" "" } { 152 -312 -160 168 "P_OE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLAG_CLEAR " "Warning (15610): No output dependent on input pin \"FLAG_CLEAR\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { -1976 -472 -304 -1960 "FLAG_CLEAR" "" } { -1984 -304 -160 -1968 "FLAG_CLEAR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST_IN " "Warning (15610): No output dependent on input pin \"RST_IN\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 184 -480 -312 200 "RST_IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_RD/W " "Warning (15610): No output dependent on input pin \"P_RD/W\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 112 -480 -312 128 "P_RD/W" "" } { 104 -312 -160 120 "P_RD/W" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[30\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[30\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..20\]" "" } { 72 -312 -160 88 "P_ADDR\[30..20\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[29\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[29\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..20\]" "" } { 72 -312 -160 88 "P_ADDR\[30..20\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[28\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[28\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..20\]" "" } { 72 -312 -160 88 "P_ADDR\[30..20\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[27\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[27\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..20\]" "" } { 72 -312 -160 88 "P_ADDR\[30..20\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[26\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[26\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..20\]" "" } { 72 -312 -160 88 "P_ADDR\[30..20\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[25\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[25\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..20\]" "" } { 72 -312 -160 88 "P_ADDR\[30..20\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[24\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[24\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..20\]" "" } { 72 -312 -160 88 "P_ADDR\[30..20\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[23\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[23\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..20\]" "" } { 72 -312 -160 88 "P_ADDR\[30..20\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[22\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[22\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..20\]" "" } { 72 -312 -160 88 "P_ADDR\[30..20\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[21\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[21\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..20\]" "" } { 72 -312 -160 88 "P_ADDR\[30..20\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "P_ADDR\[20\] " "Warning (15610): No output dependent on input pin \"P_ADDR\[20\]\"" {  } { { "IOP.bdf" "" { Schematic "E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP_TEST LED_restored/IOP.bdf" { { 80 -480 -312 96 "P_ADDR\[30..20\]" "" } { 72 -312 -160 88 "P_ADDR\[30..20\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "262 " "Info: Implemented 262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Info: Implemented 54 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Info: Implemented 49 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Info: Implemented 142 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Info: Implemented 1 User Flash Memory blocks" {  } {  } 0 0 "Implemented %1!d! User Flash Memory blocks" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 161 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 161 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 15:46:47 2011 " "Info: Processing ended: Tue Nov 29 15:46:47 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
