[0m[[0m[31merror[0m] [0m[0m/home/chris0/Chisel_Convolution_Module/src/test/scala/conv/RegularConvFullKTileSpec.scala:26:9: accW is already defined as value accW[0m
[0m[[0m[31merror[0m] [0m[0m    val accW  = 32[0m
[0m[[0m[31merror[0m] [0m[0m        ^[0m
[0m[[0m[31merror[0m] [0m[0mone error found[0m
