Gated-clock pipelined data register