#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d246e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d24360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1d47e10 .functor NOT 1, L_0x1d70f50, C4<0>, C4<0>, C4<0>;
L_0x1d70d30 .functor XOR 2, L_0x1d70b60, L_0x1d70c90, C4<00>, C4<00>;
L_0x1d70e40 .functor XOR 2, L_0x1d70d30, L_0x1d70da0, C4<00>, C4<00>;
v0x1d6e940_0 .net "Y2_dut", 0 0, L_0x1d70200;  1 drivers
v0x1d6ea00_0 .net "Y2_ref", 0 0, L_0x1d3d630;  1 drivers
v0x1d6eaa0_0 .net "Y4_dut", 0 0, L_0x1d70970;  1 drivers
v0x1d6eb70_0 .net "Y4_ref", 0 0, L_0x1d6ffa0;  1 drivers
v0x1d6ec40_0 .net *"_ivl_10", 1 0, L_0x1d70da0;  1 drivers
v0x1d6ed30_0 .net *"_ivl_12", 1 0, L_0x1d70e40;  1 drivers
v0x1d6edd0_0 .net *"_ivl_2", 1 0, L_0x1d70ac0;  1 drivers
v0x1d6ee90_0 .net *"_ivl_4", 1 0, L_0x1d70b60;  1 drivers
v0x1d6ef70_0 .net *"_ivl_6", 1 0, L_0x1d70c90;  1 drivers
v0x1d6f0e0_0 .net *"_ivl_8", 1 0, L_0x1d70d30;  1 drivers
v0x1d6f1c0_0 .var "clk", 0 0;
v0x1d6f260_0 .var/2u "stats1", 223 0;
v0x1d6f320_0 .var/2u "strobe", 0 0;
v0x1d6f3e0_0 .net "tb_match", 0 0, L_0x1d70f50;  1 drivers
v0x1d6f4b0_0 .net "tb_mismatch", 0 0, L_0x1d47e10;  1 drivers
v0x1d6f550_0 .net "w", 0 0, v0x1d6d660_0;  1 drivers
v0x1d6f5f0_0 .net "y", 6 1, v0x1d6d700_0;  1 drivers
L_0x1d70ac0 .concat [ 1 1 0 0], L_0x1d6ffa0, L_0x1d3d630;
L_0x1d70b60 .concat [ 1 1 0 0], L_0x1d6ffa0, L_0x1d3d630;
L_0x1d70c90 .concat [ 1 1 0 0], L_0x1d70970, L_0x1d70200;
L_0x1d70da0 .concat [ 1 1 0 0], L_0x1d6ffa0, L_0x1d3d630;
L_0x1d70f50 .cmp/eeq 2, L_0x1d70ac0, L_0x1d70e40;
S_0x1d3c960 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1d24360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x1d28a50 .functor NOT 1, v0x1d6d660_0, C4<0>, C4<0>, C4<0>;
L_0x1d3d630 .functor AND 1, L_0x1d6f700, L_0x1d28a50, C4<1>, C4<1>;
L_0x1d47e80 .functor OR 1, L_0x1d6f8f0, L_0x1d6f990, C4<0>, C4<0>;
L_0x1d6fba0 .functor OR 1, L_0x1d47e80, L_0x1d6fad0, C4<0>, C4<0>;
L_0x1d6fe90 .functor OR 1, L_0x1d6fba0, L_0x1d6fce0, C4<0>, C4<0>;
L_0x1d6ffa0 .functor AND 1, L_0x1d6fe90, v0x1d6d660_0, C4<1>, C4<1>;
v0x1d47f80_0 .net "Y2", 0 0, L_0x1d3d630;  alias, 1 drivers
v0x1d48020_0 .net "Y4", 0 0, L_0x1d6ffa0;  alias, 1 drivers
v0x1d28b60_0 .net *"_ivl_1", 0 0, L_0x1d6f700;  1 drivers
v0x1d28c30_0 .net *"_ivl_10", 0 0, L_0x1d47e80;  1 drivers
v0x1d6c670_0 .net *"_ivl_13", 0 0, L_0x1d6fad0;  1 drivers
v0x1d6c7a0_0 .net *"_ivl_14", 0 0, L_0x1d6fba0;  1 drivers
v0x1d6c880_0 .net *"_ivl_17", 0 0, L_0x1d6fce0;  1 drivers
v0x1d6c960_0 .net *"_ivl_18", 0 0, L_0x1d6fe90;  1 drivers
v0x1d6ca40_0 .net *"_ivl_2", 0 0, L_0x1d28a50;  1 drivers
v0x1d6cbb0_0 .net *"_ivl_7", 0 0, L_0x1d6f8f0;  1 drivers
v0x1d6cc90_0 .net *"_ivl_9", 0 0, L_0x1d6f990;  1 drivers
v0x1d6cd70_0 .net "w", 0 0, v0x1d6d660_0;  alias, 1 drivers
v0x1d6ce30_0 .net "y", 6 1, v0x1d6d700_0;  alias, 1 drivers
L_0x1d6f700 .part v0x1d6d700_0, 0, 1;
L_0x1d6f8f0 .part v0x1d6d700_0, 1, 1;
L_0x1d6f990 .part v0x1d6d700_0, 2, 1;
L_0x1d6fad0 .part v0x1d6d700_0, 4, 1;
L_0x1d6fce0 .part v0x1d6d700_0, 5, 1;
S_0x1d6cf90 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1d24360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1d6d1f0_0 .net "clk", 0 0, v0x1d6f1c0_0;  1 drivers
v0x1d6d2d0_0 .var/2s "errored1", 31 0;
v0x1d6d3b0_0 .var/2s "onehot_error", 31 0;
v0x1d6d470_0 .net "tb_match", 0 0, L_0x1d70f50;  alias, 1 drivers
v0x1d6d530_0 .var/2s "temp", 31 0;
v0x1d6d660_0 .var "w", 0 0;
v0x1d6d700_0 .var "y", 6 1;
E_0x1d36bc0/0 .event negedge, v0x1d6d1f0_0;
E_0x1d36bc0/1 .event posedge, v0x1d6d1f0_0;
E_0x1d36bc0 .event/or E_0x1d36bc0/0, E_0x1d36bc0/1;
S_0x1d6d800 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1d24360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x1d70190 .functor NOT 1, v0x1d6d660_0, C4<0>, C4<0>, C4<0>;
L_0x1d70200 .functor AND 1, L_0x1d700f0, L_0x1d70190, C4<1>, C4<1>;
L_0x1d704a0 .functor AND 1, L_0x1d70360, L_0x1d70400, C4<1>, C4<1>;
L_0x1d70680 .functor AND 1, L_0x1d704a0, L_0x1d705b0, C4<1>, C4<1>;
L_0x1d70860 .functor AND 1, L_0x1d70680, L_0x1d707c0, C4<1>, C4<1>;
L_0x1d70970 .functor AND 1, L_0x1d70860, v0x1d6d660_0, C4<1>, C4<1>;
v0x1d6daa0_0 .net "Y2", 0 0, L_0x1d70200;  alias, 1 drivers
v0x1d6db60_0 .net "Y4", 0 0, L_0x1d70970;  alias, 1 drivers
v0x1d6dc20_0 .net *"_ivl_1", 0 0, L_0x1d700f0;  1 drivers
v0x1d6dd10_0 .net *"_ivl_10", 0 0, L_0x1d704a0;  1 drivers
v0x1d6ddf0_0 .net *"_ivl_13", 0 0, L_0x1d705b0;  1 drivers
v0x1d6df20_0 .net *"_ivl_14", 0 0, L_0x1d70680;  1 drivers
v0x1d6e000_0 .net *"_ivl_17", 0 0, L_0x1d707c0;  1 drivers
v0x1d6e0e0_0 .net *"_ivl_18", 0 0, L_0x1d70860;  1 drivers
v0x1d6e1c0_0 .net *"_ivl_2", 0 0, L_0x1d70190;  1 drivers
v0x1d6e330_0 .net *"_ivl_7", 0 0, L_0x1d70360;  1 drivers
v0x1d6e410_0 .net *"_ivl_9", 0 0, L_0x1d70400;  1 drivers
v0x1d6e4f0_0 .net "w", 0 0, v0x1d6d660_0;  alias, 1 drivers
v0x1d6e590_0 .net "y", 6 1, v0x1d6d700_0;  alias, 1 drivers
L_0x1d700f0 .part v0x1d6d700_0, 0, 1;
L_0x1d70360 .part v0x1d6d700_0, 1, 1;
L_0x1d70400 .part v0x1d6d700_0, 2, 1;
L_0x1d705b0 .part v0x1d6d700_0, 4, 1;
L_0x1d707c0 .part v0x1d6d700_0, 5, 1;
S_0x1d6e720 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1d24360;
 .timescale -12 -12;
E_0x1d36710 .event anyedge, v0x1d6f320_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d6f320_0;
    %nor/r;
    %assign/vec4 v0x1d6f320_0, 0;
    %wait E_0x1d36710;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d6cf90;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d6d2d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d6d3b0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1d6cf90;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d36bc0;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1d6d700_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1d6d660_0, 0;
    %load/vec4 v0x1d6d470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d6d3b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d6d3b0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d6d2d0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d36bc0;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1d6d530_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1d6d530_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x1d6d530_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1d6d530_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1d6d530_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1d6d530_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x1d6d700_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1d6d660_0, 0;
    %load/vec4 v0x1d6d470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d6d2d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d6d2d0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1d6d3b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1d6d2d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1d6d3b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1d6d2d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1d24360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d6f1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d6f320_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d24360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d6f1c0_0;
    %inv;
    %store/vec4 v0x1d6f1c0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1d24360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d6d1f0_0, v0x1d6f4b0_0, v0x1d6f5f0_0, v0x1d6f550_0, v0x1d6ea00_0, v0x1d6e940_0, v0x1d6eb70_0, v0x1d6eaa0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1d24360;
T_6 ;
    %load/vec4 v0x1d6f260_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1d6f260_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d6f260_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1d6f260_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1d6f260_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d6f260_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1d6f260_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d6f260_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d6f260_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d6f260_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1d24360;
T_7 ;
    %wait E_0x1d36bc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d6f260_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d6f260_0, 4, 32;
    %load/vec4 v0x1d6f3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1d6f260_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d6f260_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d6f260_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d6f260_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1d6ea00_0;
    %load/vec4 v0x1d6ea00_0;
    %load/vec4 v0x1d6e940_0;
    %xor;
    %load/vec4 v0x1d6ea00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1d6f260_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d6f260_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1d6f260_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d6f260_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1d6eb70_0;
    %load/vec4 v0x1d6eb70_0;
    %load/vec4 v0x1d6eaa0_0;
    %xor;
    %load/vec4 v0x1d6eb70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1d6f260_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d6f260_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1d6f260_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d6f260_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/machine/m2014_q6c/iter0/response1/top_module.sv";
