

================================================================
== Vitis HLS Report for 'conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4'
================================================================
* Date:           Thu Mar 13 13:04:02 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min |  max |                      Type                     |
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
    |        2|     3251|  20.000 ns|  32.510 us|    1|  3137|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4  |        0|     3249|       115|          1|          1|  0 ~ 3136|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1050|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   143|   20724|   17077|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     558|    -|
|Register         |        -|     -|    3389|     800|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   143|   24113|   19485|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     5|       4|       7|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U96   |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U97   |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U98   |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U99   |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U100  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U101  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U102  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U103  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U104  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U105  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U106   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U107   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U108   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U109   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U110   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U111   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U112   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U113   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U114   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|   128|   135|    0|
    |mul_3ns_32s_35_1_1_U130              |mul_3ns_32s_35_1_1              |        0|   0|     0|    20|    0|
    |mul_3ns_32s_35_1_1_U132              |mul_3ns_32s_35_1_1              |        0|   0|     0|    20|    0|
    |mul_64ns_66ns_129_1_1_U115           |mul_64ns_66ns_129_1_1           |        0|  16|     0|    51|    0|
    |mul_64ns_66ns_129_1_1_U116           |mul_64ns_66ns_129_1_1           |        0|  16|     0|    51|    0|
    |mul_64ns_66ns_129_1_1_U117           |mul_64ns_66ns_129_1_1           |        0|  16|     0|    51|    0|
    |mul_64ns_66ns_129_1_1_U118           |mul_64ns_66ns_129_1_1           |        0|  16|     0|    51|    0|
    |mul_64ns_66ns_129_1_1_U119           |mul_64ns_66ns_129_1_1           |        0|  16|     0|    51|    0|
    |mul_64ns_66ns_129_1_1_U120           |mul_64ns_66ns_129_1_1           |        0|  16|     0|    51|    0|
    |sparsemux_7_2_32_1_1_U121            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_7_2_32_1_1_U122            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_7_2_32_1_1_U123            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_7_2_32_1_1_U124            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_7_2_32_1_1_U125            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_7_2_32_1_1_U126            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_7_2_32_1_1_U127            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_7_2_32_1_1_U128            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_7_2_32_1_1_U129            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_7_2_32_1_1_U134            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_7_2_32_1_1_U135            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_7_2_32_1_1_U136            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_7_2_32_1_1_U137            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_7_2_32_1_1_U138            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_7_2_32_1_1_U139            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_7_2_32_1_1_U140            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_7_2_32_1_1_U141            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |sparsemux_7_2_32_1_1_U142            |sparsemux_7_2_32_1_1            |        0|   0|     0|     9|    0|
    |urem_64s_3ns_2_68_1_U131             |urem_64s_3ns_2_68_1             |        0|   0|  8651|  6607|    0|
    |urem_64s_3ns_2_68_1_U133             |urem_64s_3ns_2_68_1             |        0|   0|  8651|  6607|    0|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                |                                |        0| 143| 20724| 17077|    0|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_1348_p2     |         +|   0|  0|  77|          70|           1|
    |add_ln26_fu_1363_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln27_1_fu_1528_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln27_fu_1415_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln28_fu_1522_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln33_4_fu_1804_p2     |         +|   0|  0|  42|          35|           2|
    |add_ln33_fu_1780_p2       |         +|   0|  0|  42|          35|           1|
    |add_ln34_10_fu_1975_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln34_11_fu_1993_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln34_1_fu_1694_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln34_2_fu_1723_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln34_3_fu_1849_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln34_4_fu_1867_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln34_5_fu_1885_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln34_6_fu_1903_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln34_7_fu_1921_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln34_8_fu_1939_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln34_9_fu_1957_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln34_fu_1665_p2       |         +|   0|  0|  16|           9|           9|
    |add_ln37_1_fu_1511_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln37_fu_1479_p2       |         +|   0|  0|  18|          10|          10|
    |empty_70_fu_1670_p2       |         +|   0|  0|  42|          35|           2|
    |empty_71_fu_1699_p2       |         +|   0|  0|  42|          35|           1|
    |sub_ln27_fu_1501_p2       |         -|   0|  0|  17|          12|          12|
    |sub_ln28_fu_1732_p2       |         -|   0|  0|  10|           3|           2|
    |sub_ln34_fu_1767_p2       |         -|   0|  0|  10|           3|           2|
    |sub_ln37_fu_1469_p2       |         -|   0|  0|  18|          10|          10|
    |icmp_ln26_fu_1343_p2      |      icmp|   0|  0|  77|          70|          70|
    |icmp_ln27_fu_1369_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln28_1_fu_1390_p2    |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln28_fu_1338_p2      |      icmp|   0|  0|  39|          32|          32|
    |select_ln26_1_fu_1382_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln26_2_fu_1395_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln26_3_fu_1403_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln26_fu_1374_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln27_1_fu_1429_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln27_2_fu_1534_p3  |    select|   0|  0|  64|           1|           1|
    |select_ln27_fu_1421_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln28_1_fu_1583_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln28_fu_1738_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln34_1_fu_1623_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln34_fu_1773_p3    |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln28_fu_1591_p2       |       xor|   0|  0|  35|          35|          35|
    |xor_ln34_fu_1631_p2       |       xor|   0|  0|  35|          35|          35|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1050|         752|         458|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |inData_0_0_address0_local  |  54|         10|   12|        120|
    |inData_0_1_address0_local  |  54|         10|   12|        120|
    |inData_0_2_address0_local  |  54|         10|   12|        120|
    |inData_1_0_address0_local  |  54|         10|   12|        120|
    |inData_1_1_address0_local  |  54|         10|   12|        120|
    |inData_1_2_address0_local  |  54|         10|   12|        120|
    |inData_2_0_address0_local  |  54|         10|   12|        120|
    |inData_2_1_address0_local  |  54|         10|   12|        120|
    |inData_2_2_address0_local  |  54|         10|   12|        120|
    |indvar_flatten17_fu_154    |   9|          2|   70|        140|
    |indvar_flatten_fu_146      |   9|          2|   64|        128|
    |oc_fu_150                  |   9|          2|    7|         14|
    |oh_fu_142                  |   9|          2|    3|          6|
    |ow_fu_138                  |   9|          2|    3|          6|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 558|        106|  258|       1380|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln34_1_reg_2405                  |   9|   0|    9|          0|
    |add_ln34_2_reg_2410                  |   9|   0|    9|          0|
    |add_ln34_reg_2400                    |   9|   0|    9|          0|
    |add_reg_3002                         |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter100            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter101            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter102            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter103            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter104            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter105            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter106            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter107            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter108            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter109            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter110            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter111            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter112            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter113            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter114            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter115            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter81             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter82             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter83             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter84             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter85             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter86             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter87             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter88             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter89             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter90             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter91             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter92             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter93             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter94             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter95             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter96             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter97             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter98             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter99             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter100_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter101_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter102_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter103_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter104_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter105_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter106_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter107_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter108_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter109_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter110_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter111_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter112_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter113_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter114_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter73_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter74_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter75_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter76_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter77_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter78_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter79_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter80_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter81_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter82_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter83_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter84_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter85_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter86_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter87_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter88_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter89_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter90_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter91_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter92_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter93_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter94_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter95_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter96_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter97_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter98_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter99_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg     |   1|   0|    1|          0|
    |empty_72_reg_2378                    |  35|   0|   35|          0|
    |empty_reg_2361                       |  35|   0|   35|          0|
    |indvar_flatten17_fu_154              |  70|   0|   70|          0|
    |indvar_flatten_fu_146                |  64|   0|   64|          0|
    |mul35_1_1_reg_2932                   |  32|   0|   32|          0|
    |mul35_1_2_reg_2937                   |  32|   0|   32|          0|
    |mul35_1_reg_2927                     |  32|   0|   32|          0|
    |mul35_2_1_reg_2947                   |  32|   0|   32|          0|
    |mul35_2_2_reg_2952                   |  32|   0|   32|          0|
    |mul35_2_reg_2942                     |  32|   0|   32|          0|
    |mul35_3_reg_2922                     |  32|   0|   32|          0|
    |mul35_s_reg_2917                     |  32|   0|   32|          0|
    |mul_reg_2912                         |  32|   0|   32|          0|
    |oc_fu_150                            |   7|   0|    7|          0|
    |oh_fu_142                            |   3|   0|    3|          0|
    |outData_addr_reg_2310                |  12|   0|   12|          0|
    |outData_load_reg_2395                |  32|   0|   32|          0|
    |ow_fu_138                            |   3|   0|    3|          0|
    |select_ln27_1_reg_2260               |   3|   0|    3|          0|
    |select_ln27_reg_2255                 |   3|   0|    3|          0|
    |select_ln28_reg_2415                 |   2|   0|    2|          0|
    |select_ln28_reg_2415_pp0_iter70_reg  |   2|   0|    2|          0|
    |select_ln34_reg_2435                 |   2|   0|    2|          0|
    |select_ln34_reg_2435_pp0_iter70_reg  |   2|   0|    2|          0|
    |sext_ln25_cast_reg_2245              |  35|   0|   35|          0|
    |sum_val_1_reg_2962                   |  32|   0|   32|          0|
    |sum_val_2_reg_2967                   |  32|   0|   32|          0|
    |sum_val_3_reg_2972                   |  32|   0|   32|          0|
    |sum_val_4_reg_2977                   |  32|   0|   32|          0|
    |sum_val_5_reg_2982                   |  32|   0|   32|          0|
    |sum_val_6_reg_2987                   |  32|   0|   32|          0|
    |sum_val_7_reg_2992                   |  32|   0|   32|          0|
    |sum_val_8_reg_2997                   |  32|   0|   32|          0|
    |sum_val_reg_2957                     |  32|   0|   32|          0|
    |tmp_10_reg_2877                      |  32|   0|   32|          0|
    |tmp_14_reg_2882                      |  32|   0|   32|          0|
    |tmp_18_reg_2887                      |  32|   0|   32|          0|
    |tmp_22_reg_2892                      |  32|   0|   32|          0|
    |tmp_26_reg_2897                      |  32|   0|   32|          0|
    |tmp_30_reg_2902                      |  32|   0|   32|          0|
    |tmp_34_reg_2907                      |  32|   0|   32|          0|
    |tmp_38_reg_2368                      |   1|   0|    1|          0|
    |tmp_3_reg_2867                       |  32|   0|   32|          0|
    |tmp_41_reg_2385                      |   1|   0|    1|          0|
    |tmp_7_reg_2872                       |  32|   0|   32|          0|
    |udiv_ln34_1_cast_reg_2448            |  12|   0|   12|          0|
    |udiv_ln34_2_cast_reg_2455            |  12|   0|   12|          0|
    |udiv_ln4_cast_reg_2428               |  12|   0|   12|          0|
    |weight_0_0_load_reg_2316             |  32|   0|   32|          0|
    |weight_0_1_load_reg_2321             |  32|   0|   32|          0|
    |weight_0_2_load_reg_2326             |  32|   0|   32|          0|
    |weight_1_0_load_reg_2331             |  32|   0|   32|          0|
    |weight_1_1_load_reg_2336             |  32|   0|   32|          0|
    |weight_1_2_load_reg_2341             |  32|   0|   32|          0|
    |weight_2_0_load_reg_2346             |  32|   0|   32|          0|
    |weight_2_1_load_reg_2351             |  32|   0|   32|          0|
    |weight_2_2_load_reg_2356             |  32|   0|   32|          0|
    |add_ln34_1_reg_2405                  |  64|  32|    9|          0|
    |add_ln34_2_reg_2410                  |  64|  32|    9|          0|
    |add_ln34_reg_2400                    |  64|  32|    9|          0|
    |empty_72_reg_2378                    |  64|  32|   35|          0|
    |mul35_1_1_reg_2932                   |  64|  32|   32|          0|
    |mul35_1_2_reg_2937                   |  64|  32|   32|          0|
    |mul35_1_reg_2927                     |  64|  32|   32|          0|
    |mul35_2_1_reg_2947                   |  64|  32|   32|          0|
    |mul35_2_2_reg_2952                   |  64|  32|   32|          0|
    |mul35_2_reg_2942                     |  64|  32|   32|          0|
    |mul35_3_reg_2922                     |  64|  32|   32|          0|
    |mul35_s_reg_2917                     |  64|  32|   32|          0|
    |outData_addr_reg_2310                |  64|  32|   12|          0|
    |outData_load_reg_2395                |  64|  32|   32|          0|
    |tmp_38_reg_2368                      |  64|  32|    1|          0|
    |tmp_41_reg_2385                      |  64|  32|    1|          0|
    |weight_0_0_load_reg_2316             |  64|  32|   32|          0|
    |weight_0_1_load_reg_2321             |  64|  32|   32|          0|
    |weight_0_2_load_reg_2326             |  64|  32|   32|          0|
    |weight_1_0_load_reg_2331             |  64|  32|   32|          0|
    |weight_1_1_load_reg_2336             |  64|  32|   32|          0|
    |weight_1_2_load_reg_2341             |  64|  32|   32|          0|
    |weight_2_0_load_reg_2346             |  64|  32|   32|          0|
    |weight_2_1_load_reg_2351             |  64|  32|   32|          0|
    |weight_2_2_load_reg_2356             |  64|  32|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |3389| 800| 2441|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4|  return value|
|outTileW             |   in|   32|     ap_none|                                                              outTileW|        scalar|
|zext_ln25_3          |   in|   70|     ap_none|                                                           zext_ln25_3|        scalar|
|mul_ln25             |   in|   64|     ap_none|                                                              mul_ln25|        scalar|
|zext_ln25            |   in|    6|     ap_none|                                                             zext_ln25|        scalar|
|weight_0_0_address0  |  out|   12|   ap_memory|                                                            weight_0_0|         array|
|weight_0_0_ce0       |  out|    1|   ap_memory|                                                            weight_0_0|         array|
|weight_0_0_q0        |   in|   32|   ap_memory|                                                            weight_0_0|         array|
|weight_0_1_address0  |  out|   12|   ap_memory|                                                            weight_0_1|         array|
|weight_0_1_ce0       |  out|    1|   ap_memory|                                                            weight_0_1|         array|
|weight_0_1_q0        |   in|   32|   ap_memory|                                                            weight_0_1|         array|
|weight_0_2_address0  |  out|   12|   ap_memory|                                                            weight_0_2|         array|
|weight_0_2_ce0       |  out|    1|   ap_memory|                                                            weight_0_2|         array|
|weight_0_2_q0        |   in|   32|   ap_memory|                                                            weight_0_2|         array|
|weight_1_0_address0  |  out|   12|   ap_memory|                                                            weight_1_0|         array|
|weight_1_0_ce0       |  out|    1|   ap_memory|                                                            weight_1_0|         array|
|weight_1_0_q0        |   in|   32|   ap_memory|                                                            weight_1_0|         array|
|weight_1_1_address0  |  out|   12|   ap_memory|                                                            weight_1_1|         array|
|weight_1_1_ce0       |  out|    1|   ap_memory|                                                            weight_1_1|         array|
|weight_1_1_q0        |   in|   32|   ap_memory|                                                            weight_1_1|         array|
|weight_1_2_address0  |  out|   12|   ap_memory|                                                            weight_1_2|         array|
|weight_1_2_ce0       |  out|    1|   ap_memory|                                                            weight_1_2|         array|
|weight_1_2_q0        |   in|   32|   ap_memory|                                                            weight_1_2|         array|
|weight_2_0_address0  |  out|   12|   ap_memory|                                                            weight_2_0|         array|
|weight_2_0_ce0       |  out|    1|   ap_memory|                                                            weight_2_0|         array|
|weight_2_0_q0        |   in|   32|   ap_memory|                                                            weight_2_0|         array|
|weight_2_1_address0  |  out|   12|   ap_memory|                                                            weight_2_1|         array|
|weight_2_1_ce0       |  out|    1|   ap_memory|                                                            weight_2_1|         array|
|weight_2_1_q0        |   in|   32|   ap_memory|                                                            weight_2_1|         array|
|weight_2_2_address0  |  out|   12|   ap_memory|                                                            weight_2_2|         array|
|weight_2_2_ce0       |  out|    1|   ap_memory|                                                            weight_2_2|         array|
|weight_2_2_q0        |   in|   32|   ap_memory|                                                            weight_2_2|         array|
|sext_ln25            |   in|   32|     ap_none|                                                             sext_ln25|        scalar|
|zext_ln34            |   in|    9|     ap_none|                                                             zext_ln34|        scalar|
|outData_address0     |  out|   12|   ap_memory|                                                               outData|         array|
|outData_ce0          |  out|    1|   ap_memory|                                                               outData|         array|
|outData_we0          |  out|    1|   ap_memory|                                                               outData|         array|
|outData_d0           |  out|   32|   ap_memory|                                                               outData|         array|
|outData_address1     |  out|   12|   ap_memory|                                                               outData|         array|
|outData_ce1          |  out|    1|   ap_memory|                                                               outData|         array|
|outData_q1           |   in|   32|   ap_memory|                                                               outData|         array|
|inData_0_0_address0  |  out|   12|   ap_memory|                                                            inData_0_0|         array|
|inData_0_0_ce0       |  out|    1|   ap_memory|                                                            inData_0_0|         array|
|inData_0_0_q0        |   in|   32|   ap_memory|                                                            inData_0_0|         array|
|inData_0_1_address0  |  out|   12|   ap_memory|                                                            inData_0_1|         array|
|inData_0_1_ce0       |  out|    1|   ap_memory|                                                            inData_0_1|         array|
|inData_0_1_q0        |   in|   32|   ap_memory|                                                            inData_0_1|         array|
|inData_0_2_address0  |  out|   12|   ap_memory|                                                            inData_0_2|         array|
|inData_0_2_ce0       |  out|    1|   ap_memory|                                                            inData_0_2|         array|
|inData_0_2_q0        |   in|   32|   ap_memory|                                                            inData_0_2|         array|
|inData_1_0_address0  |  out|   12|   ap_memory|                                                            inData_1_0|         array|
|inData_1_0_ce0       |  out|    1|   ap_memory|                                                            inData_1_0|         array|
|inData_1_0_q0        |   in|   32|   ap_memory|                                                            inData_1_0|         array|
|inData_1_1_address0  |  out|   12|   ap_memory|                                                            inData_1_1|         array|
|inData_1_1_ce0       |  out|    1|   ap_memory|                                                            inData_1_1|         array|
|inData_1_1_q0        |   in|   32|   ap_memory|                                                            inData_1_1|         array|
|inData_1_2_address0  |  out|   12|   ap_memory|                                                            inData_1_2|         array|
|inData_1_2_ce0       |  out|    1|   ap_memory|                                                            inData_1_2|         array|
|inData_1_2_q0        |   in|   32|   ap_memory|                                                            inData_1_2|         array|
|inData_2_0_address0  |  out|   12|   ap_memory|                                                            inData_2_0|         array|
|inData_2_0_ce0       |  out|    1|   ap_memory|                                                            inData_2_0|         array|
|inData_2_0_q0        |   in|   32|   ap_memory|                                                            inData_2_0|         array|
|inData_2_1_address0  |  out|   12|   ap_memory|                                                            inData_2_1|         array|
|inData_2_1_ce0       |  out|    1|   ap_memory|                                                            inData_2_1|         array|
|inData_2_1_q0        |   in|   32|   ap_memory|                                                            inData_2_1|         array|
|inData_2_2_address0  |  out|   12|   ap_memory|                                                            inData_2_2|         array|
|inData_2_2_ce0       |  out|    1|   ap_memory|                                                            inData_2_2|         array|
|inData_2_2_q0        |   in|   32|   ap_memory|                                                            inData_2_2|         array|
+---------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

