/***************************************************************************************
* Copyright (c) 2014-2022 Zihao Yu, Nanjing University
*
* NEMU is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

#include "local-include/reg.h"
#include <cpu/cpu.h>
#include <cpu/ifetch.h>
#include <cpu/decode.h>

#define R(i) gpr(i)
#define Mr vaddr_read
#define Mw vaddr_write

enum {
  TYPE_I, TYPE_U, TYPE_S, TYPE_J, TYPE_R, TYPE_B,
  TYPE_N, // none
};

#define src1R() do { *src1 = R(rs1); } while (0)
#define src2R() do { *src2 = R(rs2); } while (0)
#define immI() do { *imm = SEXT(BITS(i, 31, 20), 12); } while(0)
#define immU() do { *imm = SEXT(BITS(i, 31, 12), 20) << 12; } while(0)
#define immS() do { *imm = (SEXT(BITS(i, 31, 25), 7) << 5) | BITS(i, 11, 7); } while(0)

//add code
#define immJ() do { *imm = SEXT((BITS(i, 30, 21) + (BITS(i, 20, 20) << 10) + (BITS(i, 19, 12) << 11) + (BITS(i, 31, 31) << 19)), 20) << 1; } while(0)
#define immB() do { *imm = SEXT((BITS(i, 11, 8) + (BITS(i, 30, 25) << 4) + (BITS(i, 7, 7) << 10) + (BITS(i, 31, 31) << 11)), 12) << 1; } while(0)

static void decode_operand(Decode *s, int *dest, word_t *src1, word_t *src2, word_t *imm, int type) {
  uint32_t i = s->isa.inst.val;
  int rd  = BITS(i, 11, 7);
  int rs1 = BITS(i, 19, 15);
  int rs2 = BITS(i, 24, 20);
  *dest = rd;
  switch (type) {
    case TYPE_I: src1R();          immI(); break;
    case TYPE_U:                   immU(); break;
    case TYPE_S: src1R(); src2R(); immS(); break;
	//add code 
    case TYPE_J:                   immJ(); break;
    case TYPE_R: src1R(); src2R();         break;
    case TYPE_B: src1R(); src2R(); immB(); break;
  }
}

static int decode_exec(Decode *s) {
  int dest = 0;
  word_t src1 = 0, src2 = 0, imm = 0;
  s->dnpc = s->snpc;

#define INSTPAT_INST(s) ((s)->isa.inst.val)
#define INSTPAT_MATCH(s, name, type, ... /* execute body */ ) { \
  decode_operand(s, &dest, &src1, &src2, &imm, concat(TYPE_, type)); \
  __VA_ARGS__ ; \
}

  INSTPAT_START();
  INSTPAT("??????? ????? ????? ??? ????? 01101 11", lui    , U, R(dest) = imm);
  INSTPAT("??????? ????? ????? 010 ????? 00000 11", lw     , I, R(dest) = Mr(src1 + imm, 4));
  INSTPAT("??????? ????? ????? 010 ????? 01000 11", sw     , S, Mw(src1 + imm, 4, src2));

  INSTPAT("0000000 00001 00000 000 00000 11100 11", ebreak , N, NEMUTRAP(s->pc, R(10))); // R(10) is $a0

  //add code for dummy
  INSTPAT("??????? ????? ????? 000 ????? 00100 11", addi   , I, R(dest) = src1 + imm);//assembler pseudoinstruction: li, mv
  INSTPAT("??????? ????? ????? ??? ????? 00101 11", auipc  , U, R(dest) = imm + s->pc);
  INSTPAT("??????? ????? ????? ??? ????? 11011 11", jal    , J, s->dnpc = imm + s->pc; R(dest) = s->snpc;);//assembler pseudoinstruction: j
  INSTPAT("??????? ????? ????? 000 ????? 11001 11", ret    , I, s->dnpc = R(1));

  //add code for add
  INSTPAT("0000000 ????? ????? 000 ????? 01100 11", add    , R, R(dest) = src1 + src2);
  INSTPAT("0100000 ????? ????? 000 ????? 01100 11", sub    , R, R(dest) = src1 - src2);
  INSTPAT("??????? ????? ????? 011 ????? 00100 11", sltiu  , I, R(dest) = (unsigned)src1 < imm ? 1 : 0);//attention ! unsigned! assembler pseudoinstruction:seqz
  INSTPAT("??????? ????? ????? 000 ????? 11000 11", beq    , B, s->dnpc = src1 == src2 ? imm + s->pc : s->dnpc); //assembler pseudoinstruction:beqz
  INSTPAT("??????? ????? ????? 001 ????? 11000 11", bne    , B, s->dnpc = src1 != src2 ? imm + s->pc : s->dnpc);
																				  
  //add code for add-longlong
  INSTPAT("0000000 ????? ????? 011 ????? 01100 11", sltu   , R, R(dest) = (unsigned)src1 < src2 ? 1 : 0);//attention ! unsigned!
  INSTPAT("0000000 ????? ????? 100 ????? 01100 11", xor    , R, R(dest) = src1 ^ src2);
  INSTPAT("0000000 ????? ????? 110 ????? 01100 11", or     , R, R(dest) = src1 || src2);

  //add code for bit
  INSTPAT("??????? ????? ????? 001 ????? 01000 11", sh     , S, Mw(src1 + imm, 4, src2 << 16 >> 16));
  INSTPAT("0100000 ????? ????? 101 ????? 00100 11", srai   , I, R(dest) = ((int)src1) >> imm);
  INSTPAT("??????? ????? ????? 100 ????? 00000 11", lbu    , I, R(dest) = Mr(src1 + imm, 1));
  INSTPAT("??????? ????? ????? 111 ????? 00100 11", andi   , I, R(dest) = src1 && imm);
  INSTPAT("0000000 ????? ????? 001 ????? 01100 11", sll    , R, R(dest) = ((unsigned)src1) << src2);
  INSTPAT("0000000 ????? ????? 111 ????? 01100 11", and    , R, R(dest) = src1 && src2);
  INSTPAT("??????? ????? ????? 100 ????? 00100 11", xori   , I, R(dest) = src1 ^ src2);
  INSTPAT("??????? ????? ????? 000 ????? 01000 11", sb     , S, Mw(src1 + imm, 4, src2 << 24 >> 24));

  //add code for other.c 
  /*
  INSTPAT("??????? ????? ????? 010 ????? 00100 11", slti   , I, R(dest) = src1 < imm ? 1 : 0);
  INSTPAT("0000000 ????? ????? 011 ????? 01100 11", sltu   , R, R(dest) = (unsigned)src1 < src2 ? 1 : 0);//attention ! unsigned!
  INSTPAT("0000000 ????? ????? 010 ????? 01100 11", slt    , R, R(dest) = src1 < src2 ? 1 : 0);
  INSTPAT("??????? ????? ????? 000 ????? 11001 11", jalr    , R, R(dest) = src1 + src2);
  INSTPAT("??????? ????? ????? 100 ????? 11000 11", blt    , R, R(dest) = src1 + src2);
  INSTPAT("??????? ????? ????? 101 ????? 11000 11", bge    , R, R(dest) = src1 + src2);
  INSTPAT("??????? ????? ????? 100 ????? 11000 11", bltu    , R, R(dest) = src1 + src2);
  INSTPAT("??????? ????? ????? 111 ????? 11000 11", bgeu    , R, R(dest) = src1 + src2);
  INSTPAT("??????? ????? ????? 000 ????? 00000 11", lb    , R, R(dest) = src1 + src2);
  INSTPAT("??????? ????? ????? 001 ????? 00000 11", lh    , R, R(dest) = src1 + src2);
  INSTPAT("??????? ????? ????? 101 ????? 00000 11", lhu    , R, R(dest) = src1 + src2);
  INSTPAT("??????? ????? ????? 110 ????? 00100 11", ori    , R, R(dest) = src1 + src2);
  INSTPAT("0000000 ????? ????? 001 ????? 00100 11", slli    , R, R(dest) = src1 + src2);
  INSTPAT("0000000 ????? ????? 101 ????? 00100 11", srli    , R, R(dest) = src1 + src2);
  INSTPAT("0000000 ????? ????? 101 ????? 01100 11", srl    , R, R(dest) = src1 + src2);
  INSTPAT("0100000 ????? ????? 101 ????? 01100 11", sra    , R, R(dest) = src1 + src2);
  INSTPAT("??????? ????? ????? 000 ????? 00011 11", fence    , R, R(dest) = src1 + src2);
  INSTPAT("0000001 00000 00000 000 ????? 00011 11", pause    , R, R(dest) = src1 + src2);
  INSTPAT("0000000 ????? ????? 000 ????? 11100 11", ecall    , R, R(dest) = src1 + src2);
*/
  //add code end line
  INSTPAT("??????? ????? ????? ??? ????? ????? ??", inv    , N, INV(s->pc));
  INSTPAT_END();

  R(0) = 0; // reset $zero to 0

  return 0;
}

int isa_exec_once(Decode *s) {
  s->isa.inst.val = inst_fetch(&s->snpc, 4); //inst_fetch: include/cpu/ifetch.h
  return decode_exec(s);
}
