;redcode
;assert 1
	SPL 0, 5
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 270, 60
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB 0, <-1
	ADD -2, @10
	SUB 0, <-1
	SLT 120, 0
	SUB -2, @10
	SLT 120, 0
	ADD #12, 100
	SLT 120, 0
	SUB -2, @10
	SUB -2, @10
	CMP #12, 100
	CMP #12, 100
	JMZ 1, 22
	SUB -2, @10
	ADD -2, @10
	SUB #12, 100
	SUB #12, 100
	ADD #12, 100
	JMP @72, #200
	JMP @72, #200
	SUB #12, 100
	JMP <-127, 106
	ADD @41, 802
	SUB @121, 106
	SUB 0, <-1
	CMP #12, 100
	MOV @41, 802
	JMP 12, <10
	SUB @127, 106
	SUB 12, @10
	SPL 0, <32
	JMN -7, @-320
	JMZ 270, 69
	ADD <270, 69
	SLT 120, 0
	SUB 0, 5
	SLT 120, 0
	MOV -1, <-20
	MOV 91, @22
	CMP -207, <-120
	MOV 91, @22
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
